Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 27 16:29:00 2022
| Host         : DESKTOP-52T4KVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_timing_summary_routed.rpt -pb hdmi_timing_summary_routed.pb -rpx hdmi_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.422        0.000                      0                10337        0.036        0.000                      0                10337        2.845        0.000                       0                  1543  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 5.000}        10.000          100.000         
  clk_feedback  {0.000 5.000}        10.000          100.000         
  clk_pixel     {0.000 12.500}       25.000          40.000          
  clk_pixel_x5  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       3.000        0.000                       0                     1  
  clk_feedback                                                                                                                                                    8.751        0.000                       0                     2  
  clk_pixel           4.422        0.000                      0                10337        0.036        0.000                      0                10337       11.250        0.000                       0                  1530  
  clk_pixel_x5                                                                                                                                                    2.845        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_feedback                
(none)        clk_pixel_x5                


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel
  To Clock:  clk_pixel

Setup :            0  Failing Endpoints,  Worst Slack        4.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 CounterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        20.468ns  (logic 5.327ns (26.026%)  route 15.141ns (73.974%))
  Logic Levels:           22  (CARRY4=4 LUT2=3 LUT5=1 LUT6=11 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.859ns = ( 30.859 - 25.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.635     6.217    clk_pixel_BUFG
    SLICE_X0Y36          FDRE                                         r  CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     6.673 r  CounterY_reg[6]/Q
                         net (fo=19, routed)          1.071     7.743    getPix/Q[6]
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.152     7.895 r  getPix/rd_char1_carry_i_7/O
                         net (fo=1, routed)           0.765     8.661    getPix/rd_char1_carry_i_7_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.332     8.993 f  getPix/rd_char1_carry_i_1/O
                         net (fo=14, routed)          0.506     9.499    getPix/CounterY_reg[5]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     9.623 r  getPix/rd_char1_carry_i_11/O
                         net (fo=14, routed)          0.360     9.983    getPix/char_vert[2]
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124    10.107 r  getPix/rd_char1_carry_i_12/O
                         net (fo=11, routed)          0.688    10.795    getPix/char_vert[1]
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.124    10.919 r  getPix/rd_char1_carry_i_6/O
                         net (fo=1, routed)           0.000    10.919    getPix/rd_char1_carry_i_6_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.166 r  getPix/rd_char1_carry/O[0]
                         net (fo=1, routed)           0.583    11.749    getPix/rd_char1_carry_n_7
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.299    12.048 r  getPix/rd_char1__24_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.048    getPix/rd_char1__24_carry__0_i_6_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.295 r  getPix/rd_char1__24_carry__0/O[0]
                         net (fo=2, routed)           0.438    12.732    getPix/rd_char1[4]
    SLICE_X4Y35          LUT2 (Prop_lut2_I0_O)        0.299    13.031 r  getPix/str_reg_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.031    getPix/str_reg_0_63_0_2_i_9_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.432 r  getPix/str_reg_0_63_0_2_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.432    getPix/str_reg_0_63_0_2_i_3_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.654 r  getPix/str_reg_0_63_0_2_i_2/O[0]
                         net (fo=963, routed)         2.873    16.528    getPix/str_reg_640_703_0_2/ADDRB5
    SLICE_X2Y85          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    16.827 r  getPix/str_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           1.314    18.141    getPix/str_reg_640_703_0_2_n_1
    SLICE_X7Y75          LUT6 (Prop_lut6_I1_O)        0.124    18.265 r  getPix/g0_b1_i_166/O
                         net (fo=1, routed)           0.000    18.265    getPix/g0_b1_i_166_n_0
    SLICE_X7Y75          MUXF7 (Prop_muxf7_I0_O)      0.212    18.477 r  getPix/g0_b1_i_60/O
                         net (fo=1, routed)           0.763    19.240    getPix/g0_b1_i_60_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I3_O)        0.299    19.539 r  getPix/g0_b1_i_15/O
                         net (fo=1, routed)           1.349    20.887    getPix/g0_b1_i_15_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124    21.011 r  getPix/g0_b1_i_2/O
                         net (fo=98, routed)          1.921    22.933    getPix/rd_char[1]
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.152    23.085 f  getPix/red[0]_i_67/O
                         net (fo=3, routed)           0.895    23.980    getPix/red[0]_i_67_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.326    24.306 r  getPix/red[0]_i_147/O
                         net (fo=1, routed)           0.403    24.709    getPix/red[0]_i_147_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.124    24.833 r  getPix/red[0]_i_61/O
                         net (fo=1, routed)           0.000    24.833    getPix/red[0]_i_61_n_0
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I1_O)      0.217    25.050 r  getPix/red_reg[0]_i_19/O
                         net (fo=1, routed)           0.776    25.826    getPix/red_reg[0]_i_19_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.299    26.125 f  getPix/red[0]_i_4/O
                         net (fo=1, routed)           0.436    26.561    getPix/red[0]_i_4_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I2_O)        0.124    26.685 r  getPix/red[0]_i_1/O
                         net (fo=1, routed)           0.000    26.685    next_pix[0]
    SLICE_X5Y30          FDRE                                         r  red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.509    30.859    clk_pixel_BUFG
    SLICE_X5Y30          FDRE                                         r  red_reg[0]/C
                         clock pessimism              0.311    31.170    
                         clock uncertainty           -0.092    31.078    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.029    31.107    red_reg[0]
  -------------------------------------------------------------------
                         required time                         31.107    
                         arrival time                         -26.685    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        20.213ns  (logic 9.391ns (46.460%)  route 10.822ns (53.540%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 30.783 - 25.000 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.601     6.182    mips/datapath/clk_pixel_BUFG
    SLICE_X4Y75          FDRE                                         r  mips/datapath/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     6.638 r  mips/datapath/pc_reg[0]/Q
                         net (fo=177, routed)         1.009     7.648    mips/datapath/regs/hi_lo_temp0
    SLICE_X5Y84          LUT2 (Prop_lut2_I0_O)        0.150     7.798 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=32, routed)          1.264     9.062    mips/datapath/regs/regs_reg_r1_0_31_6_11/ADDRA2
    SLICE_X8Y81          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.350     9.412 r  mips/datapath/regs/regs_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           1.214    10.626    mips/datapath/regs/wr_addr[6]
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.328    10.954 r  mips/datapath/regs/hi_lo_temp0_i_44/O
                         net (fo=3, routed)           0.825    11.780    mips/datapath/regs/hi_lo_temp0_i_44_n_0
    SLICE_X9Y78          LUT3 (Prop_lut3_I0_O)        0.150    11.930 r  mips/datapath/regs/hi_lo_temp0_i_35/O
                         net (fo=3, routed)           0.558    12.488    mips/datapath/regs/hi_lo_temp0_i_35_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.326    12.814 r  mips/datapath/regs/hi_lo_temp0_i_37/O
                         net (fo=1, routed)           0.832    13.646    mips/datapath/regs/hi_lo_temp0_i_37_n_0
    SLICE_X9Y76          LUT3 (Prop_lut3_I2_O)        0.124    13.770 r  mips/datapath/regs/hi_lo_temp0_i_8/O
                         net (fo=1, routed)           0.538    14.307    mips/datapath/alu/B[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    18.158 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.160    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    19.678 r  mips/datapath/alu/hi_lo_temp0__0/P[21]
                         net (fo=1, routed)           1.246    20.924    mips/datapath/alu/hi_lo_temp0__0_n_84
    SLICE_X12Y79         LUT2 (Prop_lut2_I1_O)        0.153    21.077 r  mips/datapath/alu/hi_lo[38]_i_3/O
                         net (fo=3, routed)           1.150    22.228    mips/datapath/alu/hi_lo[38]_i_3_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.331    22.559 r  mips/datapath/alu/hi_lo[62]_i_16/O
                         net (fo=1, routed)           0.000    22.559    mips/datapath/alu/hi_lo[62]_i_16_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.911 r  mips/datapath/alu/hi_lo_reg[62]_i_13/O[3]
                         net (fo=8, routed)           0.489    23.399    mips/datapath/alu/hi_lo1[39]
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.306    23.705 r  mips/datapath/alu/hi_lo[51]_i_5/O
                         net (fo=3, routed)           0.626    24.331    mips/datapath/alu/hi_lo[51]_i_5_n_0
    SLICE_X12Y87         LUT3 (Prop_lut3_I2_O)        0.150    24.481 r  mips/datapath/alu/hi_lo[63]_i_4/O
                         net (fo=3, routed)           0.618    25.099    mips/datapath/alu/hi_lo[63]_i_4_n_0
    SLICE_X12Y88         LUT5 (Prop_lut5_I4_O)        0.374    25.473 r  mips/datapath/alu/hi_lo[47]_i_5/O
                         net (fo=1, routed)           0.286    25.759    mips/datapath/alu/hi_lo[47]_i_5_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I1_O)        0.348    26.107 r  mips/datapath/alu/hi_lo[47]_i_2/O
                         net (fo=1, routed)           0.165    26.272    mips/datapath/alu/hi_lo[47]_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.124    26.396 r  mips/datapath/alu/hi_lo[47]_i_1/O
                         net (fo=1, routed)           0.000    26.396    mips/datapath/alu/hi_lo[47]_i_1_n_0
    SLICE_X12Y88         FDRE                                         r  mips/datapath/alu/hi_lo_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.434    30.783    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X12Y88         FDRE                                         r  mips/datapath/alu/hi_lo_reg[47]/C
                         clock pessimism              0.311    31.094    
                         clock uncertainty           -0.092    31.002    
    SLICE_X12Y88         FDRE (Setup_fdre_C_D)        0.077    31.079    mips/datapath/alu/hi_lo_reg[47]
  -------------------------------------------------------------------
                         required time                         31.079    
                         arrival time                         -26.396    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        20.175ns  (logic 9.011ns (44.664%)  route 11.164ns (55.336%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 30.850 - 25.000 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.601     6.182    mips/datapath/clk_pixel_BUFG
    SLICE_X4Y75          FDRE                                         r  mips/datapath/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     6.638 r  mips/datapath/pc_reg[0]/Q
                         net (fo=177, routed)         1.009     7.648    mips/datapath/regs/hi_lo_temp0
    SLICE_X5Y84          LUT2 (Prop_lut2_I0_O)        0.150     7.798 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=32, routed)          1.264     9.062    mips/datapath/regs/regs_reg_r1_0_31_6_11/ADDRA2
    SLICE_X8Y81          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.350     9.412 r  mips/datapath/regs/regs_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           1.214    10.626    mips/datapath/regs/wr_addr[6]
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.328    10.954 r  mips/datapath/regs/hi_lo_temp0_i_44/O
                         net (fo=3, routed)           0.825    11.780    mips/datapath/regs/hi_lo_temp0_i_44_n_0
    SLICE_X9Y78          LUT3 (Prop_lut3_I0_O)        0.150    11.930 r  mips/datapath/regs/hi_lo_temp0_i_35/O
                         net (fo=3, routed)           0.558    12.488    mips/datapath/regs/hi_lo_temp0_i_35_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.326    12.814 r  mips/datapath/regs/hi_lo_temp0_i_37/O
                         net (fo=1, routed)           0.832    13.646    mips/datapath/regs/hi_lo_temp0_i_37_n_0
    SLICE_X9Y76          LUT3 (Prop_lut3_I2_O)        0.124    13.770 r  mips/datapath/regs/hi_lo_temp0_i_8/O
                         net (fo=1, routed)           0.538    14.307    mips/datapath/alu/B[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    18.158 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.160    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    19.678 r  mips/datapath/alu/hi_lo_temp0__0/P[21]
                         net (fo=1, routed)           1.246    20.924    mips/datapath/alu/hi_lo_temp0__0_n_84
    SLICE_X12Y79         LUT2 (Prop_lut2_I1_O)        0.153    21.077 r  mips/datapath/alu/hi_lo[38]_i_3/O
                         net (fo=3, routed)           1.150    22.228    mips/datapath/alu/hi_lo[38]_i_3_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.331    22.559 r  mips/datapath/alu/hi_lo[62]_i_16/O
                         net (fo=1, routed)           0.000    22.559    mips/datapath/alu/hi_lo[62]_i_16_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.807 r  mips/datapath/alu/hi_lo_reg[62]_i_13/O[2]
                         net (fo=6, routed)           0.477    23.284    mips/datapath/alu/hi_lo1[38]
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.302    23.586 r  mips/datapath/alu/hi_lo[54]_i_8/O
                         net (fo=3, routed)           0.634    24.220    mips/datapath/alu/hi_lo[54]_i_8_n_0
    SLICE_X11Y88         LUT3 (Prop_lut3_I2_O)        0.150    24.370 r  mips/datapath/alu/hi_lo[62]_i_14/O
                         net (fo=1, routed)           0.433    24.803    mips/datapath/alu/hi_lo[62]_i_14_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.326    25.129 f  mips/datapath/alu/hi_lo[62]_i_7/O
                         net (fo=2, routed)           0.547    25.677    mips/datapath/alu/hi_lo[62]_i_7_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I5_O)        0.124    25.801 r  mips/datapath/alu/hi_lo[46]_i_2/O
                         net (fo=1, routed)           0.433    26.234    mips/datapath/alu/hi_lo[46]_i_2_n_0
    SLICE_X7Y88          LUT3 (Prop_lut3_I0_O)        0.124    26.358 r  mips/datapath/alu/hi_lo[46]_i_1/O
                         net (fo=1, routed)           0.000    26.358    mips/datapath/alu/hi_lo[46]_i_1_n_0
    SLICE_X7Y88          FDRE                                         r  mips/datapath/alu/hi_lo_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.501    30.850    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X7Y88          FDRE                                         r  mips/datapath/alu/hi_lo_reg[46]/C
                         clock pessimism              0.324    31.174    
                         clock uncertainty           -0.092    31.082    
    SLICE_X7Y88          FDRE (Setup_fdre_C_D)        0.029    31.111    mips/datapath/alu/hi_lo_reg[46]
  -------------------------------------------------------------------
                         required time                         31.111    
                         arrival time                         -26.358    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        19.971ns  (logic 9.141ns (45.772%)  route 10.830ns (54.228%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.785ns = ( 30.785 - 25.000 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.601     6.182    mips/datapath/clk_pixel_BUFG
    SLICE_X4Y75          FDRE                                         r  mips/datapath/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     6.638 r  mips/datapath/pc_reg[0]/Q
                         net (fo=177, routed)         1.009     7.648    mips/datapath/regs/hi_lo_temp0
    SLICE_X5Y84          LUT2 (Prop_lut2_I0_O)        0.150     7.798 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=32, routed)          1.264     9.062    mips/datapath/regs/regs_reg_r1_0_31_6_11/ADDRA2
    SLICE_X8Y81          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.350     9.412 r  mips/datapath/regs/regs_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           1.214    10.626    mips/datapath/regs/wr_addr[6]
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.328    10.954 r  mips/datapath/regs/hi_lo_temp0_i_44/O
                         net (fo=3, routed)           0.825    11.780    mips/datapath/regs/hi_lo_temp0_i_44_n_0
    SLICE_X9Y78          LUT3 (Prop_lut3_I0_O)        0.150    11.930 r  mips/datapath/regs/hi_lo_temp0_i_35/O
                         net (fo=3, routed)           0.558    12.488    mips/datapath/regs/hi_lo_temp0_i_35_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.326    12.814 r  mips/datapath/regs/hi_lo_temp0_i_37/O
                         net (fo=1, routed)           0.832    13.646    mips/datapath/regs/hi_lo_temp0_i_37_n_0
    SLICE_X9Y76          LUT3 (Prop_lut3_I2_O)        0.124    13.770 r  mips/datapath/regs/hi_lo_temp0_i_8/O
                         net (fo=1, routed)           0.538    14.307    mips/datapath/alu/B[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    18.158 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.160    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    19.678 r  mips/datapath/alu/hi_lo_temp0__0/P[21]
                         net (fo=1, routed)           1.246    20.924    mips/datapath/alu/hi_lo_temp0__0_n_84
    SLICE_X12Y79         LUT2 (Prop_lut2_I1_O)        0.153    21.077 r  mips/datapath/alu/hi_lo[38]_i_3/O
                         net (fo=3, routed)           1.150    22.228    mips/datapath/alu/hi_lo[38]_i_3_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.331    22.559 r  mips/datapath/alu/hi_lo[62]_i_16/O
                         net (fo=1, routed)           0.000    22.559    mips/datapath/alu/hi_lo[62]_i_16_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.911 r  mips/datapath/alu/hi_lo_reg[62]_i_13/O[3]
                         net (fo=8, routed)           0.489    23.399    mips/datapath/alu/hi_lo1[39]
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.306    23.705 r  mips/datapath/alu/hi_lo[51]_i_5/O
                         net (fo=3, routed)           0.626    24.331    mips/datapath/alu/hi_lo[51]_i_5_n_0
    SLICE_X12Y87         LUT3 (Prop_lut3_I2_O)        0.150    24.481 r  mips/datapath/alu/hi_lo[63]_i_4/O
                         net (fo=3, routed)           0.306    24.787    mips/datapath/alu/hi_lo[63]_i_4_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I4_O)        0.348    25.135 r  mips/datapath/alu/hi_lo[55]_i_5/O
                         net (fo=2, routed)           0.308    25.443    mips/datapath/alu/hi_lo[55]_i_5_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I2_O)        0.124    25.567 r  mips/datapath/alu/hi_lo[55]_i_2/O
                         net (fo=1, routed)           0.462    26.029    mips/datapath/alu/hi_lo[55]_i_2_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I0_O)        0.124    26.153 r  mips/datapath/alu/hi_lo[55]_i_1/O
                         net (fo=1, routed)           0.000    26.153    mips/datapath/alu/hi_lo[55]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  mips/datapath/alu/hi_lo_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.436    30.785    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X11Y89         FDRE                                         r  mips/datapath/alu/hi_lo_reg[55]/C
                         clock pessimism              0.311    31.096    
                         clock uncertainty           -0.092    31.004    
    SLICE_X11Y89         FDRE (Setup_fdre_C_D)        0.031    31.035    mips/datapath/alu/hi_lo_reg[55]
  -------------------------------------------------------------------
                         required time                         31.035    
                         arrival time                         -26.153    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        20.036ns  (logic 9.011ns (44.974%)  route 11.025ns (55.026%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns = ( 30.849 - 25.000 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.601     6.182    mips/datapath/clk_pixel_BUFG
    SLICE_X4Y75          FDRE                                         r  mips/datapath/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     6.638 r  mips/datapath/pc_reg[0]/Q
                         net (fo=177, routed)         1.009     7.648    mips/datapath/regs/hi_lo_temp0
    SLICE_X5Y84          LUT2 (Prop_lut2_I0_O)        0.150     7.798 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=32, routed)          1.264     9.062    mips/datapath/regs/regs_reg_r1_0_31_6_11/ADDRA2
    SLICE_X8Y81          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.350     9.412 r  mips/datapath/regs/regs_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           1.214    10.626    mips/datapath/regs/wr_addr[6]
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.328    10.954 r  mips/datapath/regs/hi_lo_temp0_i_44/O
                         net (fo=3, routed)           0.825    11.780    mips/datapath/regs/hi_lo_temp0_i_44_n_0
    SLICE_X9Y78          LUT3 (Prop_lut3_I0_O)        0.150    11.930 r  mips/datapath/regs/hi_lo_temp0_i_35/O
                         net (fo=3, routed)           0.558    12.488    mips/datapath/regs/hi_lo_temp0_i_35_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.326    12.814 r  mips/datapath/regs/hi_lo_temp0_i_37/O
                         net (fo=1, routed)           0.832    13.646    mips/datapath/regs/hi_lo_temp0_i_37_n_0
    SLICE_X9Y76          LUT3 (Prop_lut3_I2_O)        0.124    13.770 r  mips/datapath/regs/hi_lo_temp0_i_8/O
                         net (fo=1, routed)           0.538    14.307    mips/datapath/alu/B[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    18.158 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.160    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    19.678 r  mips/datapath/alu/hi_lo_temp0__0/P[21]
                         net (fo=1, routed)           1.246    20.924    mips/datapath/alu/hi_lo_temp0__0_n_84
    SLICE_X12Y79         LUT2 (Prop_lut2_I1_O)        0.153    21.077 r  mips/datapath/alu/hi_lo[38]_i_3/O
                         net (fo=3, routed)           1.150    22.228    mips/datapath/alu/hi_lo[38]_i_3_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.331    22.559 r  mips/datapath/alu/hi_lo[62]_i_16/O
                         net (fo=1, routed)           0.000    22.559    mips/datapath/alu/hi_lo[62]_i_16_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.807 r  mips/datapath/alu/hi_lo_reg[62]_i_13/O[2]
                         net (fo=6, routed)           0.477    23.284    mips/datapath/alu/hi_lo1[38]
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.302    23.586 r  mips/datapath/alu/hi_lo[54]_i_8/O
                         net (fo=3, routed)           0.634    24.220    mips/datapath/alu/hi_lo[54]_i_8_n_0
    SLICE_X11Y88         LUT3 (Prop_lut3_I2_O)        0.150    24.370 r  mips/datapath/alu/hi_lo[62]_i_14/O
                         net (fo=1, routed)           0.433    24.803    mips/datapath/alu/hi_lo[62]_i_14_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.326    25.129 f  mips/datapath/alu/hi_lo[62]_i_7/O
                         net (fo=2, routed)           0.543    25.672    mips/datapath/alu/hi_lo[62]_i_7_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124    25.796 r  mips/datapath/alu/hi_lo[62]_i_4/O
                         net (fo=1, routed)           0.299    26.094    mips/datapath/alu/hi_lo[62]_i_4_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I3_O)        0.124    26.218 r  mips/datapath/alu/hi_lo[62]_i_1/O
                         net (fo=1, routed)           0.000    26.218    mips/datapath/alu/hi_lo[62]_i_1_n_0
    SLICE_X5Y87          FDRE                                         r  mips/datapath/alu/hi_lo_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.500    30.849    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X5Y87          FDRE                                         r  mips/datapath/alu/hi_lo_reg[62]/C
                         clock pessimism              0.324    31.173    
                         clock uncertainty           -0.092    31.081    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.031    31.112    mips/datapath/alu/hi_lo_reg[62]
  -------------------------------------------------------------------
                         required time                         31.112    
                         arrival time                         -26.218    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        19.930ns  (logic 9.141ns (45.867%)  route 10.789ns (54.133%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 30.781 - 25.000 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.601     6.182    mips/datapath/clk_pixel_BUFG
    SLICE_X4Y75          FDRE                                         r  mips/datapath/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     6.638 r  mips/datapath/pc_reg[0]/Q
                         net (fo=177, routed)         1.009     7.648    mips/datapath/regs/hi_lo_temp0
    SLICE_X5Y84          LUT2 (Prop_lut2_I0_O)        0.150     7.798 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=32, routed)          1.264     9.062    mips/datapath/regs/regs_reg_r1_0_31_6_11/ADDRA2
    SLICE_X8Y81          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.350     9.412 r  mips/datapath/regs/regs_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           1.214    10.626    mips/datapath/regs/wr_addr[6]
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.328    10.954 r  mips/datapath/regs/hi_lo_temp0_i_44/O
                         net (fo=3, routed)           0.825    11.780    mips/datapath/regs/hi_lo_temp0_i_44_n_0
    SLICE_X9Y78          LUT3 (Prop_lut3_I0_O)        0.150    11.930 r  mips/datapath/regs/hi_lo_temp0_i_35/O
                         net (fo=3, routed)           0.558    12.488    mips/datapath/regs/hi_lo_temp0_i_35_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.326    12.814 r  mips/datapath/regs/hi_lo_temp0_i_37/O
                         net (fo=1, routed)           0.832    13.646    mips/datapath/regs/hi_lo_temp0_i_37_n_0
    SLICE_X9Y76          LUT3 (Prop_lut3_I2_O)        0.124    13.770 r  mips/datapath/regs/hi_lo_temp0_i_8/O
                         net (fo=1, routed)           0.538    14.307    mips/datapath/alu/B[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    18.158 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.160    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    19.678 r  mips/datapath/alu/hi_lo_temp0__0/P[21]
                         net (fo=1, routed)           1.246    20.924    mips/datapath/alu/hi_lo_temp0__0_n_84
    SLICE_X12Y79         LUT2 (Prop_lut2_I1_O)        0.153    21.077 r  mips/datapath/alu/hi_lo[38]_i_3/O
                         net (fo=3, routed)           1.150    22.228    mips/datapath/alu/hi_lo[38]_i_3_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.331    22.559 r  mips/datapath/alu/hi_lo[62]_i_16/O
                         net (fo=1, routed)           0.000    22.559    mips/datapath/alu/hi_lo[62]_i_16_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.911 r  mips/datapath/alu/hi_lo_reg[62]_i_13/O[3]
                         net (fo=8, routed)           0.489    23.399    mips/datapath/alu/hi_lo1[39]
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.306    23.705 r  mips/datapath/alu/hi_lo[51]_i_5/O
                         net (fo=3, routed)           0.626    24.331    mips/datapath/alu/hi_lo[51]_i_5_n_0
    SLICE_X12Y87         LUT3 (Prop_lut3_I2_O)        0.150    24.481 r  mips/datapath/alu/hi_lo[63]_i_4/O
                         net (fo=3, routed)           0.306    24.787    mips/datapath/alu/hi_lo[63]_i_4_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I4_O)        0.348    25.135 r  mips/datapath/alu/hi_lo[55]_i_5/O
                         net (fo=2, routed)           0.306    25.441    mips/datapath/alu/hi_lo[55]_i_5_n_0
    SLICE_X14Y87         LUT6 (Prop_lut6_I2_O)        0.124    25.565 r  mips/datapath/alu/hi_lo[39]_i_2/O
                         net (fo=1, routed)           0.423    25.988    mips/datapath/alu/hi_lo[39]_i_2_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.124    26.112 r  mips/datapath/alu/hi_lo[39]_i_1/O
                         net (fo=1, routed)           0.000    26.112    mips/datapath/alu/hi_lo[39]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  mips/datapath/alu/hi_lo_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.432    30.781    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X13Y86         FDRE                                         r  mips/datapath/alu/hi_lo_reg[39]/C
                         clock pessimism              0.311    31.092    
                         clock uncertainty           -0.092    31.000    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.031    31.031    mips/datapath/alu/hi_lo_reg[39]
  -------------------------------------------------------------------
                         required time                         31.031    
                         arrival time                         -26.112    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        19.921ns  (logic 9.137ns (45.866%)  route 10.784ns (54.134%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=2 LUT5=4 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 30.781 - 25.000 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.601     6.182    mips/datapath/clk_pixel_BUFG
    SLICE_X4Y75          FDRE                                         r  mips/datapath/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     6.638 r  mips/datapath/pc_reg[0]/Q
                         net (fo=177, routed)         1.009     7.648    mips/datapath/regs/hi_lo_temp0
    SLICE_X5Y84          LUT2 (Prop_lut2_I0_O)        0.150     7.798 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=32, routed)          1.264     9.062    mips/datapath/regs/regs_reg_r1_0_31_6_11/ADDRA2
    SLICE_X8Y81          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.350     9.412 r  mips/datapath/regs/regs_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           1.214    10.626    mips/datapath/regs/wr_addr[6]
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.328    10.954 r  mips/datapath/regs/hi_lo_temp0_i_44/O
                         net (fo=3, routed)           0.825    11.780    mips/datapath/regs/hi_lo_temp0_i_44_n_0
    SLICE_X9Y78          LUT3 (Prop_lut3_I0_O)        0.150    11.930 r  mips/datapath/regs/hi_lo_temp0_i_35/O
                         net (fo=3, routed)           0.558    12.488    mips/datapath/regs/hi_lo_temp0_i_35_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.326    12.814 r  mips/datapath/regs/hi_lo_temp0_i_37/O
                         net (fo=1, routed)           0.832    13.646    mips/datapath/regs/hi_lo_temp0_i_37_n_0
    SLICE_X9Y76          LUT3 (Prop_lut3_I2_O)        0.124    13.770 r  mips/datapath/regs/hi_lo_temp0_i_8/O
                         net (fo=1, routed)           0.538    14.307    mips/datapath/alu/B[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    18.158 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.160    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    19.678 r  mips/datapath/alu/hi_lo_temp0__0/P[15]
                         net (fo=1, routed)           0.883    20.561    mips/datapath/alu/hi_lo_temp0__0_n_90
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    20.685 r  mips/datapath/alu/hi_lo[32]_i_3/O
                         net (fo=3, routed)           0.634    21.320    mips/datapath/alu/hi_lo[32]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    21.444 r  mips/datapath/alu/hi_lo[63]_i_10/O
                         net (fo=1, routed)           0.000    21.444    mips/datapath/alu/hi_lo[63]_i_10_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    22.050 r  mips/datapath/alu/hi_lo_reg[63]_i_6/O[3]
                         net (fo=4, routed)           0.986    23.036    mips/datapath/alu/hi_lo1[35]
    SLICE_X11Y87         LUT6 (Prop_lut6_I1_O)        0.306    23.342 r  mips/datapath/alu/hi_lo[53]_i_8/O
                         net (fo=3, routed)           0.491    23.833    mips/datapath/alu/hi_lo[53]_i_8_n_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I5_O)        0.124    23.957 r  mips/datapath/alu/hi_lo[49]_i_5/O
                         net (fo=2, routed)           0.506    24.462    mips/datapath/alu/hi_lo[49]_i_5_n_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I4_O)        0.150    24.612 r  mips/datapath/alu/hi_lo[57]_i_5/O
                         net (fo=2, routed)           0.589    25.202    mips/datapath/alu/hi_lo[57]_i_5_n_0
    SLICE_X14Y86         LUT5 (Prop_lut5_I1_O)        0.326    25.528 r  mips/datapath/alu/hi_lo[41]_i_2/O
                         net (fo=1, routed)           0.452    25.980    mips/datapath/alu/hi_lo[41]_i_2_n_0
    SLICE_X14Y86         LUT5 (Prop_lut5_I0_O)        0.124    26.104 r  mips/datapath/alu/hi_lo[41]_i_1/O
                         net (fo=1, routed)           0.000    26.104    mips/datapath/alu/hi_lo[41]_i_1_n_0
    SLICE_X14Y86         FDRE                                         r  mips/datapath/alu/hi_lo_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.432    30.781    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X14Y86         FDRE                                         r  mips/datapath/alu/hi_lo_reg[41]/C
                         clock pessimism              0.311    31.092    
                         clock uncertainty           -0.092    31.000    
    SLICE_X14Y86         FDRE (Setup_fdre_C_D)        0.077    31.077    mips/datapath/alu/hi_lo_reg[41]
  -------------------------------------------------------------------
                         required time                         31.077    
                         arrival time                         -26.104    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        19.926ns  (logic 8.783ns (44.079%)  route 11.143ns (55.921%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 30.783 - 25.000 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.601     6.182    mips/datapath/clk_pixel_BUFG
    SLICE_X4Y75          FDRE                                         r  mips/datapath/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     6.638 r  mips/datapath/pc_reg[0]/Q
                         net (fo=177, routed)         1.009     7.648    mips/datapath/regs/hi_lo_temp0
    SLICE_X5Y84          LUT2 (Prop_lut2_I0_O)        0.150     7.798 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=32, routed)          1.264     9.062    mips/datapath/regs/regs_reg_r1_0_31_6_11/ADDRA2
    SLICE_X8Y81          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.350     9.412 r  mips/datapath/regs/regs_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           1.214    10.626    mips/datapath/regs/wr_addr[6]
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.328    10.954 r  mips/datapath/regs/hi_lo_temp0_i_44/O
                         net (fo=3, routed)           0.825    11.780    mips/datapath/regs/hi_lo_temp0_i_44_n_0
    SLICE_X9Y78          LUT3 (Prop_lut3_I0_O)        0.150    11.930 r  mips/datapath/regs/hi_lo_temp0_i_35/O
                         net (fo=3, routed)           0.558    12.488    mips/datapath/regs/hi_lo_temp0_i_35_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.326    12.814 r  mips/datapath/regs/hi_lo_temp0_i_37/O
                         net (fo=1, routed)           0.832    13.646    mips/datapath/regs/hi_lo_temp0_i_37_n_0
    SLICE_X9Y76          LUT3 (Prop_lut3_I2_O)        0.124    13.770 r  mips/datapath/regs/hi_lo_temp0_i_8/O
                         net (fo=1, routed)           0.538    14.307    mips/datapath/alu/B[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    18.158 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.160    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    19.678 r  mips/datapath/alu/hi_lo_temp0__0/P[21]
                         net (fo=1, routed)           1.246    20.924    mips/datapath/alu/hi_lo_temp0__0_n_84
    SLICE_X12Y79         LUT2 (Prop_lut2_I1_O)        0.153    21.077 r  mips/datapath/alu/hi_lo[38]_i_3/O
                         net (fo=3, routed)           1.150    22.228    mips/datapath/alu/hi_lo[38]_i_3_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.331    22.559 r  mips/datapath/alu/hi_lo[62]_i_16/O
                         net (fo=1, routed)           0.000    22.559    mips/datapath/alu/hi_lo[62]_i_16_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.807 r  mips/datapath/alu/hi_lo_reg[62]_i_13/O[2]
                         net (fo=6, routed)           0.477    23.284    mips/datapath/alu/hi_lo1[38]
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.302    23.586 r  mips/datapath/alu/hi_lo[54]_i_8/O
                         net (fo=3, routed)           0.611    24.197    mips/datapath/alu/hi_lo[54]_i_8_n_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.124    24.321 r  mips/datapath/alu/hi_lo[50]_i_5/O
                         net (fo=2, routed)           0.477    24.797    mips/datapath/alu/hi_lo[50]_i_5_n_0
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    24.921 r  mips/datapath/alu/hi_lo[58]_i_6/O
                         net (fo=2, routed)           0.446    25.367    mips/datapath/alu/hi_lo[58]_i_6_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.124    25.491 r  mips/datapath/alu/hi_lo[58]_i_3/O
                         net (fo=1, routed)           0.493    25.984    mips/datapath/alu/hi_lo[58]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124    26.108 r  mips/datapath/alu/hi_lo[58]_i_1/O
                         net (fo=1, routed)           0.000    26.108    mips/datapath/alu/hi_lo[58]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  mips/datapath/alu/hi_lo_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.434    30.783    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X8Y88          FDRE                                         r  mips/datapath/alu/hi_lo_reg[58]/C
                         clock pessimism              0.311    31.094    
                         clock uncertainty           -0.092    31.002    
    SLICE_X8Y88          FDRE (Setup_fdre_C_D)        0.081    31.083    mips/datapath/alu/hi_lo_reg[58]
  -------------------------------------------------------------------
                         required time                         31.083    
                         arrival time                         -26.108    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        19.950ns  (logic 8.783ns (44.025%)  route 11.167ns (55.975%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 30.850 - 25.000 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.601     6.182    mips/datapath/clk_pixel_BUFG
    SLICE_X4Y75          FDRE                                         r  mips/datapath/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     6.638 r  mips/datapath/pc_reg[0]/Q
                         net (fo=177, routed)         1.009     7.648    mips/datapath/regs/hi_lo_temp0
    SLICE_X5Y84          LUT2 (Prop_lut2_I0_O)        0.150     7.798 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=32, routed)          1.264     9.062    mips/datapath/regs/regs_reg_r1_0_31_6_11/ADDRA2
    SLICE_X8Y81          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.350     9.412 r  mips/datapath/regs/regs_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           1.214    10.626    mips/datapath/regs/wr_addr[6]
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.328    10.954 r  mips/datapath/regs/hi_lo_temp0_i_44/O
                         net (fo=3, routed)           0.825    11.780    mips/datapath/regs/hi_lo_temp0_i_44_n_0
    SLICE_X9Y78          LUT3 (Prop_lut3_I0_O)        0.150    11.930 r  mips/datapath/regs/hi_lo_temp0_i_35/O
                         net (fo=3, routed)           0.558    12.488    mips/datapath/regs/hi_lo_temp0_i_35_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.326    12.814 r  mips/datapath/regs/hi_lo_temp0_i_37/O
                         net (fo=1, routed)           0.832    13.646    mips/datapath/regs/hi_lo_temp0_i_37_n_0
    SLICE_X9Y76          LUT3 (Prop_lut3_I2_O)        0.124    13.770 r  mips/datapath/regs/hi_lo_temp0_i_8/O
                         net (fo=1, routed)           0.538    14.307    mips/datapath/alu/B[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    18.158 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.160    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    19.678 r  mips/datapath/alu/hi_lo_temp0__0/P[21]
                         net (fo=1, routed)           1.246    20.924    mips/datapath/alu/hi_lo_temp0__0_n_84
    SLICE_X12Y79         LUT2 (Prop_lut2_I1_O)        0.153    21.077 r  mips/datapath/alu/hi_lo[38]_i_3/O
                         net (fo=3, routed)           1.150    22.228    mips/datapath/alu/hi_lo[38]_i_3_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.331    22.559 r  mips/datapath/alu/hi_lo[62]_i_16/O
                         net (fo=1, routed)           0.000    22.559    mips/datapath/alu/hi_lo[62]_i_16_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.807 r  mips/datapath/alu/hi_lo_reg[62]_i_13/O[2]
                         net (fo=6, routed)           0.477    23.284    mips/datapath/alu/hi_lo1[38]
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.302    23.586 r  mips/datapath/alu/hi_lo[54]_i_8/O
                         net (fo=3, routed)           0.611    24.197    mips/datapath/alu/hi_lo[54]_i_8_n_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.124    24.321 r  mips/datapath/alu/hi_lo[50]_i_5/O
                         net (fo=2, routed)           0.477    24.797    mips/datapath/alu/hi_lo[50]_i_5_n_0
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    24.921 r  mips/datapath/alu/hi_lo[58]_i_6/O
                         net (fo=2, routed)           0.442    25.363    mips/datapath/alu/hi_lo[58]_i_6_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I4_O)        0.124    25.487 r  mips/datapath/alu/hi_lo[42]_i_2/O
                         net (fo=1, routed)           0.522    26.009    mips/datapath/alu/hi_lo[42]_i_2_n_0
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.124    26.133 r  mips/datapath/alu/hi_lo[42]_i_1/O
                         net (fo=1, routed)           0.000    26.133    mips/datapath/alu/hi_lo[42]_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  mips/datapath/alu/hi_lo_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.501    30.850    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X5Y88          FDRE                                         r  mips/datapath/alu/hi_lo_reg[42]/C
                         clock pessimism              0.324    31.174    
                         clock uncertainty           -0.092    31.082    
    SLICE_X5Y88          FDRE (Setup_fdre_C_D)        0.029    31.111    mips/datapath/alu/hi_lo_reg[42]
  -------------------------------------------------------------------
                         required time                         31.111    
                         arrival time                         -26.133    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        19.888ns  (logic 8.862ns (44.560%)  route 11.026ns (55.440%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.852ns = ( 30.852 - 25.000 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.601     6.182    mips/datapath/clk_pixel_BUFG
    SLICE_X4Y75          FDRE                                         r  mips/datapath/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     6.638 r  mips/datapath/pc_reg[0]/Q
                         net (fo=177, routed)         1.009     7.648    mips/datapath/regs/hi_lo_temp0
    SLICE_X5Y84          LUT2 (Prop_lut2_I0_O)        0.150     7.798 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=32, routed)          1.264     9.062    mips/datapath/regs/regs_reg_r1_0_31_6_11/ADDRA2
    SLICE_X8Y81          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.350     9.412 r  mips/datapath/regs/regs_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           1.214    10.626    mips/datapath/regs/wr_addr[6]
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.328    10.954 r  mips/datapath/regs/hi_lo_temp0_i_44/O
                         net (fo=3, routed)           0.825    11.780    mips/datapath/regs/hi_lo_temp0_i_44_n_0
    SLICE_X9Y78          LUT3 (Prop_lut3_I0_O)        0.150    11.930 r  mips/datapath/regs/hi_lo_temp0_i_35/O
                         net (fo=3, routed)           0.558    12.488    mips/datapath/regs/hi_lo_temp0_i_35_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.326    12.814 r  mips/datapath/regs/hi_lo_temp0_i_37/O
                         net (fo=1, routed)           0.832    13.646    mips/datapath/regs/hi_lo_temp0_i_37_n_0
    SLICE_X9Y76          LUT3 (Prop_lut3_I2_O)        0.124    13.770 r  mips/datapath/regs/hi_lo_temp0_i_8/O
                         net (fo=1, routed)           0.538    14.307    mips/datapath/alu/B[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    18.158 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.160    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    19.678 r  mips/datapath/alu/hi_lo_temp0__0/P[21]
                         net (fo=1, routed)           1.246    20.924    mips/datapath/alu/hi_lo_temp0__0_n_84
    SLICE_X12Y79         LUT2 (Prop_lut2_I1_O)        0.153    21.077 r  mips/datapath/alu/hi_lo[38]_i_3/O
                         net (fo=3, routed)           1.150    22.228    mips/datapath/alu/hi_lo[38]_i_3_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.331    22.559 r  mips/datapath/alu/hi_lo[62]_i_16/O
                         net (fo=1, routed)           0.000    22.559    mips/datapath/alu/hi_lo[62]_i_16_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.807 r  mips/datapath/alu/hi_lo_reg[62]_i_13/O[2]
                         net (fo=6, routed)           0.717    23.523    mips/datapath/alu/hi_lo1[38]
    SLICE_X10Y87         LUT5 (Prop_lut5_I1_O)        0.302    23.825 r  mips/datapath/alu/hi_lo[52]_i_7/O
                         net (fo=4, routed)           0.833    24.658    mips/datapath/alu/hi_lo[52]_i_7_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.119    24.777 f  mips/datapath/alu/hi_lo[60]_i_5/O
                         net (fo=2, routed)           0.534    25.311    mips/datapath/alu/hi_lo[60]_i_5_n_0
    SLICE_X2Y87          LUT4 (Prop_lut4_I3_O)        0.332    25.643 r  mips/datapath/alu/hi_lo[60]_i_2/O
                         net (fo=1, routed)           0.303    25.946    mips/datapath/alu/hi_lo[60]_i_2_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124    26.070 r  mips/datapath/alu/hi_lo[60]_i_1/O
                         net (fo=1, routed)           0.000    26.070    mips/datapath/alu/hi_lo[60]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  mips/datapath/alu/hi_lo_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        1.503    30.852    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X2Y88          FDRE                                         r  mips/datapath/alu/hi_lo_reg[60]/C
                         clock pessimism              0.311    31.163    
                         clock uncertainty           -0.092    31.071    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.081    31.152    mips/datapath/alu/hi_lo_reg[60]
  -------------------------------------------------------------------
                         required time                         31.152    
                         arrival time                         -26.070    
  -------------------------------------------------------------------
                         slack                                  5.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 getPix/write_pos_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_6720_6783_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.590     1.863    getPix/clk_pixel_BUFG
    SLICE_X3Y58          FDRE                                         r  getPix/write_pos_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  getPix/write_pos_reg[0]_rep/Q
                         net (fo=531, routed)         0.218     2.223    getPix/str_reg_6720_6783_6_7/ADDRD0
    SLICE_X2Y58          RAMD64E                                      r  getPix/str_reg_6720_6783_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.860     2.414    getPix/str_reg_6720_6783_6_7/WCLK
    SLICE_X2Y58          RAMD64E                                      r  getPix/str_reg_6720_6783_6_7/RAMA/CLK
                         clock pessimism             -0.537     1.876    
    SLICE_X2Y58          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.186    getPix/str_reg_6720_6783_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 getPix/write_pos_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_6720_6783_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.590     1.863    getPix/clk_pixel_BUFG
    SLICE_X3Y58          FDRE                                         r  getPix/write_pos_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  getPix/write_pos_reg[0]_rep/Q
                         net (fo=531, routed)         0.218     2.223    getPix/str_reg_6720_6783_6_7/ADDRD0
    SLICE_X2Y58          RAMD64E                                      r  getPix/str_reg_6720_6783_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.860     2.414    getPix/str_reg_6720_6783_6_7/WCLK
    SLICE_X2Y58          RAMD64E                                      r  getPix/str_reg_6720_6783_6_7/RAMB/CLK
                         clock pessimism             -0.537     1.876    
    SLICE_X2Y58          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.186    getPix/str_reg_6720_6783_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 getPix/write_pos_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_6720_6783_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.590     1.863    getPix/clk_pixel_BUFG
    SLICE_X3Y58          FDRE                                         r  getPix/write_pos_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  getPix/write_pos_reg[0]_rep/Q
                         net (fo=531, routed)         0.218     2.223    getPix/str_reg_6720_6783_6_7/ADDRD0
    SLICE_X2Y58          RAMD64E                                      r  getPix/str_reg_6720_6783_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.860     2.414    getPix/str_reg_6720_6783_6_7/WCLK
    SLICE_X2Y58          RAMD64E                                      r  getPix/str_reg_6720_6783_6_7/RAMC/CLK
                         clock pessimism             -0.537     1.876    
    SLICE_X2Y58          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.186    getPix/str_reg_6720_6783_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 getPix/write_pos_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_6720_6783_6_7/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.590     1.863    getPix/clk_pixel_BUFG
    SLICE_X3Y58          FDRE                                         r  getPix/write_pos_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  getPix/write_pos_reg[0]_rep/Q
                         net (fo=531, routed)         0.218     2.223    getPix/str_reg_6720_6783_6_7/ADDRD0
    SLICE_X2Y58          RAMD64E                                      r  getPix/str_reg_6720_6783_6_7/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.860     2.414    getPix/str_reg_6720_6783_6_7/WCLK
    SLICE_X2Y58          RAMD64E                                      r  getPix/str_reg_6720_6783_6_7/RAMD/CLK
                         clock pessimism             -0.537     1.876    
    SLICE_X2Y58          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.186    getPix/str_reg_6720_6783_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 getPix/write_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_6784_6847_6_7/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.588     1.861    getPix/clk_pixel_BUFG
    SLICE_X4Y59          FDRE                                         r  getPix/write_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  getPix/write_pos_reg[4]/Q
                         net (fo=1606, routed)        0.167     2.170    getPix/str_reg_6784_6847_6_7/ADDRD4
    SLICE_X2Y59          RAMD64E                                      r  getPix/str_reg_6784_6847_6_7/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.860     2.414    getPix/str_reg_6784_6847_6_7/WCLK
    SLICE_X2Y59          RAMD64E                                      r  getPix/str_reg_6784_6847_6_7/RAMA/CLK
                         clock pessimism             -0.513     1.900    
    SLICE_X2Y59          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.100    getPix/str_reg_6784_6847_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 getPix/write_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_6784_6847_6_7/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.588     1.861    getPix/clk_pixel_BUFG
    SLICE_X4Y59          FDRE                                         r  getPix/write_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  getPix/write_pos_reg[4]/Q
                         net (fo=1606, routed)        0.167     2.170    getPix/str_reg_6784_6847_6_7/ADDRD4
    SLICE_X2Y59          RAMD64E                                      r  getPix/str_reg_6784_6847_6_7/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.860     2.414    getPix/str_reg_6784_6847_6_7/WCLK
    SLICE_X2Y59          RAMD64E                                      r  getPix/str_reg_6784_6847_6_7/RAMB/CLK
                         clock pessimism             -0.513     1.900    
    SLICE_X2Y59          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.100    getPix/str_reg_6784_6847_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 getPix/write_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_6784_6847_6_7/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.588     1.861    getPix/clk_pixel_BUFG
    SLICE_X4Y59          FDRE                                         r  getPix/write_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  getPix/write_pos_reg[4]/Q
                         net (fo=1606, routed)        0.167     2.170    getPix/str_reg_6784_6847_6_7/ADDRD4
    SLICE_X2Y59          RAMD64E                                      r  getPix/str_reg_6784_6847_6_7/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.860     2.414    getPix/str_reg_6784_6847_6_7/WCLK
    SLICE_X2Y59          RAMD64E                                      r  getPix/str_reg_6784_6847_6_7/RAMC/CLK
                         clock pessimism             -0.513     1.900    
    SLICE_X2Y59          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.100    getPix/str_reg_6784_6847_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 getPix/write_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_6784_6847_6_7/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.588     1.861    getPix/clk_pixel_BUFG
    SLICE_X4Y59          FDRE                                         r  getPix/write_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  getPix/write_pos_reg[4]/Q
                         net (fo=1606, routed)        0.167     2.170    getPix/str_reg_6784_6847_6_7/ADDRD4
    SLICE_X2Y59          RAMD64E                                      r  getPix/str_reg_6784_6847_6_7/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.860     2.414    getPix/str_reg_6784_6847_6_7/WCLK
    SLICE_X2Y59          RAMD64E                                      r  getPix/str_reg_6784_6847_6_7/RAMD/CLK
                         clock pessimism             -0.513     1.900    
    SLICE_X2Y59          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.100    getPix/str_reg_6784_6847_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 getPix/write_pos_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_6720_6783_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.590     1.863    getPix/clk_pixel_BUFG
    SLICE_X3Y58          FDRE                                         r  getPix/write_pos_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.128     1.991 r  getPix/write_pos_reg[1]_rep__1/Q
                         net (fo=216, routed)         0.209     2.201    getPix/str_reg_6720_6783_6_7/ADDRD1
    SLICE_X2Y58          RAMD64E                                      r  getPix/str_reg_6720_6783_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.860     2.414    getPix/str_reg_6720_6783_6_7/WCLK
    SLICE_X2Y58          RAMD64E                                      r  getPix/str_reg_6720_6783_6_7/RAMA/CLK
                         clock pessimism             -0.537     1.876    
    SLICE_X2Y58          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255     2.131    getPix/str_reg_6720_6783_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 getPix/write_pos_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            getPix/str_reg_6720_6783_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.590     1.863    getPix/clk_pixel_BUFG
    SLICE_X3Y58          FDRE                                         r  getPix/write_pos_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.128     1.991 r  getPix/write_pos_reg[1]_rep__1/Q
                         net (fo=216, routed)         0.209     2.201    getPix/str_reg_6720_6783_6_7/ADDRD1
    SLICE_X2Y58          RAMD64E                                      r  getPix/str_reg_6720_6783_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1528, routed)        0.860     2.414    getPix/str_reg_6720_6783_6_7/WCLK
    SLICE_X2Y58          RAMD64E                                      r  getPix/str_reg_6720_6783_6_7/RAMB/CLK
                         clock pessimism             -0.537     1.876    
    SLICE_X2Y58          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255     2.131    getPix/str_reg_6720_6783_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  clk_pixel_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y76    ser_blue/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y75    ser_blue/OSERDESE2_inst2/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y78    ser_clock/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y77    ser_clock/OSERDESE2_inst2/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y54    ser_green/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y53    ser_green/OSERDESE2_inst2/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y52    ser_red/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y51    ser_red/OSERDESE2_inst2/CLKDIV
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X6Y68     getPix/str_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X6Y68     getPix/str_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X2Y74     getPix/str_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X6Y68     getPix/str_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X6Y68     getPix/str_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_x5
  To Clock:  clk_pixel_x5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_x5
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  clk_pixel_x5_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y76    ser_blue/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y75    ser_blue/OSERDESE2_inst2/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y78    ser_clock/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y77    ser_clock/OSERDESE2_inst2/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y54    ser_green/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y53    ser_green/OSERDESE2_inst2/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y52    ser_red/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y51    ser_red/OSERDESE2_inst2/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_feedback
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clk_feedback'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_feedback fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.830 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.844    clk_feedback
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clk_feedback'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_feedback rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.752    clk_feedback
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pixel_x5
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ser_clock/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.365ns  (logic 2.364ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.650     6.232    ser_clock/clk_pixel_x5
    OLOGIC_X0Y78         OSERDESE2                                    r  ser_clock/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.704 r  ser_clock/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.705    tmds_clock_output
    E15                  OBUFDS (Prop_obufds_I_OB)    1.892     8.596 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.596    TMDSn_clock
    E16                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_clock/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.364ns  (logic 2.363ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.650     6.232    ser_clock/clk_pixel_x5
    OLOGIC_X0Y78         OSERDESE2                                    r  ser_clock/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.704 r  ser_clock/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.705    tmds_clock_output
    E15                  OBUFDS (Prop_obufds_I_O)     1.891     8.595 r  OBUFDS_clock/O
                         net (fo=0)                   0.000     8.595    TMDSp_clock
    E15                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_green/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSngreen
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.664     6.246    ser_green/clk_pixel_x5
    OLOGIC_X0Y54         OSERDESE2                                    r  ser_green/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.718 r  ser_green/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.719    tmds_green_output
    J17                  OBUFDS (Prop_obufds_I_OB)    1.876     8.594 r  OBUFDS_green/OB
                         net (fo=0)                   0.000     8.594    TMDSngreen
    J18                                                               r  TMDSngreen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_blue/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSnblue
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.364ns  (logic 2.363ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.648     6.230    ser_blue/clk_pixel_x5
    OLOGIC_X0Y76         OSERDESE2                                    r  ser_blue/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.702 r  ser_blue/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.703    tmds_blue_output
    D15                  OBUFDS (Prop_obufds_I_OB)    1.891     8.594 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000     8.594    TMDSnblue
    C15                                                               r  TMDSnblue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_green/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpgreen
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 2.347ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.664     6.246    ser_green/clk_pixel_x5
    OLOGIC_X0Y54         OSERDESE2                                    r  ser_green/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.718 r  ser_green/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.719    tmds_green_output
    J17                  OBUFDS (Prop_obufds_I_O)     1.875     8.593 r  OBUFDS_green/O
                         net (fo=0)                   0.000     8.593    TMDSpgreen
    J17                                                               r  TMDSpgreen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_blue/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpblue
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.363ns  (logic 2.362ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.648     6.230    ser_blue/clk_pixel_x5
    OLOGIC_X0Y76         OSERDESE2                                    r  ser_blue/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.702 r  ser_blue/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.703    tmds_blue_output
    D15                  OBUFDS (Prop_obufds_I_O)     1.890     8.593 r  OBUFDS_blue/O
                         net (fo=0)                   0.000     8.593    TMDSpblue
    D15                                                               r  TMDSpblue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_red/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSnred
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.345ns  (logic 2.344ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.665     6.247    ser_red/clk_pixel_x5
    OLOGIC_X0Y52         OSERDESE2                                    r  ser_red/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.719 r  ser_red/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.720    tmds_red_output
    K15                  OBUFDS (Prop_obufds_I_OB)    1.872     8.592 r  OBUFDS_red/OB
                         net (fo=0)                   0.000     8.592    TMDSnred
    J15                                                               r  TMDSnred (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_red/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpred
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.344ns  (logic 2.343ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.665     6.247    ser_red/clk_pixel_x5
    OLOGIC_X0Y52         OSERDESE2                                    r  ser_red/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.719 r  ser_red/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.720    tmds_red_output
    K15                  OBUFDS (Prop_obufds_I_O)     1.871     8.591 r  OBUFDS_red/O
                         net (fo=0)                   0.000     8.591    TMDSpred
    K15                                                               r  TMDSpred (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ser_red/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpred
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.998ns  (logic 0.997ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.585     1.858    ser_red/clk_pixel_x5
    OLOGIC_X0Y52         OSERDESE2                                    r  ser_red/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.035 r  ser_red/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.036    tmds_red_output
    K15                  OBUFDS (Prop_obufds_I_O)     0.820     2.856 r  OBUFDS_red/O
                         net (fo=0)                   0.000     2.856    TMDSpred
    K15                                                               r  TMDSpred (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_red/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSnred
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.999ns  (logic 0.998ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.585     1.858    ser_red/clk_pixel_x5
    OLOGIC_X0Y52         OSERDESE2                                    r  ser_red/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.035 r  ser_red/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.036    tmds_red_output
    K15                  OBUFDS (Prop_obufds_I_OB)    0.821     2.857 r  OBUFDS_red/OB
                         net (fo=0)                   0.000     2.857    TMDSnred
    J15                                                               r  TMDSnred (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_green/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpgreen
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 1.000ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.857    ser_green/clk_pixel_x5
    OLOGIC_X0Y54         OSERDESE2                                    r  ser_green/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.034 r  ser_green/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.035    tmds_green_output
    J17                  OBUFDS (Prop_obufds_I_O)     0.823     2.859 r  OBUFDS_green/O
                         net (fo=0)                   0.000     2.859    TMDSpgreen
    J17                                                               r  TMDSpgreen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_green/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSngreen
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.857    ser_green/clk_pixel_x5
    OLOGIC_X0Y54         OSERDESE2                                    r  ser_green/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.034 r  ser_green/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.035    tmds_green_output
    J17                  OBUFDS (Prop_obufds_I_OB)    0.824     2.860 r  OBUFDS_green/OB
                         net (fo=0)                   0.000     2.860    TMDSngreen
    J18                                                               r  TMDSngreen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_blue/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpblue
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.576     1.849    ser_blue/clk_pixel_x5
    OLOGIC_X0Y76         OSERDESE2                                    r  ser_blue/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.026 r  ser_blue/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.027    tmds_blue_output
    D15                  OBUFDS (Prop_obufds_I_O)     0.839     2.866 r  OBUFDS_blue/O
                         net (fo=0)                   0.000     2.866    TMDSpblue
    D15                                                               r  TMDSpblue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_blue/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSnblue
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.018ns  (logic 1.017ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.576     1.849    ser_blue/clk_pixel_x5
    OLOGIC_X0Y76         OSERDESE2                                    r  ser_blue/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.026 r  ser_blue/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.027    tmds_blue_output
    D15                  OBUFDS (Prop_obufds_I_OB)    0.840     2.867 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.867    TMDSnblue
    C15                                                               r  TMDSnblue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_clock/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.577     1.850    ser_clock/clk_pixel_x5
    OLOGIC_X0Y78         OSERDESE2                                    r  ser_clock/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.027 r  ser_clock/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.028    tmds_clock_output
    E15                  OBUFDS (Prop_obufds_I_O)     0.839     2.868 r  OBUFDS_clock/O
                         net (fo=0)                   0.000     2.868    TMDSp_clock
    E15                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_clock/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.018ns  (logic 1.017ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.577     1.850    ser_clock/clk_pixel_x5
    OLOGIC_X0Y78         OSERDESE2                                    r  ser_clock/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.027 r  ser_clock/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.028    tmds_clock_output
    E15                  OBUFDS (Prop_obufds_I_OB)    0.840     2.869 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.869    TMDSn_clock
    E16                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





