// Seed: 2395327981
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  module_0(
      id_4, id_1
  );
  final $display;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wand id_7 = 1;
  module_0(
      id_5, id_5
  );
  initial id_4 <= 1 - id_5;
  logic [7:0] id_8;
  uwire id_9 = id_7;
  assign id_8[!1] = 1;
  wire id_10;
endmodule
