###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       744176   # Number of WRITE/WRITEP commands
num_reads_done                 =      1397130   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1085563   # Number of read row buffer hits
num_read_cmds                  =      1397121   # Number of READ/READP commands
num_writes_done                =       744223   # Number of read requests issued
num_write_row_hits             =       626224   # Number of write row buffer hits
num_act_cmds                   =       433871   # Number of ACT commands
num_pre_cmds                   =       433845   # Number of PRE commands
num_ondemand_pres              =       405824   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646101   # Cyles of rank active rank.0
rank_active_cycles.1           =      9609052   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353899   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       390948   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2076929   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30292   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4396   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2984   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2412   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1710   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1364   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1134   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          955   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          856   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18373   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          262   # Write cmd latency (cycles)
write_latency[20-39]           =         2656   # Write cmd latency (cycles)
write_latency[40-59]           =         3465   # Write cmd latency (cycles)
write_latency[60-79]           =         5616   # Write cmd latency (cycles)
write_latency[80-99]           =         7179   # Write cmd latency (cycles)
write_latency[100-119]         =         8991   # Write cmd latency (cycles)
write_latency[120-139]         =        10469   # Write cmd latency (cycles)
write_latency[140-159]         =        12196   # Write cmd latency (cycles)
write_latency[160-179]         =        13972   # Write cmd latency (cycles)
write_latency[180-199]         =        16255   # Write cmd latency (cycles)
write_latency[200-]            =       663115   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       197237   # Read request latency (cycles)
read_latency[40-59]            =       100339   # Read request latency (cycles)
read_latency[60-79]            =       112125   # Read request latency (cycles)
read_latency[80-99]            =        81410   # Read request latency (cycles)
read_latency[100-119]          =        69559   # Read request latency (cycles)
read_latency[120-139]          =        62527   # Read request latency (cycles)
read_latency[140-159]          =        53382   # Read request latency (cycles)
read_latency[160-179]          =        46825   # Read request latency (cycles)
read_latency[180-199]          =        41476   # Read request latency (cycles)
read_latency[200-]             =       632238   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.71493e+09   # Write energy
read_energy                    =  5.63319e+09   # Read energy
act_energy                     =  1.18707e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69872e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.87655e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01917e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99605e+09   # Active standby energy rank.1
average_read_latency           =      319.264   # Average read request latency (cycles)
average_interarrival           =      4.66983   # Average request interarrival latency (cycles)
total_energy                   =  2.36126e+10   # Total energy (pJ)
average_power                  =      2361.26   # Average power (mW)
average_bandwidth              =      18.2729   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       768026   # Number of WRITE/WRITEP commands
num_reads_done                 =      1419182   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1107885   # Number of read row buffer hits
num_read_cmds                  =      1419181   # Number of READ/READP commands
num_writes_done                =       768084   # Number of read requests issued
num_write_row_hits             =       654880   # Number of write row buffer hits
num_act_cmds                   =       429131   # Number of ACT commands
num_pre_cmds                   =       429100   # Number of PRE commands
num_ondemand_pres              =       401204   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9644878   # Cyles of rank active rank.0
rank_active_cycles.1           =      9635634   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       355122   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       364366   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2125078   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28515   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4272   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2921   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2348   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1642   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1317   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1116   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          967   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          877   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18280   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          392   # Write cmd latency (cycles)
write_latency[20-39]           =         4063   # Write cmd latency (cycles)
write_latency[40-59]           =         4541   # Write cmd latency (cycles)
write_latency[60-79]           =         6540   # Write cmd latency (cycles)
write_latency[80-99]           =         7955   # Write cmd latency (cycles)
write_latency[100-119]         =         9289   # Write cmd latency (cycles)
write_latency[120-139]         =        10278   # Write cmd latency (cycles)
write_latency[140-159]         =        11281   # Write cmd latency (cycles)
write_latency[160-179]         =        12903   # Write cmd latency (cycles)
write_latency[180-199]         =        15173   # Write cmd latency (cycles)
write_latency[200-]            =       685611   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       171855   # Read request latency (cycles)
read_latency[40-59]            =        91412   # Read request latency (cycles)
read_latency[60-79]            =        98718   # Read request latency (cycles)
read_latency[80-99]            =        75992   # Read request latency (cycles)
read_latency[100-119]          =        66586   # Read request latency (cycles)
read_latency[120-139]          =        61047   # Read request latency (cycles)
read_latency[140-159]          =        53860   # Read request latency (cycles)
read_latency[160-179]          =        47800   # Read request latency (cycles)
read_latency[180-199]          =        43301   # Read request latency (cycles)
read_latency[200-]             =       708604   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.83399e+09   # Write energy
read_energy                    =  5.72214e+09   # Read energy
act_energy                     =   1.1741e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70459e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.74896e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0184e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01264e+09   # Active standby energy rank.1
average_read_latency           =       357.47   # Average read request latency (cycles)
average_interarrival           =      4.57178   # Average request interarrival latency (cycles)
total_energy                   =  2.38113e+10   # Total energy (pJ)
average_power                  =      2381.13   # Average power (mW)
average_bandwidth              =      18.6647   # Average bandwidth
