{
  "author": {
    "userId": "Wt8Ba57cjpe1PTEF5iMxgAg5TEJ3"
  },
  "authorId": "Wt8Ba57cjpe1PTEF5iMxgAg5TEJ3",
  "blueprintString": "0eNrlV99vmzAQ/leme5ycKkAggLSnpnuP9lhFyIBpLRnDjMkWRfnfdzb5LdQkbGo6NUjhON+dfd99B/YaUtGyWnGpIV4DzyrZQPy8hoa/SCqMTq9qBjEsudItaghIWhpFZzGawYYAlzn7DbGzIceeW8OcZTxnapRVZcol1ZU6cnFPXS5M9v3I0xvsOdksCDCpueasy9Y+rBLZlilTmMfe2+ChqdTHiydQVw36VtLMi/FG/vTBJ7BCyfOi6MHHqdBRq0okKXulS45eaNqwzHg1pzJOv4OPQMGFZupce7EEBH7iAKaASlmp0hrhkmuq7JJj+GYVrSmzs1nghWusBV0xleSsyRSvu4TgB9NgkD2DxP0bSMJ3h+TxNkhcCwkSpElMCgUVDdv0oOCRN0jdA0Jwxoqcqy5JJGE/INu4CY7lfA/N8RPCUHDV6ORq7j9Ch74tmy3lGQ6mH6pW162+sfmfusj1KrFAJoWqyoRLDLQDEYnWg+NkMI7hHXF8OsXRuT+O/o04Tj4EH2cXcST/vjY7BUu2kajMhxdsPrBgweCChfcv2Cep0fQQCL8aYiRoWffVZnzVRz/jKmu5TpikqWA5xFq1jOzV+8IY2xvxnF/sIzsuuoV0+5oXiMcEUvtPzV6gB4DwRpK6H+KtMu8j6XtzJxoMXfjZoXPGA/ou/C/6bmz7zrnUd87h3EEV168l0zy7emc0vZJAh9BnHBryNsc9O8ZIDmCMMIeqZohFd5z4Cjsa3RQZf8i/X5iMYd+zQ1ziE3dBrBRYySUO8YiDkmfu+GDFCV5m2NxRaUQfLQNr6aMytDp83vkEqIyscorBQzJBKcThyI6GGDyyzpGJOEZDXBnXrMQFHw7PBARNGWYHsy+F4HUhKkPeJZ5cLBB+4EaTKPJ91w88F8v/B/c+Nfo=",
  "createdDate": 1735042385140,
  "descriptionMarkdown": "This implements the equivalent of a real life D flipflop. \n\nThe D input is the data, which can be either 0 (logic LOW) or 1 (logic HIGH)\n\nThe C input is for a clock signal, something like https://factorioprints.com/view/-OEpibzz0yCS_H6Z_-0K\n\nBuilt in edge detection, so this will only latch the input on the rising edge of the clock\n\nThere are 2 outputs, Q (latched HIGH) and inverse Q (latched LOW)",
  "image": {
    "id": "q6CEHtL",
    "type": "image/png"
  },
  "imageUrl": "https://imgur.com/q6CEHtL",
  "lastUpdatedDate": 1735042406638,
  "numberOfFavorites": 1,
  "tags": {
    "0": "/circuit/indicator/"
  },
  "title": "D flipflop with built in edge detection in circuit network",
  "favorites": {
    "PimQSYKY0XNh5S1DjZ5qXN6SHB72": true,
    "UUXDX0aZFASvRFVULz0iamxj6yV2": true
  }
}
