
*** Running vivado
    with args -log LFSR_Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LFSR_Main.tcl



****** Vivado v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source LFSR_Main.tcl -notrace
Command: synth_design -top LFSR_Main -part xc7a200tfbv676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6752
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LFSR_Main' [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Main.v:24]
INFO: [Synth 8-6157] synthesizing module 'LFSR_Default' [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Default.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LFSR_Default' (1#1) [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Default.v:23]
WARNING: [Synth 8-7071] port 'd_out' of module 'LFSR_Default' is unconnected for instance 'L_D' [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Main.v:55]
WARNING: [Synth 8-7023] instance 'L_D' of module 'LFSR_Default' has 3 connections declared, but only 2 given [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Main.v:55]
INFO: [Synth 8-6157] synthesizing module 'LFSR_Logic' [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Logic.v:24]
INFO: [Synth 8-6155] done synthesizing module 'LFSR_Logic' (2#1) [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Logic.v:24]
INFO: [Synth 8-6157] synthesizing module 'LFSR_Output' [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Output.v:24]
INFO: [Synth 8-6155] done synthesizing module 'LFSR_Output' (3#1) [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Output.v:24]
INFO: [Synth 8-6157] synthesizing module 'LFSR_Input' [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Input.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LFSR_Input' (4#1) [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Input.v:23]
INFO: [Synth 8-226] default block is never used [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Main.v:116]
INFO: [Synth 8-226] default block is never used [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Main.v:216]
WARNING: [Synth 8-567] referenced signal 'rst' should be on the sensitivity list [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Main.v:214]
WARNING: [Synth 8-567] referenced signal 'seed_in_default' should be on the sensitivity list [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Main.v:214]
INFO: [Synth 8-6155] done synthesizing module 'LFSR_Main' (5#1) [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Main.v:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbv676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbv676-2L
WARNING: [Synth 8-327] inferring latch for variable 'seed_in_reg' [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Default.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'd_out_reg' [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Default.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'd_out_reg' [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Main.v:222]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Main.v:112]
WARNING: [Synth 8-327] inferring latch for variable 'seed_in_reg' [D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.srcs/sources_1/new/LFSR_Main.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   8 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     1|
|3     |LUT3 |     4|
|4     |LUT4 |    76|
|5     |LUT6 |    43|
|6     |FDRE |    78|
|7     |LD   |    40|
|8     |LDC  |     2|
|9     |IBUF |    12|
|10    |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   266|
|2     |  L_I    |LFSR_Input  |    96|
|3     |  L_L    |LFSR_Logic  |    66|
|4     |  L_O    |LFSR_Output |    24|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1249.574 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1249.574 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1249.574 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1249.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1249.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  LD => LDCE: 40 instances
  LDC => LDCE: 2 instances

Synth Design complete, checksum: 655c78c8
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1249.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Software/Xilinx/Projects/Midterm_LFSR/Midterm_LFSR.runs/synth_1/LFSR_Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LFSR_Main_utilization_synth.rpt -pb LFSR_Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 24 09:42:34 2021...
