# File       : __init__.py
# Author     : automatically generated by picker
# Date       : 2026-02-07 19:42:33
# Description: Python package initialization for rob
# Version    : v0.1

"""
rob Python Package

UVM transaction-based communication package.
"""

__version__ = "v0.1"

# ============================================================================
# Common imports for both DUT and Agent modes
# ============================================================================
try:
    from . import tlm_pbsb as u
    from . import xspcomm as xsp
    from .xagent import Agent, BaseTransaction, Mem_in_agent_xaction, rename_in_agent_xaction, WriteBack_in_agent_xaction
except ImportError as e:
    import sys
    print(f"Error: Failed to import required modules: {e}", file=sys.stderr)
    print("Make sure tlm_pbsb, xspcomm, and xagent modules are properly installed.", file=sys.stderr)
    raise

# ============================================================================
# DUT Mode: Integrated __init__.py with DUT implementation
# ============================================================================

from typing import Optional, Callable, Dict, Type, List
import struct
import os
import sys
import subprocess

# ============================================================================
# Unified Initialization: Path handling + LD_PRELOAD
# ============================================================================

# VCS Mode: Auto LD_PRELOAD handling
dut_dir = os.path.dirname(os.path.abspath(__file__))
so_path = os.path.join(dut_dir, '_tlm_pbsb.so')

# Convert paths to absolute (always do this)
def _to_abs(arg):
    if arg.startswith('-'):
        return arg
    if '::' in arg:
        path, test = arg.split('::', 1)
        return f"{os.path.abspath(path)}::{test}" if os.path.exists(path) else arg
    return os.path.abspath(arg) if os.path.exists(arg) else arg

new_args = [_to_abs(arg) for arg in sys.argv]

# Handle LD_PRELOAD and directory switching
if '_LD_PRELOAD_HANDLED' not in os.environ and os.environ.get('SKIP_LD_PRELOAD') != '1':
    if os.path.exists(so_path):
        # Setup environment
        env = os.environ.copy()
        env['LD_PRELOAD'] = f"{so_path}:{env.get('LD_PRELOAD', '')}" if env.get('LD_PRELOAD') else so_path
        env['_LD_PRELOAD_HANDLED'] = '1'
        env['PYTHONPATH'] = os.path.dirname(dut_dir)
        
        # Run in DUT directory if needed
        if os.path.abspath(os.getcwd()) != dut_dir:
            is_pytest = 'pytest' in sys.modules or 'PYTEST_CURRENT_TEST' in os.environ
            result = subprocess.run(
                [sys.executable] + new_args, env=env, cwd=dut_dir,
                capture_output=is_pytest, text=is_pytest
            )
            
            if is_pytest:
                print(result.stdout, end='')
                print(result.stderr, end='', file=sys.stderr)
                # Handle VCS crash but tests passed
                if result.returncode < 0 and ' passed' in (result.stdout + result.stderr):
                    os._exit(0)
            
            os._exit(result.returncode if result.returncode >= 0 else 1)
        else:
            os.execve(sys.executable, [sys.executable] + new_args, env)



# ==================== DUT Implementation ====================

class _PinWrapper:
    """Wrapper to provide dut.pin.value access instead of dut.pin.xdata.value"""
    def __init__(self, xpin: xsp.XPin):
        self._xpin = xpin
        self.dirty = False

    @property
    def value(self):
        return self._xpin.xdata.value

    @value.setter
    def value(self, val):
        if self._xpin.xdata.value != val:
            self._xpin.xdata.value = val
            self.dirty = True

    @property
    def xpin(self):
        return self._xpin

    @property
    def xdata(self):
        return self._xpin.xdata

    @property
    def event(self):
        return self._xpin.event  

class DUTrob:
    """
    DUT abstraction for rob with pin-level interface.

    Pins:
    - io_lsq_mmio_0: 1-bit signal
    - io_lsq_mmio_1: 1-bit signal
    - io_lsq_mmio_2: 1-bit signal
    - io_lsq_uop_0_robIdx_value: 8-bit signal
    - io_lsq_uop_1_robIdx_value: 8-bit signal
    - io_lsq_uop_2_robIdx_value: 8-bit signal
    - compare: 1-bit signal
    - Mem_in_agent_xaction: 1-bit signal
    - super_result: 1-bit signal
    - clock: 1-bit signal
    - reset: 1-bit signal
    - io_hartId: 6-bit signal
    - io_enq_req_0_valid: 1-bit signal
    - io_enq_req_0_bits_instr: 32-bit signal
    - io_enq_req_0_bits_pc: 50-bit signal
    - io_enq_req_0_bits_exceptionVec_0: 1-bit signal
    - io_enq_req_0_bits_exceptionVec_1: 1-bit signal
    - io_enq_req_0_bits_exceptionVec_2: 1-bit signal
    - io_enq_req_0_bits_exceptionVec_3: 1-bit signal
    - io_enq_req_0_bits_exceptionVec_12: 1-bit signal
    - io_enq_req_0_bits_exceptionVec_20: 1-bit signal
    - io_enq_req_0_bits_exceptionVec_22: 1-bit signal
    - io_enq_req_0_bits_isFetchMalAddr: 1-bit signal
    - io_enq_req_0_bits_hasException: 1-bit signal
    - io_enq_req_0_bits_trigger: 4-bit signal
    - io_enq_req_0_bits_preDecodeInfo_isRVC: 1-bit signal
    - io_enq_req_0_bits_crossPageIPFFix: 1-bit signal
    - io_enq_req_0_bits_ftqPtr_flag: 1-bit signal
    - io_enq_req_0_bits_ftqPtr_value: 6-bit signal
    - io_enq_req_0_bits_ftqOffset: 4-bit signal
    - io_enq_req_0_bits_ldest: 6-bit signal
    - io_enq_req_0_bits_fuType: 35-bit signal
    - io_enq_req_0_bits_fuOpType: 9-bit signal
    - io_enq_req_0_bits_rfWen: 1-bit signal
    - io_enq_req_0_bits_fpWen: 1-bit signal
    - io_enq_req_0_bits_vecWen: 1-bit signal
    - io_enq_req_0_bits_v0Wen: 1-bit signal
    - io_enq_req_0_bits_vlWen: 1-bit signal
    - io_enq_req_0_bits_isXSTrap: 1-bit signal
    - io_enq_req_0_bits_waitForward: 1-bit signal
    - io_enq_req_0_bits_blockBackward: 1-bit signal
    - io_enq_req_0_bits_flushPipe: 1-bit signal
    - io_enq_req_0_bits_vpu_vill: 1-bit signal
    - io_enq_req_0_bits_vpu_vma: 1-bit signal
    - io_enq_req_0_bits_vpu_vta: 1-bit signal
    - io_enq_req_0_bits_vpu_vsew: 2-bit signal
    - io_enq_req_0_bits_vpu_vlmul: 3-bit signal
    - io_enq_req_0_bits_vpu_specVill: 1-bit signal
    - io_enq_req_0_bits_vpu_specVma: 1-bit signal
    - io_enq_req_0_bits_vpu_specVta: 1-bit signal
    - io_enq_req_0_bits_vpu_specVsew: 2-bit signal
    - io_enq_req_0_bits_vpu_specVlmul: 3-bit signal
    - io_enq_req_0_bits_vlsInstr: 1-bit signal
    - io_enq_req_0_bits_wfflags: 1-bit signal
    - io_enq_req_0_bits_isMove: 1-bit signal
    - io_enq_req_0_bits_isVset: 1-bit signal
    - io_enq_req_0_bits_firstUop: 1-bit signal
    - io_enq_req_0_bits_lastUop: 1-bit signal
    - io_enq_req_0_bits_numWB: 7-bit signal
    - io_enq_req_0_bits_commitType: 3-bit signal
    - io_enq_req_0_bits_pdest: 8-bit signal
    - io_enq_req_0_bits_robIdx_flag: 1-bit signal
    - io_enq_req_0_bits_robIdx_value: 8-bit signal
    - io_enq_req_0_bits_instrSize: 3-bit signal
    - io_enq_req_0_bits_dirtyFs: 1-bit signal
    - io_enq_req_0_bits_dirtyVs: 1-bit signal
    - io_enq_req_0_bits_traceBlockInPipe_itype: 4-bit signal
    - io_enq_req_0_bits_traceBlockInPipe_iretire: 4-bit signal
    - io_enq_req_0_bits_traceBlockInPipe_ilastsize: 1-bit signal
    - io_enq_req_0_bits_eliminatedMove: 1-bit signal
    - io_enq_req_0_bits_snapshot: 1-bit signal
    - io_enq_req_0_bits_lqIdx_value: 7-bit signal
    - io_enq_req_0_bits_sqIdx_value: 6-bit signal
    - io_enq_req_0_bits_singleStep: 1-bit signal
    - io_enq_req_0_bits_debug_sim_trig: 1-bit signal
    - io_enq_req_1_valid: 1-bit signal
    - io_enq_req_1_bits_instr: 32-bit signal
    - io_enq_req_1_bits_pc: 50-bit signal
    - io_enq_req_1_bits_exceptionVec_0: 1-bit signal
    - io_enq_req_1_bits_exceptionVec_1: 1-bit signal
    - io_enq_req_1_bits_exceptionVec_2: 1-bit signal
    - io_enq_req_1_bits_exceptionVec_3: 1-bit signal
    - io_enq_req_1_bits_exceptionVec_12: 1-bit signal
    - io_enq_req_1_bits_exceptionVec_20: 1-bit signal
    - io_enq_req_1_bits_exceptionVec_22: 1-bit signal
    - io_enq_req_1_bits_isFetchMalAddr: 1-bit signal
    - io_enq_req_1_bits_hasException: 1-bit signal
    - io_enq_req_1_bits_trigger: 4-bit signal
    - io_enq_req_1_bits_preDecodeInfo_isRVC: 1-bit signal
    - io_enq_req_1_bits_crossPageIPFFix: 1-bit signal
    - io_enq_req_1_bits_ftqPtr_flag: 1-bit signal
    - io_enq_req_1_bits_ftqPtr_value: 6-bit signal
    - io_enq_req_1_bits_ftqOffset: 4-bit signal
    - io_enq_req_1_bits_ldest: 6-bit signal
    - io_enq_req_1_bits_fuType: 35-bit signal
    - io_enq_req_1_bits_fuOpType: 9-bit signal
    - io_enq_req_1_bits_rfWen: 1-bit signal
    - io_enq_req_1_bits_fpWen: 1-bit signal
    - io_enq_req_1_bits_vecWen: 1-bit signal
    - io_enq_req_1_bits_v0Wen: 1-bit signal
    - io_enq_req_1_bits_vlWen: 1-bit signal
    - io_enq_req_1_bits_isXSTrap: 1-bit signal
    - io_enq_req_1_bits_waitForward: 1-bit signal
    - io_enq_req_1_bits_blockBackward: 1-bit signal
    - io_enq_req_1_bits_flushPipe: 1-bit signal
    - io_enq_req_1_bits_vpu_vill: 1-bit signal
    - io_enq_req_1_bits_vpu_vma: 1-bit signal
    - io_enq_req_1_bits_vpu_vta: 1-bit signal
    - io_enq_req_1_bits_vpu_vsew: 2-bit signal
    - io_enq_req_1_bits_vpu_vlmul: 3-bit signal
    - io_enq_req_1_bits_vpu_specVill: 1-bit signal
    - io_enq_req_1_bits_vpu_specVma: 1-bit signal
    - io_enq_req_1_bits_vpu_specVta: 1-bit signal
    - io_enq_req_1_bits_vpu_specVsew: 2-bit signal
    - io_enq_req_1_bits_vpu_specVlmul: 3-bit signal
    - io_enq_req_1_bits_vlsInstr: 1-bit signal
    - io_enq_req_1_bits_wfflags: 1-bit signal
    - io_enq_req_1_bits_isMove: 1-bit signal
    - io_enq_req_1_bits_isVset: 1-bit signal
    - io_enq_req_1_bits_firstUop: 1-bit signal
    - io_enq_req_1_bits_lastUop: 1-bit signal
    - io_enq_req_1_bits_numWB: 7-bit signal
    - io_enq_req_1_bits_commitType: 3-bit signal
    - io_enq_req_1_bits_pdest: 8-bit signal
    - io_enq_req_1_bits_robIdx_flag: 1-bit signal
    - io_enq_req_1_bits_robIdx_value: 8-bit signal
    - io_enq_req_1_bits_instrSize: 3-bit signal
    - io_enq_req_1_bits_dirtyFs: 1-bit signal
    - io_enq_req_1_bits_dirtyVs: 1-bit signal
    - io_enq_req_1_bits_traceBlockInPipe_itype: 4-bit signal
    - io_enq_req_1_bits_traceBlockInPipe_iretire: 4-bit signal
    - io_enq_req_1_bits_traceBlockInPipe_ilastsize: 1-bit signal
    - io_enq_req_1_bits_eliminatedMove: 1-bit signal
    - io_enq_req_1_bits_snapshot: 1-bit signal
    - io_enq_req_1_bits_lqIdx_value: 7-bit signal
    - io_enq_req_1_bits_sqIdx_value: 6-bit signal
    - io_enq_req_1_bits_singleStep: 1-bit signal
    - io_enq_req_1_bits_debug_sim_trig: 1-bit signal
    - io_enq_req_2_valid: 1-bit signal
    - io_enq_req_2_bits_instr: 32-bit signal
    - io_enq_req_2_bits_pc: 50-bit signal
    - io_enq_req_2_bits_exceptionVec_0: 1-bit signal
    - io_enq_req_2_bits_exceptionVec_1: 1-bit signal
    - io_enq_req_2_bits_exceptionVec_2: 1-bit signal
    - io_enq_req_2_bits_exceptionVec_3: 1-bit signal
    - io_enq_req_2_bits_exceptionVec_12: 1-bit signal
    - io_enq_req_2_bits_exceptionVec_20: 1-bit signal
    - io_enq_req_2_bits_exceptionVec_22: 1-bit signal
    - io_enq_req_2_bits_isFetchMalAddr: 1-bit signal
    - io_enq_req_2_bits_hasException: 1-bit signal
    - io_enq_req_2_bits_trigger: 4-bit signal
    - io_enq_req_2_bits_preDecodeInfo_isRVC: 1-bit signal
    - io_enq_req_2_bits_crossPageIPFFix: 1-bit signal
    - io_enq_req_2_bits_ftqPtr_flag: 1-bit signal
    - io_enq_req_2_bits_ftqPtr_value: 6-bit signal
    - io_enq_req_2_bits_ftqOffset: 4-bit signal
    - io_enq_req_2_bits_ldest: 6-bit signal
    - io_enq_req_2_bits_fuType: 35-bit signal
    - io_enq_req_2_bits_fuOpType: 9-bit signal
    - io_enq_req_2_bits_rfWen: 1-bit signal
    - io_enq_req_2_bits_fpWen: 1-bit signal
    - io_enq_req_2_bits_vecWen: 1-bit signal
    - io_enq_req_2_bits_v0Wen: 1-bit signal
    - io_enq_req_2_bits_vlWen: 1-bit signal
    - io_enq_req_2_bits_isXSTrap: 1-bit signal
    - io_enq_req_2_bits_waitForward: 1-bit signal
    - io_enq_req_2_bits_blockBackward: 1-bit signal
    - io_enq_req_2_bits_flushPipe: 1-bit signal
    - io_enq_req_2_bits_vpu_vill: 1-bit signal
    - io_enq_req_2_bits_vpu_vma: 1-bit signal
    - io_enq_req_2_bits_vpu_vta: 1-bit signal
    - io_enq_req_2_bits_vpu_vsew: 2-bit signal
    - io_enq_req_2_bits_vpu_vlmul: 3-bit signal
    - io_enq_req_2_bits_vpu_specVill: 1-bit signal
    - io_enq_req_2_bits_vpu_specVma: 1-bit signal
    - io_enq_req_2_bits_vpu_specVta: 1-bit signal
    - io_enq_req_2_bits_vpu_specVsew: 2-bit signal
    - io_enq_req_2_bits_vpu_specVlmul: 3-bit signal
    - io_enq_req_2_bits_vlsInstr: 1-bit signal
    - io_enq_req_2_bits_wfflags: 1-bit signal
    - io_enq_req_2_bits_isMove: 1-bit signal
    - io_enq_req_2_bits_isVset: 1-bit signal
    - io_enq_req_2_bits_firstUop: 1-bit signal
    - io_enq_req_2_bits_lastUop: 1-bit signal
    - io_enq_req_2_bits_numWB: 7-bit signal
    - io_enq_req_2_bits_commitType: 3-bit signal
    - io_enq_req_2_bits_pdest: 8-bit signal
    - io_enq_req_2_bits_robIdx_flag: 1-bit signal
    - io_enq_req_2_bits_robIdx_value: 8-bit signal
    - io_enq_req_2_bits_instrSize: 3-bit signal
    - io_enq_req_2_bits_dirtyFs: 1-bit signal
    - io_enq_req_2_bits_dirtyVs: 1-bit signal
    - io_enq_req_2_bits_traceBlockInPipe_itype: 4-bit signal
    - io_enq_req_2_bits_traceBlockInPipe_iretire: 4-bit signal
    - io_enq_req_2_bits_traceBlockInPipe_ilastsize: 1-bit signal
    - io_enq_req_2_bits_eliminatedMove: 1-bit signal
    - io_enq_req_2_bits_snapshot: 1-bit signal
    - io_enq_req_2_bits_lqIdx_value: 7-bit signal
    - io_enq_req_2_bits_sqIdx_value: 6-bit signal
    - io_enq_req_2_bits_singleStep: 1-bit signal
    - io_enq_req_2_bits_debug_sim_trig: 1-bit signal
    - io_enq_req_3_valid: 1-bit signal
    - io_enq_req_3_bits_instr: 32-bit signal
    - io_enq_req_3_bits_pc: 50-bit signal
    - io_enq_req_3_bits_exceptionVec_0: 1-bit signal
    - io_enq_req_3_bits_exceptionVec_1: 1-bit signal
    - io_enq_req_3_bits_exceptionVec_2: 1-bit signal
    - io_enq_req_3_bits_exceptionVec_3: 1-bit signal
    - io_enq_req_3_bits_exceptionVec_12: 1-bit signal
    - io_enq_req_3_bits_exceptionVec_20: 1-bit signal
    - io_enq_req_3_bits_exceptionVec_22: 1-bit signal
    - io_enq_req_3_bits_isFetchMalAddr: 1-bit signal
    - io_enq_req_3_bits_hasException: 1-bit signal
    - io_enq_req_3_bits_trigger: 4-bit signal
    - io_enq_req_3_bits_preDecodeInfo_isRVC: 1-bit signal
    - io_enq_req_3_bits_crossPageIPFFix: 1-bit signal
    - io_enq_req_3_bits_ftqPtr_flag: 1-bit signal
    - io_enq_req_3_bits_ftqPtr_value: 6-bit signal
    - io_enq_req_3_bits_ftqOffset: 4-bit signal
    - io_enq_req_3_bits_ldest: 6-bit signal
    - io_enq_req_3_bits_fuType: 35-bit signal
    - io_enq_req_3_bits_fuOpType: 9-bit signal
    - io_enq_req_3_bits_rfWen: 1-bit signal
    - io_enq_req_3_bits_fpWen: 1-bit signal
    - io_enq_req_3_bits_vecWen: 1-bit signal
    - io_enq_req_3_bits_v0Wen: 1-bit signal
    - io_enq_req_3_bits_vlWen: 1-bit signal
    - io_enq_req_3_bits_isXSTrap: 1-bit signal
    - io_enq_req_3_bits_waitForward: 1-bit signal
    - io_enq_req_3_bits_blockBackward: 1-bit signal
    - io_enq_req_3_bits_flushPipe: 1-bit signal
    - io_enq_req_3_bits_vpu_vill: 1-bit signal
    - io_enq_req_3_bits_vpu_vma: 1-bit signal
    - io_enq_req_3_bits_vpu_vta: 1-bit signal
    - io_enq_req_3_bits_vpu_vsew: 2-bit signal
    - io_enq_req_3_bits_vpu_vlmul: 3-bit signal
    - io_enq_req_3_bits_vpu_specVill: 1-bit signal
    - io_enq_req_3_bits_vpu_specVma: 1-bit signal
    - io_enq_req_3_bits_vpu_specVta: 1-bit signal
    - io_enq_req_3_bits_vpu_specVsew: 2-bit signal
    - io_enq_req_3_bits_vpu_specVlmul: 3-bit signal
    - io_enq_req_3_bits_vlsInstr: 1-bit signal
    - io_enq_req_3_bits_wfflags: 1-bit signal
    - io_enq_req_3_bits_isMove: 1-bit signal
    - io_enq_req_3_bits_isVset: 1-bit signal
    - io_enq_req_3_bits_firstUop: 1-bit signal
    - io_enq_req_3_bits_lastUop: 1-bit signal
    - io_enq_req_3_bits_numWB: 7-bit signal
    - io_enq_req_3_bits_commitType: 3-bit signal
    - io_enq_req_3_bits_pdest: 8-bit signal
    - io_enq_req_3_bits_robIdx_flag: 1-bit signal
    - io_enq_req_3_bits_robIdx_value: 8-bit signal
    - io_enq_req_3_bits_instrSize: 3-bit signal
    - io_enq_req_3_bits_dirtyFs: 1-bit signal
    - io_enq_req_3_bits_dirtyVs: 1-bit signal
    - io_enq_req_3_bits_traceBlockInPipe_itype: 4-bit signal
    - io_enq_req_3_bits_traceBlockInPipe_iretire: 4-bit signal
    - io_enq_req_3_bits_traceBlockInPipe_ilastsize: 1-bit signal
    - io_enq_req_3_bits_eliminatedMove: 1-bit signal
    - io_enq_req_3_bits_snapshot: 1-bit signal
    - io_enq_req_3_bits_lqIdx_value: 7-bit signal
    - io_enq_req_3_bits_sqIdx_value: 6-bit signal
    - io_enq_req_3_bits_singleStep: 1-bit signal
    - io_enq_req_3_bits_debug_sim_trig: 1-bit signal
    - io_enq_req_4_valid: 1-bit signal
    - io_enq_req_4_bits_instr: 32-bit signal
    - io_enq_req_4_bits_pc: 50-bit signal
    - io_enq_req_4_bits_exceptionVec_0: 1-bit signal
    - io_enq_req_4_bits_exceptionVec_1: 1-bit signal
    - io_enq_req_4_bits_exceptionVec_2: 1-bit signal
    - io_enq_req_4_bits_exceptionVec_3: 1-bit signal
    - io_enq_req_4_bits_exceptionVec_12: 1-bit signal
    - io_enq_req_4_bits_exceptionVec_20: 1-bit signal
    - io_enq_req_4_bits_exceptionVec_22: 1-bit signal
    - io_enq_req_4_bits_isFetchMalAddr: 1-bit signal
    - io_enq_req_4_bits_hasException: 1-bit signal
    - io_enq_req_4_bits_trigger: 4-bit signal
    - io_enq_req_4_bits_preDecodeInfo_isRVC: 1-bit signal
    - io_enq_req_4_bits_crossPageIPFFix: 1-bit signal
    - io_enq_req_4_bits_ftqPtr_flag: 1-bit signal
    - io_enq_req_4_bits_ftqPtr_value: 6-bit signal
    - io_enq_req_4_bits_ftqOffset: 4-bit signal
    - io_enq_req_4_bits_ldest: 6-bit signal
    - io_enq_req_4_bits_fuType: 35-bit signal
    - io_enq_req_4_bits_fuOpType: 9-bit signal
    - io_enq_req_4_bits_rfWen: 1-bit signal
    - io_enq_req_4_bits_fpWen: 1-bit signal
    - io_enq_req_4_bits_vecWen: 1-bit signal
    - io_enq_req_4_bits_v0Wen: 1-bit signal
    - io_enq_req_4_bits_vlWen: 1-bit signal
    - io_enq_req_4_bits_isXSTrap: 1-bit signal
    - io_enq_req_4_bits_waitForward: 1-bit signal
    - io_enq_req_4_bits_blockBackward: 1-bit signal
    - io_enq_req_4_bits_flushPipe: 1-bit signal
    - io_enq_req_4_bits_vpu_vill: 1-bit signal
    - io_enq_req_4_bits_vpu_vma: 1-bit signal
    - io_enq_req_4_bits_vpu_vta: 1-bit signal
    - io_enq_req_4_bits_vpu_vsew: 2-bit signal
    - io_enq_req_4_bits_vpu_vlmul: 3-bit signal
    - io_enq_req_4_bits_vpu_specVill: 1-bit signal
    - io_enq_req_4_bits_vpu_specVma: 1-bit signal
    - io_enq_req_4_bits_vpu_specVta: 1-bit signal
    - io_enq_req_4_bits_vpu_specVsew: 2-bit signal
    - io_enq_req_4_bits_vpu_specVlmul: 3-bit signal
    - io_enq_req_4_bits_vlsInstr: 1-bit signal
    - io_enq_req_4_bits_wfflags: 1-bit signal
    - io_enq_req_4_bits_isMove: 1-bit signal
    - io_enq_req_4_bits_isVset: 1-bit signal
    - io_enq_req_4_bits_firstUop: 1-bit signal
    - io_enq_req_4_bits_lastUop: 1-bit signal
    - io_enq_req_4_bits_numWB: 7-bit signal
    - io_enq_req_4_bits_commitType: 3-bit signal
    - io_enq_req_4_bits_pdest: 8-bit signal
    - io_enq_req_4_bits_robIdx_flag: 1-bit signal
    - io_enq_req_4_bits_robIdx_value: 8-bit signal
    - io_enq_req_4_bits_instrSize: 3-bit signal
    - io_enq_req_4_bits_dirtyFs: 1-bit signal
    - io_enq_req_4_bits_dirtyVs: 1-bit signal
    - io_enq_req_4_bits_traceBlockInPipe_itype: 4-bit signal
    - io_enq_req_4_bits_traceBlockInPipe_iretire: 4-bit signal
    - io_enq_req_4_bits_traceBlockInPipe_ilastsize: 1-bit signal
    - io_enq_req_4_bits_eliminatedMove: 1-bit signal
    - io_enq_req_4_bits_snapshot: 1-bit signal
    - io_enq_req_4_bits_lqIdx_value: 7-bit signal
    - io_enq_req_4_bits_sqIdx_value: 6-bit signal
    - io_enq_req_4_bits_singleStep: 1-bit signal
    - io_enq_req_4_bits_debug_sim_trig: 1-bit signal
    - io_enq_req_5_valid: 1-bit signal
    - io_enq_req_5_bits_instr: 32-bit signal
    - io_enq_req_5_bits_pc: 50-bit signal
    - io_enq_req_5_bits_exceptionVec_0: 1-bit signal
    - io_enq_req_5_bits_exceptionVec_1: 1-bit signal
    - io_enq_req_5_bits_exceptionVec_2: 1-bit signal
    - io_enq_req_5_bits_exceptionVec_3: 1-bit signal
    - io_enq_req_5_bits_exceptionVec_12: 1-bit signal
    - io_enq_req_5_bits_exceptionVec_20: 1-bit signal
    - io_enq_req_5_bits_exceptionVec_22: 1-bit signal
    - io_enq_req_5_bits_isFetchMalAddr: 1-bit signal
    - io_enq_req_5_bits_hasException: 1-bit signal
    - io_enq_req_5_bits_trigger: 4-bit signal
    - io_enq_req_5_bits_preDecodeInfo_isRVC: 1-bit signal
    - io_enq_req_5_bits_crossPageIPFFix: 1-bit signal
    - io_enq_req_5_bits_ftqPtr_flag: 1-bit signal
    - io_enq_req_5_bits_ftqPtr_value: 6-bit signal
    - io_enq_req_5_bits_ftqOffset: 4-bit signal
    - io_enq_req_5_bits_ldest: 6-bit signal
    - io_enq_req_5_bits_fuType: 35-bit signal
    - io_enq_req_5_bits_fuOpType: 9-bit signal
    - io_enq_req_5_bits_rfWen: 1-bit signal
    - io_enq_req_5_bits_fpWen: 1-bit signal
    - io_enq_req_5_bits_vecWen: 1-bit signal
    - io_enq_req_5_bits_v0Wen: 1-bit signal
    - io_enq_req_5_bits_vlWen: 1-bit signal
    - io_enq_req_5_bits_isXSTrap: 1-bit signal
    - io_enq_req_5_bits_waitForward: 1-bit signal
    - io_enq_req_5_bits_blockBackward: 1-bit signal
    - io_enq_req_5_bits_flushPipe: 1-bit signal
    - io_enq_req_5_bits_vpu_vill: 1-bit signal
    - io_enq_req_5_bits_vpu_vma: 1-bit signal
    - io_enq_req_5_bits_vpu_vta: 1-bit signal
    - io_enq_req_5_bits_vpu_vsew: 2-bit signal
    - io_enq_req_5_bits_vpu_vlmul: 3-bit signal
    - io_enq_req_5_bits_vpu_specVill: 1-bit signal
    - io_enq_req_5_bits_vpu_specVma: 1-bit signal
    - io_enq_req_5_bits_vpu_specVta: 1-bit signal
    - io_enq_req_5_bits_vpu_specVsew: 2-bit signal
    - io_enq_req_5_bits_vpu_specVlmul: 3-bit signal
    - io_enq_req_5_bits_vlsInstr: 1-bit signal
    - io_enq_req_5_bits_wfflags: 1-bit signal
    - io_enq_req_5_bits_isMove: 1-bit signal
    - io_enq_req_5_bits_isVset: 1-bit signal
    - io_enq_req_5_bits_firstUop: 1-bit signal
    - io_enq_req_5_bits_lastUop: 1-bit signal
    - io_enq_req_5_bits_numWB: 7-bit signal
    - io_enq_req_5_bits_commitType: 3-bit signal
    - io_enq_req_5_bits_pdest: 8-bit signal
    - io_enq_req_5_bits_robIdx_flag: 1-bit signal
    - io_enq_req_5_bits_robIdx_value: 8-bit signal
    - io_enq_req_5_bits_instrSize: 3-bit signal
    - io_enq_req_5_bits_dirtyFs: 1-bit signal
    - io_enq_req_5_bits_dirtyVs: 1-bit signal
    - io_enq_req_5_bits_traceBlockInPipe_itype: 4-bit signal
    - io_enq_req_5_bits_traceBlockInPipe_iretire: 4-bit signal
    - io_enq_req_5_bits_traceBlockInPipe_ilastsize: 1-bit signal
    - io_enq_req_5_bits_eliminatedMove: 1-bit signal
    - io_enq_req_5_bits_snapshot: 1-bit signal
    - io_enq_req_5_bits_lqIdx_value: 7-bit signal
    - io_enq_req_5_bits_sqIdx_value: 6-bit signal
    - io_enq_req_5_bits_singleStep: 1-bit signal
    - io_enq_req_5_bits_debug_sim_trig: 1-bit signal
    - compare: 1-bit signal
    - rename_in_agent_xaction: 1-bit signal
    - super_result: 1-bit signal
    - io_writeback_24_valid: 1-bit signal
    - io_writeback_24_bits_data_0: 128-bit signal
    - io_writeback_24_bits_pdest: 7-bit signal
    - io_writeback_24_bits_robIdx_flag: 1-bit signal
    - io_writeback_24_bits_robIdx_value: 8-bit signal
    - io_writeback_24_bits_vecWen: 1-bit signal
    - io_writeback_24_bits_v0Wen: 1-bit signal
    - io_writeback_24_bits_vlWen: 1-bit signal
    - io_writeback_24_bits_exceptionVec_0: 1-bit signal
    - io_writeback_24_bits_exceptionVec_1: 1-bit signal
    - io_writeback_24_bits_exceptionVec_2: 1-bit signal
    - io_writeback_24_bits_exceptionVec_3: 1-bit signal
    - io_writeback_24_bits_exceptionVec_4: 1-bit signal
    - io_writeback_24_bits_exceptionVec_5: 1-bit signal
    - io_writeback_24_bits_exceptionVec_6: 1-bit signal
    - io_writeback_24_bits_exceptionVec_7: 1-bit signal
    - io_writeback_24_bits_exceptionVec_8: 1-bit signal
    - io_writeback_24_bits_exceptionVec_9: 1-bit signal
    - io_writeback_24_bits_exceptionVec_10: 1-bit signal
    - io_writeback_24_bits_exceptionVec_11: 1-bit signal
    - io_writeback_24_bits_exceptionVec_12: 1-bit signal
    - io_writeback_24_bits_exceptionVec_13: 1-bit signal
    - io_writeback_24_bits_exceptionVec_14: 1-bit signal
    - io_writeback_24_bits_exceptionVec_15: 1-bit signal
    - io_writeback_24_bits_exceptionVec_16: 1-bit signal
    - io_writeback_24_bits_exceptionVec_17: 1-bit signal
    - io_writeback_24_bits_exceptionVec_18: 1-bit signal
    - io_writeback_24_bits_exceptionVec_19: 1-bit signal
    - io_writeback_24_bits_exceptionVec_20: 1-bit signal
    - io_writeback_24_bits_exceptionVec_21: 1-bit signal
    - io_writeback_24_bits_exceptionVec_22: 1-bit signal
    - io_writeback_24_bits_exceptionVec_23: 1-bit signal
    - io_writeback_24_bits_flushPipe: 1-bit signal
    - io_writeback_24_bits_replay: 1-bit signal
    - io_writeback_24_bits_trigger: 4-bit signal
    - io_writeback_24_bits_vls_vpu_vill: 1-bit signal
    - io_writeback_24_bits_vls_vpu_vma: 1-bit signal
    - io_writeback_24_bits_vls_vpu_vta: 1-bit signal
    - io_writeback_24_bits_vls_vpu_vsew: 2-bit signal
    - io_writeback_24_bits_vls_vpu_vlmul: 3-bit signal
    - io_writeback_24_bits_vls_vpu_specVill: 1-bit signal
    - io_writeback_24_bits_vls_vpu_specVma: 1-bit signal
    - io_writeback_24_bits_vls_vpu_specVta: 1-bit signal
    - io_writeback_24_bits_vls_vpu_specVsew: 2-bit signal
    - io_writeback_24_bits_vls_vpu_specVlmul: 3-bit signal
    - io_writeback_24_bits_vls_vpu_vm: 1-bit signal
    - io_writeback_24_bits_vls_vpu_vstart: 8-bit signal
    - io_writeback_24_bits_vls_vpu_frm: 3-bit signal
    - io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst: 1-bit signal
    - io_writeback_24_bits_vls_vpu_fpu_isFP32Instr: 1-bit signal
    - io_writeback_24_bits_vls_vpu_fpu_isFP64Instr: 1-bit signal
    - io_writeback_24_bits_vls_vpu_fpu_isReduction: 1-bit signal
    - io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2: 1-bit signal
    - io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4: 1-bit signal
    - io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8: 1-bit signal
    - io_writeback_24_bits_vls_vpu_vxrm: 2-bit signal
    - io_writeback_24_bits_vls_vpu_vuopIdx: 7-bit signal
    - io_writeback_24_bits_vls_vpu_lastUop: 1-bit signal
    - io_writeback_24_bits_vls_vpu_vmask: 128-bit signal
    - io_writeback_24_bits_vls_vpu_vl: 8-bit signal
    - io_writeback_24_bits_vls_vpu_nf: 3-bit signal
    - io_writeback_24_bits_vls_vpu_veew: 2-bit signal
    - io_writeback_24_bits_vls_vpu_isReverse: 1-bit signal
    - io_writeback_24_bits_vls_vpu_isExt: 1-bit signal
    - io_writeback_24_bits_vls_vpu_isNarrow: 1-bit signal
    - io_writeback_24_bits_vls_vpu_isDstMask: 1-bit signal
    - io_writeback_24_bits_vls_vpu_isOpMask: 1-bit signal
    - io_writeback_24_bits_vls_vpu_isMove: 1-bit signal
    - io_writeback_24_bits_vls_vpu_isDependOldVd: 1-bit signal
    - io_writeback_24_bits_vls_vpu_isWritePartVd: 1-bit signal
    - io_writeback_24_bits_vls_vpu_isVleff: 1-bit signal
    - io_writeback_24_bits_vls_oldVdPsrc: 8-bit signal
    - io_writeback_24_bits_vls_vdIdx: 3-bit signal
    - io_writeback_24_bits_vls_vdIdxInField: 3-bit signal
    - io_writeback_24_bits_vls_isIndexed: 1-bit signal
    - io_writeback_24_bits_vls_isMasked: 1-bit signal
    - io_writeback_24_bits_vls_isStrided: 1-bit signal
    - io_writeback_24_bits_vls_isWhole: 1-bit signal
    - io_writeback_24_bits_vls_isVecLoad: 1-bit signal
    - io_writeback_24_bits_vls_isVlm: 1-bit signal
    - io_writeback_24_bits_debug_isMMIO: 1-bit signal
    - io_writeback_24_bits_debug_isNCIO: 1-bit signal
    - io_writeback_24_bits_debug_isPerfCnt: 1-bit signal
    - io_writeback_24_bits_debug_paddr: 48-bit signal
    - io_writeback_24_bits_debug_vaddr: 50-bit signal
    - io_writeback_24_bits_debugInfo_eliminatedMove: 1-bit signal
    - io_writeback_24_bits_debugInfo_renameTime: 64-bit signal
    - io_writeback_24_bits_debugInfo_dispatchTime: 64-bit signal
    - io_writeback_24_bits_debugInfo_enqRsTime: 64-bit signal
    - io_writeback_24_bits_debugInfo_selectTime: 64-bit signal
    - io_writeback_24_bits_debugInfo_issueTime: 64-bit signal
    - io_writeback_24_bits_debugInfo_writebackTime: 64-bit signal
    - io_writeback_24_bits_debugInfo_runahead_checkpoint_id: 64-bit signal
    - io_writeback_24_bits_debugInfo_tlbFirstReqTime: 64-bit signal
    - io_writeback_24_bits_debugInfo_tlbRespTime: 64-bit signal
    - io_writeback_24_bits_debug_seqNum: 64-bit signal
    - io_writeback_23_valid: 1-bit signal
    - io_writeback_23_bits_data_0: 128-bit signal
    - io_writeback_23_bits_pdest: 7-bit signal
    - io_writeback_23_bits_robIdx_flag: 1-bit signal
    - io_writeback_23_bits_robIdx_value: 8-bit signal
    - io_writeback_23_bits_vecWen: 1-bit signal
    - io_writeback_23_bits_v0Wen: 1-bit signal
    - io_writeback_23_bits_vlWen: 1-bit signal
    - io_writeback_23_bits_exceptionVec_0: 1-bit signal
    - io_writeback_23_bits_exceptionVec_1: 1-bit signal
    - io_writeback_23_bits_exceptionVec_2: 1-bit signal
    - io_writeback_23_bits_exceptionVec_3: 1-bit signal
    - io_writeback_23_bits_exceptionVec_4: 1-bit signal
    - io_writeback_23_bits_exceptionVec_5: 1-bit signal
    - io_writeback_23_bits_exceptionVec_6: 1-bit signal
    - io_writeback_23_bits_exceptionVec_7: 1-bit signal
    - io_writeback_23_bits_exceptionVec_8: 1-bit signal
    - io_writeback_23_bits_exceptionVec_9: 1-bit signal
    - io_writeback_23_bits_exceptionVec_10: 1-bit signal
    - io_writeback_23_bits_exceptionVec_11: 1-bit signal
    - io_writeback_23_bits_exceptionVec_12: 1-bit signal
    - io_writeback_23_bits_exceptionVec_13: 1-bit signal
    - io_writeback_23_bits_exceptionVec_14: 1-bit signal
    - io_writeback_23_bits_exceptionVec_15: 1-bit signal
    - io_writeback_23_bits_exceptionVec_16: 1-bit signal
    - io_writeback_23_bits_exceptionVec_17: 1-bit signal
    - io_writeback_23_bits_exceptionVec_18: 1-bit signal
    - io_writeback_23_bits_exceptionVec_19: 1-bit signal
    - io_writeback_23_bits_exceptionVec_20: 1-bit signal
    - io_writeback_23_bits_exceptionVec_21: 1-bit signal
    - io_writeback_23_bits_exceptionVec_22: 1-bit signal
    - io_writeback_23_bits_exceptionVec_23: 1-bit signal
    - io_writeback_23_bits_flushPipe: 1-bit signal
    - io_writeback_23_bits_replay: 1-bit signal
    - io_writeback_23_bits_trigger: 4-bit signal
    - io_writeback_23_bits_vls_vpu_vill: 1-bit signal
    - io_writeback_23_bits_vls_vpu_vma: 1-bit signal
    - io_writeback_23_bits_vls_vpu_vta: 1-bit signal
    - io_writeback_23_bits_vls_vpu_vsew: 2-bit signal
    - io_writeback_23_bits_vls_vpu_vlmul: 3-bit signal
    - io_writeback_23_bits_vls_vpu_specVill: 1-bit signal
    - io_writeback_23_bits_vls_vpu_specVma: 1-bit signal
    - io_writeback_23_bits_vls_vpu_specVta: 1-bit signal
    - io_writeback_23_bits_vls_vpu_specVsew: 2-bit signal
    - io_writeback_23_bits_vls_vpu_specVlmul: 3-bit signal
    - io_writeback_23_bits_vls_vpu_vm: 1-bit signal
    - io_writeback_23_bits_vls_vpu_vstart: 8-bit signal
    - io_writeback_23_bits_vls_vpu_frm: 3-bit signal
    - io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst: 1-bit signal
    - io_writeback_23_bits_vls_vpu_fpu_isFP32Instr: 1-bit signal
    - io_writeback_23_bits_vls_vpu_fpu_isFP64Instr: 1-bit signal
    - io_writeback_23_bits_vls_vpu_fpu_isReduction: 1-bit signal
    - io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2: 1-bit signal
    - io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4: 1-bit signal
    - io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8: 1-bit signal
    - io_writeback_23_bits_vls_vpu_vxrm: 2-bit signal
    - io_writeback_23_bits_vls_vpu_vuopIdx: 7-bit signal
    - io_writeback_23_bits_vls_vpu_lastUop: 1-bit signal
    - io_writeback_23_bits_vls_vpu_vmask: 128-bit signal
    - io_writeback_23_bits_vls_vpu_vl: 8-bit signal
    - io_writeback_23_bits_vls_vpu_nf: 3-bit signal
    - io_writeback_23_bits_vls_vpu_veew: 2-bit signal
    - io_writeback_23_bits_vls_vpu_isReverse: 1-bit signal
    - io_writeback_23_bits_vls_vpu_isExt: 1-bit signal
    - io_writeback_23_bits_vls_vpu_isNarrow: 1-bit signal
    - io_writeback_23_bits_vls_vpu_isDstMask: 1-bit signal
    - io_writeback_23_bits_vls_vpu_isOpMask: 1-bit signal
    - io_writeback_23_bits_vls_vpu_isMove: 1-bit signal
    - io_writeback_23_bits_vls_vpu_isDependOldVd: 1-bit signal
    - io_writeback_23_bits_vls_vpu_isWritePartVd: 1-bit signal
    - io_writeback_23_bits_vls_vpu_isVleff: 1-bit signal
    - io_writeback_23_bits_vls_oldVdPsrc: 8-bit signal
    - io_writeback_23_bits_vls_vdIdx: 3-bit signal
    - io_writeback_23_bits_vls_vdIdxInField: 3-bit signal
    - io_writeback_23_bits_vls_isIndexed: 1-bit signal
    - io_writeback_23_bits_vls_isMasked: 1-bit signal
    - io_writeback_23_bits_vls_isStrided: 1-bit signal
    - io_writeback_23_bits_vls_isWhole: 1-bit signal
    - io_writeback_23_bits_vls_isVecLoad: 1-bit signal
    - io_writeback_23_bits_vls_isVlm: 1-bit signal
    - io_writeback_23_bits_debug_isMMIO: 1-bit signal
    - io_writeback_23_bits_debug_isNCIO: 1-bit signal
    - io_writeback_23_bits_debug_isPerfCnt: 1-bit signal
    - io_writeback_23_bits_debug_paddr: 48-bit signal
    - io_writeback_23_bits_debug_vaddr: 50-bit signal
    - io_writeback_23_bits_debugInfo_eliminatedMove: 1-bit signal
    - io_writeback_23_bits_debugInfo_renameTime: 64-bit signal
    - io_writeback_23_bits_debugInfo_dispatchTime: 64-bit signal
    - io_writeback_23_bits_debugInfo_enqRsTime: 64-bit signal
    - io_writeback_23_bits_debugInfo_selectTime: 64-bit signal
    - io_writeback_23_bits_debugInfo_issueTime: 64-bit signal
    - io_writeback_23_bits_debugInfo_writebackTime: 64-bit signal
    - io_writeback_23_bits_debugInfo_runahead_checkpoint_id: 64-bit signal
    - io_writeback_23_bits_debugInfo_tlbFirstReqTime: 64-bit signal
    - io_writeback_23_bits_debugInfo_tlbRespTime: 64-bit signal
    - io_writeback_23_bits_debug_seqNum: 64-bit signal
    - io_writeback_22_valid: 1-bit signal
    - io_writeback_22_bits_data_0: 64-bit signal
    - io_writeback_22_bits_pdest: 8-bit signal
    - io_writeback_22_bits_robIdx_flag: 1-bit signal
    - io_writeback_22_bits_robIdx_value: 8-bit signal
    - io_writeback_22_bits_intWen: 1-bit signal
    - io_writeback_22_bits_fpWen: 1-bit signal
    - io_writeback_22_bits_exceptionVec_0: 1-bit signal
    - io_writeback_22_bits_exceptionVec_1: 1-bit signal
    - io_writeback_22_bits_exceptionVec_2: 1-bit signal
    - io_writeback_22_bits_exceptionVec_3: 1-bit signal
    - io_writeback_22_bits_exceptionVec_4: 1-bit signal
    - io_writeback_22_bits_exceptionVec_5: 1-bit signal
    - io_writeback_22_bits_exceptionVec_6: 1-bit signal
    - io_writeback_22_bits_exceptionVec_7: 1-bit signal
    - io_writeback_22_bits_exceptionVec_8: 1-bit signal
    - io_writeback_22_bits_exceptionVec_9: 1-bit signal
    - io_writeback_22_bits_exceptionVec_10: 1-bit signal
    - io_writeback_22_bits_exceptionVec_11: 1-bit signal
    - io_writeback_22_bits_exceptionVec_12: 1-bit signal
    - io_writeback_22_bits_exceptionVec_13: 1-bit signal
    - io_writeback_22_bits_exceptionVec_14: 1-bit signal
    - io_writeback_22_bits_exceptionVec_15: 1-bit signal
    - io_writeback_22_bits_exceptionVec_16: 1-bit signal
    - io_writeback_22_bits_exceptionVec_17: 1-bit signal
    - io_writeback_22_bits_exceptionVec_18: 1-bit signal
    - io_writeback_22_bits_exceptionVec_19: 1-bit signal
    - io_writeback_22_bits_exceptionVec_20: 1-bit signal
    - io_writeback_22_bits_exceptionVec_21: 1-bit signal
    - io_writeback_22_bits_exceptionVec_22: 1-bit signal
    - io_writeback_22_bits_exceptionVec_23: 1-bit signal
    - io_writeback_22_bits_flushPipe: 1-bit signal
    - io_writeback_22_bits_replay: 1-bit signal
    - io_writeback_22_bits_lqIdx_flag: 1-bit signal
    - io_writeback_22_bits_lqIdx_value: 7-bit signal
    - io_writeback_22_bits_trigger: 4-bit signal
    - io_writeback_22_bits_predecodeInfo_valid: 1-bit signal
    - io_writeback_22_bits_predecodeInfo_isRVC: 1-bit signal
    - io_writeback_22_bits_predecodeInfo_brType: 2-bit signal
    - io_writeback_22_bits_predecodeInfo_isCall: 1-bit signal
    - io_writeback_22_bits_predecodeInfo_isRet: 1-bit signal
    - io_writeback_22_bits_debug_isMMIO: 1-bit signal
    - io_writeback_22_bits_debug_isNCIO: 1-bit signal
    - io_writeback_22_bits_debug_isPerfCnt: 1-bit signal
    - io_writeback_22_bits_debug_paddr: 48-bit signal
    - io_writeback_22_bits_debug_vaddr: 50-bit signal
    - io_writeback_22_bits_debugInfo_eliminatedMove: 1-bit signal
    - io_writeback_22_bits_debugInfo_renameTime: 64-bit signal
    - io_writeback_22_bits_debugInfo_dispatchTime: 64-bit signal
    - io_writeback_22_bits_debugInfo_enqRsTime: 64-bit signal
    - io_writeback_22_bits_debugInfo_selectTime: 64-bit signal
    - io_writeback_22_bits_debugInfo_issueTime: 64-bit signal
    - io_writeback_22_bits_debugInfo_writebackTime: 64-bit signal
    - io_writeback_22_bits_debugInfo_runahead_checkpoint_id: 64-bit signal
    - io_writeback_22_bits_debugInfo_tlbFirstReqTime: 64-bit signal
    - io_writeback_22_bits_debugInfo_tlbRespTime: 64-bit signal
    - io_writeback_22_bits_debug_seqNum: 64-bit signal
    - io_writeback_21_valid: 1-bit signal
    - io_writeback_21_bits_data_0: 64-bit signal
    - io_writeback_21_bits_pdest: 8-bit signal
    - io_writeback_21_bits_robIdx_flag: 1-bit signal
    - io_writeback_21_bits_robIdx_value: 8-bit signal
    - io_writeback_21_bits_intWen: 1-bit signal
    - io_writeback_21_bits_fpWen: 1-bit signal
    - io_writeback_21_bits_exceptionVec_0: 1-bit signal
    - io_writeback_21_bits_exceptionVec_1: 1-bit signal
    - io_writeback_21_bits_exceptionVec_2: 1-bit signal
    - io_writeback_21_bits_exceptionVec_3: 1-bit signal
    - io_writeback_21_bits_exceptionVec_4: 1-bit signal
    - io_writeback_21_bits_exceptionVec_5: 1-bit signal
    - io_writeback_21_bits_exceptionVec_6: 1-bit signal
    - io_writeback_21_bits_exceptionVec_7: 1-bit signal
    - io_writeback_21_bits_exceptionVec_8: 1-bit signal
    - io_writeback_21_bits_exceptionVec_9: 1-bit signal
    - io_writeback_21_bits_exceptionVec_10: 1-bit signal
    - io_writeback_21_bits_exceptionVec_11: 1-bit signal
    - io_writeback_21_bits_exceptionVec_12: 1-bit signal
    - io_writeback_21_bits_exceptionVec_13: 1-bit signal
    - io_writeback_21_bits_exceptionVec_14: 1-bit signal
    - io_writeback_21_bits_exceptionVec_15: 1-bit signal
    - io_writeback_21_bits_exceptionVec_16: 1-bit signal
    - io_writeback_21_bits_exceptionVec_17: 1-bit signal
    - io_writeback_21_bits_exceptionVec_18: 1-bit signal
    - io_writeback_21_bits_exceptionVec_19: 1-bit signal
    - io_writeback_21_bits_exceptionVec_20: 1-bit signal
    - io_writeback_21_bits_exceptionVec_21: 1-bit signal
    - io_writeback_21_bits_exceptionVec_22: 1-bit signal
    - io_writeback_21_bits_exceptionVec_23: 1-bit signal
    - io_writeback_21_bits_flushPipe: 1-bit signal
    - io_writeback_21_bits_replay: 1-bit signal
    - io_writeback_21_bits_lqIdx_flag: 1-bit signal
    - io_writeback_21_bits_lqIdx_value: 7-bit signal
    - io_writeback_21_bits_trigger: 4-bit signal
    - io_writeback_21_bits_predecodeInfo_valid: 1-bit signal
    - io_writeback_21_bits_predecodeInfo_isRVC: 1-bit signal
    - io_writeback_21_bits_predecodeInfo_brType: 2-bit signal
    - io_writeback_21_bits_predecodeInfo_isCall: 1-bit signal
    - io_writeback_21_bits_predecodeInfo_isRet: 1-bit signal
    - io_writeback_21_bits_debug_isMMIO: 1-bit signal
    - io_writeback_21_bits_debug_isNCIO: 1-bit signal
    - io_writeback_21_bits_debug_isPerfCnt: 1-bit signal
    - io_writeback_21_bits_debug_paddr: 48-bit signal
    - io_writeback_21_bits_debug_vaddr: 50-bit signal
    - io_writeback_21_bits_debugInfo_eliminatedMove: 1-bit signal
    - io_writeback_21_bits_debugInfo_renameTime: 64-bit signal
    - io_writeback_21_bits_debugInfo_dispatchTime: 64-bit signal
    - io_writeback_21_bits_debugInfo_enqRsTime: 64-bit signal
    - io_writeback_21_bits_debugInfo_selectTime: 64-bit signal
    - io_writeback_21_bits_debugInfo_issueTime: 64-bit signal
    - io_writeback_21_bits_debugInfo_writebackTime: 64-bit signal
    - io_writeback_21_bits_debugInfo_runahead_checkpoint_id: 64-bit signal
    - io_writeback_21_bits_debugInfo_tlbFirstReqTime: 64-bit signal
    - io_writeback_21_bits_debugInfo_tlbRespTime: 64-bit signal
    - io_writeback_21_bits_debug_seqNum: 64-bit signal
    - io_writeback_20_valid: 1-bit signal
    - io_writeback_20_bits_data_0: 64-bit signal
    - io_writeback_20_bits_pdest: 8-bit signal
    - io_writeback_20_bits_robIdx_flag: 1-bit signal
    - io_writeback_20_bits_robIdx_value: 8-bit signal
    - io_writeback_20_bits_intWen: 1-bit signal
    - io_writeback_20_bits_fpWen: 1-bit signal
    - io_writeback_20_bits_exceptionVec_0: 1-bit signal
    - io_writeback_20_bits_exceptionVec_1: 1-bit signal
    - io_writeback_20_bits_exceptionVec_2: 1-bit signal
    - io_writeback_20_bits_exceptionVec_3: 1-bit signal
    - io_writeback_20_bits_exceptionVec_4: 1-bit signal
    - io_writeback_20_bits_exceptionVec_5: 1-bit signal
    - io_writeback_20_bits_exceptionVec_6: 1-bit signal
    - io_writeback_20_bits_exceptionVec_7: 1-bit signal
    - io_writeback_20_bits_exceptionVec_8: 1-bit signal
    - io_writeback_20_bits_exceptionVec_9: 1-bit signal
    - io_writeback_20_bits_exceptionVec_10: 1-bit signal
    - io_writeback_20_bits_exceptionVec_11: 1-bit signal
    - io_writeback_20_bits_exceptionVec_12: 1-bit signal
    - io_writeback_20_bits_exceptionVec_13: 1-bit signal
    - io_writeback_20_bits_exceptionVec_14: 1-bit signal
    - io_writeback_20_bits_exceptionVec_15: 1-bit signal
    - io_writeback_20_bits_exceptionVec_16: 1-bit signal
    - io_writeback_20_bits_exceptionVec_17: 1-bit signal
    - io_writeback_20_bits_exceptionVec_18: 1-bit signal
    - io_writeback_20_bits_exceptionVec_19: 1-bit signal
    - io_writeback_20_bits_exceptionVec_20: 1-bit signal
    - io_writeback_20_bits_exceptionVec_21: 1-bit signal
    - io_writeback_20_bits_exceptionVec_22: 1-bit signal
    - io_writeback_20_bits_exceptionVec_23: 1-bit signal
    - io_writeback_20_bits_flushPipe: 1-bit signal
    - io_writeback_20_bits_replay: 1-bit signal
    - io_writeback_20_bits_lqIdx_flag: 1-bit signal
    - io_writeback_20_bits_lqIdx_value: 7-bit signal
    - io_writeback_20_bits_trigger: 4-bit signal
    - io_writeback_20_bits_predecodeInfo_valid: 1-bit signal
    - io_writeback_20_bits_predecodeInfo_isRVC: 1-bit signal
    - io_writeback_20_bits_predecodeInfo_brType: 2-bit signal
    - io_writeback_20_bits_predecodeInfo_isCall: 1-bit signal
    - io_writeback_20_bits_predecodeInfo_isRet: 1-bit signal
    - io_writeback_20_bits_debug_isMMIO: 1-bit signal
    - io_writeback_20_bits_debug_isNCIO: 1-bit signal
    - io_writeback_20_bits_debug_isPerfCnt: 1-bit signal
    - io_writeback_20_bits_debug_paddr: 48-bit signal
    - io_writeback_20_bits_debug_vaddr: 50-bit signal
    - io_writeback_20_bits_debugInfo_eliminatedMove: 1-bit signal
    - io_writeback_20_bits_debugInfo_renameTime: 64-bit signal
    - io_writeback_20_bits_debugInfo_dispatchTime: 64-bit signal
    - io_writeback_20_bits_debugInfo_enqRsTime: 64-bit signal
    - io_writeback_20_bits_debugInfo_selectTime: 64-bit signal
    - io_writeback_20_bits_debugInfo_issueTime: 64-bit signal
    - io_writeback_20_bits_debugInfo_writebackTime: 64-bit signal
    - io_writeback_20_bits_debugInfo_runahead_checkpoint_id: 64-bit signal
    - io_writeback_20_bits_debugInfo_tlbFirstReqTime: 64-bit signal
    - io_writeback_20_bits_debugInfo_tlbRespTime: 64-bit signal
    - io_writeback_20_bits_debug_seqNum: 64-bit signal
    - io_writeback_19_valid: 1-bit signal
    - io_writeback_19_bits_data_0: 64-bit signal
    - io_writeback_19_bits_pdest: 8-bit signal
    - io_writeback_19_bits_robIdx_flag: 1-bit signal
    - io_writeback_19_bits_robIdx_value: 8-bit signal
    - io_writeback_19_bits_intWen: 1-bit signal
    - io_writeback_19_bits_exceptionVec_0: 1-bit signal
    - io_writeback_19_bits_exceptionVec_1: 1-bit signal
    - io_writeback_19_bits_exceptionVec_2: 1-bit signal
    - io_writeback_19_bits_exceptionVec_3: 1-bit signal
    - io_writeback_19_bits_exceptionVec_4: 1-bit signal
    - io_writeback_19_bits_exceptionVec_5: 1-bit signal
    - io_writeback_19_bits_exceptionVec_6: 1-bit signal
    - io_writeback_19_bits_exceptionVec_7: 1-bit signal
    - io_writeback_19_bits_exceptionVec_8: 1-bit signal
    - io_writeback_19_bits_exceptionVec_9: 1-bit signal
    - io_writeback_19_bits_exceptionVec_10: 1-bit signal
    - io_writeback_19_bits_exceptionVec_11: 1-bit signal
    - io_writeback_19_bits_exceptionVec_12: 1-bit signal
    - io_writeback_19_bits_exceptionVec_13: 1-bit signal
    - io_writeback_19_bits_exceptionVec_14: 1-bit signal
    - io_writeback_19_bits_exceptionVec_15: 1-bit signal
    - io_writeback_19_bits_exceptionVec_16: 1-bit signal
    - io_writeback_19_bits_exceptionVec_17: 1-bit signal
    - io_writeback_19_bits_exceptionVec_18: 1-bit signal
    - io_writeback_19_bits_exceptionVec_19: 1-bit signal
    - io_writeback_19_bits_exceptionVec_20: 1-bit signal
    - io_writeback_19_bits_exceptionVec_21: 1-bit signal
    - io_writeback_19_bits_exceptionVec_22: 1-bit signal
    - io_writeback_19_bits_exceptionVec_23: 1-bit signal
    - io_writeback_19_bits_flushPipe: 1-bit signal
    - io_writeback_19_bits_sqIdx_flag: 1-bit signal
    - io_writeback_19_bits_sqIdx_value: 6-bit signal
    - io_writeback_19_bits_trigger: 4-bit signal
    - io_writeback_19_bits_debug_isMMIO: 1-bit signal
    - io_writeback_19_bits_debug_isNCIO: 1-bit signal
    - io_writeback_19_bits_debug_isPerfCnt: 1-bit signal
    - io_writeback_19_bits_debug_paddr: 48-bit signal
    - io_writeback_19_bits_debug_vaddr: 50-bit signal
    - io_writeback_19_bits_debugInfo_eliminatedMove: 1-bit signal
    - io_writeback_19_bits_debugInfo_renameTime: 64-bit signal
    - io_writeback_19_bits_debugInfo_dispatchTime: 64-bit signal
    - io_writeback_19_bits_debugInfo_enqRsTime: 64-bit signal
    - io_writeback_19_bits_debugInfo_selectTime: 64-bit signal
    - io_writeback_19_bits_debugInfo_issueTime: 64-bit signal
    - io_writeback_19_bits_debugInfo_writebackTime: 64-bit signal
    - io_writeback_19_bits_debugInfo_runahead_checkpoint_id: 64-bit signal
    - io_writeback_19_bits_debugInfo_tlbFirstReqTime: 64-bit signal
    - io_writeback_19_bits_debugInfo_tlbRespTime: 64-bit signal
    - io_writeback_19_bits_debug_seqNum: 64-bit signal
    - io_writeback_18_valid: 1-bit signal
    - io_writeback_18_bits_data_0: 64-bit signal
    - io_writeback_18_bits_pdest: 8-bit signal
    - io_writeback_18_bits_robIdx_flag: 1-bit signal
    - io_writeback_18_bits_robIdx_value: 8-bit signal
    - io_writeback_18_bits_intWen: 1-bit signal
    - io_writeback_18_bits_exceptionVec_0: 1-bit signal
    - io_writeback_18_bits_exceptionVec_1: 1-bit signal
    - io_writeback_18_bits_exceptionVec_2: 1-bit signal
    - io_writeback_18_bits_exceptionVec_3: 1-bit signal
    - io_writeback_18_bits_exceptionVec_4: 1-bit signal
    - io_writeback_18_bits_exceptionVec_5: 1-bit signal
    - io_writeback_18_bits_exceptionVec_6: 1-bit signal
    - io_writeback_18_bits_exceptionVec_7: 1-bit signal
    - io_writeback_18_bits_exceptionVec_8: 1-bit signal
    - io_writeback_18_bits_exceptionVec_9: 1-bit signal
    - io_writeback_18_bits_exceptionVec_10: 1-bit signal
    - io_writeback_18_bits_exceptionVec_11: 1-bit signal
    - io_writeback_18_bits_exceptionVec_12: 1-bit signal
    - io_writeback_18_bits_exceptionVec_13: 1-bit signal
    - io_writeback_18_bits_exceptionVec_14: 1-bit signal
    - io_writeback_18_bits_exceptionVec_15: 1-bit signal
    - io_writeback_18_bits_exceptionVec_16: 1-bit signal
    - io_writeback_18_bits_exceptionVec_17: 1-bit signal
    - io_writeback_18_bits_exceptionVec_18: 1-bit signal
    - io_writeback_18_bits_exceptionVec_19: 1-bit signal
    - io_writeback_18_bits_exceptionVec_20: 1-bit signal
    - io_writeback_18_bits_exceptionVec_21: 1-bit signal
    - io_writeback_18_bits_exceptionVec_22: 1-bit signal
    - io_writeback_18_bits_exceptionVec_23: 1-bit signal
    - io_writeback_18_bits_flushPipe: 1-bit signal
    - io_writeback_18_bits_sqIdx_flag: 1-bit signal
    - io_writeback_18_bits_sqIdx_value: 6-bit signal
    - io_writeback_18_bits_trigger: 4-bit signal
    - io_writeback_18_bits_debug_isMMIO: 1-bit signal
    - io_writeback_18_bits_debug_isNCIO: 1-bit signal
    - io_writeback_18_bits_debug_isPerfCnt: 1-bit signal
    - io_writeback_18_bits_debug_paddr: 48-bit signal
    - io_writeback_18_bits_debug_vaddr: 50-bit signal
    - io_writeback_18_bits_debugInfo_eliminatedMove: 1-bit signal
    - io_writeback_18_bits_debugInfo_renameTime: 64-bit signal
    - io_writeback_18_bits_debugInfo_dispatchTime: 64-bit signal
    - io_writeback_18_bits_debugInfo_enqRsTime: 64-bit signal
    - io_writeback_18_bits_debugInfo_selectTime: 64-bit signal
    - io_writeback_18_bits_debugInfo_issueTime: 64-bit signal
    - io_writeback_18_bits_debugInfo_writebackTime: 64-bit signal
    - io_writeback_18_bits_debugInfo_runahead_checkpoint_id: 64-bit signal
    - io_writeback_18_bits_debugInfo_tlbFirstReqTime: 64-bit signal
    - io_writeback_18_bits_debugInfo_tlbRespTime: 64-bit signal
    - io_writeback_18_bits_debug_seqNum: 64-bit signal
    - io_writeback_17_valid: 1-bit signal
    - io_writeback_17_bits_data_0: 128-bit signal
    - io_writeback_17_bits_data_1: 128-bit signal
    - io_writeback_17_bits_data_2: 128-bit signal
    - io_writeback_17_bits_pdest: 7-bit signal
    - io_writeback_17_bits_robIdx_flag: 1-bit signal
    - io_writeback_17_bits_robIdx_value: 8-bit signal
    - io_writeback_17_bits_vecWen: 1-bit signal
    - io_writeback_17_bits_v0Wen: 1-bit signal
    - io_writeback_17_bits_fflags: 5-bit signal
    - io_writeback_17_bits_wflags: 1-bit signal
    - io_writeback_17_bits_debugInfo_eliminatedMove: 1-bit signal
    - io_writeback_17_bits_debugInfo_renameTime: 64-bit signal
    - io_writeback_17_bits_debugInfo_dispatchTime: 64-bit signal
    - io_writeback_17_bits_debugInfo_enqRsTime: 64-bit signal
    - io_writeback_17_bits_debugInfo_selectTime: 64-bit signal
    - io_writeback_17_bits_debugInfo_issueTime: 64-bit signal
    - io_writeback_17_bits_debugInfo_writebackTime: 64-bit signal
    - io_writeback_17_bits_debugInfo_runahead_checkpoint_id: 64-bit signal
    - io_writeback_17_bits_debugInfo_tlbFirstReqTime: 64-bit signal
    - io_writeback_17_bits_debugInfo_tlbRespTime: 64-bit signal
    - io_writeback_17_bits_debug_seqNum: 64-bit signal
    - io_writeback_16_valid: 1-bit signal
    - io_writeback_16_bits_data_0: 128-bit signal
    - io_writeback_16_bits_data_1: 128-bit signal
    - io_writeback_16_bits_data_2: 128-bit signal
    - io_writeback_16_bits_data_3: 128-bit signal
    - io_writeback_16_bits_pdest: 8-bit signal
    - io_writeback_16_bits_robIdx_flag: 1-bit signal
    - io_writeback_16_bits_robIdx_value: 8-bit signal
    - io_writeback_16_bits_fpWen: 1-bit signal
    - io_writeback_16_bits_vecWen: 1-bit signal
    - io_writeback_16_bits_v0Wen: 1-bit signal
    - io_writeback_16_bits_fflags: 5-bit signal
    - io_writeback_16_bits_wflags: 1-bit signal
    - io_writeback_16_bits_debugInfo_eliminatedMove: 1-bit signal
    - io_writeback_16_bits_debugInfo_renameTime: 64-bit signal
    - io_writeback_16_bits_debugInfo_dispatchTime: 64-bit signal
    - io_writeback_16_bits_debugInfo_enqRsTime: 64-bit signal
    - io_writeback_16_bits_debugInfo_selectTime: 64-bit signal
    - io_writeback_16_bits_debugInfo_issueTime: 64-bit signal
    - io_writeback_16_bits_debugInfo_writebackTime: 64-bit signal
    - io_writeback_16_bits_debugInfo_runahead_checkpoint_id: 64-bit signal
    - io_writeback_16_bits_debugInfo_tlbFirstReqTime: 64-bit signal
    - io_writeback_16_bits_debugInfo_tlbRespTime: 64-bit signal
    - io_writeback_16_bits_debug_seqNum: 64-bit signal
    - io_writeback_15_valid: 1-bit signal
    - io_writeback_15_bits_data_0: 128-bit signal
    - io_writeback_15_bits_data_1: 128-bit signal
    - io_writeback_15_bits_data_2: 128-bit signal
    - io_writeback_15_bits_pdest: 7-bit signal
    - io_writeback_15_bits_robIdx_flag: 1-bit signal
    - io_writeback_15_bits_robIdx_value: 8-bit signal
    - io_writeback_15_bits_vecWen: 1-bit signal
    - io_writeback_15_bits_v0Wen: 1-bit signal
    - io_writeback_15_bits_fflags: 5-bit signal
    - io_writeback_15_bits_wflags: 1-bit signal
    - io_writeback_15_bits_vxsat: 1-bit signal
    - io_writeback_15_bits_debugInfo_eliminatedMove: 1-bit signal
    - io_writeback_15_bits_debugInfo_renameTime: 64-bit signal
    - io_writeback_15_bits_debugInfo_dispatchTime: 64-bit signal
    - io_writeback_15_bits_debugInfo_enqRsTime: 64-bit signal
    - io_writeback_15_bits_debugInfo_selectTime: 64-bit signal
    - io_writeback_15_bits_debugInfo_issueTime: 64-bit signal
    - io_writeback_15_bits_debugInfo_writebackTime: 64-bit signal
    - io_writeback_15_bits_debugInfo_runahead_checkpoint_id: 64-bit signal
    - io_writeback_15_bits_debugInfo_tlbFirstReqTime: 64-bit signal
    - io_writeback_15_bits_debugInfo_tlbRespTime: 64-bit signal
    - io_writeback_15_bits_debug_seqNum: 64-bit signal
    - io_writeback_14_valid: 1-bit signal
    - io_writeback_14_bits_data_0: 128-bit signal
    - io_writeback_14_bits_data_1: 128-bit signal
    - io_writeback_14_bits_data_2: 128-bit signal
    - io_writeback_14_bits_data_3: 128-bit signal
    - io_writeback_14_bits_data_4: 128-bit signal
    - io_writeback_14_bits_data_5: 128-bit signal
    - io_writeback_14_bits_pdest: 8-bit signal
    - io_writeback_14_bits_robIdx_flag: 1-bit signal
    - io_writeback_14_bits_robIdx_value: 8-bit signal
    - io_writeback_14_bits_intWen: 1-bit signal
    - io_writeback_14_bits_fpWen: 1-bit signal
    - io_writeback_14_bits_vecWen: 1-bit signal
    - io_writeback_14_bits_v0Wen: 1-bit signal
    - io_writeback_14_bits_vlWen: 1-bit signal
    - io_writeback_14_bits_fflags: 5-bit signal
    - io_writeback_14_bits_wflags: 1-bit signal
    - io_writeback_14_bits_exceptionVec_2: 1-bit signal
    - io_writeback_14_bits_debugInfo_eliminatedMove: 1-bit signal
    - io_writeback_14_bits_debugInfo_renameTime: 64-bit signal
    - io_writeback_14_bits_debugInfo_dispatchTime: 64-bit signal
    - io_writeback_14_bits_debugInfo_enqRsTime: 64-bit signal
    - io_writeback_14_bits_debugInfo_selectTime: 64-bit signal
    - io_writeback_14_bits_debugInfo_issueTime: 64-bit signal
    - io_writeback_14_bits_debugInfo_writebackTime: 64-bit signal
    - io_writeback_14_bits_debugInfo_runahead_checkpoint_id: 64-bit signal
    - io_writeback_14_bits_debugInfo_tlbFirstReqTime: 64-bit signal
    - io_writeback_14_bits_debugInfo_tlbRespTime: 64-bit signal
    - io_writeback_14_bits_debug_seqNum: 64-bit signal
    - io_writeback_13_valid: 1-bit signal
    - io_writeback_13_bits_data_0: 128-bit signal
    - io_writeback_13_bits_data_1: 128-bit signal
    - io_writeback_13_bits_data_2: 128-bit signal
    - io_writeback_13_bits_pdest: 7-bit signal
    - io_writeback_13_bits_robIdx_flag: 1-bit signal
    - io_writeback_13_bits_robIdx_value: 8-bit signal
    - io_writeback_13_bits_vecWen: 1-bit signal
    - io_writeback_13_bits_v0Wen: 1-bit signal
    - io_writeback_13_bits_fflags: 5-bit signal
    - io_writeback_13_bits_wflags: 1-bit signal
    - io_writeback_13_bits_vxsat: 1-bit signal
    - io_writeback_13_bits_exceptionVec_2: 1-bit signal
    - io_writeback_13_bits_debugInfo_eliminatedMove: 1-bit signal
    - io_writeback_13_bits_debugInfo_renameTime: 64-bit signal
    - io_writeback_13_bits_debugInfo_dispatchTime: 64-bit signal
    - io_writeback_13_bits_debugInfo_enqRsTime: 64-bit signal
    - io_writeback_13_bits_debugInfo_selectTime: 64-bit signal
    - io_writeback_13_bits_debugInfo_issueTime: 64-bit signal
    - io_writeback_13_bits_debugInfo_writebackTime: 64-bit signal
    - io_writeback_13_bits_debugInfo_runahead_checkpoint_id: 64-bit signal
    - io_writeback_13_bits_debugInfo_tlbFirstReqTime: 64-bit signal
    - io_writeback_13_bits_debugInfo_tlbRespTime: 64-bit signal
    - io_writeback_13_bits_debug_seqNum: 64-bit signal
    - io_writeback_7_valid: 1-bit signal
    - io_writeback_7_bits_data_0: 64-bit signal
    - io_writeback_7_bits_data_1: 64-bit signal
    - io_writeback_7_bits_pdest: 8-bit signal
    - io_writeback_7_bits_robIdx_flag: 1-bit signal
    - io_writeback_7_bits_robIdx_value: 8-bit signal
    - io_writeback_7_bits_intWen: 1-bit signal
    - io_writeback_7_bits_redirect_valid: 1-bit signal
    - io_writeback_7_bits_redirect_bits_isRVC: 1-bit signal
    - io_writeback_7_bits_redirect_bits_robIdx_flag: 1-bit signal
    - io_writeback_7_bits_redirect_bits_robIdx_value: 8-bit signal
    - io_writeback_7_bits_redirect_bits_ftqIdx_flag: 1-bit signal
    - io_writeback_7_bits_redirect_bits_ftqIdx_value: 6-bit signal
    - io_writeback_7_bits_redirect_bits_ftqOffset: 4-bit signal
    - io_writeback_7_bits_redirect_bits_level: 1-bit signal
    - io_writeback_7_bits_redirect_bits_interrupt: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_pc: 50-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType: 2-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_ssp: 4-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_sctr: 3-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value: 5-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value: 5-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value: 5-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr: 50-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist: 11-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist: 11-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist: 7-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist: 8-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist: 9-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist: 4-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist: 8-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist: 9-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist: 7-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist: 8-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist: 7-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist: 9-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist: 7-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist: 8-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist: 8-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist: 8-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist: 11-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist: 8-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH: 3-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_ghr: 4-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value: 8-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0: 10-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1: 10-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_target: 50-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_taken: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_shift: 2-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF: 1-bit signal
    - io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF: 1-bit signal
    - io_writeback_7_bits_redirect_bits_fullTarget: 64-bit signal
    - io_writeback_7_bits_redirect_bits_stFtqIdx_flag: 1-bit signal
    - io_writeback_7_bits_redirect_bits_stFtqIdx_value: 6-bit signal
    - io_writeback_7_bits_redirect_bits_stFtqOffset: 4-bit signal
    - io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id: 64-bit signal
    - io_writeback_7_bits_redirect_bits_debugIsCtrl: 1-bit signal
    - io_writeback_7_bits_redirect_bits_debugIsMemVio: 1-bit signal
    - io_writeback_7_bits_exceptionVec_2: 1-bit signal
    - io_writeback_7_bits_exceptionVec_3: 1-bit signal
    - io_writeback_7_bits_exceptionVec_8: 1-bit signal
    - io_writeback_7_bits_exceptionVec_9: 1-bit signal
    - io_writeback_7_bits_exceptionVec_10: 1-bit signal
    - io_writeback_7_bits_exceptionVec_11: 1-bit signal
    - io_writeback_7_bits_exceptionVec_22: 1-bit signal
    - io_writeback_7_bits_flushPipe: 1-bit signal
    - io_writeback_7_bits_predecodeInfo_valid: 1-bit signal
    - io_writeback_7_bits_predecodeInfo_isRVC: 1-bit signal
    - io_writeback_7_bits_predecodeInfo_brType: 2-bit signal
    - io_writeback_7_bits_predecodeInfo_isCall: 1-bit signal
    - io_writeback_7_bits_predecodeInfo_isRet: 1-bit signal
    - io_writeback_7_bits_debug_isPerfCnt: 1-bit signal
    - io_writeback_7_bits_debugInfo_eliminatedMove: 1-bit signal
    - io_writeback_7_bits_debugInfo_renameTime: 64-bit signal
    - io_writeback_7_bits_debugInfo_dispatchTime: 64-bit signal
    - io_writeback_7_bits_debugInfo_enqRsTime: 64-bit signal
    - io_writeback_7_bits_debugInfo_selectTime: 64-bit signal
    - io_writeback_7_bits_debugInfo_issueTime: 64-bit signal
    - io_writeback_7_bits_debugInfo_writebackTime: 64-bit signal
    - io_writeback_7_bits_debugInfo_runahead_checkpoint_id: 64-bit signal
    - io_writeback_7_bits_debugInfo_tlbFirstReqTime: 64-bit signal
    - io_writeback_7_bits_debugInfo_tlbRespTime: 64-bit signal
    - io_writeback_7_bits_debug_seqNum: 64-bit signal
    - io_writeback_5_valid: 1-bit signal
    - io_writeback_5_bits_redirect_valid: 1-bit signal
    - io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred: 1-bit signal
    - io_writeback_3_valid: 1-bit signal
    - io_writeback_3_bits_redirect_valid: 1-bit signal
    - io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred: 1-bit signal
    - io_writeback_1_valid: 1-bit signal
    - io_writeback_1_bits_redirect_valid: 1-bit signal
    - io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred: 1-bit signal
    - io_exuWriteback_26_valid: 1-bit signal
    - io_exuWriteback_26_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_25_valid: 1-bit signal
    - io_exuWriteback_25_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_24_valid: 1-bit signal
    - io_exuWriteback_24_bits_data_0: 128-bit signal
    - io_exuWriteback_24_bits_pdest: 7-bit signal
    - io_exuWriteback_24_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_24_bits_vecWen: 1-bit signal
    - io_exuWriteback_24_bits_v0Wen: 1-bit signal
    - io_exuWriteback_24_bits_vls_vdIdx: 3-bit signal
    - io_exuWriteback_24_bits_debug_isMMIO: 1-bit signal
    - io_exuWriteback_24_bits_debug_isNCIO: 1-bit signal
    - io_exuWriteback_24_bits_debug_isPerfCnt: 1-bit signal
    - io_exuWriteback_24_bits_debug_paddr: 48-bit signal
    - io_exuWriteback_23_valid: 1-bit signal
    - io_exuWriteback_23_bits_data_0: 128-bit signal
    - io_exuWriteback_23_bits_pdest: 7-bit signal
    - io_exuWriteback_23_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_23_bits_vecWen: 1-bit signal
    - io_exuWriteback_23_bits_v0Wen: 1-bit signal
    - io_exuWriteback_23_bits_vls_vdIdx: 3-bit signal
    - io_exuWriteback_23_bits_debug_isMMIO: 1-bit signal
    - io_exuWriteback_23_bits_debug_isNCIO: 1-bit signal
    - io_exuWriteback_23_bits_debug_isPerfCnt: 1-bit signal
    - io_exuWriteback_23_bits_debug_paddr: 48-bit signal
    - io_exuWriteback_22_valid: 1-bit signal
    - io_exuWriteback_22_bits_data_0: 64-bit signal
    - io_exuWriteback_22_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_22_bits_lqIdx_value: 7-bit signal
    - io_exuWriteback_22_bits_debug_isMMIO: 1-bit signal
    - io_exuWriteback_22_bits_debug_isNCIO: 1-bit signal
    - io_exuWriteback_22_bits_debug_isPerfCnt: 1-bit signal
    - io_exuWriteback_22_bits_debug_paddr: 48-bit signal
    - io_exuWriteback_21_valid: 1-bit signal
    - io_exuWriteback_21_bits_data_0: 64-bit signal
    - io_exuWriteback_21_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_21_bits_lqIdx_value: 7-bit signal
    - io_exuWriteback_21_bits_debug_isMMIO: 1-bit signal
    - io_exuWriteback_21_bits_debug_isNCIO: 1-bit signal
    - io_exuWriteback_21_bits_debug_isPerfCnt: 1-bit signal
    - io_exuWriteback_21_bits_debug_paddr: 48-bit signal
    - io_exuWriteback_20_valid: 1-bit signal
    - io_exuWriteback_20_bits_data_0: 64-bit signal
    - io_exuWriteback_20_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_20_bits_lqIdx_value: 7-bit signal
    - io_exuWriteback_20_bits_debug_isMMIO: 1-bit signal
    - io_exuWriteback_20_bits_debug_isNCIO: 1-bit signal
    - io_exuWriteback_20_bits_debug_isPerfCnt: 1-bit signal
    - io_exuWriteback_20_bits_debug_paddr: 48-bit signal
    - io_exuWriteback_19_valid: 1-bit signal
    - io_exuWriteback_19_bits_data_0: 64-bit signal
    - io_exuWriteback_19_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_19_bits_sqIdx_value: 6-bit signal
    - io_exuWriteback_19_bits_debug_isMMIO: 1-bit signal
    - io_exuWriteback_19_bits_debug_isNCIO: 1-bit signal
    - io_exuWriteback_19_bits_debug_isPerfCnt: 1-bit signal
    - io_exuWriteback_19_bits_debug_paddr: 48-bit signal
    - io_exuWriteback_18_valid: 1-bit signal
    - io_exuWriteback_18_bits_data_0: 64-bit signal
    - io_exuWriteback_18_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_18_bits_sqIdx_value: 6-bit signal
    - io_exuWriteback_18_bits_debug_isMMIO: 1-bit signal
    - io_exuWriteback_18_bits_debug_isNCIO: 1-bit signal
    - io_exuWriteback_18_bits_debug_isPerfCnt: 1-bit signal
    - io_exuWriteback_18_bits_debug_paddr: 48-bit signal
    - io_exuWriteback_17_valid: 1-bit signal
    - io_exuWriteback_17_bits_data_0: 128-bit signal
    - io_exuWriteback_17_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_17_bits_fflags: 5-bit signal
    - io_exuWriteback_17_bits_wflags: 1-bit signal
    - io_exuWriteback_16_valid: 1-bit signal
    - io_exuWriteback_16_bits_data_0: 128-bit signal
    - io_exuWriteback_16_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_16_bits_fflags: 5-bit signal
    - io_exuWriteback_16_bits_wflags: 1-bit signal
    - io_exuWriteback_15_valid: 1-bit signal
    - io_exuWriteback_15_bits_data_0: 128-bit signal
    - io_exuWriteback_15_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_15_bits_fflags: 5-bit signal
    - io_exuWriteback_15_bits_wflags: 1-bit signal
    - io_exuWriteback_15_bits_vxsat: 1-bit signal
    - io_exuWriteback_14_valid: 1-bit signal
    - io_exuWriteback_14_bits_data_0: 128-bit signal
    - io_exuWriteback_14_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_14_bits_fflags: 5-bit signal
    - io_exuWriteback_14_bits_wflags: 1-bit signal
    - io_exuWriteback_13_valid: 1-bit signal
    - io_exuWriteback_13_bits_data_0: 128-bit signal
    - io_exuWriteback_13_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_13_bits_fflags: 5-bit signal
    - io_exuWriteback_13_bits_wflags: 1-bit signal
    - io_exuWriteback_13_bits_vxsat: 1-bit signal
    - io_exuWriteback_12_valid: 1-bit signal
    - io_exuWriteback_12_bits_data_0: 64-bit signal
    - io_exuWriteback_12_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_12_bits_fflags: 5-bit signal
    - io_exuWriteback_12_bits_wflags: 1-bit signal
    - io_exuWriteback_11_valid: 1-bit signal
    - io_exuWriteback_11_bits_data_0: 64-bit signal
    - io_exuWriteback_11_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_11_bits_fflags: 5-bit signal
    - io_exuWriteback_11_bits_wflags: 1-bit signal
    - io_exuWriteback_10_valid: 1-bit signal
    - io_exuWriteback_10_bits_data_0: 64-bit signal
    - io_exuWriteback_10_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_10_bits_fflags: 5-bit signal
    - io_exuWriteback_10_bits_wflags: 1-bit signal
    - io_exuWriteback_9_valid: 1-bit signal
    - io_exuWriteback_9_bits_data_0: 64-bit signal
    - io_exuWriteback_9_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_9_bits_fflags: 5-bit signal
    - io_exuWriteback_9_bits_wflags: 1-bit signal
    - io_exuWriteback_8_valid: 1-bit signal
    - io_exuWriteback_8_bits_data_0: 128-bit signal
    - io_exuWriteback_8_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_8_bits_fflags: 5-bit signal
    - io_exuWriteback_8_bits_wflags: 1-bit signal
    - io_exuWriteback_7_valid: 1-bit signal
    - io_exuWriteback_7_bits_data_0: 64-bit signal
    - io_exuWriteback_7_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_7_bits_debug_isPerfCnt: 1-bit signal
    - io_exuWriteback_6_valid: 1-bit signal
    - io_exuWriteback_6_bits_data_0: 64-bit signal
    - io_exuWriteback_6_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_5_valid: 1-bit signal
    - io_exuWriteback_5_bits_data_0: 128-bit signal
    - io_exuWriteback_5_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_5_bits_redirect_valid: 1-bit signal
    - io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken: 1-bit signal
    - io_exuWriteback_5_bits_fflags: 5-bit signal
    - io_exuWriteback_5_bits_wflags: 1-bit signal
    - io_exuWriteback_4_valid: 1-bit signal
    - io_exuWriteback_4_bits_data_0: 64-bit signal
    - io_exuWriteback_4_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_3_valid: 1-bit signal
    - io_exuWriteback_3_bits_data_0: 64-bit signal
    - io_exuWriteback_3_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_3_bits_redirect_valid: 1-bit signal
    - io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken: 1-bit signal
    - io_exuWriteback_2_valid: 1-bit signal
    - io_exuWriteback_2_bits_data_0: 64-bit signal
    - io_exuWriteback_2_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_1_valid: 1-bit signal
    - io_exuWriteback_1_bits_data_0: 64-bit signal
    - io_exuWriteback_1_bits_robIdx_value: 8-bit signal
    - io_exuWriteback_1_bits_redirect_valid: 1-bit signal
    - io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken: 1-bit signal
    - io_exuWriteback_0_valid: 1-bit signal
    - io_exuWriteback_0_bits_data_0: 64-bit signal
    - io_exuWriteback_0_bits_robIdx_value: 8-bit signal
    - io_writebackNums_0_bits: 5-bit signal
    - io_writebackNums_1_bits: 5-bit signal
    - io_writebackNums_2_bits: 5-bit signal
    - io_writebackNums_3_bits: 5-bit signal
    - io_writebackNums_4_bits: 5-bit signal
    - io_writebackNums_5_bits: 5-bit signal
    - io_writebackNums_6_bits: 5-bit signal
    - io_writebackNums_7_bits: 5-bit signal
    - io_writebackNums_8_bits: 5-bit signal
    - io_writebackNums_9_bits: 5-bit signal
    - io_writebackNums_10_bits: 5-bit signal
    - io_writebackNums_11_bits: 5-bit signal
    - io_writebackNums_12_bits: 5-bit signal
    - io_writebackNums_13_bits: 5-bit signal
    - io_writebackNums_14_bits: 5-bit signal
    - io_writebackNums_15_bits: 5-bit signal
    - io_writebackNums_16_bits: 5-bit signal
    - io_writebackNums_17_bits: 5-bit signal
    - io_writebackNums_18_bits: 5-bit signal
    - io_writebackNums_19_bits: 5-bit signal
    - io_writebackNums_20_bits: 5-bit signal
    - io_writebackNums_21_bits: 5-bit signal
    - io_writebackNums_22_bits: 5-bit signal
    - io_writebackNums_23_bits: 5-bit signal
    - io_writebackNums_24_bits: 5-bit signal
    - io_writebackNeedFlush_0: 1-bit signal
    - io_writebackNeedFlush_1: 1-bit signal
    - io_writebackNeedFlush_2: 1-bit signal
    - io_writebackNeedFlush_6: 1-bit signal
    - io_writebackNeedFlush_7: 1-bit signal
    - io_writebackNeedFlush_8: 1-bit signal
    - io_writebackNeedFlush_9: 1-bit signal
    - io_writebackNeedFlush_10: 1-bit signal
    - io_writebackNeedFlush_11: 1-bit signal
    - io_writebackNeedFlush_12: 1-bit signal
    - compare: 1-bit signal
    - WriteBack_in_agent_xaction: 1-bit signal
    - super_result: 1-bit signal
    Example:
        >>> dut = DUTrob()

        >>> dut.io_lsq_mmio_1.value = 10

        >>> dut.Step(1)
    """

    def __init__(self, **kwargs):
        """Initialize DUT with Agent and xspcomm infrastructure."""
        self._event = xsp.Event()
        self._is_first_step = True
        self._xports: Dict[str, xsp.XPort] = {}
        self._user_callback: Optional[Callable[['DUTrob'], None]] = None
        self._xpins = {}
        self._callback_pending = False

        # Monitor feedback extra cycles (configurable)
        self._monitor_extra_cycles: int = kwargs.get('monitor_extra_cycles', 1)

        # Initialize XPins and XPorts per transaction
        # Transaction: Mem_in_agent_xaction
        self._xports['Mem_in_agent_xaction'] = xsp.XPort()
        self._xpins['io_lsq_mmio_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_lsq_mmio_0'].xdata.AsImmWrite()
        self._xports['Mem_in_agent_xaction'].Add("io_lsq_mmio_0", self._xpins['io_lsq_mmio_0'].xdata)
        self._xpins['io_lsq_mmio_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_lsq_mmio_1'].xdata.AsImmWrite()
        self._xports['Mem_in_agent_xaction'].Add("io_lsq_mmio_1", self._xpins['io_lsq_mmio_1'].xdata)
        self._xpins['io_lsq_mmio_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_lsq_mmio_2'].xdata.AsImmWrite()
        self._xports['Mem_in_agent_xaction'].Add("io_lsq_mmio_2", self._xpins['io_lsq_mmio_2'].xdata)
        self._xpins['io_lsq_uop_0_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_lsq_uop_0_robIdx_value'].xdata.AsImmWrite()
        self._xports['Mem_in_agent_xaction'].Add("io_lsq_uop_0_robIdx_value", self._xpins['io_lsq_uop_0_robIdx_value'].xdata)
        self._xpins['io_lsq_uop_1_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_lsq_uop_1_robIdx_value'].xdata.AsImmWrite()
        self._xports['Mem_in_agent_xaction'].Add("io_lsq_uop_1_robIdx_value", self._xpins['io_lsq_uop_1_robIdx_value'].xdata)
        self._xpins['io_lsq_uop_2_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_lsq_uop_2_robIdx_value'].xdata.AsImmWrite()
        self._xports['Mem_in_agent_xaction'].Add("io_lsq_uop_2_robIdx_value", self._xpins['io_lsq_uop_2_robIdx_value'].xdata)
        self._xpins['compare'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['compare'].xdata.AsImmWrite()
        self._xports['Mem_in_agent_xaction'].Add("compare", self._xpins['compare'].xdata)
        self._xpins['Mem_in_agent_xaction'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['Mem_in_agent_xaction'].xdata.AsImmWrite()
        self._xports['Mem_in_agent_xaction'].Add("Mem_in_agent_xaction", self._xpins['Mem_in_agent_xaction'].xdata)
        self._xpins['super_result'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['super_result'].xdata.AsImmWrite()
        self._xports['Mem_in_agent_xaction'].Add("super_result", self._xpins['super_result'].xdata)
        # Transaction: rename_in_agent_xaction
        self._xports['rename_in_agent_xaction'] = xsp.XPort()
        self._xpins['clock'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['clock'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("clock", self._xpins['clock'].xdata)
        self._xpins['reset'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['reset'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("reset", self._xpins['reset'].xdata)
        self._xpins['io_hartId'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_hartId'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_hartId", self._xpins['io_hartId'].xdata)
        self._xpins['io_enq_req_0_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_valid'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_valid", self._xpins['io_enq_req_0_valid'].xdata)
        self._xpins['io_enq_req_0_bits_instr'] = xsp.XPin(xsp.XData(32), self._event)
        self._xpins['io_enq_req_0_bits_instr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_instr", self._xpins['io_enq_req_0_bits_instr'].xdata)
        self._xpins['io_enq_req_0_bits_pc'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_enq_req_0_bits_pc'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_pc", self._xpins['io_enq_req_0_bits_pc'].xdata)
        self._xpins['io_enq_req_0_bits_exceptionVec_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_exceptionVec_0'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_exceptionVec_0", self._xpins['io_enq_req_0_bits_exceptionVec_0'].xdata)
        self._xpins['io_enq_req_0_bits_exceptionVec_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_exceptionVec_1'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_exceptionVec_1", self._xpins['io_enq_req_0_bits_exceptionVec_1'].xdata)
        self._xpins['io_enq_req_0_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_exceptionVec_2", self._xpins['io_enq_req_0_bits_exceptionVec_2'].xdata)
        self._xpins['io_enq_req_0_bits_exceptionVec_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_exceptionVec_3'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_exceptionVec_3", self._xpins['io_enq_req_0_bits_exceptionVec_3'].xdata)
        self._xpins['io_enq_req_0_bits_exceptionVec_12'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_exceptionVec_12'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_exceptionVec_12", self._xpins['io_enq_req_0_bits_exceptionVec_12'].xdata)
        self._xpins['io_enq_req_0_bits_exceptionVec_20'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_exceptionVec_20'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_exceptionVec_20", self._xpins['io_enq_req_0_bits_exceptionVec_20'].xdata)
        self._xpins['io_enq_req_0_bits_exceptionVec_22'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_exceptionVec_22'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_exceptionVec_22", self._xpins['io_enq_req_0_bits_exceptionVec_22'].xdata)
        self._xpins['io_enq_req_0_bits_isFetchMalAddr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_isFetchMalAddr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_isFetchMalAddr", self._xpins['io_enq_req_0_bits_isFetchMalAddr'].xdata)
        self._xpins['io_enq_req_0_bits_hasException'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_hasException'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_hasException", self._xpins['io_enq_req_0_bits_hasException'].xdata)
        self._xpins['io_enq_req_0_bits_trigger'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_0_bits_trigger'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_trigger", self._xpins['io_enq_req_0_bits_trigger'].xdata)
        self._xpins['io_enq_req_0_bits_preDecodeInfo_isRVC'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_preDecodeInfo_isRVC'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_preDecodeInfo_isRVC", self._xpins['io_enq_req_0_bits_preDecodeInfo_isRVC'].xdata)
        self._xpins['io_enq_req_0_bits_crossPageIPFFix'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_crossPageIPFFix'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_crossPageIPFFix", self._xpins['io_enq_req_0_bits_crossPageIPFFix'].xdata)
        self._xpins['io_enq_req_0_bits_ftqPtr_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_ftqPtr_flag'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_ftqPtr_flag", self._xpins['io_enq_req_0_bits_ftqPtr_flag'].xdata)
        self._xpins['io_enq_req_0_bits_ftqPtr_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_0_bits_ftqPtr_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_ftqPtr_value", self._xpins['io_enq_req_0_bits_ftqPtr_value'].xdata)
        self._xpins['io_enq_req_0_bits_ftqOffset'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_0_bits_ftqOffset'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_ftqOffset", self._xpins['io_enq_req_0_bits_ftqOffset'].xdata)
        self._xpins['io_enq_req_0_bits_ldest'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_0_bits_ldest'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_ldest", self._xpins['io_enq_req_0_bits_ldest'].xdata)
        self._xpins['io_enq_req_0_bits_fuType'] = xsp.XPin(xsp.XData(35), self._event)
        self._xpins['io_enq_req_0_bits_fuType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_fuType", self._xpins['io_enq_req_0_bits_fuType'].xdata)
        self._xpins['io_enq_req_0_bits_fuOpType'] = xsp.XPin(xsp.XData(9), self._event)
        self._xpins['io_enq_req_0_bits_fuOpType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_fuOpType", self._xpins['io_enq_req_0_bits_fuOpType'].xdata)
        self._xpins['io_enq_req_0_bits_rfWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_rfWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_rfWen", self._xpins['io_enq_req_0_bits_rfWen'].xdata)
        self._xpins['io_enq_req_0_bits_fpWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_fpWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_fpWen", self._xpins['io_enq_req_0_bits_fpWen'].xdata)
        self._xpins['io_enq_req_0_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_vecWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_vecWen", self._xpins['io_enq_req_0_bits_vecWen'].xdata)
        self._xpins['io_enq_req_0_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_v0Wen", self._xpins['io_enq_req_0_bits_v0Wen'].xdata)
        self._xpins['io_enq_req_0_bits_vlWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_vlWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_vlWen", self._xpins['io_enq_req_0_bits_vlWen'].xdata)
        self._xpins['io_enq_req_0_bits_isXSTrap'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_isXSTrap'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_isXSTrap", self._xpins['io_enq_req_0_bits_isXSTrap'].xdata)
        self._xpins['io_enq_req_0_bits_waitForward'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_waitForward'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_waitForward", self._xpins['io_enq_req_0_bits_waitForward'].xdata)
        self._xpins['io_enq_req_0_bits_blockBackward'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_blockBackward'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_blockBackward", self._xpins['io_enq_req_0_bits_blockBackward'].xdata)
        self._xpins['io_enq_req_0_bits_flushPipe'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_flushPipe'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_flushPipe", self._xpins['io_enq_req_0_bits_flushPipe'].xdata)
        self._xpins['io_enq_req_0_bits_vpu_vill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_vpu_vill'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_vpu_vill", self._xpins['io_enq_req_0_bits_vpu_vill'].xdata)
        self._xpins['io_enq_req_0_bits_vpu_vma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_vpu_vma'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_vpu_vma", self._xpins['io_enq_req_0_bits_vpu_vma'].xdata)
        self._xpins['io_enq_req_0_bits_vpu_vta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_vpu_vta'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_vpu_vta", self._xpins['io_enq_req_0_bits_vpu_vta'].xdata)
        self._xpins['io_enq_req_0_bits_vpu_vsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_enq_req_0_bits_vpu_vsew'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_vpu_vsew", self._xpins['io_enq_req_0_bits_vpu_vsew'].xdata)
        self._xpins['io_enq_req_0_bits_vpu_vlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_0_bits_vpu_vlmul'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_vpu_vlmul", self._xpins['io_enq_req_0_bits_vpu_vlmul'].xdata)
        self._xpins['io_enq_req_0_bits_vpu_specVill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_vpu_specVill'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_vpu_specVill", self._xpins['io_enq_req_0_bits_vpu_specVill'].xdata)
        self._xpins['io_enq_req_0_bits_vpu_specVma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_vpu_specVma'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_vpu_specVma", self._xpins['io_enq_req_0_bits_vpu_specVma'].xdata)
        self._xpins['io_enq_req_0_bits_vpu_specVta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_vpu_specVta'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_vpu_specVta", self._xpins['io_enq_req_0_bits_vpu_specVta'].xdata)
        self._xpins['io_enq_req_0_bits_vpu_specVsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_enq_req_0_bits_vpu_specVsew'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_vpu_specVsew", self._xpins['io_enq_req_0_bits_vpu_specVsew'].xdata)
        self._xpins['io_enq_req_0_bits_vpu_specVlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_0_bits_vpu_specVlmul'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_vpu_specVlmul", self._xpins['io_enq_req_0_bits_vpu_specVlmul'].xdata)
        self._xpins['io_enq_req_0_bits_vlsInstr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_vlsInstr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_vlsInstr", self._xpins['io_enq_req_0_bits_vlsInstr'].xdata)
        self._xpins['io_enq_req_0_bits_wfflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_wfflags'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_wfflags", self._xpins['io_enq_req_0_bits_wfflags'].xdata)
        self._xpins['io_enq_req_0_bits_isMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_isMove'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_isMove", self._xpins['io_enq_req_0_bits_isMove'].xdata)
        self._xpins['io_enq_req_0_bits_isVset'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_isVset'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_isVset", self._xpins['io_enq_req_0_bits_isVset'].xdata)
        self._xpins['io_enq_req_0_bits_firstUop'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_firstUop'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_firstUop", self._xpins['io_enq_req_0_bits_firstUop'].xdata)
        self._xpins['io_enq_req_0_bits_lastUop'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_lastUop'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_lastUop", self._xpins['io_enq_req_0_bits_lastUop'].xdata)
        self._xpins['io_enq_req_0_bits_numWB'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_enq_req_0_bits_numWB'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_numWB", self._xpins['io_enq_req_0_bits_numWB'].xdata)
        self._xpins['io_enq_req_0_bits_commitType'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_0_bits_commitType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_commitType", self._xpins['io_enq_req_0_bits_commitType'].xdata)
        self._xpins['io_enq_req_0_bits_pdest'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_enq_req_0_bits_pdest'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_pdest", self._xpins['io_enq_req_0_bits_pdest'].xdata)
        self._xpins['io_enq_req_0_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_robIdx_flag", self._xpins['io_enq_req_0_bits_robIdx_flag'].xdata)
        self._xpins['io_enq_req_0_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_enq_req_0_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_robIdx_value", self._xpins['io_enq_req_0_bits_robIdx_value'].xdata)
        self._xpins['io_enq_req_0_bits_instrSize'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_0_bits_instrSize'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_instrSize", self._xpins['io_enq_req_0_bits_instrSize'].xdata)
        self._xpins['io_enq_req_0_bits_dirtyFs'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_dirtyFs'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_dirtyFs", self._xpins['io_enq_req_0_bits_dirtyFs'].xdata)
        self._xpins['io_enq_req_0_bits_dirtyVs'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_dirtyVs'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_dirtyVs", self._xpins['io_enq_req_0_bits_dirtyVs'].xdata)
        self._xpins['io_enq_req_0_bits_traceBlockInPipe_itype'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_0_bits_traceBlockInPipe_itype'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_traceBlockInPipe_itype", self._xpins['io_enq_req_0_bits_traceBlockInPipe_itype'].xdata)
        self._xpins['io_enq_req_0_bits_traceBlockInPipe_iretire'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_0_bits_traceBlockInPipe_iretire'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_traceBlockInPipe_iretire", self._xpins['io_enq_req_0_bits_traceBlockInPipe_iretire'].xdata)
        self._xpins['io_enq_req_0_bits_traceBlockInPipe_ilastsize'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_traceBlockInPipe_ilastsize'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_traceBlockInPipe_ilastsize", self._xpins['io_enq_req_0_bits_traceBlockInPipe_ilastsize'].xdata)
        self._xpins['io_enq_req_0_bits_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_eliminatedMove'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_eliminatedMove", self._xpins['io_enq_req_0_bits_eliminatedMove'].xdata)
        self._xpins['io_enq_req_0_bits_snapshot'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_snapshot'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_snapshot", self._xpins['io_enq_req_0_bits_snapshot'].xdata)
        self._xpins['io_enq_req_0_bits_lqIdx_value'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_enq_req_0_bits_lqIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_lqIdx_value", self._xpins['io_enq_req_0_bits_lqIdx_value'].xdata)
        self._xpins['io_enq_req_0_bits_sqIdx_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_0_bits_sqIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_sqIdx_value", self._xpins['io_enq_req_0_bits_sqIdx_value'].xdata)
        self._xpins['io_enq_req_0_bits_singleStep'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_singleStep'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_singleStep", self._xpins['io_enq_req_0_bits_singleStep'].xdata)
        self._xpins['io_enq_req_0_bits_debug_sim_trig'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_0_bits_debug_sim_trig'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_0_bits_debug_sim_trig", self._xpins['io_enq_req_0_bits_debug_sim_trig'].xdata)
        self._xpins['io_enq_req_1_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_valid'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_valid", self._xpins['io_enq_req_1_valid'].xdata)
        self._xpins['io_enq_req_1_bits_instr'] = xsp.XPin(xsp.XData(32), self._event)
        self._xpins['io_enq_req_1_bits_instr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_instr", self._xpins['io_enq_req_1_bits_instr'].xdata)
        self._xpins['io_enq_req_1_bits_pc'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_enq_req_1_bits_pc'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_pc", self._xpins['io_enq_req_1_bits_pc'].xdata)
        self._xpins['io_enq_req_1_bits_exceptionVec_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_exceptionVec_0'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_exceptionVec_0", self._xpins['io_enq_req_1_bits_exceptionVec_0'].xdata)
        self._xpins['io_enq_req_1_bits_exceptionVec_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_exceptionVec_1'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_exceptionVec_1", self._xpins['io_enq_req_1_bits_exceptionVec_1'].xdata)
        self._xpins['io_enq_req_1_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_exceptionVec_2", self._xpins['io_enq_req_1_bits_exceptionVec_2'].xdata)
        self._xpins['io_enq_req_1_bits_exceptionVec_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_exceptionVec_3'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_exceptionVec_3", self._xpins['io_enq_req_1_bits_exceptionVec_3'].xdata)
        self._xpins['io_enq_req_1_bits_exceptionVec_12'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_exceptionVec_12'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_exceptionVec_12", self._xpins['io_enq_req_1_bits_exceptionVec_12'].xdata)
        self._xpins['io_enq_req_1_bits_exceptionVec_20'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_exceptionVec_20'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_exceptionVec_20", self._xpins['io_enq_req_1_bits_exceptionVec_20'].xdata)
        self._xpins['io_enq_req_1_bits_exceptionVec_22'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_exceptionVec_22'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_exceptionVec_22", self._xpins['io_enq_req_1_bits_exceptionVec_22'].xdata)
        self._xpins['io_enq_req_1_bits_isFetchMalAddr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_isFetchMalAddr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_isFetchMalAddr", self._xpins['io_enq_req_1_bits_isFetchMalAddr'].xdata)
        self._xpins['io_enq_req_1_bits_hasException'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_hasException'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_hasException", self._xpins['io_enq_req_1_bits_hasException'].xdata)
        self._xpins['io_enq_req_1_bits_trigger'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_1_bits_trigger'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_trigger", self._xpins['io_enq_req_1_bits_trigger'].xdata)
        self._xpins['io_enq_req_1_bits_preDecodeInfo_isRVC'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_preDecodeInfo_isRVC'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_preDecodeInfo_isRVC", self._xpins['io_enq_req_1_bits_preDecodeInfo_isRVC'].xdata)
        self._xpins['io_enq_req_1_bits_crossPageIPFFix'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_crossPageIPFFix'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_crossPageIPFFix", self._xpins['io_enq_req_1_bits_crossPageIPFFix'].xdata)
        self._xpins['io_enq_req_1_bits_ftqPtr_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_ftqPtr_flag'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_ftqPtr_flag", self._xpins['io_enq_req_1_bits_ftqPtr_flag'].xdata)
        self._xpins['io_enq_req_1_bits_ftqPtr_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_1_bits_ftqPtr_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_ftqPtr_value", self._xpins['io_enq_req_1_bits_ftqPtr_value'].xdata)
        self._xpins['io_enq_req_1_bits_ftqOffset'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_1_bits_ftqOffset'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_ftqOffset", self._xpins['io_enq_req_1_bits_ftqOffset'].xdata)
        self._xpins['io_enq_req_1_bits_ldest'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_1_bits_ldest'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_ldest", self._xpins['io_enq_req_1_bits_ldest'].xdata)
        self._xpins['io_enq_req_1_bits_fuType'] = xsp.XPin(xsp.XData(35), self._event)
        self._xpins['io_enq_req_1_bits_fuType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_fuType", self._xpins['io_enq_req_1_bits_fuType'].xdata)
        self._xpins['io_enq_req_1_bits_fuOpType'] = xsp.XPin(xsp.XData(9), self._event)
        self._xpins['io_enq_req_1_bits_fuOpType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_fuOpType", self._xpins['io_enq_req_1_bits_fuOpType'].xdata)
        self._xpins['io_enq_req_1_bits_rfWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_rfWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_rfWen", self._xpins['io_enq_req_1_bits_rfWen'].xdata)
        self._xpins['io_enq_req_1_bits_fpWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_fpWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_fpWen", self._xpins['io_enq_req_1_bits_fpWen'].xdata)
        self._xpins['io_enq_req_1_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_vecWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_vecWen", self._xpins['io_enq_req_1_bits_vecWen'].xdata)
        self._xpins['io_enq_req_1_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_v0Wen", self._xpins['io_enq_req_1_bits_v0Wen'].xdata)
        self._xpins['io_enq_req_1_bits_vlWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_vlWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_vlWen", self._xpins['io_enq_req_1_bits_vlWen'].xdata)
        self._xpins['io_enq_req_1_bits_isXSTrap'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_isXSTrap'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_isXSTrap", self._xpins['io_enq_req_1_bits_isXSTrap'].xdata)
        self._xpins['io_enq_req_1_bits_waitForward'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_waitForward'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_waitForward", self._xpins['io_enq_req_1_bits_waitForward'].xdata)
        self._xpins['io_enq_req_1_bits_blockBackward'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_blockBackward'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_blockBackward", self._xpins['io_enq_req_1_bits_blockBackward'].xdata)
        self._xpins['io_enq_req_1_bits_flushPipe'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_flushPipe'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_flushPipe", self._xpins['io_enq_req_1_bits_flushPipe'].xdata)
        self._xpins['io_enq_req_1_bits_vpu_vill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_vpu_vill'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_vpu_vill", self._xpins['io_enq_req_1_bits_vpu_vill'].xdata)
        self._xpins['io_enq_req_1_bits_vpu_vma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_vpu_vma'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_vpu_vma", self._xpins['io_enq_req_1_bits_vpu_vma'].xdata)
        self._xpins['io_enq_req_1_bits_vpu_vta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_vpu_vta'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_vpu_vta", self._xpins['io_enq_req_1_bits_vpu_vta'].xdata)
        self._xpins['io_enq_req_1_bits_vpu_vsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_enq_req_1_bits_vpu_vsew'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_vpu_vsew", self._xpins['io_enq_req_1_bits_vpu_vsew'].xdata)
        self._xpins['io_enq_req_1_bits_vpu_vlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_1_bits_vpu_vlmul'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_vpu_vlmul", self._xpins['io_enq_req_1_bits_vpu_vlmul'].xdata)
        self._xpins['io_enq_req_1_bits_vpu_specVill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_vpu_specVill'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_vpu_specVill", self._xpins['io_enq_req_1_bits_vpu_specVill'].xdata)
        self._xpins['io_enq_req_1_bits_vpu_specVma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_vpu_specVma'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_vpu_specVma", self._xpins['io_enq_req_1_bits_vpu_specVma'].xdata)
        self._xpins['io_enq_req_1_bits_vpu_specVta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_vpu_specVta'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_vpu_specVta", self._xpins['io_enq_req_1_bits_vpu_specVta'].xdata)
        self._xpins['io_enq_req_1_bits_vpu_specVsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_enq_req_1_bits_vpu_specVsew'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_vpu_specVsew", self._xpins['io_enq_req_1_bits_vpu_specVsew'].xdata)
        self._xpins['io_enq_req_1_bits_vpu_specVlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_1_bits_vpu_specVlmul'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_vpu_specVlmul", self._xpins['io_enq_req_1_bits_vpu_specVlmul'].xdata)
        self._xpins['io_enq_req_1_bits_vlsInstr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_vlsInstr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_vlsInstr", self._xpins['io_enq_req_1_bits_vlsInstr'].xdata)
        self._xpins['io_enq_req_1_bits_wfflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_wfflags'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_wfflags", self._xpins['io_enq_req_1_bits_wfflags'].xdata)
        self._xpins['io_enq_req_1_bits_isMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_isMove'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_isMove", self._xpins['io_enq_req_1_bits_isMove'].xdata)
        self._xpins['io_enq_req_1_bits_isVset'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_isVset'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_isVset", self._xpins['io_enq_req_1_bits_isVset'].xdata)
        self._xpins['io_enq_req_1_bits_firstUop'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_firstUop'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_firstUop", self._xpins['io_enq_req_1_bits_firstUop'].xdata)
        self._xpins['io_enq_req_1_bits_lastUop'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_lastUop'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_lastUop", self._xpins['io_enq_req_1_bits_lastUop'].xdata)
        self._xpins['io_enq_req_1_bits_numWB'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_enq_req_1_bits_numWB'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_numWB", self._xpins['io_enq_req_1_bits_numWB'].xdata)
        self._xpins['io_enq_req_1_bits_commitType'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_1_bits_commitType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_commitType", self._xpins['io_enq_req_1_bits_commitType'].xdata)
        self._xpins['io_enq_req_1_bits_pdest'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_enq_req_1_bits_pdest'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_pdest", self._xpins['io_enq_req_1_bits_pdest'].xdata)
        self._xpins['io_enq_req_1_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_robIdx_flag", self._xpins['io_enq_req_1_bits_robIdx_flag'].xdata)
        self._xpins['io_enq_req_1_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_enq_req_1_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_robIdx_value", self._xpins['io_enq_req_1_bits_robIdx_value'].xdata)
        self._xpins['io_enq_req_1_bits_instrSize'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_1_bits_instrSize'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_instrSize", self._xpins['io_enq_req_1_bits_instrSize'].xdata)
        self._xpins['io_enq_req_1_bits_dirtyFs'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_dirtyFs'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_dirtyFs", self._xpins['io_enq_req_1_bits_dirtyFs'].xdata)
        self._xpins['io_enq_req_1_bits_dirtyVs'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_dirtyVs'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_dirtyVs", self._xpins['io_enq_req_1_bits_dirtyVs'].xdata)
        self._xpins['io_enq_req_1_bits_traceBlockInPipe_itype'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_1_bits_traceBlockInPipe_itype'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_traceBlockInPipe_itype", self._xpins['io_enq_req_1_bits_traceBlockInPipe_itype'].xdata)
        self._xpins['io_enq_req_1_bits_traceBlockInPipe_iretire'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_1_bits_traceBlockInPipe_iretire'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_traceBlockInPipe_iretire", self._xpins['io_enq_req_1_bits_traceBlockInPipe_iretire'].xdata)
        self._xpins['io_enq_req_1_bits_traceBlockInPipe_ilastsize'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_traceBlockInPipe_ilastsize'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_traceBlockInPipe_ilastsize", self._xpins['io_enq_req_1_bits_traceBlockInPipe_ilastsize'].xdata)
        self._xpins['io_enq_req_1_bits_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_eliminatedMove'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_eliminatedMove", self._xpins['io_enq_req_1_bits_eliminatedMove'].xdata)
        self._xpins['io_enq_req_1_bits_snapshot'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_snapshot'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_snapshot", self._xpins['io_enq_req_1_bits_snapshot'].xdata)
        self._xpins['io_enq_req_1_bits_lqIdx_value'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_enq_req_1_bits_lqIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_lqIdx_value", self._xpins['io_enq_req_1_bits_lqIdx_value'].xdata)
        self._xpins['io_enq_req_1_bits_sqIdx_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_1_bits_sqIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_sqIdx_value", self._xpins['io_enq_req_1_bits_sqIdx_value'].xdata)
        self._xpins['io_enq_req_1_bits_singleStep'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_singleStep'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_singleStep", self._xpins['io_enq_req_1_bits_singleStep'].xdata)
        self._xpins['io_enq_req_1_bits_debug_sim_trig'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_1_bits_debug_sim_trig'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_1_bits_debug_sim_trig", self._xpins['io_enq_req_1_bits_debug_sim_trig'].xdata)
        self._xpins['io_enq_req_2_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_valid'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_valid", self._xpins['io_enq_req_2_valid'].xdata)
        self._xpins['io_enq_req_2_bits_instr'] = xsp.XPin(xsp.XData(32), self._event)
        self._xpins['io_enq_req_2_bits_instr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_instr", self._xpins['io_enq_req_2_bits_instr'].xdata)
        self._xpins['io_enq_req_2_bits_pc'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_enq_req_2_bits_pc'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_pc", self._xpins['io_enq_req_2_bits_pc'].xdata)
        self._xpins['io_enq_req_2_bits_exceptionVec_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_exceptionVec_0'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_exceptionVec_0", self._xpins['io_enq_req_2_bits_exceptionVec_0'].xdata)
        self._xpins['io_enq_req_2_bits_exceptionVec_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_exceptionVec_1'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_exceptionVec_1", self._xpins['io_enq_req_2_bits_exceptionVec_1'].xdata)
        self._xpins['io_enq_req_2_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_exceptionVec_2", self._xpins['io_enq_req_2_bits_exceptionVec_2'].xdata)
        self._xpins['io_enq_req_2_bits_exceptionVec_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_exceptionVec_3'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_exceptionVec_3", self._xpins['io_enq_req_2_bits_exceptionVec_3'].xdata)
        self._xpins['io_enq_req_2_bits_exceptionVec_12'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_exceptionVec_12'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_exceptionVec_12", self._xpins['io_enq_req_2_bits_exceptionVec_12'].xdata)
        self._xpins['io_enq_req_2_bits_exceptionVec_20'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_exceptionVec_20'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_exceptionVec_20", self._xpins['io_enq_req_2_bits_exceptionVec_20'].xdata)
        self._xpins['io_enq_req_2_bits_exceptionVec_22'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_exceptionVec_22'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_exceptionVec_22", self._xpins['io_enq_req_2_bits_exceptionVec_22'].xdata)
        self._xpins['io_enq_req_2_bits_isFetchMalAddr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_isFetchMalAddr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_isFetchMalAddr", self._xpins['io_enq_req_2_bits_isFetchMalAddr'].xdata)
        self._xpins['io_enq_req_2_bits_hasException'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_hasException'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_hasException", self._xpins['io_enq_req_2_bits_hasException'].xdata)
        self._xpins['io_enq_req_2_bits_trigger'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_2_bits_trigger'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_trigger", self._xpins['io_enq_req_2_bits_trigger'].xdata)
        self._xpins['io_enq_req_2_bits_preDecodeInfo_isRVC'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_preDecodeInfo_isRVC'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_preDecodeInfo_isRVC", self._xpins['io_enq_req_2_bits_preDecodeInfo_isRVC'].xdata)
        self._xpins['io_enq_req_2_bits_crossPageIPFFix'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_crossPageIPFFix'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_crossPageIPFFix", self._xpins['io_enq_req_2_bits_crossPageIPFFix'].xdata)
        self._xpins['io_enq_req_2_bits_ftqPtr_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_ftqPtr_flag'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_ftqPtr_flag", self._xpins['io_enq_req_2_bits_ftqPtr_flag'].xdata)
        self._xpins['io_enq_req_2_bits_ftqPtr_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_2_bits_ftqPtr_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_ftqPtr_value", self._xpins['io_enq_req_2_bits_ftqPtr_value'].xdata)
        self._xpins['io_enq_req_2_bits_ftqOffset'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_2_bits_ftqOffset'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_ftqOffset", self._xpins['io_enq_req_2_bits_ftqOffset'].xdata)
        self._xpins['io_enq_req_2_bits_ldest'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_2_bits_ldest'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_ldest", self._xpins['io_enq_req_2_bits_ldest'].xdata)
        self._xpins['io_enq_req_2_bits_fuType'] = xsp.XPin(xsp.XData(35), self._event)
        self._xpins['io_enq_req_2_bits_fuType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_fuType", self._xpins['io_enq_req_2_bits_fuType'].xdata)
        self._xpins['io_enq_req_2_bits_fuOpType'] = xsp.XPin(xsp.XData(9), self._event)
        self._xpins['io_enq_req_2_bits_fuOpType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_fuOpType", self._xpins['io_enq_req_2_bits_fuOpType'].xdata)
        self._xpins['io_enq_req_2_bits_rfWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_rfWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_rfWen", self._xpins['io_enq_req_2_bits_rfWen'].xdata)
        self._xpins['io_enq_req_2_bits_fpWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_fpWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_fpWen", self._xpins['io_enq_req_2_bits_fpWen'].xdata)
        self._xpins['io_enq_req_2_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_vecWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_vecWen", self._xpins['io_enq_req_2_bits_vecWen'].xdata)
        self._xpins['io_enq_req_2_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_v0Wen", self._xpins['io_enq_req_2_bits_v0Wen'].xdata)
        self._xpins['io_enq_req_2_bits_vlWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_vlWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_vlWen", self._xpins['io_enq_req_2_bits_vlWen'].xdata)
        self._xpins['io_enq_req_2_bits_isXSTrap'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_isXSTrap'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_isXSTrap", self._xpins['io_enq_req_2_bits_isXSTrap'].xdata)
        self._xpins['io_enq_req_2_bits_waitForward'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_waitForward'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_waitForward", self._xpins['io_enq_req_2_bits_waitForward'].xdata)
        self._xpins['io_enq_req_2_bits_blockBackward'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_blockBackward'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_blockBackward", self._xpins['io_enq_req_2_bits_blockBackward'].xdata)
        self._xpins['io_enq_req_2_bits_flushPipe'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_flushPipe'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_flushPipe", self._xpins['io_enq_req_2_bits_flushPipe'].xdata)
        self._xpins['io_enq_req_2_bits_vpu_vill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_vpu_vill'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_vpu_vill", self._xpins['io_enq_req_2_bits_vpu_vill'].xdata)
        self._xpins['io_enq_req_2_bits_vpu_vma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_vpu_vma'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_vpu_vma", self._xpins['io_enq_req_2_bits_vpu_vma'].xdata)
        self._xpins['io_enq_req_2_bits_vpu_vta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_vpu_vta'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_vpu_vta", self._xpins['io_enq_req_2_bits_vpu_vta'].xdata)
        self._xpins['io_enq_req_2_bits_vpu_vsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_enq_req_2_bits_vpu_vsew'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_vpu_vsew", self._xpins['io_enq_req_2_bits_vpu_vsew'].xdata)
        self._xpins['io_enq_req_2_bits_vpu_vlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_2_bits_vpu_vlmul'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_vpu_vlmul", self._xpins['io_enq_req_2_bits_vpu_vlmul'].xdata)
        self._xpins['io_enq_req_2_bits_vpu_specVill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_vpu_specVill'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_vpu_specVill", self._xpins['io_enq_req_2_bits_vpu_specVill'].xdata)
        self._xpins['io_enq_req_2_bits_vpu_specVma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_vpu_specVma'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_vpu_specVma", self._xpins['io_enq_req_2_bits_vpu_specVma'].xdata)
        self._xpins['io_enq_req_2_bits_vpu_specVta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_vpu_specVta'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_vpu_specVta", self._xpins['io_enq_req_2_bits_vpu_specVta'].xdata)
        self._xpins['io_enq_req_2_bits_vpu_specVsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_enq_req_2_bits_vpu_specVsew'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_vpu_specVsew", self._xpins['io_enq_req_2_bits_vpu_specVsew'].xdata)
        self._xpins['io_enq_req_2_bits_vpu_specVlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_2_bits_vpu_specVlmul'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_vpu_specVlmul", self._xpins['io_enq_req_2_bits_vpu_specVlmul'].xdata)
        self._xpins['io_enq_req_2_bits_vlsInstr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_vlsInstr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_vlsInstr", self._xpins['io_enq_req_2_bits_vlsInstr'].xdata)
        self._xpins['io_enq_req_2_bits_wfflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_wfflags'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_wfflags", self._xpins['io_enq_req_2_bits_wfflags'].xdata)
        self._xpins['io_enq_req_2_bits_isMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_isMove'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_isMove", self._xpins['io_enq_req_2_bits_isMove'].xdata)
        self._xpins['io_enq_req_2_bits_isVset'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_isVset'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_isVset", self._xpins['io_enq_req_2_bits_isVset'].xdata)
        self._xpins['io_enq_req_2_bits_firstUop'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_firstUop'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_firstUop", self._xpins['io_enq_req_2_bits_firstUop'].xdata)
        self._xpins['io_enq_req_2_bits_lastUop'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_lastUop'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_lastUop", self._xpins['io_enq_req_2_bits_lastUop'].xdata)
        self._xpins['io_enq_req_2_bits_numWB'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_enq_req_2_bits_numWB'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_numWB", self._xpins['io_enq_req_2_bits_numWB'].xdata)
        self._xpins['io_enq_req_2_bits_commitType'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_2_bits_commitType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_commitType", self._xpins['io_enq_req_2_bits_commitType'].xdata)
        self._xpins['io_enq_req_2_bits_pdest'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_enq_req_2_bits_pdest'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_pdest", self._xpins['io_enq_req_2_bits_pdest'].xdata)
        self._xpins['io_enq_req_2_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_robIdx_flag", self._xpins['io_enq_req_2_bits_robIdx_flag'].xdata)
        self._xpins['io_enq_req_2_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_enq_req_2_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_robIdx_value", self._xpins['io_enq_req_2_bits_robIdx_value'].xdata)
        self._xpins['io_enq_req_2_bits_instrSize'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_2_bits_instrSize'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_instrSize", self._xpins['io_enq_req_2_bits_instrSize'].xdata)
        self._xpins['io_enq_req_2_bits_dirtyFs'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_dirtyFs'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_dirtyFs", self._xpins['io_enq_req_2_bits_dirtyFs'].xdata)
        self._xpins['io_enq_req_2_bits_dirtyVs'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_dirtyVs'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_dirtyVs", self._xpins['io_enq_req_2_bits_dirtyVs'].xdata)
        self._xpins['io_enq_req_2_bits_traceBlockInPipe_itype'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_2_bits_traceBlockInPipe_itype'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_traceBlockInPipe_itype", self._xpins['io_enq_req_2_bits_traceBlockInPipe_itype'].xdata)
        self._xpins['io_enq_req_2_bits_traceBlockInPipe_iretire'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_2_bits_traceBlockInPipe_iretire'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_traceBlockInPipe_iretire", self._xpins['io_enq_req_2_bits_traceBlockInPipe_iretire'].xdata)
        self._xpins['io_enq_req_2_bits_traceBlockInPipe_ilastsize'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_traceBlockInPipe_ilastsize'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_traceBlockInPipe_ilastsize", self._xpins['io_enq_req_2_bits_traceBlockInPipe_ilastsize'].xdata)
        self._xpins['io_enq_req_2_bits_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_eliminatedMove'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_eliminatedMove", self._xpins['io_enq_req_2_bits_eliminatedMove'].xdata)
        self._xpins['io_enq_req_2_bits_snapshot'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_snapshot'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_snapshot", self._xpins['io_enq_req_2_bits_snapshot'].xdata)
        self._xpins['io_enq_req_2_bits_lqIdx_value'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_enq_req_2_bits_lqIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_lqIdx_value", self._xpins['io_enq_req_2_bits_lqIdx_value'].xdata)
        self._xpins['io_enq_req_2_bits_sqIdx_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_2_bits_sqIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_sqIdx_value", self._xpins['io_enq_req_2_bits_sqIdx_value'].xdata)
        self._xpins['io_enq_req_2_bits_singleStep'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_singleStep'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_singleStep", self._xpins['io_enq_req_2_bits_singleStep'].xdata)
        self._xpins['io_enq_req_2_bits_debug_sim_trig'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_2_bits_debug_sim_trig'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_2_bits_debug_sim_trig", self._xpins['io_enq_req_2_bits_debug_sim_trig'].xdata)
        self._xpins['io_enq_req_3_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_valid'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_valid", self._xpins['io_enq_req_3_valid'].xdata)
        self._xpins['io_enq_req_3_bits_instr'] = xsp.XPin(xsp.XData(32), self._event)
        self._xpins['io_enq_req_3_bits_instr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_instr", self._xpins['io_enq_req_3_bits_instr'].xdata)
        self._xpins['io_enq_req_3_bits_pc'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_enq_req_3_bits_pc'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_pc", self._xpins['io_enq_req_3_bits_pc'].xdata)
        self._xpins['io_enq_req_3_bits_exceptionVec_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_exceptionVec_0'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_exceptionVec_0", self._xpins['io_enq_req_3_bits_exceptionVec_0'].xdata)
        self._xpins['io_enq_req_3_bits_exceptionVec_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_exceptionVec_1'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_exceptionVec_1", self._xpins['io_enq_req_3_bits_exceptionVec_1'].xdata)
        self._xpins['io_enq_req_3_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_exceptionVec_2", self._xpins['io_enq_req_3_bits_exceptionVec_2'].xdata)
        self._xpins['io_enq_req_3_bits_exceptionVec_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_exceptionVec_3'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_exceptionVec_3", self._xpins['io_enq_req_3_bits_exceptionVec_3'].xdata)
        self._xpins['io_enq_req_3_bits_exceptionVec_12'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_exceptionVec_12'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_exceptionVec_12", self._xpins['io_enq_req_3_bits_exceptionVec_12'].xdata)
        self._xpins['io_enq_req_3_bits_exceptionVec_20'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_exceptionVec_20'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_exceptionVec_20", self._xpins['io_enq_req_3_bits_exceptionVec_20'].xdata)
        self._xpins['io_enq_req_3_bits_exceptionVec_22'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_exceptionVec_22'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_exceptionVec_22", self._xpins['io_enq_req_3_bits_exceptionVec_22'].xdata)
        self._xpins['io_enq_req_3_bits_isFetchMalAddr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_isFetchMalAddr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_isFetchMalAddr", self._xpins['io_enq_req_3_bits_isFetchMalAddr'].xdata)
        self._xpins['io_enq_req_3_bits_hasException'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_hasException'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_hasException", self._xpins['io_enq_req_3_bits_hasException'].xdata)
        self._xpins['io_enq_req_3_bits_trigger'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_3_bits_trigger'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_trigger", self._xpins['io_enq_req_3_bits_trigger'].xdata)
        self._xpins['io_enq_req_3_bits_preDecodeInfo_isRVC'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_preDecodeInfo_isRVC'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_preDecodeInfo_isRVC", self._xpins['io_enq_req_3_bits_preDecodeInfo_isRVC'].xdata)
        self._xpins['io_enq_req_3_bits_crossPageIPFFix'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_crossPageIPFFix'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_crossPageIPFFix", self._xpins['io_enq_req_3_bits_crossPageIPFFix'].xdata)
        self._xpins['io_enq_req_3_bits_ftqPtr_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_ftqPtr_flag'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_ftqPtr_flag", self._xpins['io_enq_req_3_bits_ftqPtr_flag'].xdata)
        self._xpins['io_enq_req_3_bits_ftqPtr_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_3_bits_ftqPtr_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_ftqPtr_value", self._xpins['io_enq_req_3_bits_ftqPtr_value'].xdata)
        self._xpins['io_enq_req_3_bits_ftqOffset'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_3_bits_ftqOffset'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_ftqOffset", self._xpins['io_enq_req_3_bits_ftqOffset'].xdata)
        self._xpins['io_enq_req_3_bits_ldest'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_3_bits_ldest'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_ldest", self._xpins['io_enq_req_3_bits_ldest'].xdata)
        self._xpins['io_enq_req_3_bits_fuType'] = xsp.XPin(xsp.XData(35), self._event)
        self._xpins['io_enq_req_3_bits_fuType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_fuType", self._xpins['io_enq_req_3_bits_fuType'].xdata)
        self._xpins['io_enq_req_3_bits_fuOpType'] = xsp.XPin(xsp.XData(9), self._event)
        self._xpins['io_enq_req_3_bits_fuOpType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_fuOpType", self._xpins['io_enq_req_3_bits_fuOpType'].xdata)
        self._xpins['io_enq_req_3_bits_rfWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_rfWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_rfWen", self._xpins['io_enq_req_3_bits_rfWen'].xdata)
        self._xpins['io_enq_req_3_bits_fpWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_fpWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_fpWen", self._xpins['io_enq_req_3_bits_fpWen'].xdata)
        self._xpins['io_enq_req_3_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_vecWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_vecWen", self._xpins['io_enq_req_3_bits_vecWen'].xdata)
        self._xpins['io_enq_req_3_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_v0Wen", self._xpins['io_enq_req_3_bits_v0Wen'].xdata)
        self._xpins['io_enq_req_3_bits_vlWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_vlWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_vlWen", self._xpins['io_enq_req_3_bits_vlWen'].xdata)
        self._xpins['io_enq_req_3_bits_isXSTrap'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_isXSTrap'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_isXSTrap", self._xpins['io_enq_req_3_bits_isXSTrap'].xdata)
        self._xpins['io_enq_req_3_bits_waitForward'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_waitForward'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_waitForward", self._xpins['io_enq_req_3_bits_waitForward'].xdata)
        self._xpins['io_enq_req_3_bits_blockBackward'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_blockBackward'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_blockBackward", self._xpins['io_enq_req_3_bits_blockBackward'].xdata)
        self._xpins['io_enq_req_3_bits_flushPipe'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_flushPipe'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_flushPipe", self._xpins['io_enq_req_3_bits_flushPipe'].xdata)
        self._xpins['io_enq_req_3_bits_vpu_vill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_vpu_vill'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_vpu_vill", self._xpins['io_enq_req_3_bits_vpu_vill'].xdata)
        self._xpins['io_enq_req_3_bits_vpu_vma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_vpu_vma'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_vpu_vma", self._xpins['io_enq_req_3_bits_vpu_vma'].xdata)
        self._xpins['io_enq_req_3_bits_vpu_vta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_vpu_vta'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_vpu_vta", self._xpins['io_enq_req_3_bits_vpu_vta'].xdata)
        self._xpins['io_enq_req_3_bits_vpu_vsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_enq_req_3_bits_vpu_vsew'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_vpu_vsew", self._xpins['io_enq_req_3_bits_vpu_vsew'].xdata)
        self._xpins['io_enq_req_3_bits_vpu_vlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_3_bits_vpu_vlmul'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_vpu_vlmul", self._xpins['io_enq_req_3_bits_vpu_vlmul'].xdata)
        self._xpins['io_enq_req_3_bits_vpu_specVill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_vpu_specVill'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_vpu_specVill", self._xpins['io_enq_req_3_bits_vpu_specVill'].xdata)
        self._xpins['io_enq_req_3_bits_vpu_specVma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_vpu_specVma'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_vpu_specVma", self._xpins['io_enq_req_3_bits_vpu_specVma'].xdata)
        self._xpins['io_enq_req_3_bits_vpu_specVta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_vpu_specVta'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_vpu_specVta", self._xpins['io_enq_req_3_bits_vpu_specVta'].xdata)
        self._xpins['io_enq_req_3_bits_vpu_specVsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_enq_req_3_bits_vpu_specVsew'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_vpu_specVsew", self._xpins['io_enq_req_3_bits_vpu_specVsew'].xdata)
        self._xpins['io_enq_req_3_bits_vpu_specVlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_3_bits_vpu_specVlmul'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_vpu_specVlmul", self._xpins['io_enq_req_3_bits_vpu_specVlmul'].xdata)
        self._xpins['io_enq_req_3_bits_vlsInstr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_vlsInstr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_vlsInstr", self._xpins['io_enq_req_3_bits_vlsInstr'].xdata)
        self._xpins['io_enq_req_3_bits_wfflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_wfflags'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_wfflags", self._xpins['io_enq_req_3_bits_wfflags'].xdata)
        self._xpins['io_enq_req_3_bits_isMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_isMove'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_isMove", self._xpins['io_enq_req_3_bits_isMove'].xdata)
        self._xpins['io_enq_req_3_bits_isVset'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_isVset'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_isVset", self._xpins['io_enq_req_3_bits_isVset'].xdata)
        self._xpins['io_enq_req_3_bits_firstUop'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_firstUop'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_firstUop", self._xpins['io_enq_req_3_bits_firstUop'].xdata)
        self._xpins['io_enq_req_3_bits_lastUop'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_lastUop'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_lastUop", self._xpins['io_enq_req_3_bits_lastUop'].xdata)
        self._xpins['io_enq_req_3_bits_numWB'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_enq_req_3_bits_numWB'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_numWB", self._xpins['io_enq_req_3_bits_numWB'].xdata)
        self._xpins['io_enq_req_3_bits_commitType'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_3_bits_commitType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_commitType", self._xpins['io_enq_req_3_bits_commitType'].xdata)
        self._xpins['io_enq_req_3_bits_pdest'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_enq_req_3_bits_pdest'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_pdest", self._xpins['io_enq_req_3_bits_pdest'].xdata)
        self._xpins['io_enq_req_3_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_robIdx_flag", self._xpins['io_enq_req_3_bits_robIdx_flag'].xdata)
        self._xpins['io_enq_req_3_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_enq_req_3_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_robIdx_value", self._xpins['io_enq_req_3_bits_robIdx_value'].xdata)
        self._xpins['io_enq_req_3_bits_instrSize'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_3_bits_instrSize'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_instrSize", self._xpins['io_enq_req_3_bits_instrSize'].xdata)
        self._xpins['io_enq_req_3_bits_dirtyFs'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_dirtyFs'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_dirtyFs", self._xpins['io_enq_req_3_bits_dirtyFs'].xdata)
        self._xpins['io_enq_req_3_bits_dirtyVs'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_dirtyVs'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_dirtyVs", self._xpins['io_enq_req_3_bits_dirtyVs'].xdata)
        self._xpins['io_enq_req_3_bits_traceBlockInPipe_itype'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_3_bits_traceBlockInPipe_itype'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_traceBlockInPipe_itype", self._xpins['io_enq_req_3_bits_traceBlockInPipe_itype'].xdata)
        self._xpins['io_enq_req_3_bits_traceBlockInPipe_iretire'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_3_bits_traceBlockInPipe_iretire'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_traceBlockInPipe_iretire", self._xpins['io_enq_req_3_bits_traceBlockInPipe_iretire'].xdata)
        self._xpins['io_enq_req_3_bits_traceBlockInPipe_ilastsize'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_traceBlockInPipe_ilastsize'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_traceBlockInPipe_ilastsize", self._xpins['io_enq_req_3_bits_traceBlockInPipe_ilastsize'].xdata)
        self._xpins['io_enq_req_3_bits_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_eliminatedMove'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_eliminatedMove", self._xpins['io_enq_req_3_bits_eliminatedMove'].xdata)
        self._xpins['io_enq_req_3_bits_snapshot'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_snapshot'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_snapshot", self._xpins['io_enq_req_3_bits_snapshot'].xdata)
        self._xpins['io_enq_req_3_bits_lqIdx_value'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_enq_req_3_bits_lqIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_lqIdx_value", self._xpins['io_enq_req_3_bits_lqIdx_value'].xdata)
        self._xpins['io_enq_req_3_bits_sqIdx_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_3_bits_sqIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_sqIdx_value", self._xpins['io_enq_req_3_bits_sqIdx_value'].xdata)
        self._xpins['io_enq_req_3_bits_singleStep'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_singleStep'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_singleStep", self._xpins['io_enq_req_3_bits_singleStep'].xdata)
        self._xpins['io_enq_req_3_bits_debug_sim_trig'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_3_bits_debug_sim_trig'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_3_bits_debug_sim_trig", self._xpins['io_enq_req_3_bits_debug_sim_trig'].xdata)
        self._xpins['io_enq_req_4_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_valid'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_valid", self._xpins['io_enq_req_4_valid'].xdata)
        self._xpins['io_enq_req_4_bits_instr'] = xsp.XPin(xsp.XData(32), self._event)
        self._xpins['io_enq_req_4_bits_instr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_instr", self._xpins['io_enq_req_4_bits_instr'].xdata)
        self._xpins['io_enq_req_4_bits_pc'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_enq_req_4_bits_pc'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_pc", self._xpins['io_enq_req_4_bits_pc'].xdata)
        self._xpins['io_enq_req_4_bits_exceptionVec_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_exceptionVec_0'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_exceptionVec_0", self._xpins['io_enq_req_4_bits_exceptionVec_0'].xdata)
        self._xpins['io_enq_req_4_bits_exceptionVec_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_exceptionVec_1'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_exceptionVec_1", self._xpins['io_enq_req_4_bits_exceptionVec_1'].xdata)
        self._xpins['io_enq_req_4_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_exceptionVec_2", self._xpins['io_enq_req_4_bits_exceptionVec_2'].xdata)
        self._xpins['io_enq_req_4_bits_exceptionVec_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_exceptionVec_3'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_exceptionVec_3", self._xpins['io_enq_req_4_bits_exceptionVec_3'].xdata)
        self._xpins['io_enq_req_4_bits_exceptionVec_12'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_exceptionVec_12'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_exceptionVec_12", self._xpins['io_enq_req_4_bits_exceptionVec_12'].xdata)
        self._xpins['io_enq_req_4_bits_exceptionVec_20'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_exceptionVec_20'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_exceptionVec_20", self._xpins['io_enq_req_4_bits_exceptionVec_20'].xdata)
        self._xpins['io_enq_req_4_bits_exceptionVec_22'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_exceptionVec_22'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_exceptionVec_22", self._xpins['io_enq_req_4_bits_exceptionVec_22'].xdata)
        self._xpins['io_enq_req_4_bits_isFetchMalAddr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_isFetchMalAddr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_isFetchMalAddr", self._xpins['io_enq_req_4_bits_isFetchMalAddr'].xdata)
        self._xpins['io_enq_req_4_bits_hasException'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_hasException'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_hasException", self._xpins['io_enq_req_4_bits_hasException'].xdata)
        self._xpins['io_enq_req_4_bits_trigger'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_4_bits_trigger'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_trigger", self._xpins['io_enq_req_4_bits_trigger'].xdata)
        self._xpins['io_enq_req_4_bits_preDecodeInfo_isRVC'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_preDecodeInfo_isRVC'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_preDecodeInfo_isRVC", self._xpins['io_enq_req_4_bits_preDecodeInfo_isRVC'].xdata)
        self._xpins['io_enq_req_4_bits_crossPageIPFFix'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_crossPageIPFFix'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_crossPageIPFFix", self._xpins['io_enq_req_4_bits_crossPageIPFFix'].xdata)
        self._xpins['io_enq_req_4_bits_ftqPtr_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_ftqPtr_flag'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_ftqPtr_flag", self._xpins['io_enq_req_4_bits_ftqPtr_flag'].xdata)
        self._xpins['io_enq_req_4_bits_ftqPtr_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_4_bits_ftqPtr_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_ftqPtr_value", self._xpins['io_enq_req_4_bits_ftqPtr_value'].xdata)
        self._xpins['io_enq_req_4_bits_ftqOffset'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_4_bits_ftqOffset'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_ftqOffset", self._xpins['io_enq_req_4_bits_ftqOffset'].xdata)
        self._xpins['io_enq_req_4_bits_ldest'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_4_bits_ldest'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_ldest", self._xpins['io_enq_req_4_bits_ldest'].xdata)
        self._xpins['io_enq_req_4_bits_fuType'] = xsp.XPin(xsp.XData(35), self._event)
        self._xpins['io_enq_req_4_bits_fuType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_fuType", self._xpins['io_enq_req_4_bits_fuType'].xdata)
        self._xpins['io_enq_req_4_bits_fuOpType'] = xsp.XPin(xsp.XData(9), self._event)
        self._xpins['io_enq_req_4_bits_fuOpType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_fuOpType", self._xpins['io_enq_req_4_bits_fuOpType'].xdata)
        self._xpins['io_enq_req_4_bits_rfWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_rfWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_rfWen", self._xpins['io_enq_req_4_bits_rfWen'].xdata)
        self._xpins['io_enq_req_4_bits_fpWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_fpWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_fpWen", self._xpins['io_enq_req_4_bits_fpWen'].xdata)
        self._xpins['io_enq_req_4_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_vecWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_vecWen", self._xpins['io_enq_req_4_bits_vecWen'].xdata)
        self._xpins['io_enq_req_4_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_v0Wen", self._xpins['io_enq_req_4_bits_v0Wen'].xdata)
        self._xpins['io_enq_req_4_bits_vlWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_vlWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_vlWen", self._xpins['io_enq_req_4_bits_vlWen'].xdata)
        self._xpins['io_enq_req_4_bits_isXSTrap'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_isXSTrap'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_isXSTrap", self._xpins['io_enq_req_4_bits_isXSTrap'].xdata)
        self._xpins['io_enq_req_4_bits_waitForward'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_waitForward'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_waitForward", self._xpins['io_enq_req_4_bits_waitForward'].xdata)
        self._xpins['io_enq_req_4_bits_blockBackward'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_blockBackward'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_blockBackward", self._xpins['io_enq_req_4_bits_blockBackward'].xdata)
        self._xpins['io_enq_req_4_bits_flushPipe'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_flushPipe'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_flushPipe", self._xpins['io_enq_req_4_bits_flushPipe'].xdata)
        self._xpins['io_enq_req_4_bits_vpu_vill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_vpu_vill'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_vpu_vill", self._xpins['io_enq_req_4_bits_vpu_vill'].xdata)
        self._xpins['io_enq_req_4_bits_vpu_vma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_vpu_vma'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_vpu_vma", self._xpins['io_enq_req_4_bits_vpu_vma'].xdata)
        self._xpins['io_enq_req_4_bits_vpu_vta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_vpu_vta'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_vpu_vta", self._xpins['io_enq_req_4_bits_vpu_vta'].xdata)
        self._xpins['io_enq_req_4_bits_vpu_vsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_enq_req_4_bits_vpu_vsew'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_vpu_vsew", self._xpins['io_enq_req_4_bits_vpu_vsew'].xdata)
        self._xpins['io_enq_req_4_bits_vpu_vlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_4_bits_vpu_vlmul'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_vpu_vlmul", self._xpins['io_enq_req_4_bits_vpu_vlmul'].xdata)
        self._xpins['io_enq_req_4_bits_vpu_specVill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_vpu_specVill'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_vpu_specVill", self._xpins['io_enq_req_4_bits_vpu_specVill'].xdata)
        self._xpins['io_enq_req_4_bits_vpu_specVma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_vpu_specVma'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_vpu_specVma", self._xpins['io_enq_req_4_bits_vpu_specVma'].xdata)
        self._xpins['io_enq_req_4_bits_vpu_specVta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_vpu_specVta'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_vpu_specVta", self._xpins['io_enq_req_4_bits_vpu_specVta'].xdata)
        self._xpins['io_enq_req_4_bits_vpu_specVsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_enq_req_4_bits_vpu_specVsew'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_vpu_specVsew", self._xpins['io_enq_req_4_bits_vpu_specVsew'].xdata)
        self._xpins['io_enq_req_4_bits_vpu_specVlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_4_bits_vpu_specVlmul'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_vpu_specVlmul", self._xpins['io_enq_req_4_bits_vpu_specVlmul'].xdata)
        self._xpins['io_enq_req_4_bits_vlsInstr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_vlsInstr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_vlsInstr", self._xpins['io_enq_req_4_bits_vlsInstr'].xdata)
        self._xpins['io_enq_req_4_bits_wfflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_wfflags'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_wfflags", self._xpins['io_enq_req_4_bits_wfflags'].xdata)
        self._xpins['io_enq_req_4_bits_isMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_isMove'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_isMove", self._xpins['io_enq_req_4_bits_isMove'].xdata)
        self._xpins['io_enq_req_4_bits_isVset'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_isVset'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_isVset", self._xpins['io_enq_req_4_bits_isVset'].xdata)
        self._xpins['io_enq_req_4_bits_firstUop'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_firstUop'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_firstUop", self._xpins['io_enq_req_4_bits_firstUop'].xdata)
        self._xpins['io_enq_req_4_bits_lastUop'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_lastUop'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_lastUop", self._xpins['io_enq_req_4_bits_lastUop'].xdata)
        self._xpins['io_enq_req_4_bits_numWB'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_enq_req_4_bits_numWB'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_numWB", self._xpins['io_enq_req_4_bits_numWB'].xdata)
        self._xpins['io_enq_req_4_bits_commitType'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_4_bits_commitType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_commitType", self._xpins['io_enq_req_4_bits_commitType'].xdata)
        self._xpins['io_enq_req_4_bits_pdest'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_enq_req_4_bits_pdest'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_pdest", self._xpins['io_enq_req_4_bits_pdest'].xdata)
        self._xpins['io_enq_req_4_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_robIdx_flag", self._xpins['io_enq_req_4_bits_robIdx_flag'].xdata)
        self._xpins['io_enq_req_4_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_enq_req_4_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_robIdx_value", self._xpins['io_enq_req_4_bits_robIdx_value'].xdata)
        self._xpins['io_enq_req_4_bits_instrSize'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_4_bits_instrSize'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_instrSize", self._xpins['io_enq_req_4_bits_instrSize'].xdata)
        self._xpins['io_enq_req_4_bits_dirtyFs'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_dirtyFs'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_dirtyFs", self._xpins['io_enq_req_4_bits_dirtyFs'].xdata)
        self._xpins['io_enq_req_4_bits_dirtyVs'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_dirtyVs'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_dirtyVs", self._xpins['io_enq_req_4_bits_dirtyVs'].xdata)
        self._xpins['io_enq_req_4_bits_traceBlockInPipe_itype'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_4_bits_traceBlockInPipe_itype'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_traceBlockInPipe_itype", self._xpins['io_enq_req_4_bits_traceBlockInPipe_itype'].xdata)
        self._xpins['io_enq_req_4_bits_traceBlockInPipe_iretire'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_4_bits_traceBlockInPipe_iretire'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_traceBlockInPipe_iretire", self._xpins['io_enq_req_4_bits_traceBlockInPipe_iretire'].xdata)
        self._xpins['io_enq_req_4_bits_traceBlockInPipe_ilastsize'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_traceBlockInPipe_ilastsize'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_traceBlockInPipe_ilastsize", self._xpins['io_enq_req_4_bits_traceBlockInPipe_ilastsize'].xdata)
        self._xpins['io_enq_req_4_bits_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_eliminatedMove'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_eliminatedMove", self._xpins['io_enq_req_4_bits_eliminatedMove'].xdata)
        self._xpins['io_enq_req_4_bits_snapshot'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_snapshot'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_snapshot", self._xpins['io_enq_req_4_bits_snapshot'].xdata)
        self._xpins['io_enq_req_4_bits_lqIdx_value'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_enq_req_4_bits_lqIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_lqIdx_value", self._xpins['io_enq_req_4_bits_lqIdx_value'].xdata)
        self._xpins['io_enq_req_4_bits_sqIdx_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_4_bits_sqIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_sqIdx_value", self._xpins['io_enq_req_4_bits_sqIdx_value'].xdata)
        self._xpins['io_enq_req_4_bits_singleStep'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_singleStep'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_singleStep", self._xpins['io_enq_req_4_bits_singleStep'].xdata)
        self._xpins['io_enq_req_4_bits_debug_sim_trig'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_4_bits_debug_sim_trig'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_4_bits_debug_sim_trig", self._xpins['io_enq_req_4_bits_debug_sim_trig'].xdata)
        self._xpins['io_enq_req_5_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_valid'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_valid", self._xpins['io_enq_req_5_valid'].xdata)
        self._xpins['io_enq_req_5_bits_instr'] = xsp.XPin(xsp.XData(32), self._event)
        self._xpins['io_enq_req_5_bits_instr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_instr", self._xpins['io_enq_req_5_bits_instr'].xdata)
        self._xpins['io_enq_req_5_bits_pc'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_enq_req_5_bits_pc'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_pc", self._xpins['io_enq_req_5_bits_pc'].xdata)
        self._xpins['io_enq_req_5_bits_exceptionVec_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_exceptionVec_0'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_exceptionVec_0", self._xpins['io_enq_req_5_bits_exceptionVec_0'].xdata)
        self._xpins['io_enq_req_5_bits_exceptionVec_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_exceptionVec_1'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_exceptionVec_1", self._xpins['io_enq_req_5_bits_exceptionVec_1'].xdata)
        self._xpins['io_enq_req_5_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_exceptionVec_2", self._xpins['io_enq_req_5_bits_exceptionVec_2'].xdata)
        self._xpins['io_enq_req_5_bits_exceptionVec_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_exceptionVec_3'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_exceptionVec_3", self._xpins['io_enq_req_5_bits_exceptionVec_3'].xdata)
        self._xpins['io_enq_req_5_bits_exceptionVec_12'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_exceptionVec_12'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_exceptionVec_12", self._xpins['io_enq_req_5_bits_exceptionVec_12'].xdata)
        self._xpins['io_enq_req_5_bits_exceptionVec_20'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_exceptionVec_20'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_exceptionVec_20", self._xpins['io_enq_req_5_bits_exceptionVec_20'].xdata)
        self._xpins['io_enq_req_5_bits_exceptionVec_22'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_exceptionVec_22'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_exceptionVec_22", self._xpins['io_enq_req_5_bits_exceptionVec_22'].xdata)
        self._xpins['io_enq_req_5_bits_isFetchMalAddr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_isFetchMalAddr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_isFetchMalAddr", self._xpins['io_enq_req_5_bits_isFetchMalAddr'].xdata)
        self._xpins['io_enq_req_5_bits_hasException'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_hasException'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_hasException", self._xpins['io_enq_req_5_bits_hasException'].xdata)
        self._xpins['io_enq_req_5_bits_trigger'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_5_bits_trigger'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_trigger", self._xpins['io_enq_req_5_bits_trigger'].xdata)
        self._xpins['io_enq_req_5_bits_preDecodeInfo_isRVC'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_preDecodeInfo_isRVC'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_preDecodeInfo_isRVC", self._xpins['io_enq_req_5_bits_preDecodeInfo_isRVC'].xdata)
        self._xpins['io_enq_req_5_bits_crossPageIPFFix'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_crossPageIPFFix'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_crossPageIPFFix", self._xpins['io_enq_req_5_bits_crossPageIPFFix'].xdata)
        self._xpins['io_enq_req_5_bits_ftqPtr_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_ftqPtr_flag'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_ftqPtr_flag", self._xpins['io_enq_req_5_bits_ftqPtr_flag'].xdata)
        self._xpins['io_enq_req_5_bits_ftqPtr_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_5_bits_ftqPtr_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_ftqPtr_value", self._xpins['io_enq_req_5_bits_ftqPtr_value'].xdata)
        self._xpins['io_enq_req_5_bits_ftqOffset'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_5_bits_ftqOffset'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_ftqOffset", self._xpins['io_enq_req_5_bits_ftqOffset'].xdata)
        self._xpins['io_enq_req_5_bits_ldest'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_5_bits_ldest'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_ldest", self._xpins['io_enq_req_5_bits_ldest'].xdata)
        self._xpins['io_enq_req_5_bits_fuType'] = xsp.XPin(xsp.XData(35), self._event)
        self._xpins['io_enq_req_5_bits_fuType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_fuType", self._xpins['io_enq_req_5_bits_fuType'].xdata)
        self._xpins['io_enq_req_5_bits_fuOpType'] = xsp.XPin(xsp.XData(9), self._event)
        self._xpins['io_enq_req_5_bits_fuOpType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_fuOpType", self._xpins['io_enq_req_5_bits_fuOpType'].xdata)
        self._xpins['io_enq_req_5_bits_rfWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_rfWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_rfWen", self._xpins['io_enq_req_5_bits_rfWen'].xdata)
        self._xpins['io_enq_req_5_bits_fpWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_fpWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_fpWen", self._xpins['io_enq_req_5_bits_fpWen'].xdata)
        self._xpins['io_enq_req_5_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_vecWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_vecWen", self._xpins['io_enq_req_5_bits_vecWen'].xdata)
        self._xpins['io_enq_req_5_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_v0Wen", self._xpins['io_enq_req_5_bits_v0Wen'].xdata)
        self._xpins['io_enq_req_5_bits_vlWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_vlWen'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_vlWen", self._xpins['io_enq_req_5_bits_vlWen'].xdata)
        self._xpins['io_enq_req_5_bits_isXSTrap'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_isXSTrap'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_isXSTrap", self._xpins['io_enq_req_5_bits_isXSTrap'].xdata)
        self._xpins['io_enq_req_5_bits_waitForward'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_waitForward'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_waitForward", self._xpins['io_enq_req_5_bits_waitForward'].xdata)
        self._xpins['io_enq_req_5_bits_blockBackward'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_blockBackward'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_blockBackward", self._xpins['io_enq_req_5_bits_blockBackward'].xdata)
        self._xpins['io_enq_req_5_bits_flushPipe'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_flushPipe'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_flushPipe", self._xpins['io_enq_req_5_bits_flushPipe'].xdata)
        self._xpins['io_enq_req_5_bits_vpu_vill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_vpu_vill'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_vpu_vill", self._xpins['io_enq_req_5_bits_vpu_vill'].xdata)
        self._xpins['io_enq_req_5_bits_vpu_vma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_vpu_vma'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_vpu_vma", self._xpins['io_enq_req_5_bits_vpu_vma'].xdata)
        self._xpins['io_enq_req_5_bits_vpu_vta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_vpu_vta'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_vpu_vta", self._xpins['io_enq_req_5_bits_vpu_vta'].xdata)
        self._xpins['io_enq_req_5_bits_vpu_vsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_enq_req_5_bits_vpu_vsew'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_vpu_vsew", self._xpins['io_enq_req_5_bits_vpu_vsew'].xdata)
        self._xpins['io_enq_req_5_bits_vpu_vlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_5_bits_vpu_vlmul'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_vpu_vlmul", self._xpins['io_enq_req_5_bits_vpu_vlmul'].xdata)
        self._xpins['io_enq_req_5_bits_vpu_specVill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_vpu_specVill'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_vpu_specVill", self._xpins['io_enq_req_5_bits_vpu_specVill'].xdata)
        self._xpins['io_enq_req_5_bits_vpu_specVma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_vpu_specVma'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_vpu_specVma", self._xpins['io_enq_req_5_bits_vpu_specVma'].xdata)
        self._xpins['io_enq_req_5_bits_vpu_specVta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_vpu_specVta'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_vpu_specVta", self._xpins['io_enq_req_5_bits_vpu_specVta'].xdata)
        self._xpins['io_enq_req_5_bits_vpu_specVsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_enq_req_5_bits_vpu_specVsew'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_vpu_specVsew", self._xpins['io_enq_req_5_bits_vpu_specVsew'].xdata)
        self._xpins['io_enq_req_5_bits_vpu_specVlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_5_bits_vpu_specVlmul'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_vpu_specVlmul", self._xpins['io_enq_req_5_bits_vpu_specVlmul'].xdata)
        self._xpins['io_enq_req_5_bits_vlsInstr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_vlsInstr'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_vlsInstr", self._xpins['io_enq_req_5_bits_vlsInstr'].xdata)
        self._xpins['io_enq_req_5_bits_wfflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_wfflags'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_wfflags", self._xpins['io_enq_req_5_bits_wfflags'].xdata)
        self._xpins['io_enq_req_5_bits_isMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_isMove'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_isMove", self._xpins['io_enq_req_5_bits_isMove'].xdata)
        self._xpins['io_enq_req_5_bits_isVset'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_isVset'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_isVset", self._xpins['io_enq_req_5_bits_isVset'].xdata)
        self._xpins['io_enq_req_5_bits_firstUop'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_firstUop'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_firstUop", self._xpins['io_enq_req_5_bits_firstUop'].xdata)
        self._xpins['io_enq_req_5_bits_lastUop'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_lastUop'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_lastUop", self._xpins['io_enq_req_5_bits_lastUop'].xdata)
        self._xpins['io_enq_req_5_bits_numWB'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_enq_req_5_bits_numWB'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_numWB", self._xpins['io_enq_req_5_bits_numWB'].xdata)
        self._xpins['io_enq_req_5_bits_commitType'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_5_bits_commitType'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_commitType", self._xpins['io_enq_req_5_bits_commitType'].xdata)
        self._xpins['io_enq_req_5_bits_pdest'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_enq_req_5_bits_pdest'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_pdest", self._xpins['io_enq_req_5_bits_pdest'].xdata)
        self._xpins['io_enq_req_5_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_robIdx_flag", self._xpins['io_enq_req_5_bits_robIdx_flag'].xdata)
        self._xpins['io_enq_req_5_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_enq_req_5_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_robIdx_value", self._xpins['io_enq_req_5_bits_robIdx_value'].xdata)
        self._xpins['io_enq_req_5_bits_instrSize'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_enq_req_5_bits_instrSize'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_instrSize", self._xpins['io_enq_req_5_bits_instrSize'].xdata)
        self._xpins['io_enq_req_5_bits_dirtyFs'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_dirtyFs'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_dirtyFs", self._xpins['io_enq_req_5_bits_dirtyFs'].xdata)
        self._xpins['io_enq_req_5_bits_dirtyVs'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_dirtyVs'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_dirtyVs", self._xpins['io_enq_req_5_bits_dirtyVs'].xdata)
        self._xpins['io_enq_req_5_bits_traceBlockInPipe_itype'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_5_bits_traceBlockInPipe_itype'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_traceBlockInPipe_itype", self._xpins['io_enq_req_5_bits_traceBlockInPipe_itype'].xdata)
        self._xpins['io_enq_req_5_bits_traceBlockInPipe_iretire'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_enq_req_5_bits_traceBlockInPipe_iretire'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_traceBlockInPipe_iretire", self._xpins['io_enq_req_5_bits_traceBlockInPipe_iretire'].xdata)
        self._xpins['io_enq_req_5_bits_traceBlockInPipe_ilastsize'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_traceBlockInPipe_ilastsize'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_traceBlockInPipe_ilastsize", self._xpins['io_enq_req_5_bits_traceBlockInPipe_ilastsize'].xdata)
        self._xpins['io_enq_req_5_bits_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_eliminatedMove'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_eliminatedMove", self._xpins['io_enq_req_5_bits_eliminatedMove'].xdata)
        self._xpins['io_enq_req_5_bits_snapshot'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_snapshot'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_snapshot", self._xpins['io_enq_req_5_bits_snapshot'].xdata)
        self._xpins['io_enq_req_5_bits_lqIdx_value'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_enq_req_5_bits_lqIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_lqIdx_value", self._xpins['io_enq_req_5_bits_lqIdx_value'].xdata)
        self._xpins['io_enq_req_5_bits_sqIdx_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_enq_req_5_bits_sqIdx_value'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_sqIdx_value", self._xpins['io_enq_req_5_bits_sqIdx_value'].xdata)
        self._xpins['io_enq_req_5_bits_singleStep'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_singleStep'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_singleStep", self._xpins['io_enq_req_5_bits_singleStep'].xdata)
        self._xpins['io_enq_req_5_bits_debug_sim_trig'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_enq_req_5_bits_debug_sim_trig'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("io_enq_req_5_bits_debug_sim_trig", self._xpins['io_enq_req_5_bits_debug_sim_trig'].xdata)
        self._xpins['compare'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['compare'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("compare", self._xpins['compare'].xdata)
        self._xpins['rename_in_agent_xaction'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['rename_in_agent_xaction'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("rename_in_agent_xaction", self._xpins['rename_in_agent_xaction'].xdata)
        self._xpins['super_result'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['super_result'].xdata.AsImmWrite()
        self._xports['rename_in_agent_xaction'].Add("super_result", self._xpins['super_result'].xdata)
        # Transaction: WriteBack_in_agent_xaction
        self._xports['WriteBack_in_agent_xaction'] = xsp.XPort()
        self._xpins['io_writeback_24_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_valid", self._xpins['io_writeback_24_valid'].xdata)
        self._xpins['io_writeback_24_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_24_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_data_0", self._xpins['io_writeback_24_bits_data_0'].xdata)
        self._xpins['io_writeback_24_bits_pdest'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_writeback_24_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_pdest", self._xpins['io_writeback_24_bits_pdest'].xdata)
        self._xpins['io_writeback_24_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_robIdx_flag", self._xpins['io_writeback_24_bits_robIdx_flag'].xdata)
        self._xpins['io_writeback_24_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_24_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_robIdx_value", self._xpins['io_writeback_24_bits_robIdx_value'].xdata)
        self._xpins['io_writeback_24_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vecWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vecWen", self._xpins['io_writeback_24_bits_vecWen'].xdata)
        self._xpins['io_writeback_24_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_v0Wen", self._xpins['io_writeback_24_bits_v0Wen'].xdata)
        self._xpins['io_writeback_24_bits_vlWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vlWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vlWen", self._xpins['io_writeback_24_bits_vlWen'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_0", self._xpins['io_writeback_24_bits_exceptionVec_0'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_1", self._xpins['io_writeback_24_bits_exceptionVec_1'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_2", self._xpins['io_writeback_24_bits_exceptionVec_2'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_3", self._xpins['io_writeback_24_bits_exceptionVec_3'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_4'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_4'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_4", self._xpins['io_writeback_24_bits_exceptionVec_4'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_5'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_5'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_5", self._xpins['io_writeback_24_bits_exceptionVec_5'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_6'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_6'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_6", self._xpins['io_writeback_24_bits_exceptionVec_6'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_7'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_7'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_7", self._xpins['io_writeback_24_bits_exceptionVec_7'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_8'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_8'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_8", self._xpins['io_writeback_24_bits_exceptionVec_8'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_9'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_9'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_9", self._xpins['io_writeback_24_bits_exceptionVec_9'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_10'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_10'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_10", self._xpins['io_writeback_24_bits_exceptionVec_10'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_11'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_11'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_11", self._xpins['io_writeback_24_bits_exceptionVec_11'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_12'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_12'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_12", self._xpins['io_writeback_24_bits_exceptionVec_12'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_13'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_13'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_13", self._xpins['io_writeback_24_bits_exceptionVec_13'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_14'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_14'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_14", self._xpins['io_writeback_24_bits_exceptionVec_14'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_15'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_15'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_15", self._xpins['io_writeback_24_bits_exceptionVec_15'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_16'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_16'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_16", self._xpins['io_writeback_24_bits_exceptionVec_16'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_17'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_17'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_17", self._xpins['io_writeback_24_bits_exceptionVec_17'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_18'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_18'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_18", self._xpins['io_writeback_24_bits_exceptionVec_18'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_19'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_19'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_19", self._xpins['io_writeback_24_bits_exceptionVec_19'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_20'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_20'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_20", self._xpins['io_writeback_24_bits_exceptionVec_20'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_21'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_21'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_21", self._xpins['io_writeback_24_bits_exceptionVec_21'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_22'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_22'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_22", self._xpins['io_writeback_24_bits_exceptionVec_22'].xdata)
        self._xpins['io_writeback_24_bits_exceptionVec_23'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_exceptionVec_23'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_exceptionVec_23", self._xpins['io_writeback_24_bits_exceptionVec_23'].xdata)
        self._xpins['io_writeback_24_bits_flushPipe'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_flushPipe'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_flushPipe", self._xpins['io_writeback_24_bits_flushPipe'].xdata)
        self._xpins['io_writeback_24_bits_replay'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_replay'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_replay", self._xpins['io_writeback_24_bits_replay'].xdata)
        self._xpins['io_writeback_24_bits_trigger'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_writeback_24_bits_trigger'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_trigger", self._xpins['io_writeback_24_bits_trigger'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_vill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_vill'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_vill", self._xpins['io_writeback_24_bits_vls_vpu_vill'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_vma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_vma'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_vma", self._xpins['io_writeback_24_bits_vls_vpu_vma'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_vta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_vta'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_vta", self._xpins['io_writeback_24_bits_vls_vpu_vta'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_vsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_vsew'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_vsew", self._xpins['io_writeback_24_bits_vls_vpu_vsew'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_vlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_vlmul'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_vlmul", self._xpins['io_writeback_24_bits_vls_vpu_vlmul'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_specVill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_specVill'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_specVill", self._xpins['io_writeback_24_bits_vls_vpu_specVill'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_specVma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_specVma'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_specVma", self._xpins['io_writeback_24_bits_vls_vpu_specVma'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_specVta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_specVta'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_specVta", self._xpins['io_writeback_24_bits_vls_vpu_specVta'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_specVsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_specVsew'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_specVsew", self._xpins['io_writeback_24_bits_vls_vpu_specVsew'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_specVlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_specVlmul'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_specVlmul", self._xpins['io_writeback_24_bits_vls_vpu_specVlmul'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_vm'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_vm'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_vm", self._xpins['io_writeback_24_bits_vls_vpu_vm'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_vstart'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_vstart'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_vstart", self._xpins['io_writeback_24_bits_vls_vpu_vstart'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_frm'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_frm'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_frm", self._xpins['io_writeback_24_bits_vls_vpu_frm'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst", self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP32Instr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP32Instr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_fpu_isFP32Instr", self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP32Instr'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP64Instr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP64Instr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_fpu_isFP64Instr", self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP64Instr'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isReduction'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isReduction'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_fpu_isReduction", self._xpins['io_writeback_24_bits_vls_vpu_fpu_isReduction'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2", self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4", self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8", self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_vxrm'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_vxrm'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_vxrm", self._xpins['io_writeback_24_bits_vls_vpu_vxrm'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_vuopIdx'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_vuopIdx'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_vuopIdx", self._xpins['io_writeback_24_bits_vls_vpu_vuopIdx'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_lastUop'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_lastUop'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_lastUop", self._xpins['io_writeback_24_bits_vls_vpu_lastUop'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_vmask'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_vmask'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_vmask", self._xpins['io_writeback_24_bits_vls_vpu_vmask'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_vl'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_vl'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_vl", self._xpins['io_writeback_24_bits_vls_vpu_vl'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_nf'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_nf'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_nf", self._xpins['io_writeback_24_bits_vls_vpu_nf'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_veew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_veew'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_veew", self._xpins['io_writeback_24_bits_vls_vpu_veew'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_isReverse'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_isReverse'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_isReverse", self._xpins['io_writeback_24_bits_vls_vpu_isReverse'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_isExt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_isExt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_isExt", self._xpins['io_writeback_24_bits_vls_vpu_isExt'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_isNarrow'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_isNarrow'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_isNarrow", self._xpins['io_writeback_24_bits_vls_vpu_isNarrow'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_isDstMask'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_isDstMask'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_isDstMask", self._xpins['io_writeback_24_bits_vls_vpu_isDstMask'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_isOpMask'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_isOpMask'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_isOpMask", self._xpins['io_writeback_24_bits_vls_vpu_isOpMask'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_isMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_isMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_isMove", self._xpins['io_writeback_24_bits_vls_vpu_isMove'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_isDependOldVd'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_isDependOldVd'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_isDependOldVd", self._xpins['io_writeback_24_bits_vls_vpu_isDependOldVd'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_isWritePartVd'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_isWritePartVd'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_isWritePartVd", self._xpins['io_writeback_24_bits_vls_vpu_isWritePartVd'].xdata)
        self._xpins['io_writeback_24_bits_vls_vpu_isVleff'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_vpu_isVleff'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vpu_isVleff", self._xpins['io_writeback_24_bits_vls_vpu_isVleff'].xdata)
        self._xpins['io_writeback_24_bits_vls_oldVdPsrc'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_24_bits_vls_oldVdPsrc'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_oldVdPsrc", self._xpins['io_writeback_24_bits_vls_oldVdPsrc'].xdata)
        self._xpins['io_writeback_24_bits_vls_vdIdx'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_writeback_24_bits_vls_vdIdx'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vdIdx", self._xpins['io_writeback_24_bits_vls_vdIdx'].xdata)
        self._xpins['io_writeback_24_bits_vls_vdIdxInField'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_writeback_24_bits_vls_vdIdxInField'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_vdIdxInField", self._xpins['io_writeback_24_bits_vls_vdIdxInField'].xdata)
        self._xpins['io_writeback_24_bits_vls_isIndexed'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_isIndexed'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_isIndexed", self._xpins['io_writeback_24_bits_vls_isIndexed'].xdata)
        self._xpins['io_writeback_24_bits_vls_isMasked'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_isMasked'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_isMasked", self._xpins['io_writeback_24_bits_vls_isMasked'].xdata)
        self._xpins['io_writeback_24_bits_vls_isStrided'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_isStrided'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_isStrided", self._xpins['io_writeback_24_bits_vls_isStrided'].xdata)
        self._xpins['io_writeback_24_bits_vls_isWhole'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_isWhole'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_isWhole", self._xpins['io_writeback_24_bits_vls_isWhole'].xdata)
        self._xpins['io_writeback_24_bits_vls_isVecLoad'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_isVecLoad'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_isVecLoad", self._xpins['io_writeback_24_bits_vls_isVecLoad'].xdata)
        self._xpins['io_writeback_24_bits_vls_isVlm'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_vls_isVlm'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_vls_isVlm", self._xpins['io_writeback_24_bits_vls_isVlm'].xdata)
        self._xpins['io_writeback_24_bits_debug_isMMIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_debug_isMMIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debug_isMMIO", self._xpins['io_writeback_24_bits_debug_isMMIO'].xdata)
        self._xpins['io_writeback_24_bits_debug_isNCIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_debug_isNCIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debug_isNCIO", self._xpins['io_writeback_24_bits_debug_isNCIO'].xdata)
        self._xpins['io_writeback_24_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debug_isPerfCnt", self._xpins['io_writeback_24_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_writeback_24_bits_debug_paddr'] = xsp.XPin(xsp.XData(48), self._event)
        self._xpins['io_writeback_24_bits_debug_paddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debug_paddr", self._xpins['io_writeback_24_bits_debug_paddr'].xdata)
        self._xpins['io_writeback_24_bits_debug_vaddr'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_writeback_24_bits_debug_vaddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debug_vaddr", self._xpins['io_writeback_24_bits_debug_vaddr'].xdata)
        self._xpins['io_writeback_24_bits_debugInfo_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_24_bits_debugInfo_eliminatedMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debugInfo_eliminatedMove", self._xpins['io_writeback_24_bits_debugInfo_eliminatedMove'].xdata)
        self._xpins['io_writeback_24_bits_debugInfo_renameTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_24_bits_debugInfo_renameTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debugInfo_renameTime", self._xpins['io_writeback_24_bits_debugInfo_renameTime'].xdata)
        self._xpins['io_writeback_24_bits_debugInfo_dispatchTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_24_bits_debugInfo_dispatchTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debugInfo_dispatchTime", self._xpins['io_writeback_24_bits_debugInfo_dispatchTime'].xdata)
        self._xpins['io_writeback_24_bits_debugInfo_enqRsTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_24_bits_debugInfo_enqRsTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debugInfo_enqRsTime", self._xpins['io_writeback_24_bits_debugInfo_enqRsTime'].xdata)
        self._xpins['io_writeback_24_bits_debugInfo_selectTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_24_bits_debugInfo_selectTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debugInfo_selectTime", self._xpins['io_writeback_24_bits_debugInfo_selectTime'].xdata)
        self._xpins['io_writeback_24_bits_debugInfo_issueTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_24_bits_debugInfo_issueTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debugInfo_issueTime", self._xpins['io_writeback_24_bits_debugInfo_issueTime'].xdata)
        self._xpins['io_writeback_24_bits_debugInfo_writebackTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_24_bits_debugInfo_writebackTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debugInfo_writebackTime", self._xpins['io_writeback_24_bits_debugInfo_writebackTime'].xdata)
        self._xpins['io_writeback_24_bits_debugInfo_runahead_checkpoint_id'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_24_bits_debugInfo_runahead_checkpoint_id'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debugInfo_runahead_checkpoint_id", self._xpins['io_writeback_24_bits_debugInfo_runahead_checkpoint_id'].xdata)
        self._xpins['io_writeback_24_bits_debugInfo_tlbFirstReqTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_24_bits_debugInfo_tlbFirstReqTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debugInfo_tlbFirstReqTime", self._xpins['io_writeback_24_bits_debugInfo_tlbFirstReqTime'].xdata)
        self._xpins['io_writeback_24_bits_debugInfo_tlbRespTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_24_bits_debugInfo_tlbRespTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debugInfo_tlbRespTime", self._xpins['io_writeback_24_bits_debugInfo_tlbRespTime'].xdata)
        self._xpins['io_writeback_24_bits_debug_seqNum'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_24_bits_debug_seqNum'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_24_bits_debug_seqNum", self._xpins['io_writeback_24_bits_debug_seqNum'].xdata)
        self._xpins['io_writeback_23_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_valid", self._xpins['io_writeback_23_valid'].xdata)
        self._xpins['io_writeback_23_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_23_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_data_0", self._xpins['io_writeback_23_bits_data_0'].xdata)
        self._xpins['io_writeback_23_bits_pdest'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_writeback_23_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_pdest", self._xpins['io_writeback_23_bits_pdest'].xdata)
        self._xpins['io_writeback_23_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_robIdx_flag", self._xpins['io_writeback_23_bits_robIdx_flag'].xdata)
        self._xpins['io_writeback_23_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_23_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_robIdx_value", self._xpins['io_writeback_23_bits_robIdx_value'].xdata)
        self._xpins['io_writeback_23_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vecWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vecWen", self._xpins['io_writeback_23_bits_vecWen'].xdata)
        self._xpins['io_writeback_23_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_v0Wen", self._xpins['io_writeback_23_bits_v0Wen'].xdata)
        self._xpins['io_writeback_23_bits_vlWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vlWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vlWen", self._xpins['io_writeback_23_bits_vlWen'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_0", self._xpins['io_writeback_23_bits_exceptionVec_0'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_1", self._xpins['io_writeback_23_bits_exceptionVec_1'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_2", self._xpins['io_writeback_23_bits_exceptionVec_2'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_3", self._xpins['io_writeback_23_bits_exceptionVec_3'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_4'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_4'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_4", self._xpins['io_writeback_23_bits_exceptionVec_4'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_5'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_5'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_5", self._xpins['io_writeback_23_bits_exceptionVec_5'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_6'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_6'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_6", self._xpins['io_writeback_23_bits_exceptionVec_6'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_7'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_7'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_7", self._xpins['io_writeback_23_bits_exceptionVec_7'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_8'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_8'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_8", self._xpins['io_writeback_23_bits_exceptionVec_8'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_9'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_9'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_9", self._xpins['io_writeback_23_bits_exceptionVec_9'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_10'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_10'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_10", self._xpins['io_writeback_23_bits_exceptionVec_10'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_11'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_11'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_11", self._xpins['io_writeback_23_bits_exceptionVec_11'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_12'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_12'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_12", self._xpins['io_writeback_23_bits_exceptionVec_12'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_13'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_13'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_13", self._xpins['io_writeback_23_bits_exceptionVec_13'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_14'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_14'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_14", self._xpins['io_writeback_23_bits_exceptionVec_14'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_15'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_15'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_15", self._xpins['io_writeback_23_bits_exceptionVec_15'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_16'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_16'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_16", self._xpins['io_writeback_23_bits_exceptionVec_16'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_17'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_17'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_17", self._xpins['io_writeback_23_bits_exceptionVec_17'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_18'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_18'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_18", self._xpins['io_writeback_23_bits_exceptionVec_18'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_19'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_19'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_19", self._xpins['io_writeback_23_bits_exceptionVec_19'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_20'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_20'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_20", self._xpins['io_writeback_23_bits_exceptionVec_20'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_21'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_21'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_21", self._xpins['io_writeback_23_bits_exceptionVec_21'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_22'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_22'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_22", self._xpins['io_writeback_23_bits_exceptionVec_22'].xdata)
        self._xpins['io_writeback_23_bits_exceptionVec_23'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_exceptionVec_23'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_exceptionVec_23", self._xpins['io_writeback_23_bits_exceptionVec_23'].xdata)
        self._xpins['io_writeback_23_bits_flushPipe'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_flushPipe'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_flushPipe", self._xpins['io_writeback_23_bits_flushPipe'].xdata)
        self._xpins['io_writeback_23_bits_replay'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_replay'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_replay", self._xpins['io_writeback_23_bits_replay'].xdata)
        self._xpins['io_writeback_23_bits_trigger'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_writeback_23_bits_trigger'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_trigger", self._xpins['io_writeback_23_bits_trigger'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_vill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_vill'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_vill", self._xpins['io_writeback_23_bits_vls_vpu_vill'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_vma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_vma'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_vma", self._xpins['io_writeback_23_bits_vls_vpu_vma'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_vta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_vta'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_vta", self._xpins['io_writeback_23_bits_vls_vpu_vta'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_vsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_vsew'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_vsew", self._xpins['io_writeback_23_bits_vls_vpu_vsew'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_vlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_vlmul'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_vlmul", self._xpins['io_writeback_23_bits_vls_vpu_vlmul'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_specVill'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_specVill'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_specVill", self._xpins['io_writeback_23_bits_vls_vpu_specVill'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_specVma'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_specVma'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_specVma", self._xpins['io_writeback_23_bits_vls_vpu_specVma'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_specVta'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_specVta'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_specVta", self._xpins['io_writeback_23_bits_vls_vpu_specVta'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_specVsew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_specVsew'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_specVsew", self._xpins['io_writeback_23_bits_vls_vpu_specVsew'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_specVlmul'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_specVlmul'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_specVlmul", self._xpins['io_writeback_23_bits_vls_vpu_specVlmul'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_vm'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_vm'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_vm", self._xpins['io_writeback_23_bits_vls_vpu_vm'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_vstart'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_vstart'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_vstart", self._xpins['io_writeback_23_bits_vls_vpu_vstart'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_frm'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_frm'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_frm", self._xpins['io_writeback_23_bits_vls_vpu_frm'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst", self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP32Instr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP32Instr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_fpu_isFP32Instr", self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP32Instr'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP64Instr'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP64Instr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_fpu_isFP64Instr", self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP64Instr'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isReduction'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isReduction'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_fpu_isReduction", self._xpins['io_writeback_23_bits_vls_vpu_fpu_isReduction'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2", self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4", self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8", self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_vxrm'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_vxrm'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_vxrm", self._xpins['io_writeback_23_bits_vls_vpu_vxrm'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_vuopIdx'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_vuopIdx'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_vuopIdx", self._xpins['io_writeback_23_bits_vls_vpu_vuopIdx'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_lastUop'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_lastUop'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_lastUop", self._xpins['io_writeback_23_bits_vls_vpu_lastUop'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_vmask'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_vmask'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_vmask", self._xpins['io_writeback_23_bits_vls_vpu_vmask'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_vl'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_vl'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_vl", self._xpins['io_writeback_23_bits_vls_vpu_vl'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_nf'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_nf'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_nf", self._xpins['io_writeback_23_bits_vls_vpu_nf'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_veew'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_veew'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_veew", self._xpins['io_writeback_23_bits_vls_vpu_veew'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_isReverse'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_isReverse'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_isReverse", self._xpins['io_writeback_23_bits_vls_vpu_isReverse'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_isExt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_isExt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_isExt", self._xpins['io_writeback_23_bits_vls_vpu_isExt'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_isNarrow'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_isNarrow'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_isNarrow", self._xpins['io_writeback_23_bits_vls_vpu_isNarrow'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_isDstMask'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_isDstMask'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_isDstMask", self._xpins['io_writeback_23_bits_vls_vpu_isDstMask'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_isOpMask'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_isOpMask'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_isOpMask", self._xpins['io_writeback_23_bits_vls_vpu_isOpMask'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_isMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_isMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_isMove", self._xpins['io_writeback_23_bits_vls_vpu_isMove'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_isDependOldVd'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_isDependOldVd'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_isDependOldVd", self._xpins['io_writeback_23_bits_vls_vpu_isDependOldVd'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_isWritePartVd'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_isWritePartVd'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_isWritePartVd", self._xpins['io_writeback_23_bits_vls_vpu_isWritePartVd'].xdata)
        self._xpins['io_writeback_23_bits_vls_vpu_isVleff'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_vpu_isVleff'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vpu_isVleff", self._xpins['io_writeback_23_bits_vls_vpu_isVleff'].xdata)
        self._xpins['io_writeback_23_bits_vls_oldVdPsrc'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_23_bits_vls_oldVdPsrc'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_oldVdPsrc", self._xpins['io_writeback_23_bits_vls_oldVdPsrc'].xdata)
        self._xpins['io_writeback_23_bits_vls_vdIdx'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_writeback_23_bits_vls_vdIdx'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vdIdx", self._xpins['io_writeback_23_bits_vls_vdIdx'].xdata)
        self._xpins['io_writeback_23_bits_vls_vdIdxInField'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_writeback_23_bits_vls_vdIdxInField'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_vdIdxInField", self._xpins['io_writeback_23_bits_vls_vdIdxInField'].xdata)
        self._xpins['io_writeback_23_bits_vls_isIndexed'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_isIndexed'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_isIndexed", self._xpins['io_writeback_23_bits_vls_isIndexed'].xdata)
        self._xpins['io_writeback_23_bits_vls_isMasked'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_isMasked'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_isMasked", self._xpins['io_writeback_23_bits_vls_isMasked'].xdata)
        self._xpins['io_writeback_23_bits_vls_isStrided'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_isStrided'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_isStrided", self._xpins['io_writeback_23_bits_vls_isStrided'].xdata)
        self._xpins['io_writeback_23_bits_vls_isWhole'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_isWhole'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_isWhole", self._xpins['io_writeback_23_bits_vls_isWhole'].xdata)
        self._xpins['io_writeback_23_bits_vls_isVecLoad'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_isVecLoad'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_isVecLoad", self._xpins['io_writeback_23_bits_vls_isVecLoad'].xdata)
        self._xpins['io_writeback_23_bits_vls_isVlm'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_vls_isVlm'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_vls_isVlm", self._xpins['io_writeback_23_bits_vls_isVlm'].xdata)
        self._xpins['io_writeback_23_bits_debug_isMMIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_debug_isMMIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debug_isMMIO", self._xpins['io_writeback_23_bits_debug_isMMIO'].xdata)
        self._xpins['io_writeback_23_bits_debug_isNCIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_debug_isNCIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debug_isNCIO", self._xpins['io_writeback_23_bits_debug_isNCIO'].xdata)
        self._xpins['io_writeback_23_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debug_isPerfCnt", self._xpins['io_writeback_23_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_writeback_23_bits_debug_paddr'] = xsp.XPin(xsp.XData(48), self._event)
        self._xpins['io_writeback_23_bits_debug_paddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debug_paddr", self._xpins['io_writeback_23_bits_debug_paddr'].xdata)
        self._xpins['io_writeback_23_bits_debug_vaddr'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_writeback_23_bits_debug_vaddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debug_vaddr", self._xpins['io_writeback_23_bits_debug_vaddr'].xdata)
        self._xpins['io_writeback_23_bits_debugInfo_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_23_bits_debugInfo_eliminatedMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debugInfo_eliminatedMove", self._xpins['io_writeback_23_bits_debugInfo_eliminatedMove'].xdata)
        self._xpins['io_writeback_23_bits_debugInfo_renameTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_23_bits_debugInfo_renameTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debugInfo_renameTime", self._xpins['io_writeback_23_bits_debugInfo_renameTime'].xdata)
        self._xpins['io_writeback_23_bits_debugInfo_dispatchTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_23_bits_debugInfo_dispatchTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debugInfo_dispatchTime", self._xpins['io_writeback_23_bits_debugInfo_dispatchTime'].xdata)
        self._xpins['io_writeback_23_bits_debugInfo_enqRsTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_23_bits_debugInfo_enqRsTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debugInfo_enqRsTime", self._xpins['io_writeback_23_bits_debugInfo_enqRsTime'].xdata)
        self._xpins['io_writeback_23_bits_debugInfo_selectTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_23_bits_debugInfo_selectTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debugInfo_selectTime", self._xpins['io_writeback_23_bits_debugInfo_selectTime'].xdata)
        self._xpins['io_writeback_23_bits_debugInfo_issueTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_23_bits_debugInfo_issueTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debugInfo_issueTime", self._xpins['io_writeback_23_bits_debugInfo_issueTime'].xdata)
        self._xpins['io_writeback_23_bits_debugInfo_writebackTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_23_bits_debugInfo_writebackTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debugInfo_writebackTime", self._xpins['io_writeback_23_bits_debugInfo_writebackTime'].xdata)
        self._xpins['io_writeback_23_bits_debugInfo_runahead_checkpoint_id'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_23_bits_debugInfo_runahead_checkpoint_id'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debugInfo_runahead_checkpoint_id", self._xpins['io_writeback_23_bits_debugInfo_runahead_checkpoint_id'].xdata)
        self._xpins['io_writeback_23_bits_debugInfo_tlbFirstReqTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_23_bits_debugInfo_tlbFirstReqTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debugInfo_tlbFirstReqTime", self._xpins['io_writeback_23_bits_debugInfo_tlbFirstReqTime'].xdata)
        self._xpins['io_writeback_23_bits_debugInfo_tlbRespTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_23_bits_debugInfo_tlbRespTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debugInfo_tlbRespTime", self._xpins['io_writeback_23_bits_debugInfo_tlbRespTime'].xdata)
        self._xpins['io_writeback_23_bits_debug_seqNum'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_23_bits_debug_seqNum'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_23_bits_debug_seqNum", self._xpins['io_writeback_23_bits_debug_seqNum'].xdata)
        self._xpins['io_writeback_22_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_valid", self._xpins['io_writeback_22_valid'].xdata)
        self._xpins['io_writeback_22_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_22_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_data_0", self._xpins['io_writeback_22_bits_data_0'].xdata)
        self._xpins['io_writeback_22_bits_pdest'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_22_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_pdest", self._xpins['io_writeback_22_bits_pdest'].xdata)
        self._xpins['io_writeback_22_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_robIdx_flag", self._xpins['io_writeback_22_bits_robIdx_flag'].xdata)
        self._xpins['io_writeback_22_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_22_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_robIdx_value", self._xpins['io_writeback_22_bits_robIdx_value'].xdata)
        self._xpins['io_writeback_22_bits_intWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_intWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_intWen", self._xpins['io_writeback_22_bits_intWen'].xdata)
        self._xpins['io_writeback_22_bits_fpWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_fpWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_fpWen", self._xpins['io_writeback_22_bits_fpWen'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_0", self._xpins['io_writeback_22_bits_exceptionVec_0'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_1", self._xpins['io_writeback_22_bits_exceptionVec_1'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_2", self._xpins['io_writeback_22_bits_exceptionVec_2'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_3", self._xpins['io_writeback_22_bits_exceptionVec_3'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_4'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_4'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_4", self._xpins['io_writeback_22_bits_exceptionVec_4'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_5'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_5'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_5", self._xpins['io_writeback_22_bits_exceptionVec_5'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_6'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_6'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_6", self._xpins['io_writeback_22_bits_exceptionVec_6'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_7'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_7'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_7", self._xpins['io_writeback_22_bits_exceptionVec_7'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_8'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_8'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_8", self._xpins['io_writeback_22_bits_exceptionVec_8'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_9'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_9'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_9", self._xpins['io_writeback_22_bits_exceptionVec_9'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_10'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_10'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_10", self._xpins['io_writeback_22_bits_exceptionVec_10'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_11'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_11'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_11", self._xpins['io_writeback_22_bits_exceptionVec_11'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_12'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_12'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_12", self._xpins['io_writeback_22_bits_exceptionVec_12'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_13'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_13'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_13", self._xpins['io_writeback_22_bits_exceptionVec_13'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_14'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_14'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_14", self._xpins['io_writeback_22_bits_exceptionVec_14'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_15'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_15'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_15", self._xpins['io_writeback_22_bits_exceptionVec_15'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_16'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_16'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_16", self._xpins['io_writeback_22_bits_exceptionVec_16'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_17'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_17'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_17", self._xpins['io_writeback_22_bits_exceptionVec_17'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_18'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_18'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_18", self._xpins['io_writeback_22_bits_exceptionVec_18'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_19'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_19'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_19", self._xpins['io_writeback_22_bits_exceptionVec_19'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_20'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_20'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_20", self._xpins['io_writeback_22_bits_exceptionVec_20'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_21'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_21'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_21", self._xpins['io_writeback_22_bits_exceptionVec_21'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_22'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_22'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_22", self._xpins['io_writeback_22_bits_exceptionVec_22'].xdata)
        self._xpins['io_writeback_22_bits_exceptionVec_23'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_exceptionVec_23'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_exceptionVec_23", self._xpins['io_writeback_22_bits_exceptionVec_23'].xdata)
        self._xpins['io_writeback_22_bits_flushPipe'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_flushPipe'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_flushPipe", self._xpins['io_writeback_22_bits_flushPipe'].xdata)
        self._xpins['io_writeback_22_bits_replay'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_replay'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_replay", self._xpins['io_writeback_22_bits_replay'].xdata)
        self._xpins['io_writeback_22_bits_lqIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_lqIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_lqIdx_flag", self._xpins['io_writeback_22_bits_lqIdx_flag'].xdata)
        self._xpins['io_writeback_22_bits_lqIdx_value'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_writeback_22_bits_lqIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_lqIdx_value", self._xpins['io_writeback_22_bits_lqIdx_value'].xdata)
        self._xpins['io_writeback_22_bits_trigger'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_writeback_22_bits_trigger'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_trigger", self._xpins['io_writeback_22_bits_trigger'].xdata)
        self._xpins['io_writeback_22_bits_predecodeInfo_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_predecodeInfo_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_predecodeInfo_valid", self._xpins['io_writeback_22_bits_predecodeInfo_valid'].xdata)
        self._xpins['io_writeback_22_bits_predecodeInfo_isRVC'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_predecodeInfo_isRVC'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_predecodeInfo_isRVC", self._xpins['io_writeback_22_bits_predecodeInfo_isRVC'].xdata)
        self._xpins['io_writeback_22_bits_predecodeInfo_brType'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_writeback_22_bits_predecodeInfo_brType'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_predecodeInfo_brType", self._xpins['io_writeback_22_bits_predecodeInfo_brType'].xdata)
        self._xpins['io_writeback_22_bits_predecodeInfo_isCall'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_predecodeInfo_isCall'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_predecodeInfo_isCall", self._xpins['io_writeback_22_bits_predecodeInfo_isCall'].xdata)
        self._xpins['io_writeback_22_bits_predecodeInfo_isRet'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_predecodeInfo_isRet'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_predecodeInfo_isRet", self._xpins['io_writeback_22_bits_predecodeInfo_isRet'].xdata)
        self._xpins['io_writeback_22_bits_debug_isMMIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_debug_isMMIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debug_isMMIO", self._xpins['io_writeback_22_bits_debug_isMMIO'].xdata)
        self._xpins['io_writeback_22_bits_debug_isNCIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_debug_isNCIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debug_isNCIO", self._xpins['io_writeback_22_bits_debug_isNCIO'].xdata)
        self._xpins['io_writeback_22_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debug_isPerfCnt", self._xpins['io_writeback_22_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_writeback_22_bits_debug_paddr'] = xsp.XPin(xsp.XData(48), self._event)
        self._xpins['io_writeback_22_bits_debug_paddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debug_paddr", self._xpins['io_writeback_22_bits_debug_paddr'].xdata)
        self._xpins['io_writeback_22_bits_debug_vaddr'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_writeback_22_bits_debug_vaddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debug_vaddr", self._xpins['io_writeback_22_bits_debug_vaddr'].xdata)
        self._xpins['io_writeback_22_bits_debugInfo_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_22_bits_debugInfo_eliminatedMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debugInfo_eliminatedMove", self._xpins['io_writeback_22_bits_debugInfo_eliminatedMove'].xdata)
        self._xpins['io_writeback_22_bits_debugInfo_renameTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_22_bits_debugInfo_renameTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debugInfo_renameTime", self._xpins['io_writeback_22_bits_debugInfo_renameTime'].xdata)
        self._xpins['io_writeback_22_bits_debugInfo_dispatchTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_22_bits_debugInfo_dispatchTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debugInfo_dispatchTime", self._xpins['io_writeback_22_bits_debugInfo_dispatchTime'].xdata)
        self._xpins['io_writeback_22_bits_debugInfo_enqRsTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_22_bits_debugInfo_enqRsTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debugInfo_enqRsTime", self._xpins['io_writeback_22_bits_debugInfo_enqRsTime'].xdata)
        self._xpins['io_writeback_22_bits_debugInfo_selectTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_22_bits_debugInfo_selectTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debugInfo_selectTime", self._xpins['io_writeback_22_bits_debugInfo_selectTime'].xdata)
        self._xpins['io_writeback_22_bits_debugInfo_issueTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_22_bits_debugInfo_issueTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debugInfo_issueTime", self._xpins['io_writeback_22_bits_debugInfo_issueTime'].xdata)
        self._xpins['io_writeback_22_bits_debugInfo_writebackTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_22_bits_debugInfo_writebackTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debugInfo_writebackTime", self._xpins['io_writeback_22_bits_debugInfo_writebackTime'].xdata)
        self._xpins['io_writeback_22_bits_debugInfo_runahead_checkpoint_id'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_22_bits_debugInfo_runahead_checkpoint_id'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debugInfo_runahead_checkpoint_id", self._xpins['io_writeback_22_bits_debugInfo_runahead_checkpoint_id'].xdata)
        self._xpins['io_writeback_22_bits_debugInfo_tlbFirstReqTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_22_bits_debugInfo_tlbFirstReqTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debugInfo_tlbFirstReqTime", self._xpins['io_writeback_22_bits_debugInfo_tlbFirstReqTime'].xdata)
        self._xpins['io_writeback_22_bits_debugInfo_tlbRespTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_22_bits_debugInfo_tlbRespTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debugInfo_tlbRespTime", self._xpins['io_writeback_22_bits_debugInfo_tlbRespTime'].xdata)
        self._xpins['io_writeback_22_bits_debug_seqNum'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_22_bits_debug_seqNum'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_22_bits_debug_seqNum", self._xpins['io_writeback_22_bits_debug_seqNum'].xdata)
        self._xpins['io_writeback_21_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_valid", self._xpins['io_writeback_21_valid'].xdata)
        self._xpins['io_writeback_21_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_21_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_data_0", self._xpins['io_writeback_21_bits_data_0'].xdata)
        self._xpins['io_writeback_21_bits_pdest'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_21_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_pdest", self._xpins['io_writeback_21_bits_pdest'].xdata)
        self._xpins['io_writeback_21_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_robIdx_flag", self._xpins['io_writeback_21_bits_robIdx_flag'].xdata)
        self._xpins['io_writeback_21_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_21_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_robIdx_value", self._xpins['io_writeback_21_bits_robIdx_value'].xdata)
        self._xpins['io_writeback_21_bits_intWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_intWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_intWen", self._xpins['io_writeback_21_bits_intWen'].xdata)
        self._xpins['io_writeback_21_bits_fpWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_fpWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_fpWen", self._xpins['io_writeback_21_bits_fpWen'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_0", self._xpins['io_writeback_21_bits_exceptionVec_0'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_1", self._xpins['io_writeback_21_bits_exceptionVec_1'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_2", self._xpins['io_writeback_21_bits_exceptionVec_2'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_3", self._xpins['io_writeback_21_bits_exceptionVec_3'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_4'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_4'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_4", self._xpins['io_writeback_21_bits_exceptionVec_4'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_5'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_5'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_5", self._xpins['io_writeback_21_bits_exceptionVec_5'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_6'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_6'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_6", self._xpins['io_writeback_21_bits_exceptionVec_6'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_7'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_7'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_7", self._xpins['io_writeback_21_bits_exceptionVec_7'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_8'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_8'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_8", self._xpins['io_writeback_21_bits_exceptionVec_8'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_9'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_9'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_9", self._xpins['io_writeback_21_bits_exceptionVec_9'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_10'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_10'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_10", self._xpins['io_writeback_21_bits_exceptionVec_10'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_11'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_11'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_11", self._xpins['io_writeback_21_bits_exceptionVec_11'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_12'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_12'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_12", self._xpins['io_writeback_21_bits_exceptionVec_12'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_13'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_13'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_13", self._xpins['io_writeback_21_bits_exceptionVec_13'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_14'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_14'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_14", self._xpins['io_writeback_21_bits_exceptionVec_14'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_15'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_15'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_15", self._xpins['io_writeback_21_bits_exceptionVec_15'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_16'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_16'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_16", self._xpins['io_writeback_21_bits_exceptionVec_16'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_17'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_17'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_17", self._xpins['io_writeback_21_bits_exceptionVec_17'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_18'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_18'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_18", self._xpins['io_writeback_21_bits_exceptionVec_18'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_19'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_19'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_19", self._xpins['io_writeback_21_bits_exceptionVec_19'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_20'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_20'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_20", self._xpins['io_writeback_21_bits_exceptionVec_20'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_21'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_21'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_21", self._xpins['io_writeback_21_bits_exceptionVec_21'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_22'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_22'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_22", self._xpins['io_writeback_21_bits_exceptionVec_22'].xdata)
        self._xpins['io_writeback_21_bits_exceptionVec_23'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_exceptionVec_23'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_exceptionVec_23", self._xpins['io_writeback_21_bits_exceptionVec_23'].xdata)
        self._xpins['io_writeback_21_bits_flushPipe'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_flushPipe'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_flushPipe", self._xpins['io_writeback_21_bits_flushPipe'].xdata)
        self._xpins['io_writeback_21_bits_replay'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_replay'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_replay", self._xpins['io_writeback_21_bits_replay'].xdata)
        self._xpins['io_writeback_21_bits_lqIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_lqIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_lqIdx_flag", self._xpins['io_writeback_21_bits_lqIdx_flag'].xdata)
        self._xpins['io_writeback_21_bits_lqIdx_value'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_writeback_21_bits_lqIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_lqIdx_value", self._xpins['io_writeback_21_bits_lqIdx_value'].xdata)
        self._xpins['io_writeback_21_bits_trigger'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_writeback_21_bits_trigger'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_trigger", self._xpins['io_writeback_21_bits_trigger'].xdata)
        self._xpins['io_writeback_21_bits_predecodeInfo_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_predecodeInfo_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_predecodeInfo_valid", self._xpins['io_writeback_21_bits_predecodeInfo_valid'].xdata)
        self._xpins['io_writeback_21_bits_predecodeInfo_isRVC'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_predecodeInfo_isRVC'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_predecodeInfo_isRVC", self._xpins['io_writeback_21_bits_predecodeInfo_isRVC'].xdata)
        self._xpins['io_writeback_21_bits_predecodeInfo_brType'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_writeback_21_bits_predecodeInfo_brType'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_predecodeInfo_brType", self._xpins['io_writeback_21_bits_predecodeInfo_brType'].xdata)
        self._xpins['io_writeback_21_bits_predecodeInfo_isCall'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_predecodeInfo_isCall'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_predecodeInfo_isCall", self._xpins['io_writeback_21_bits_predecodeInfo_isCall'].xdata)
        self._xpins['io_writeback_21_bits_predecodeInfo_isRet'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_predecodeInfo_isRet'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_predecodeInfo_isRet", self._xpins['io_writeback_21_bits_predecodeInfo_isRet'].xdata)
        self._xpins['io_writeback_21_bits_debug_isMMIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_debug_isMMIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debug_isMMIO", self._xpins['io_writeback_21_bits_debug_isMMIO'].xdata)
        self._xpins['io_writeback_21_bits_debug_isNCIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_debug_isNCIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debug_isNCIO", self._xpins['io_writeback_21_bits_debug_isNCIO'].xdata)
        self._xpins['io_writeback_21_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debug_isPerfCnt", self._xpins['io_writeback_21_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_writeback_21_bits_debug_paddr'] = xsp.XPin(xsp.XData(48), self._event)
        self._xpins['io_writeback_21_bits_debug_paddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debug_paddr", self._xpins['io_writeback_21_bits_debug_paddr'].xdata)
        self._xpins['io_writeback_21_bits_debug_vaddr'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_writeback_21_bits_debug_vaddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debug_vaddr", self._xpins['io_writeback_21_bits_debug_vaddr'].xdata)
        self._xpins['io_writeback_21_bits_debugInfo_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_21_bits_debugInfo_eliminatedMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debugInfo_eliminatedMove", self._xpins['io_writeback_21_bits_debugInfo_eliminatedMove'].xdata)
        self._xpins['io_writeback_21_bits_debugInfo_renameTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_21_bits_debugInfo_renameTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debugInfo_renameTime", self._xpins['io_writeback_21_bits_debugInfo_renameTime'].xdata)
        self._xpins['io_writeback_21_bits_debugInfo_dispatchTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_21_bits_debugInfo_dispatchTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debugInfo_dispatchTime", self._xpins['io_writeback_21_bits_debugInfo_dispatchTime'].xdata)
        self._xpins['io_writeback_21_bits_debugInfo_enqRsTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_21_bits_debugInfo_enqRsTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debugInfo_enqRsTime", self._xpins['io_writeback_21_bits_debugInfo_enqRsTime'].xdata)
        self._xpins['io_writeback_21_bits_debugInfo_selectTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_21_bits_debugInfo_selectTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debugInfo_selectTime", self._xpins['io_writeback_21_bits_debugInfo_selectTime'].xdata)
        self._xpins['io_writeback_21_bits_debugInfo_issueTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_21_bits_debugInfo_issueTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debugInfo_issueTime", self._xpins['io_writeback_21_bits_debugInfo_issueTime'].xdata)
        self._xpins['io_writeback_21_bits_debugInfo_writebackTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_21_bits_debugInfo_writebackTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debugInfo_writebackTime", self._xpins['io_writeback_21_bits_debugInfo_writebackTime'].xdata)
        self._xpins['io_writeback_21_bits_debugInfo_runahead_checkpoint_id'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_21_bits_debugInfo_runahead_checkpoint_id'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debugInfo_runahead_checkpoint_id", self._xpins['io_writeback_21_bits_debugInfo_runahead_checkpoint_id'].xdata)
        self._xpins['io_writeback_21_bits_debugInfo_tlbFirstReqTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_21_bits_debugInfo_tlbFirstReqTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debugInfo_tlbFirstReqTime", self._xpins['io_writeback_21_bits_debugInfo_tlbFirstReqTime'].xdata)
        self._xpins['io_writeback_21_bits_debugInfo_tlbRespTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_21_bits_debugInfo_tlbRespTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debugInfo_tlbRespTime", self._xpins['io_writeback_21_bits_debugInfo_tlbRespTime'].xdata)
        self._xpins['io_writeback_21_bits_debug_seqNum'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_21_bits_debug_seqNum'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_21_bits_debug_seqNum", self._xpins['io_writeback_21_bits_debug_seqNum'].xdata)
        self._xpins['io_writeback_20_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_valid", self._xpins['io_writeback_20_valid'].xdata)
        self._xpins['io_writeback_20_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_20_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_data_0", self._xpins['io_writeback_20_bits_data_0'].xdata)
        self._xpins['io_writeback_20_bits_pdest'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_20_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_pdest", self._xpins['io_writeback_20_bits_pdest'].xdata)
        self._xpins['io_writeback_20_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_robIdx_flag", self._xpins['io_writeback_20_bits_robIdx_flag'].xdata)
        self._xpins['io_writeback_20_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_20_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_robIdx_value", self._xpins['io_writeback_20_bits_robIdx_value'].xdata)
        self._xpins['io_writeback_20_bits_intWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_intWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_intWen", self._xpins['io_writeback_20_bits_intWen'].xdata)
        self._xpins['io_writeback_20_bits_fpWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_fpWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_fpWen", self._xpins['io_writeback_20_bits_fpWen'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_0", self._xpins['io_writeback_20_bits_exceptionVec_0'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_1", self._xpins['io_writeback_20_bits_exceptionVec_1'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_2", self._xpins['io_writeback_20_bits_exceptionVec_2'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_3", self._xpins['io_writeback_20_bits_exceptionVec_3'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_4'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_4'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_4", self._xpins['io_writeback_20_bits_exceptionVec_4'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_5'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_5'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_5", self._xpins['io_writeback_20_bits_exceptionVec_5'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_6'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_6'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_6", self._xpins['io_writeback_20_bits_exceptionVec_6'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_7'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_7'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_7", self._xpins['io_writeback_20_bits_exceptionVec_7'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_8'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_8'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_8", self._xpins['io_writeback_20_bits_exceptionVec_8'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_9'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_9'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_9", self._xpins['io_writeback_20_bits_exceptionVec_9'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_10'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_10'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_10", self._xpins['io_writeback_20_bits_exceptionVec_10'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_11'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_11'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_11", self._xpins['io_writeback_20_bits_exceptionVec_11'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_12'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_12'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_12", self._xpins['io_writeback_20_bits_exceptionVec_12'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_13'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_13'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_13", self._xpins['io_writeback_20_bits_exceptionVec_13'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_14'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_14'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_14", self._xpins['io_writeback_20_bits_exceptionVec_14'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_15'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_15'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_15", self._xpins['io_writeback_20_bits_exceptionVec_15'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_16'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_16'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_16", self._xpins['io_writeback_20_bits_exceptionVec_16'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_17'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_17'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_17", self._xpins['io_writeback_20_bits_exceptionVec_17'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_18'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_18'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_18", self._xpins['io_writeback_20_bits_exceptionVec_18'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_19'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_19'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_19", self._xpins['io_writeback_20_bits_exceptionVec_19'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_20'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_20'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_20", self._xpins['io_writeback_20_bits_exceptionVec_20'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_21'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_21'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_21", self._xpins['io_writeback_20_bits_exceptionVec_21'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_22'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_22'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_22", self._xpins['io_writeback_20_bits_exceptionVec_22'].xdata)
        self._xpins['io_writeback_20_bits_exceptionVec_23'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_exceptionVec_23'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_exceptionVec_23", self._xpins['io_writeback_20_bits_exceptionVec_23'].xdata)
        self._xpins['io_writeback_20_bits_flushPipe'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_flushPipe'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_flushPipe", self._xpins['io_writeback_20_bits_flushPipe'].xdata)
        self._xpins['io_writeback_20_bits_replay'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_replay'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_replay", self._xpins['io_writeback_20_bits_replay'].xdata)
        self._xpins['io_writeback_20_bits_lqIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_lqIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_lqIdx_flag", self._xpins['io_writeback_20_bits_lqIdx_flag'].xdata)
        self._xpins['io_writeback_20_bits_lqIdx_value'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_writeback_20_bits_lqIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_lqIdx_value", self._xpins['io_writeback_20_bits_lqIdx_value'].xdata)
        self._xpins['io_writeback_20_bits_trigger'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_writeback_20_bits_trigger'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_trigger", self._xpins['io_writeback_20_bits_trigger'].xdata)
        self._xpins['io_writeback_20_bits_predecodeInfo_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_predecodeInfo_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_predecodeInfo_valid", self._xpins['io_writeback_20_bits_predecodeInfo_valid'].xdata)
        self._xpins['io_writeback_20_bits_predecodeInfo_isRVC'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_predecodeInfo_isRVC'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_predecodeInfo_isRVC", self._xpins['io_writeback_20_bits_predecodeInfo_isRVC'].xdata)
        self._xpins['io_writeback_20_bits_predecodeInfo_brType'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_writeback_20_bits_predecodeInfo_brType'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_predecodeInfo_brType", self._xpins['io_writeback_20_bits_predecodeInfo_brType'].xdata)
        self._xpins['io_writeback_20_bits_predecodeInfo_isCall'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_predecodeInfo_isCall'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_predecodeInfo_isCall", self._xpins['io_writeback_20_bits_predecodeInfo_isCall'].xdata)
        self._xpins['io_writeback_20_bits_predecodeInfo_isRet'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_predecodeInfo_isRet'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_predecodeInfo_isRet", self._xpins['io_writeback_20_bits_predecodeInfo_isRet'].xdata)
        self._xpins['io_writeback_20_bits_debug_isMMIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_debug_isMMIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debug_isMMIO", self._xpins['io_writeback_20_bits_debug_isMMIO'].xdata)
        self._xpins['io_writeback_20_bits_debug_isNCIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_debug_isNCIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debug_isNCIO", self._xpins['io_writeback_20_bits_debug_isNCIO'].xdata)
        self._xpins['io_writeback_20_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debug_isPerfCnt", self._xpins['io_writeback_20_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_writeback_20_bits_debug_paddr'] = xsp.XPin(xsp.XData(48), self._event)
        self._xpins['io_writeback_20_bits_debug_paddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debug_paddr", self._xpins['io_writeback_20_bits_debug_paddr'].xdata)
        self._xpins['io_writeback_20_bits_debug_vaddr'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_writeback_20_bits_debug_vaddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debug_vaddr", self._xpins['io_writeback_20_bits_debug_vaddr'].xdata)
        self._xpins['io_writeback_20_bits_debugInfo_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_20_bits_debugInfo_eliminatedMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debugInfo_eliminatedMove", self._xpins['io_writeback_20_bits_debugInfo_eliminatedMove'].xdata)
        self._xpins['io_writeback_20_bits_debugInfo_renameTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_20_bits_debugInfo_renameTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debugInfo_renameTime", self._xpins['io_writeback_20_bits_debugInfo_renameTime'].xdata)
        self._xpins['io_writeback_20_bits_debugInfo_dispatchTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_20_bits_debugInfo_dispatchTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debugInfo_dispatchTime", self._xpins['io_writeback_20_bits_debugInfo_dispatchTime'].xdata)
        self._xpins['io_writeback_20_bits_debugInfo_enqRsTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_20_bits_debugInfo_enqRsTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debugInfo_enqRsTime", self._xpins['io_writeback_20_bits_debugInfo_enqRsTime'].xdata)
        self._xpins['io_writeback_20_bits_debugInfo_selectTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_20_bits_debugInfo_selectTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debugInfo_selectTime", self._xpins['io_writeback_20_bits_debugInfo_selectTime'].xdata)
        self._xpins['io_writeback_20_bits_debugInfo_issueTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_20_bits_debugInfo_issueTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debugInfo_issueTime", self._xpins['io_writeback_20_bits_debugInfo_issueTime'].xdata)
        self._xpins['io_writeback_20_bits_debugInfo_writebackTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_20_bits_debugInfo_writebackTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debugInfo_writebackTime", self._xpins['io_writeback_20_bits_debugInfo_writebackTime'].xdata)
        self._xpins['io_writeback_20_bits_debugInfo_runahead_checkpoint_id'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_20_bits_debugInfo_runahead_checkpoint_id'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debugInfo_runahead_checkpoint_id", self._xpins['io_writeback_20_bits_debugInfo_runahead_checkpoint_id'].xdata)
        self._xpins['io_writeback_20_bits_debugInfo_tlbFirstReqTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_20_bits_debugInfo_tlbFirstReqTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debugInfo_tlbFirstReqTime", self._xpins['io_writeback_20_bits_debugInfo_tlbFirstReqTime'].xdata)
        self._xpins['io_writeback_20_bits_debugInfo_tlbRespTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_20_bits_debugInfo_tlbRespTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debugInfo_tlbRespTime", self._xpins['io_writeback_20_bits_debugInfo_tlbRespTime'].xdata)
        self._xpins['io_writeback_20_bits_debug_seqNum'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_20_bits_debug_seqNum'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_20_bits_debug_seqNum", self._xpins['io_writeback_20_bits_debug_seqNum'].xdata)
        self._xpins['io_writeback_19_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_valid", self._xpins['io_writeback_19_valid'].xdata)
        self._xpins['io_writeback_19_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_19_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_data_0", self._xpins['io_writeback_19_bits_data_0'].xdata)
        self._xpins['io_writeback_19_bits_pdest'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_19_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_pdest", self._xpins['io_writeback_19_bits_pdest'].xdata)
        self._xpins['io_writeback_19_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_robIdx_flag", self._xpins['io_writeback_19_bits_robIdx_flag'].xdata)
        self._xpins['io_writeback_19_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_19_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_robIdx_value", self._xpins['io_writeback_19_bits_robIdx_value'].xdata)
        self._xpins['io_writeback_19_bits_intWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_intWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_intWen", self._xpins['io_writeback_19_bits_intWen'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_0", self._xpins['io_writeback_19_bits_exceptionVec_0'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_1", self._xpins['io_writeback_19_bits_exceptionVec_1'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_2", self._xpins['io_writeback_19_bits_exceptionVec_2'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_3", self._xpins['io_writeback_19_bits_exceptionVec_3'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_4'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_4'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_4", self._xpins['io_writeback_19_bits_exceptionVec_4'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_5'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_5'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_5", self._xpins['io_writeback_19_bits_exceptionVec_5'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_6'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_6'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_6", self._xpins['io_writeback_19_bits_exceptionVec_6'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_7'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_7'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_7", self._xpins['io_writeback_19_bits_exceptionVec_7'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_8'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_8'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_8", self._xpins['io_writeback_19_bits_exceptionVec_8'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_9'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_9'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_9", self._xpins['io_writeback_19_bits_exceptionVec_9'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_10'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_10'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_10", self._xpins['io_writeback_19_bits_exceptionVec_10'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_11'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_11'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_11", self._xpins['io_writeback_19_bits_exceptionVec_11'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_12'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_12'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_12", self._xpins['io_writeback_19_bits_exceptionVec_12'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_13'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_13'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_13", self._xpins['io_writeback_19_bits_exceptionVec_13'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_14'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_14'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_14", self._xpins['io_writeback_19_bits_exceptionVec_14'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_15'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_15'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_15", self._xpins['io_writeback_19_bits_exceptionVec_15'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_16'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_16'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_16", self._xpins['io_writeback_19_bits_exceptionVec_16'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_17'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_17'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_17", self._xpins['io_writeback_19_bits_exceptionVec_17'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_18'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_18'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_18", self._xpins['io_writeback_19_bits_exceptionVec_18'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_19'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_19'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_19", self._xpins['io_writeback_19_bits_exceptionVec_19'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_20'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_20'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_20", self._xpins['io_writeback_19_bits_exceptionVec_20'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_21'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_21'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_21", self._xpins['io_writeback_19_bits_exceptionVec_21'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_22'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_22'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_22", self._xpins['io_writeback_19_bits_exceptionVec_22'].xdata)
        self._xpins['io_writeback_19_bits_exceptionVec_23'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_exceptionVec_23'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_exceptionVec_23", self._xpins['io_writeback_19_bits_exceptionVec_23'].xdata)
        self._xpins['io_writeback_19_bits_flushPipe'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_flushPipe'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_flushPipe", self._xpins['io_writeback_19_bits_flushPipe'].xdata)
        self._xpins['io_writeback_19_bits_sqIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_sqIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_sqIdx_flag", self._xpins['io_writeback_19_bits_sqIdx_flag'].xdata)
        self._xpins['io_writeback_19_bits_sqIdx_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_writeback_19_bits_sqIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_sqIdx_value", self._xpins['io_writeback_19_bits_sqIdx_value'].xdata)
        self._xpins['io_writeback_19_bits_trigger'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_writeback_19_bits_trigger'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_trigger", self._xpins['io_writeback_19_bits_trigger'].xdata)
        self._xpins['io_writeback_19_bits_debug_isMMIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_debug_isMMIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debug_isMMIO", self._xpins['io_writeback_19_bits_debug_isMMIO'].xdata)
        self._xpins['io_writeback_19_bits_debug_isNCIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_debug_isNCIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debug_isNCIO", self._xpins['io_writeback_19_bits_debug_isNCIO'].xdata)
        self._xpins['io_writeback_19_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debug_isPerfCnt", self._xpins['io_writeback_19_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_writeback_19_bits_debug_paddr'] = xsp.XPin(xsp.XData(48), self._event)
        self._xpins['io_writeback_19_bits_debug_paddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debug_paddr", self._xpins['io_writeback_19_bits_debug_paddr'].xdata)
        self._xpins['io_writeback_19_bits_debug_vaddr'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_writeback_19_bits_debug_vaddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debug_vaddr", self._xpins['io_writeback_19_bits_debug_vaddr'].xdata)
        self._xpins['io_writeback_19_bits_debugInfo_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_19_bits_debugInfo_eliminatedMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debugInfo_eliminatedMove", self._xpins['io_writeback_19_bits_debugInfo_eliminatedMove'].xdata)
        self._xpins['io_writeback_19_bits_debugInfo_renameTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_19_bits_debugInfo_renameTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debugInfo_renameTime", self._xpins['io_writeback_19_bits_debugInfo_renameTime'].xdata)
        self._xpins['io_writeback_19_bits_debugInfo_dispatchTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_19_bits_debugInfo_dispatchTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debugInfo_dispatchTime", self._xpins['io_writeback_19_bits_debugInfo_dispatchTime'].xdata)
        self._xpins['io_writeback_19_bits_debugInfo_enqRsTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_19_bits_debugInfo_enqRsTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debugInfo_enqRsTime", self._xpins['io_writeback_19_bits_debugInfo_enqRsTime'].xdata)
        self._xpins['io_writeback_19_bits_debugInfo_selectTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_19_bits_debugInfo_selectTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debugInfo_selectTime", self._xpins['io_writeback_19_bits_debugInfo_selectTime'].xdata)
        self._xpins['io_writeback_19_bits_debugInfo_issueTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_19_bits_debugInfo_issueTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debugInfo_issueTime", self._xpins['io_writeback_19_bits_debugInfo_issueTime'].xdata)
        self._xpins['io_writeback_19_bits_debugInfo_writebackTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_19_bits_debugInfo_writebackTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debugInfo_writebackTime", self._xpins['io_writeback_19_bits_debugInfo_writebackTime'].xdata)
        self._xpins['io_writeback_19_bits_debugInfo_runahead_checkpoint_id'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_19_bits_debugInfo_runahead_checkpoint_id'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debugInfo_runahead_checkpoint_id", self._xpins['io_writeback_19_bits_debugInfo_runahead_checkpoint_id'].xdata)
        self._xpins['io_writeback_19_bits_debugInfo_tlbFirstReqTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_19_bits_debugInfo_tlbFirstReqTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debugInfo_tlbFirstReqTime", self._xpins['io_writeback_19_bits_debugInfo_tlbFirstReqTime'].xdata)
        self._xpins['io_writeback_19_bits_debugInfo_tlbRespTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_19_bits_debugInfo_tlbRespTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debugInfo_tlbRespTime", self._xpins['io_writeback_19_bits_debugInfo_tlbRespTime'].xdata)
        self._xpins['io_writeback_19_bits_debug_seqNum'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_19_bits_debug_seqNum'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_19_bits_debug_seqNum", self._xpins['io_writeback_19_bits_debug_seqNum'].xdata)
        self._xpins['io_writeback_18_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_valid", self._xpins['io_writeback_18_valid'].xdata)
        self._xpins['io_writeback_18_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_18_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_data_0", self._xpins['io_writeback_18_bits_data_0'].xdata)
        self._xpins['io_writeback_18_bits_pdest'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_18_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_pdest", self._xpins['io_writeback_18_bits_pdest'].xdata)
        self._xpins['io_writeback_18_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_robIdx_flag", self._xpins['io_writeback_18_bits_robIdx_flag'].xdata)
        self._xpins['io_writeback_18_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_18_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_robIdx_value", self._xpins['io_writeback_18_bits_robIdx_value'].xdata)
        self._xpins['io_writeback_18_bits_intWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_intWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_intWen", self._xpins['io_writeback_18_bits_intWen'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_0", self._xpins['io_writeback_18_bits_exceptionVec_0'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_1", self._xpins['io_writeback_18_bits_exceptionVec_1'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_2", self._xpins['io_writeback_18_bits_exceptionVec_2'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_3", self._xpins['io_writeback_18_bits_exceptionVec_3'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_4'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_4'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_4", self._xpins['io_writeback_18_bits_exceptionVec_4'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_5'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_5'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_5", self._xpins['io_writeback_18_bits_exceptionVec_5'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_6'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_6'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_6", self._xpins['io_writeback_18_bits_exceptionVec_6'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_7'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_7'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_7", self._xpins['io_writeback_18_bits_exceptionVec_7'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_8'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_8'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_8", self._xpins['io_writeback_18_bits_exceptionVec_8'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_9'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_9'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_9", self._xpins['io_writeback_18_bits_exceptionVec_9'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_10'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_10'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_10", self._xpins['io_writeback_18_bits_exceptionVec_10'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_11'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_11'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_11", self._xpins['io_writeback_18_bits_exceptionVec_11'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_12'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_12'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_12", self._xpins['io_writeback_18_bits_exceptionVec_12'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_13'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_13'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_13", self._xpins['io_writeback_18_bits_exceptionVec_13'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_14'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_14'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_14", self._xpins['io_writeback_18_bits_exceptionVec_14'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_15'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_15'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_15", self._xpins['io_writeback_18_bits_exceptionVec_15'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_16'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_16'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_16", self._xpins['io_writeback_18_bits_exceptionVec_16'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_17'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_17'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_17", self._xpins['io_writeback_18_bits_exceptionVec_17'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_18'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_18'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_18", self._xpins['io_writeback_18_bits_exceptionVec_18'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_19'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_19'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_19", self._xpins['io_writeback_18_bits_exceptionVec_19'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_20'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_20'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_20", self._xpins['io_writeback_18_bits_exceptionVec_20'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_21'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_21'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_21", self._xpins['io_writeback_18_bits_exceptionVec_21'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_22'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_22'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_22", self._xpins['io_writeback_18_bits_exceptionVec_22'].xdata)
        self._xpins['io_writeback_18_bits_exceptionVec_23'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_exceptionVec_23'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_exceptionVec_23", self._xpins['io_writeback_18_bits_exceptionVec_23'].xdata)
        self._xpins['io_writeback_18_bits_flushPipe'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_flushPipe'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_flushPipe", self._xpins['io_writeback_18_bits_flushPipe'].xdata)
        self._xpins['io_writeback_18_bits_sqIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_sqIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_sqIdx_flag", self._xpins['io_writeback_18_bits_sqIdx_flag'].xdata)
        self._xpins['io_writeback_18_bits_sqIdx_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_writeback_18_bits_sqIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_sqIdx_value", self._xpins['io_writeback_18_bits_sqIdx_value'].xdata)
        self._xpins['io_writeback_18_bits_trigger'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_writeback_18_bits_trigger'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_trigger", self._xpins['io_writeback_18_bits_trigger'].xdata)
        self._xpins['io_writeback_18_bits_debug_isMMIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_debug_isMMIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debug_isMMIO", self._xpins['io_writeback_18_bits_debug_isMMIO'].xdata)
        self._xpins['io_writeback_18_bits_debug_isNCIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_debug_isNCIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debug_isNCIO", self._xpins['io_writeback_18_bits_debug_isNCIO'].xdata)
        self._xpins['io_writeback_18_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debug_isPerfCnt", self._xpins['io_writeback_18_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_writeback_18_bits_debug_paddr'] = xsp.XPin(xsp.XData(48), self._event)
        self._xpins['io_writeback_18_bits_debug_paddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debug_paddr", self._xpins['io_writeback_18_bits_debug_paddr'].xdata)
        self._xpins['io_writeback_18_bits_debug_vaddr'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_writeback_18_bits_debug_vaddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debug_vaddr", self._xpins['io_writeback_18_bits_debug_vaddr'].xdata)
        self._xpins['io_writeback_18_bits_debugInfo_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_18_bits_debugInfo_eliminatedMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debugInfo_eliminatedMove", self._xpins['io_writeback_18_bits_debugInfo_eliminatedMove'].xdata)
        self._xpins['io_writeback_18_bits_debugInfo_renameTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_18_bits_debugInfo_renameTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debugInfo_renameTime", self._xpins['io_writeback_18_bits_debugInfo_renameTime'].xdata)
        self._xpins['io_writeback_18_bits_debugInfo_dispatchTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_18_bits_debugInfo_dispatchTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debugInfo_dispatchTime", self._xpins['io_writeback_18_bits_debugInfo_dispatchTime'].xdata)
        self._xpins['io_writeback_18_bits_debugInfo_enqRsTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_18_bits_debugInfo_enqRsTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debugInfo_enqRsTime", self._xpins['io_writeback_18_bits_debugInfo_enqRsTime'].xdata)
        self._xpins['io_writeback_18_bits_debugInfo_selectTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_18_bits_debugInfo_selectTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debugInfo_selectTime", self._xpins['io_writeback_18_bits_debugInfo_selectTime'].xdata)
        self._xpins['io_writeback_18_bits_debugInfo_issueTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_18_bits_debugInfo_issueTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debugInfo_issueTime", self._xpins['io_writeback_18_bits_debugInfo_issueTime'].xdata)
        self._xpins['io_writeback_18_bits_debugInfo_writebackTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_18_bits_debugInfo_writebackTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debugInfo_writebackTime", self._xpins['io_writeback_18_bits_debugInfo_writebackTime'].xdata)
        self._xpins['io_writeback_18_bits_debugInfo_runahead_checkpoint_id'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_18_bits_debugInfo_runahead_checkpoint_id'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debugInfo_runahead_checkpoint_id", self._xpins['io_writeback_18_bits_debugInfo_runahead_checkpoint_id'].xdata)
        self._xpins['io_writeback_18_bits_debugInfo_tlbFirstReqTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_18_bits_debugInfo_tlbFirstReqTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debugInfo_tlbFirstReqTime", self._xpins['io_writeback_18_bits_debugInfo_tlbFirstReqTime'].xdata)
        self._xpins['io_writeback_18_bits_debugInfo_tlbRespTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_18_bits_debugInfo_tlbRespTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debugInfo_tlbRespTime", self._xpins['io_writeback_18_bits_debugInfo_tlbRespTime'].xdata)
        self._xpins['io_writeback_18_bits_debug_seqNum'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_18_bits_debug_seqNum'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_18_bits_debug_seqNum", self._xpins['io_writeback_18_bits_debug_seqNum'].xdata)
        self._xpins['io_writeback_17_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_17_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_valid", self._xpins['io_writeback_17_valid'].xdata)
        self._xpins['io_writeback_17_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_17_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_data_0", self._xpins['io_writeback_17_bits_data_0'].xdata)
        self._xpins['io_writeback_17_bits_data_1'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_17_bits_data_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_data_1", self._xpins['io_writeback_17_bits_data_1'].xdata)
        self._xpins['io_writeback_17_bits_data_2'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_17_bits_data_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_data_2", self._xpins['io_writeback_17_bits_data_2'].xdata)
        self._xpins['io_writeback_17_bits_pdest'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_writeback_17_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_pdest", self._xpins['io_writeback_17_bits_pdest'].xdata)
        self._xpins['io_writeback_17_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_17_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_robIdx_flag", self._xpins['io_writeback_17_bits_robIdx_flag'].xdata)
        self._xpins['io_writeback_17_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_17_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_robIdx_value", self._xpins['io_writeback_17_bits_robIdx_value'].xdata)
        self._xpins['io_writeback_17_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_17_bits_vecWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_vecWen", self._xpins['io_writeback_17_bits_vecWen'].xdata)
        self._xpins['io_writeback_17_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_17_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_v0Wen", self._xpins['io_writeback_17_bits_v0Wen'].xdata)
        self._xpins['io_writeback_17_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writeback_17_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_fflags", self._xpins['io_writeback_17_bits_fflags'].xdata)
        self._xpins['io_writeback_17_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_17_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_wflags", self._xpins['io_writeback_17_bits_wflags'].xdata)
        self._xpins['io_writeback_17_bits_debugInfo_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_17_bits_debugInfo_eliminatedMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_debugInfo_eliminatedMove", self._xpins['io_writeback_17_bits_debugInfo_eliminatedMove'].xdata)
        self._xpins['io_writeback_17_bits_debugInfo_renameTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_17_bits_debugInfo_renameTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_debugInfo_renameTime", self._xpins['io_writeback_17_bits_debugInfo_renameTime'].xdata)
        self._xpins['io_writeback_17_bits_debugInfo_dispatchTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_17_bits_debugInfo_dispatchTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_debugInfo_dispatchTime", self._xpins['io_writeback_17_bits_debugInfo_dispatchTime'].xdata)
        self._xpins['io_writeback_17_bits_debugInfo_enqRsTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_17_bits_debugInfo_enqRsTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_debugInfo_enqRsTime", self._xpins['io_writeback_17_bits_debugInfo_enqRsTime'].xdata)
        self._xpins['io_writeback_17_bits_debugInfo_selectTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_17_bits_debugInfo_selectTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_debugInfo_selectTime", self._xpins['io_writeback_17_bits_debugInfo_selectTime'].xdata)
        self._xpins['io_writeback_17_bits_debugInfo_issueTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_17_bits_debugInfo_issueTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_debugInfo_issueTime", self._xpins['io_writeback_17_bits_debugInfo_issueTime'].xdata)
        self._xpins['io_writeback_17_bits_debugInfo_writebackTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_17_bits_debugInfo_writebackTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_debugInfo_writebackTime", self._xpins['io_writeback_17_bits_debugInfo_writebackTime'].xdata)
        self._xpins['io_writeback_17_bits_debugInfo_runahead_checkpoint_id'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_17_bits_debugInfo_runahead_checkpoint_id'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_debugInfo_runahead_checkpoint_id", self._xpins['io_writeback_17_bits_debugInfo_runahead_checkpoint_id'].xdata)
        self._xpins['io_writeback_17_bits_debugInfo_tlbFirstReqTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_17_bits_debugInfo_tlbFirstReqTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_debugInfo_tlbFirstReqTime", self._xpins['io_writeback_17_bits_debugInfo_tlbFirstReqTime'].xdata)
        self._xpins['io_writeback_17_bits_debugInfo_tlbRespTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_17_bits_debugInfo_tlbRespTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_debugInfo_tlbRespTime", self._xpins['io_writeback_17_bits_debugInfo_tlbRespTime'].xdata)
        self._xpins['io_writeback_17_bits_debug_seqNum'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_17_bits_debug_seqNum'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_17_bits_debug_seqNum", self._xpins['io_writeback_17_bits_debug_seqNum'].xdata)
        self._xpins['io_writeback_16_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_16_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_valid", self._xpins['io_writeback_16_valid'].xdata)
        self._xpins['io_writeback_16_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_16_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_data_0", self._xpins['io_writeback_16_bits_data_0'].xdata)
        self._xpins['io_writeback_16_bits_data_1'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_16_bits_data_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_data_1", self._xpins['io_writeback_16_bits_data_1'].xdata)
        self._xpins['io_writeback_16_bits_data_2'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_16_bits_data_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_data_2", self._xpins['io_writeback_16_bits_data_2'].xdata)
        self._xpins['io_writeback_16_bits_data_3'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_16_bits_data_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_data_3", self._xpins['io_writeback_16_bits_data_3'].xdata)
        self._xpins['io_writeback_16_bits_pdest'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_16_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_pdest", self._xpins['io_writeback_16_bits_pdest'].xdata)
        self._xpins['io_writeback_16_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_16_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_robIdx_flag", self._xpins['io_writeback_16_bits_robIdx_flag'].xdata)
        self._xpins['io_writeback_16_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_16_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_robIdx_value", self._xpins['io_writeback_16_bits_robIdx_value'].xdata)
        self._xpins['io_writeback_16_bits_fpWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_16_bits_fpWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_fpWen", self._xpins['io_writeback_16_bits_fpWen'].xdata)
        self._xpins['io_writeback_16_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_16_bits_vecWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_vecWen", self._xpins['io_writeback_16_bits_vecWen'].xdata)
        self._xpins['io_writeback_16_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_16_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_v0Wen", self._xpins['io_writeback_16_bits_v0Wen'].xdata)
        self._xpins['io_writeback_16_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writeback_16_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_fflags", self._xpins['io_writeback_16_bits_fflags'].xdata)
        self._xpins['io_writeback_16_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_16_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_wflags", self._xpins['io_writeback_16_bits_wflags'].xdata)
        self._xpins['io_writeback_16_bits_debugInfo_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_16_bits_debugInfo_eliminatedMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_debugInfo_eliminatedMove", self._xpins['io_writeback_16_bits_debugInfo_eliminatedMove'].xdata)
        self._xpins['io_writeback_16_bits_debugInfo_renameTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_16_bits_debugInfo_renameTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_debugInfo_renameTime", self._xpins['io_writeback_16_bits_debugInfo_renameTime'].xdata)
        self._xpins['io_writeback_16_bits_debugInfo_dispatchTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_16_bits_debugInfo_dispatchTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_debugInfo_dispatchTime", self._xpins['io_writeback_16_bits_debugInfo_dispatchTime'].xdata)
        self._xpins['io_writeback_16_bits_debugInfo_enqRsTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_16_bits_debugInfo_enqRsTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_debugInfo_enqRsTime", self._xpins['io_writeback_16_bits_debugInfo_enqRsTime'].xdata)
        self._xpins['io_writeback_16_bits_debugInfo_selectTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_16_bits_debugInfo_selectTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_debugInfo_selectTime", self._xpins['io_writeback_16_bits_debugInfo_selectTime'].xdata)
        self._xpins['io_writeback_16_bits_debugInfo_issueTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_16_bits_debugInfo_issueTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_debugInfo_issueTime", self._xpins['io_writeback_16_bits_debugInfo_issueTime'].xdata)
        self._xpins['io_writeback_16_bits_debugInfo_writebackTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_16_bits_debugInfo_writebackTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_debugInfo_writebackTime", self._xpins['io_writeback_16_bits_debugInfo_writebackTime'].xdata)
        self._xpins['io_writeback_16_bits_debugInfo_runahead_checkpoint_id'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_16_bits_debugInfo_runahead_checkpoint_id'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_debugInfo_runahead_checkpoint_id", self._xpins['io_writeback_16_bits_debugInfo_runahead_checkpoint_id'].xdata)
        self._xpins['io_writeback_16_bits_debugInfo_tlbFirstReqTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_16_bits_debugInfo_tlbFirstReqTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_debugInfo_tlbFirstReqTime", self._xpins['io_writeback_16_bits_debugInfo_tlbFirstReqTime'].xdata)
        self._xpins['io_writeback_16_bits_debugInfo_tlbRespTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_16_bits_debugInfo_tlbRespTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_debugInfo_tlbRespTime", self._xpins['io_writeback_16_bits_debugInfo_tlbRespTime'].xdata)
        self._xpins['io_writeback_16_bits_debug_seqNum'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_16_bits_debug_seqNum'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_16_bits_debug_seqNum", self._xpins['io_writeback_16_bits_debug_seqNum'].xdata)
        self._xpins['io_writeback_15_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_15_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_valid", self._xpins['io_writeback_15_valid'].xdata)
        self._xpins['io_writeback_15_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_15_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_data_0", self._xpins['io_writeback_15_bits_data_0'].xdata)
        self._xpins['io_writeback_15_bits_data_1'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_15_bits_data_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_data_1", self._xpins['io_writeback_15_bits_data_1'].xdata)
        self._xpins['io_writeback_15_bits_data_2'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_15_bits_data_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_data_2", self._xpins['io_writeback_15_bits_data_2'].xdata)
        self._xpins['io_writeback_15_bits_pdest'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_writeback_15_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_pdest", self._xpins['io_writeback_15_bits_pdest'].xdata)
        self._xpins['io_writeback_15_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_15_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_robIdx_flag", self._xpins['io_writeback_15_bits_robIdx_flag'].xdata)
        self._xpins['io_writeback_15_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_15_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_robIdx_value", self._xpins['io_writeback_15_bits_robIdx_value'].xdata)
        self._xpins['io_writeback_15_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_15_bits_vecWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_vecWen", self._xpins['io_writeback_15_bits_vecWen'].xdata)
        self._xpins['io_writeback_15_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_15_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_v0Wen", self._xpins['io_writeback_15_bits_v0Wen'].xdata)
        self._xpins['io_writeback_15_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writeback_15_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_fflags", self._xpins['io_writeback_15_bits_fflags'].xdata)
        self._xpins['io_writeback_15_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_15_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_wflags", self._xpins['io_writeback_15_bits_wflags'].xdata)
        self._xpins['io_writeback_15_bits_vxsat'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_15_bits_vxsat'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_vxsat", self._xpins['io_writeback_15_bits_vxsat'].xdata)
        self._xpins['io_writeback_15_bits_debugInfo_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_15_bits_debugInfo_eliminatedMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_debugInfo_eliminatedMove", self._xpins['io_writeback_15_bits_debugInfo_eliminatedMove'].xdata)
        self._xpins['io_writeback_15_bits_debugInfo_renameTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_15_bits_debugInfo_renameTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_debugInfo_renameTime", self._xpins['io_writeback_15_bits_debugInfo_renameTime'].xdata)
        self._xpins['io_writeback_15_bits_debugInfo_dispatchTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_15_bits_debugInfo_dispatchTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_debugInfo_dispatchTime", self._xpins['io_writeback_15_bits_debugInfo_dispatchTime'].xdata)
        self._xpins['io_writeback_15_bits_debugInfo_enqRsTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_15_bits_debugInfo_enqRsTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_debugInfo_enqRsTime", self._xpins['io_writeback_15_bits_debugInfo_enqRsTime'].xdata)
        self._xpins['io_writeback_15_bits_debugInfo_selectTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_15_bits_debugInfo_selectTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_debugInfo_selectTime", self._xpins['io_writeback_15_bits_debugInfo_selectTime'].xdata)
        self._xpins['io_writeback_15_bits_debugInfo_issueTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_15_bits_debugInfo_issueTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_debugInfo_issueTime", self._xpins['io_writeback_15_bits_debugInfo_issueTime'].xdata)
        self._xpins['io_writeback_15_bits_debugInfo_writebackTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_15_bits_debugInfo_writebackTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_debugInfo_writebackTime", self._xpins['io_writeback_15_bits_debugInfo_writebackTime'].xdata)
        self._xpins['io_writeback_15_bits_debugInfo_runahead_checkpoint_id'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_15_bits_debugInfo_runahead_checkpoint_id'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_debugInfo_runahead_checkpoint_id", self._xpins['io_writeback_15_bits_debugInfo_runahead_checkpoint_id'].xdata)
        self._xpins['io_writeback_15_bits_debugInfo_tlbFirstReqTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_15_bits_debugInfo_tlbFirstReqTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_debugInfo_tlbFirstReqTime", self._xpins['io_writeback_15_bits_debugInfo_tlbFirstReqTime'].xdata)
        self._xpins['io_writeback_15_bits_debugInfo_tlbRespTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_15_bits_debugInfo_tlbRespTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_debugInfo_tlbRespTime", self._xpins['io_writeback_15_bits_debugInfo_tlbRespTime'].xdata)
        self._xpins['io_writeback_15_bits_debug_seqNum'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_15_bits_debug_seqNum'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_15_bits_debug_seqNum", self._xpins['io_writeback_15_bits_debug_seqNum'].xdata)
        self._xpins['io_writeback_14_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_14_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_valid", self._xpins['io_writeback_14_valid'].xdata)
        self._xpins['io_writeback_14_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_14_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_data_0", self._xpins['io_writeback_14_bits_data_0'].xdata)
        self._xpins['io_writeback_14_bits_data_1'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_14_bits_data_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_data_1", self._xpins['io_writeback_14_bits_data_1'].xdata)
        self._xpins['io_writeback_14_bits_data_2'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_14_bits_data_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_data_2", self._xpins['io_writeback_14_bits_data_2'].xdata)
        self._xpins['io_writeback_14_bits_data_3'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_14_bits_data_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_data_3", self._xpins['io_writeback_14_bits_data_3'].xdata)
        self._xpins['io_writeback_14_bits_data_4'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_14_bits_data_4'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_data_4", self._xpins['io_writeback_14_bits_data_4'].xdata)
        self._xpins['io_writeback_14_bits_data_5'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_14_bits_data_5'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_data_5", self._xpins['io_writeback_14_bits_data_5'].xdata)
        self._xpins['io_writeback_14_bits_pdest'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_14_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_pdest", self._xpins['io_writeback_14_bits_pdest'].xdata)
        self._xpins['io_writeback_14_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_14_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_robIdx_flag", self._xpins['io_writeback_14_bits_robIdx_flag'].xdata)
        self._xpins['io_writeback_14_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_14_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_robIdx_value", self._xpins['io_writeback_14_bits_robIdx_value'].xdata)
        self._xpins['io_writeback_14_bits_intWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_14_bits_intWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_intWen", self._xpins['io_writeback_14_bits_intWen'].xdata)
        self._xpins['io_writeback_14_bits_fpWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_14_bits_fpWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_fpWen", self._xpins['io_writeback_14_bits_fpWen'].xdata)
        self._xpins['io_writeback_14_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_14_bits_vecWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_vecWen", self._xpins['io_writeback_14_bits_vecWen'].xdata)
        self._xpins['io_writeback_14_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_14_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_v0Wen", self._xpins['io_writeback_14_bits_v0Wen'].xdata)
        self._xpins['io_writeback_14_bits_vlWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_14_bits_vlWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_vlWen", self._xpins['io_writeback_14_bits_vlWen'].xdata)
        self._xpins['io_writeback_14_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writeback_14_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_fflags", self._xpins['io_writeback_14_bits_fflags'].xdata)
        self._xpins['io_writeback_14_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_14_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_wflags", self._xpins['io_writeback_14_bits_wflags'].xdata)
        self._xpins['io_writeback_14_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_14_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_exceptionVec_2", self._xpins['io_writeback_14_bits_exceptionVec_2'].xdata)
        self._xpins['io_writeback_14_bits_debugInfo_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_14_bits_debugInfo_eliminatedMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_debugInfo_eliminatedMove", self._xpins['io_writeback_14_bits_debugInfo_eliminatedMove'].xdata)
        self._xpins['io_writeback_14_bits_debugInfo_renameTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_14_bits_debugInfo_renameTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_debugInfo_renameTime", self._xpins['io_writeback_14_bits_debugInfo_renameTime'].xdata)
        self._xpins['io_writeback_14_bits_debugInfo_dispatchTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_14_bits_debugInfo_dispatchTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_debugInfo_dispatchTime", self._xpins['io_writeback_14_bits_debugInfo_dispatchTime'].xdata)
        self._xpins['io_writeback_14_bits_debugInfo_enqRsTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_14_bits_debugInfo_enqRsTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_debugInfo_enqRsTime", self._xpins['io_writeback_14_bits_debugInfo_enqRsTime'].xdata)
        self._xpins['io_writeback_14_bits_debugInfo_selectTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_14_bits_debugInfo_selectTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_debugInfo_selectTime", self._xpins['io_writeback_14_bits_debugInfo_selectTime'].xdata)
        self._xpins['io_writeback_14_bits_debugInfo_issueTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_14_bits_debugInfo_issueTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_debugInfo_issueTime", self._xpins['io_writeback_14_bits_debugInfo_issueTime'].xdata)
        self._xpins['io_writeback_14_bits_debugInfo_writebackTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_14_bits_debugInfo_writebackTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_debugInfo_writebackTime", self._xpins['io_writeback_14_bits_debugInfo_writebackTime'].xdata)
        self._xpins['io_writeback_14_bits_debugInfo_runahead_checkpoint_id'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_14_bits_debugInfo_runahead_checkpoint_id'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_debugInfo_runahead_checkpoint_id", self._xpins['io_writeback_14_bits_debugInfo_runahead_checkpoint_id'].xdata)
        self._xpins['io_writeback_14_bits_debugInfo_tlbFirstReqTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_14_bits_debugInfo_tlbFirstReqTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_debugInfo_tlbFirstReqTime", self._xpins['io_writeback_14_bits_debugInfo_tlbFirstReqTime'].xdata)
        self._xpins['io_writeback_14_bits_debugInfo_tlbRespTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_14_bits_debugInfo_tlbRespTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_debugInfo_tlbRespTime", self._xpins['io_writeback_14_bits_debugInfo_tlbRespTime'].xdata)
        self._xpins['io_writeback_14_bits_debug_seqNum'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_14_bits_debug_seqNum'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_14_bits_debug_seqNum", self._xpins['io_writeback_14_bits_debug_seqNum'].xdata)
        self._xpins['io_writeback_13_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_13_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_valid", self._xpins['io_writeback_13_valid'].xdata)
        self._xpins['io_writeback_13_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_13_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_data_0", self._xpins['io_writeback_13_bits_data_0'].xdata)
        self._xpins['io_writeback_13_bits_data_1'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_13_bits_data_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_data_1", self._xpins['io_writeback_13_bits_data_1'].xdata)
        self._xpins['io_writeback_13_bits_data_2'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_writeback_13_bits_data_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_data_2", self._xpins['io_writeback_13_bits_data_2'].xdata)
        self._xpins['io_writeback_13_bits_pdest'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_writeback_13_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_pdest", self._xpins['io_writeback_13_bits_pdest'].xdata)
        self._xpins['io_writeback_13_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_13_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_robIdx_flag", self._xpins['io_writeback_13_bits_robIdx_flag'].xdata)
        self._xpins['io_writeback_13_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_13_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_robIdx_value", self._xpins['io_writeback_13_bits_robIdx_value'].xdata)
        self._xpins['io_writeback_13_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_13_bits_vecWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_vecWen", self._xpins['io_writeback_13_bits_vecWen'].xdata)
        self._xpins['io_writeback_13_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_13_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_v0Wen", self._xpins['io_writeback_13_bits_v0Wen'].xdata)
        self._xpins['io_writeback_13_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writeback_13_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_fflags", self._xpins['io_writeback_13_bits_fflags'].xdata)
        self._xpins['io_writeback_13_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_13_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_wflags", self._xpins['io_writeback_13_bits_wflags'].xdata)
        self._xpins['io_writeback_13_bits_vxsat'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_13_bits_vxsat'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_vxsat", self._xpins['io_writeback_13_bits_vxsat'].xdata)
        self._xpins['io_writeback_13_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_13_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_exceptionVec_2", self._xpins['io_writeback_13_bits_exceptionVec_2'].xdata)
        self._xpins['io_writeback_13_bits_debugInfo_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_13_bits_debugInfo_eliminatedMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_debugInfo_eliminatedMove", self._xpins['io_writeback_13_bits_debugInfo_eliminatedMove'].xdata)
        self._xpins['io_writeback_13_bits_debugInfo_renameTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_13_bits_debugInfo_renameTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_debugInfo_renameTime", self._xpins['io_writeback_13_bits_debugInfo_renameTime'].xdata)
        self._xpins['io_writeback_13_bits_debugInfo_dispatchTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_13_bits_debugInfo_dispatchTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_debugInfo_dispatchTime", self._xpins['io_writeback_13_bits_debugInfo_dispatchTime'].xdata)
        self._xpins['io_writeback_13_bits_debugInfo_enqRsTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_13_bits_debugInfo_enqRsTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_debugInfo_enqRsTime", self._xpins['io_writeback_13_bits_debugInfo_enqRsTime'].xdata)
        self._xpins['io_writeback_13_bits_debugInfo_selectTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_13_bits_debugInfo_selectTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_debugInfo_selectTime", self._xpins['io_writeback_13_bits_debugInfo_selectTime'].xdata)
        self._xpins['io_writeback_13_bits_debugInfo_issueTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_13_bits_debugInfo_issueTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_debugInfo_issueTime", self._xpins['io_writeback_13_bits_debugInfo_issueTime'].xdata)
        self._xpins['io_writeback_13_bits_debugInfo_writebackTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_13_bits_debugInfo_writebackTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_debugInfo_writebackTime", self._xpins['io_writeback_13_bits_debugInfo_writebackTime'].xdata)
        self._xpins['io_writeback_13_bits_debugInfo_runahead_checkpoint_id'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_13_bits_debugInfo_runahead_checkpoint_id'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_debugInfo_runahead_checkpoint_id", self._xpins['io_writeback_13_bits_debugInfo_runahead_checkpoint_id'].xdata)
        self._xpins['io_writeback_13_bits_debugInfo_tlbFirstReqTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_13_bits_debugInfo_tlbFirstReqTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_debugInfo_tlbFirstReqTime", self._xpins['io_writeback_13_bits_debugInfo_tlbFirstReqTime'].xdata)
        self._xpins['io_writeback_13_bits_debugInfo_tlbRespTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_13_bits_debugInfo_tlbRespTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_debugInfo_tlbRespTime", self._xpins['io_writeback_13_bits_debugInfo_tlbRespTime'].xdata)
        self._xpins['io_writeback_13_bits_debug_seqNum'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_13_bits_debug_seqNum'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_13_bits_debug_seqNum", self._xpins['io_writeback_13_bits_debug_seqNum'].xdata)
        self._xpins['io_writeback_7_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_valid", self._xpins['io_writeback_7_valid'].xdata)
        self._xpins['io_writeback_7_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_7_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_data_0", self._xpins['io_writeback_7_bits_data_0'].xdata)
        self._xpins['io_writeback_7_bits_data_1'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_7_bits_data_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_data_1", self._xpins['io_writeback_7_bits_data_1'].xdata)
        self._xpins['io_writeback_7_bits_pdest'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_7_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_pdest", self._xpins['io_writeback_7_bits_pdest'].xdata)
        self._xpins['io_writeback_7_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_robIdx_flag", self._xpins['io_writeback_7_bits_robIdx_flag'].xdata)
        self._xpins['io_writeback_7_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_7_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_robIdx_value", self._xpins['io_writeback_7_bits_robIdx_value'].xdata)
        self._xpins['io_writeback_7_bits_intWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_intWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_intWen", self._xpins['io_writeback_7_bits_intWen'].xdata)
        self._xpins['io_writeback_7_bits_redirect_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_valid", self._xpins['io_writeback_7_bits_redirect_valid'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_isRVC'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_isRVC'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_isRVC", self._xpins['io_writeback_7_bits_redirect_bits_isRVC'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_robIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_robIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_robIdx_flag", self._xpins['io_writeback_7_bits_redirect_bits_robIdx_flag'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_robIdx_value", self._xpins['io_writeback_7_bits_redirect_bits_robIdx_value'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_ftqIdx_flag", self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_flag'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_ftqIdx_value", self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_value'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_ftqOffset'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_ftqOffset'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_ftqOffset", self._xpins['io_writeback_7_bits_redirect_bits_ftqOffset'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_level'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_level'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_level", self._xpins['io_writeback_7_bits_redirect_bits_level'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_interrupt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_interrupt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_interrupt", self._xpins['io_writeback_7_bits_redirect_bits_interrupt'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pc'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pc'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_pc", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pc'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ssp'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ssp'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_ssp", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ssp'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sctr'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sctr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_sctr", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sctr'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist'] = xsp.XPin(xsp.XData(11), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist'] = xsp.XPin(xsp.XData(11), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist'] = xsp.XPin(xsp.XData(9), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist'] = xsp.XPin(xsp.XData(9), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist'] = xsp.XPin(xsp.XData(9), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist'] = xsp.XPin(xsp.XData(11), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ghr'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ghr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_ghr", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ghr'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0'] = xsp.XPin(xsp.XData(10), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1'] = xsp.XPin(xsp.XData(10), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_target'] = xsp.XPin(xsp.XData(50), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_target'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_target", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_target'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_taken'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_taken'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_taken", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_taken'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_shift'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_shift'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_shift", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_shift'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF", self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_fullTarget'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_fullTarget'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_fullTarget", self._xpins['io_writeback_7_bits_redirect_bits_fullTarget'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_flag'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_flag'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_stFtqIdx_flag", self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_flag'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_stFtqIdx_value", self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_value'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_stFtqOffset'] = xsp.XPin(xsp.XData(4), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_stFtqOffset'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_stFtqOffset", self._xpins['io_writeback_7_bits_redirect_bits_stFtqOffset'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id", self._xpins['io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_debugIsCtrl'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_debugIsCtrl'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_debugIsCtrl", self._xpins['io_writeback_7_bits_redirect_bits_debugIsCtrl'].xdata)
        self._xpins['io_writeback_7_bits_redirect_bits_debugIsMemVio'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_redirect_bits_debugIsMemVio'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_redirect_bits_debugIsMemVio", self._xpins['io_writeback_7_bits_redirect_bits_debugIsMemVio'].xdata)
        self._xpins['io_writeback_7_bits_exceptionVec_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_exceptionVec_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_exceptionVec_2", self._xpins['io_writeback_7_bits_exceptionVec_2'].xdata)
        self._xpins['io_writeback_7_bits_exceptionVec_3'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_exceptionVec_3'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_exceptionVec_3", self._xpins['io_writeback_7_bits_exceptionVec_3'].xdata)
        self._xpins['io_writeback_7_bits_exceptionVec_8'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_exceptionVec_8'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_exceptionVec_8", self._xpins['io_writeback_7_bits_exceptionVec_8'].xdata)
        self._xpins['io_writeback_7_bits_exceptionVec_9'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_exceptionVec_9'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_exceptionVec_9", self._xpins['io_writeback_7_bits_exceptionVec_9'].xdata)
        self._xpins['io_writeback_7_bits_exceptionVec_10'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_exceptionVec_10'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_exceptionVec_10", self._xpins['io_writeback_7_bits_exceptionVec_10'].xdata)
        self._xpins['io_writeback_7_bits_exceptionVec_11'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_exceptionVec_11'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_exceptionVec_11", self._xpins['io_writeback_7_bits_exceptionVec_11'].xdata)
        self._xpins['io_writeback_7_bits_exceptionVec_22'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_exceptionVec_22'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_exceptionVec_22", self._xpins['io_writeback_7_bits_exceptionVec_22'].xdata)
        self._xpins['io_writeback_7_bits_flushPipe'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_flushPipe'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_flushPipe", self._xpins['io_writeback_7_bits_flushPipe'].xdata)
        self._xpins['io_writeback_7_bits_predecodeInfo_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_predecodeInfo_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_predecodeInfo_valid", self._xpins['io_writeback_7_bits_predecodeInfo_valid'].xdata)
        self._xpins['io_writeback_7_bits_predecodeInfo_isRVC'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_predecodeInfo_isRVC'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_predecodeInfo_isRVC", self._xpins['io_writeback_7_bits_predecodeInfo_isRVC'].xdata)
        self._xpins['io_writeback_7_bits_predecodeInfo_brType'] = xsp.XPin(xsp.XData(2), self._event)
        self._xpins['io_writeback_7_bits_predecodeInfo_brType'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_predecodeInfo_brType", self._xpins['io_writeback_7_bits_predecodeInfo_brType'].xdata)
        self._xpins['io_writeback_7_bits_predecodeInfo_isCall'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_predecodeInfo_isCall'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_predecodeInfo_isCall", self._xpins['io_writeback_7_bits_predecodeInfo_isCall'].xdata)
        self._xpins['io_writeback_7_bits_predecodeInfo_isRet'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_predecodeInfo_isRet'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_predecodeInfo_isRet", self._xpins['io_writeback_7_bits_predecodeInfo_isRet'].xdata)
        self._xpins['io_writeback_7_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_debug_isPerfCnt", self._xpins['io_writeback_7_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_writeback_7_bits_debugInfo_eliminatedMove'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_7_bits_debugInfo_eliminatedMove'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_debugInfo_eliminatedMove", self._xpins['io_writeback_7_bits_debugInfo_eliminatedMove'].xdata)
        self._xpins['io_writeback_7_bits_debugInfo_renameTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_7_bits_debugInfo_renameTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_debugInfo_renameTime", self._xpins['io_writeback_7_bits_debugInfo_renameTime'].xdata)
        self._xpins['io_writeback_7_bits_debugInfo_dispatchTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_7_bits_debugInfo_dispatchTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_debugInfo_dispatchTime", self._xpins['io_writeback_7_bits_debugInfo_dispatchTime'].xdata)
        self._xpins['io_writeback_7_bits_debugInfo_enqRsTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_7_bits_debugInfo_enqRsTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_debugInfo_enqRsTime", self._xpins['io_writeback_7_bits_debugInfo_enqRsTime'].xdata)
        self._xpins['io_writeback_7_bits_debugInfo_selectTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_7_bits_debugInfo_selectTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_debugInfo_selectTime", self._xpins['io_writeback_7_bits_debugInfo_selectTime'].xdata)
        self._xpins['io_writeback_7_bits_debugInfo_issueTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_7_bits_debugInfo_issueTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_debugInfo_issueTime", self._xpins['io_writeback_7_bits_debugInfo_issueTime'].xdata)
        self._xpins['io_writeback_7_bits_debugInfo_writebackTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_7_bits_debugInfo_writebackTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_debugInfo_writebackTime", self._xpins['io_writeback_7_bits_debugInfo_writebackTime'].xdata)
        self._xpins['io_writeback_7_bits_debugInfo_runahead_checkpoint_id'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_7_bits_debugInfo_runahead_checkpoint_id'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_debugInfo_runahead_checkpoint_id", self._xpins['io_writeback_7_bits_debugInfo_runahead_checkpoint_id'].xdata)
        self._xpins['io_writeback_7_bits_debugInfo_tlbFirstReqTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_7_bits_debugInfo_tlbFirstReqTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_debugInfo_tlbFirstReqTime", self._xpins['io_writeback_7_bits_debugInfo_tlbFirstReqTime'].xdata)
        self._xpins['io_writeback_7_bits_debugInfo_tlbRespTime'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_7_bits_debugInfo_tlbRespTime'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_debugInfo_tlbRespTime", self._xpins['io_writeback_7_bits_debugInfo_tlbRespTime'].xdata)
        self._xpins['io_writeback_7_bits_debug_seqNum'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_writeback_7_bits_debug_seqNum'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_7_bits_debug_seqNum", self._xpins['io_writeback_7_bits_debug_seqNum'].xdata)
        self._xpins['io_writeback_5_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_5_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_5_valid", self._xpins['io_writeback_5_valid'].xdata)
        self._xpins['io_writeback_5_bits_redirect_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_5_bits_redirect_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_5_bits_redirect_valid", self._xpins['io_writeback_5_bits_redirect_valid'].xdata)
        self._xpins['io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred", self._xpins['io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred'].xdata)
        self._xpins['io_writeback_3_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_3_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_3_valid", self._xpins['io_writeback_3_valid'].xdata)
        self._xpins['io_writeback_3_bits_redirect_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_3_bits_redirect_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_3_bits_redirect_valid", self._xpins['io_writeback_3_bits_redirect_valid'].xdata)
        self._xpins['io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred", self._xpins['io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred'].xdata)
        self._xpins['io_writeback_1_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_1_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_1_valid", self._xpins['io_writeback_1_valid'].xdata)
        self._xpins['io_writeback_1_bits_redirect_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_1_bits_redirect_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_1_bits_redirect_valid", self._xpins['io_writeback_1_bits_redirect_valid'].xdata)
        self._xpins['io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred", self._xpins['io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred'].xdata)
        self._xpins['io_exuWriteback_26_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_26_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_26_valid", self._xpins['io_exuWriteback_26_valid'].xdata)
        self._xpins['io_exuWriteback_26_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_26_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_26_bits_robIdx_value", self._xpins['io_exuWriteback_26_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_25_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_25_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_25_valid", self._xpins['io_exuWriteback_25_valid'].xdata)
        self._xpins['io_exuWriteback_25_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_25_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_25_bits_robIdx_value", self._xpins['io_exuWriteback_25_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_24_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_24_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_24_valid", self._xpins['io_exuWriteback_24_valid'].xdata)
        self._xpins['io_exuWriteback_24_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_exuWriteback_24_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_24_bits_data_0", self._xpins['io_exuWriteback_24_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_24_bits_pdest'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_exuWriteback_24_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_24_bits_pdest", self._xpins['io_exuWriteback_24_bits_pdest'].xdata)
        self._xpins['io_exuWriteback_24_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_24_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_24_bits_robIdx_value", self._xpins['io_exuWriteback_24_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_24_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_24_bits_vecWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_24_bits_vecWen", self._xpins['io_exuWriteback_24_bits_vecWen'].xdata)
        self._xpins['io_exuWriteback_24_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_24_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_24_bits_v0Wen", self._xpins['io_exuWriteback_24_bits_v0Wen'].xdata)
        self._xpins['io_exuWriteback_24_bits_vls_vdIdx'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_exuWriteback_24_bits_vls_vdIdx'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_24_bits_vls_vdIdx", self._xpins['io_exuWriteback_24_bits_vls_vdIdx'].xdata)
        self._xpins['io_exuWriteback_24_bits_debug_isMMIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_24_bits_debug_isMMIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_24_bits_debug_isMMIO", self._xpins['io_exuWriteback_24_bits_debug_isMMIO'].xdata)
        self._xpins['io_exuWriteback_24_bits_debug_isNCIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_24_bits_debug_isNCIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_24_bits_debug_isNCIO", self._xpins['io_exuWriteback_24_bits_debug_isNCIO'].xdata)
        self._xpins['io_exuWriteback_24_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_24_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_24_bits_debug_isPerfCnt", self._xpins['io_exuWriteback_24_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_exuWriteback_24_bits_debug_paddr'] = xsp.XPin(xsp.XData(48), self._event)
        self._xpins['io_exuWriteback_24_bits_debug_paddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_24_bits_debug_paddr", self._xpins['io_exuWriteback_24_bits_debug_paddr'].xdata)
        self._xpins['io_exuWriteback_23_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_23_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_23_valid", self._xpins['io_exuWriteback_23_valid'].xdata)
        self._xpins['io_exuWriteback_23_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_exuWriteback_23_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_23_bits_data_0", self._xpins['io_exuWriteback_23_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_23_bits_pdest'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_exuWriteback_23_bits_pdest'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_23_bits_pdest", self._xpins['io_exuWriteback_23_bits_pdest'].xdata)
        self._xpins['io_exuWriteback_23_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_23_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_23_bits_robIdx_value", self._xpins['io_exuWriteback_23_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_23_bits_vecWen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_23_bits_vecWen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_23_bits_vecWen", self._xpins['io_exuWriteback_23_bits_vecWen'].xdata)
        self._xpins['io_exuWriteback_23_bits_v0Wen'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_23_bits_v0Wen'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_23_bits_v0Wen", self._xpins['io_exuWriteback_23_bits_v0Wen'].xdata)
        self._xpins['io_exuWriteback_23_bits_vls_vdIdx'] = xsp.XPin(xsp.XData(3), self._event)
        self._xpins['io_exuWriteback_23_bits_vls_vdIdx'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_23_bits_vls_vdIdx", self._xpins['io_exuWriteback_23_bits_vls_vdIdx'].xdata)
        self._xpins['io_exuWriteback_23_bits_debug_isMMIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_23_bits_debug_isMMIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_23_bits_debug_isMMIO", self._xpins['io_exuWriteback_23_bits_debug_isMMIO'].xdata)
        self._xpins['io_exuWriteback_23_bits_debug_isNCIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_23_bits_debug_isNCIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_23_bits_debug_isNCIO", self._xpins['io_exuWriteback_23_bits_debug_isNCIO'].xdata)
        self._xpins['io_exuWriteback_23_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_23_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_23_bits_debug_isPerfCnt", self._xpins['io_exuWriteback_23_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_exuWriteback_23_bits_debug_paddr'] = xsp.XPin(xsp.XData(48), self._event)
        self._xpins['io_exuWriteback_23_bits_debug_paddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_23_bits_debug_paddr", self._xpins['io_exuWriteback_23_bits_debug_paddr'].xdata)
        self._xpins['io_exuWriteback_22_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_22_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_22_valid", self._xpins['io_exuWriteback_22_valid'].xdata)
        self._xpins['io_exuWriteback_22_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_22_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_22_bits_data_0", self._xpins['io_exuWriteback_22_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_22_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_22_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_22_bits_robIdx_value", self._xpins['io_exuWriteback_22_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_22_bits_lqIdx_value'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_exuWriteback_22_bits_lqIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_22_bits_lqIdx_value", self._xpins['io_exuWriteback_22_bits_lqIdx_value'].xdata)
        self._xpins['io_exuWriteback_22_bits_debug_isMMIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_22_bits_debug_isMMIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_22_bits_debug_isMMIO", self._xpins['io_exuWriteback_22_bits_debug_isMMIO'].xdata)
        self._xpins['io_exuWriteback_22_bits_debug_isNCIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_22_bits_debug_isNCIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_22_bits_debug_isNCIO", self._xpins['io_exuWriteback_22_bits_debug_isNCIO'].xdata)
        self._xpins['io_exuWriteback_22_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_22_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_22_bits_debug_isPerfCnt", self._xpins['io_exuWriteback_22_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_exuWriteback_22_bits_debug_paddr'] = xsp.XPin(xsp.XData(48), self._event)
        self._xpins['io_exuWriteback_22_bits_debug_paddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_22_bits_debug_paddr", self._xpins['io_exuWriteback_22_bits_debug_paddr'].xdata)
        self._xpins['io_exuWriteback_21_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_21_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_21_valid", self._xpins['io_exuWriteback_21_valid'].xdata)
        self._xpins['io_exuWriteback_21_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_21_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_21_bits_data_0", self._xpins['io_exuWriteback_21_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_21_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_21_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_21_bits_robIdx_value", self._xpins['io_exuWriteback_21_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_21_bits_lqIdx_value'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_exuWriteback_21_bits_lqIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_21_bits_lqIdx_value", self._xpins['io_exuWriteback_21_bits_lqIdx_value'].xdata)
        self._xpins['io_exuWriteback_21_bits_debug_isMMIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_21_bits_debug_isMMIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_21_bits_debug_isMMIO", self._xpins['io_exuWriteback_21_bits_debug_isMMIO'].xdata)
        self._xpins['io_exuWriteback_21_bits_debug_isNCIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_21_bits_debug_isNCIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_21_bits_debug_isNCIO", self._xpins['io_exuWriteback_21_bits_debug_isNCIO'].xdata)
        self._xpins['io_exuWriteback_21_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_21_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_21_bits_debug_isPerfCnt", self._xpins['io_exuWriteback_21_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_exuWriteback_21_bits_debug_paddr'] = xsp.XPin(xsp.XData(48), self._event)
        self._xpins['io_exuWriteback_21_bits_debug_paddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_21_bits_debug_paddr", self._xpins['io_exuWriteback_21_bits_debug_paddr'].xdata)
        self._xpins['io_exuWriteback_20_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_20_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_20_valid", self._xpins['io_exuWriteback_20_valid'].xdata)
        self._xpins['io_exuWriteback_20_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_20_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_20_bits_data_0", self._xpins['io_exuWriteback_20_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_20_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_20_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_20_bits_robIdx_value", self._xpins['io_exuWriteback_20_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_20_bits_lqIdx_value'] = xsp.XPin(xsp.XData(7), self._event)
        self._xpins['io_exuWriteback_20_bits_lqIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_20_bits_lqIdx_value", self._xpins['io_exuWriteback_20_bits_lqIdx_value'].xdata)
        self._xpins['io_exuWriteback_20_bits_debug_isMMIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_20_bits_debug_isMMIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_20_bits_debug_isMMIO", self._xpins['io_exuWriteback_20_bits_debug_isMMIO'].xdata)
        self._xpins['io_exuWriteback_20_bits_debug_isNCIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_20_bits_debug_isNCIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_20_bits_debug_isNCIO", self._xpins['io_exuWriteback_20_bits_debug_isNCIO'].xdata)
        self._xpins['io_exuWriteback_20_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_20_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_20_bits_debug_isPerfCnt", self._xpins['io_exuWriteback_20_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_exuWriteback_20_bits_debug_paddr'] = xsp.XPin(xsp.XData(48), self._event)
        self._xpins['io_exuWriteback_20_bits_debug_paddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_20_bits_debug_paddr", self._xpins['io_exuWriteback_20_bits_debug_paddr'].xdata)
        self._xpins['io_exuWriteback_19_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_19_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_19_valid", self._xpins['io_exuWriteback_19_valid'].xdata)
        self._xpins['io_exuWriteback_19_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_19_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_19_bits_data_0", self._xpins['io_exuWriteback_19_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_19_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_19_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_19_bits_robIdx_value", self._xpins['io_exuWriteback_19_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_19_bits_sqIdx_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_exuWriteback_19_bits_sqIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_19_bits_sqIdx_value", self._xpins['io_exuWriteback_19_bits_sqIdx_value'].xdata)
        self._xpins['io_exuWriteback_19_bits_debug_isMMIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_19_bits_debug_isMMIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_19_bits_debug_isMMIO", self._xpins['io_exuWriteback_19_bits_debug_isMMIO'].xdata)
        self._xpins['io_exuWriteback_19_bits_debug_isNCIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_19_bits_debug_isNCIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_19_bits_debug_isNCIO", self._xpins['io_exuWriteback_19_bits_debug_isNCIO'].xdata)
        self._xpins['io_exuWriteback_19_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_19_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_19_bits_debug_isPerfCnt", self._xpins['io_exuWriteback_19_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_exuWriteback_19_bits_debug_paddr'] = xsp.XPin(xsp.XData(48), self._event)
        self._xpins['io_exuWriteback_19_bits_debug_paddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_19_bits_debug_paddr", self._xpins['io_exuWriteback_19_bits_debug_paddr'].xdata)
        self._xpins['io_exuWriteback_18_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_18_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_18_valid", self._xpins['io_exuWriteback_18_valid'].xdata)
        self._xpins['io_exuWriteback_18_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_18_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_18_bits_data_0", self._xpins['io_exuWriteback_18_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_18_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_18_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_18_bits_robIdx_value", self._xpins['io_exuWriteback_18_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_18_bits_sqIdx_value'] = xsp.XPin(xsp.XData(6), self._event)
        self._xpins['io_exuWriteback_18_bits_sqIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_18_bits_sqIdx_value", self._xpins['io_exuWriteback_18_bits_sqIdx_value'].xdata)
        self._xpins['io_exuWriteback_18_bits_debug_isMMIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_18_bits_debug_isMMIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_18_bits_debug_isMMIO", self._xpins['io_exuWriteback_18_bits_debug_isMMIO'].xdata)
        self._xpins['io_exuWriteback_18_bits_debug_isNCIO'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_18_bits_debug_isNCIO'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_18_bits_debug_isNCIO", self._xpins['io_exuWriteback_18_bits_debug_isNCIO'].xdata)
        self._xpins['io_exuWriteback_18_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_18_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_18_bits_debug_isPerfCnt", self._xpins['io_exuWriteback_18_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_exuWriteback_18_bits_debug_paddr'] = xsp.XPin(xsp.XData(48), self._event)
        self._xpins['io_exuWriteback_18_bits_debug_paddr'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_18_bits_debug_paddr", self._xpins['io_exuWriteback_18_bits_debug_paddr'].xdata)
        self._xpins['io_exuWriteback_17_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_17_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_17_valid", self._xpins['io_exuWriteback_17_valid'].xdata)
        self._xpins['io_exuWriteback_17_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_exuWriteback_17_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_17_bits_data_0", self._xpins['io_exuWriteback_17_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_17_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_17_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_17_bits_robIdx_value", self._xpins['io_exuWriteback_17_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_17_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_exuWriteback_17_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_17_bits_fflags", self._xpins['io_exuWriteback_17_bits_fflags'].xdata)
        self._xpins['io_exuWriteback_17_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_17_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_17_bits_wflags", self._xpins['io_exuWriteback_17_bits_wflags'].xdata)
        self._xpins['io_exuWriteback_16_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_16_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_16_valid", self._xpins['io_exuWriteback_16_valid'].xdata)
        self._xpins['io_exuWriteback_16_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_exuWriteback_16_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_16_bits_data_0", self._xpins['io_exuWriteback_16_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_16_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_16_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_16_bits_robIdx_value", self._xpins['io_exuWriteback_16_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_16_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_exuWriteback_16_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_16_bits_fflags", self._xpins['io_exuWriteback_16_bits_fflags'].xdata)
        self._xpins['io_exuWriteback_16_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_16_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_16_bits_wflags", self._xpins['io_exuWriteback_16_bits_wflags'].xdata)
        self._xpins['io_exuWriteback_15_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_15_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_15_valid", self._xpins['io_exuWriteback_15_valid'].xdata)
        self._xpins['io_exuWriteback_15_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_exuWriteback_15_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_15_bits_data_0", self._xpins['io_exuWriteback_15_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_15_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_15_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_15_bits_robIdx_value", self._xpins['io_exuWriteback_15_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_15_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_exuWriteback_15_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_15_bits_fflags", self._xpins['io_exuWriteback_15_bits_fflags'].xdata)
        self._xpins['io_exuWriteback_15_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_15_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_15_bits_wflags", self._xpins['io_exuWriteback_15_bits_wflags'].xdata)
        self._xpins['io_exuWriteback_15_bits_vxsat'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_15_bits_vxsat'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_15_bits_vxsat", self._xpins['io_exuWriteback_15_bits_vxsat'].xdata)
        self._xpins['io_exuWriteback_14_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_14_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_14_valid", self._xpins['io_exuWriteback_14_valid'].xdata)
        self._xpins['io_exuWriteback_14_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_exuWriteback_14_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_14_bits_data_0", self._xpins['io_exuWriteback_14_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_14_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_14_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_14_bits_robIdx_value", self._xpins['io_exuWriteback_14_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_14_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_exuWriteback_14_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_14_bits_fflags", self._xpins['io_exuWriteback_14_bits_fflags'].xdata)
        self._xpins['io_exuWriteback_14_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_14_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_14_bits_wflags", self._xpins['io_exuWriteback_14_bits_wflags'].xdata)
        self._xpins['io_exuWriteback_13_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_13_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_13_valid", self._xpins['io_exuWriteback_13_valid'].xdata)
        self._xpins['io_exuWriteback_13_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_exuWriteback_13_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_13_bits_data_0", self._xpins['io_exuWriteback_13_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_13_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_13_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_13_bits_robIdx_value", self._xpins['io_exuWriteback_13_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_13_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_exuWriteback_13_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_13_bits_fflags", self._xpins['io_exuWriteback_13_bits_fflags'].xdata)
        self._xpins['io_exuWriteback_13_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_13_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_13_bits_wflags", self._xpins['io_exuWriteback_13_bits_wflags'].xdata)
        self._xpins['io_exuWriteback_13_bits_vxsat'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_13_bits_vxsat'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_13_bits_vxsat", self._xpins['io_exuWriteback_13_bits_vxsat'].xdata)
        self._xpins['io_exuWriteback_12_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_12_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_12_valid", self._xpins['io_exuWriteback_12_valid'].xdata)
        self._xpins['io_exuWriteback_12_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_12_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_12_bits_data_0", self._xpins['io_exuWriteback_12_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_12_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_12_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_12_bits_robIdx_value", self._xpins['io_exuWriteback_12_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_12_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_exuWriteback_12_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_12_bits_fflags", self._xpins['io_exuWriteback_12_bits_fflags'].xdata)
        self._xpins['io_exuWriteback_12_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_12_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_12_bits_wflags", self._xpins['io_exuWriteback_12_bits_wflags'].xdata)
        self._xpins['io_exuWriteback_11_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_11_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_11_valid", self._xpins['io_exuWriteback_11_valid'].xdata)
        self._xpins['io_exuWriteback_11_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_11_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_11_bits_data_0", self._xpins['io_exuWriteback_11_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_11_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_11_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_11_bits_robIdx_value", self._xpins['io_exuWriteback_11_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_11_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_exuWriteback_11_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_11_bits_fflags", self._xpins['io_exuWriteback_11_bits_fflags'].xdata)
        self._xpins['io_exuWriteback_11_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_11_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_11_bits_wflags", self._xpins['io_exuWriteback_11_bits_wflags'].xdata)
        self._xpins['io_exuWriteback_10_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_10_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_10_valid", self._xpins['io_exuWriteback_10_valid'].xdata)
        self._xpins['io_exuWriteback_10_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_10_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_10_bits_data_0", self._xpins['io_exuWriteback_10_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_10_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_10_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_10_bits_robIdx_value", self._xpins['io_exuWriteback_10_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_10_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_exuWriteback_10_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_10_bits_fflags", self._xpins['io_exuWriteback_10_bits_fflags'].xdata)
        self._xpins['io_exuWriteback_10_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_10_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_10_bits_wflags", self._xpins['io_exuWriteback_10_bits_wflags'].xdata)
        self._xpins['io_exuWriteback_9_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_9_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_9_valid", self._xpins['io_exuWriteback_9_valid'].xdata)
        self._xpins['io_exuWriteback_9_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_9_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_9_bits_data_0", self._xpins['io_exuWriteback_9_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_9_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_9_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_9_bits_robIdx_value", self._xpins['io_exuWriteback_9_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_9_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_exuWriteback_9_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_9_bits_fflags", self._xpins['io_exuWriteback_9_bits_fflags'].xdata)
        self._xpins['io_exuWriteback_9_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_9_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_9_bits_wflags", self._xpins['io_exuWriteback_9_bits_wflags'].xdata)
        self._xpins['io_exuWriteback_8_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_8_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_8_valid", self._xpins['io_exuWriteback_8_valid'].xdata)
        self._xpins['io_exuWriteback_8_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_exuWriteback_8_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_8_bits_data_0", self._xpins['io_exuWriteback_8_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_8_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_8_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_8_bits_robIdx_value", self._xpins['io_exuWriteback_8_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_8_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_exuWriteback_8_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_8_bits_fflags", self._xpins['io_exuWriteback_8_bits_fflags'].xdata)
        self._xpins['io_exuWriteback_8_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_8_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_8_bits_wflags", self._xpins['io_exuWriteback_8_bits_wflags'].xdata)
        self._xpins['io_exuWriteback_7_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_7_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_7_valid", self._xpins['io_exuWriteback_7_valid'].xdata)
        self._xpins['io_exuWriteback_7_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_7_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_7_bits_data_0", self._xpins['io_exuWriteback_7_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_7_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_7_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_7_bits_robIdx_value", self._xpins['io_exuWriteback_7_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_7_bits_debug_isPerfCnt'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_7_bits_debug_isPerfCnt'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_7_bits_debug_isPerfCnt", self._xpins['io_exuWriteback_7_bits_debug_isPerfCnt'].xdata)
        self._xpins['io_exuWriteback_6_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_6_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_6_valid", self._xpins['io_exuWriteback_6_valid'].xdata)
        self._xpins['io_exuWriteback_6_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_6_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_6_bits_data_0", self._xpins['io_exuWriteback_6_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_6_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_6_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_6_bits_robIdx_value", self._xpins['io_exuWriteback_6_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_5_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_5_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_5_valid", self._xpins['io_exuWriteback_5_valid'].xdata)
        self._xpins['io_exuWriteback_5_bits_data_0'] = xsp.XPin(xsp.XData(128), self._event)
        self._xpins['io_exuWriteback_5_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_5_bits_data_0", self._xpins['io_exuWriteback_5_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_5_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_5_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_5_bits_robIdx_value", self._xpins['io_exuWriteback_5_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_5_bits_redirect_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_5_bits_redirect_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_5_bits_redirect_valid", self._xpins['io_exuWriteback_5_bits_redirect_valid'].xdata)
        self._xpins['io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken", self._xpins['io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken'].xdata)
        self._xpins['io_exuWriteback_5_bits_fflags'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_exuWriteback_5_bits_fflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_5_bits_fflags", self._xpins['io_exuWriteback_5_bits_fflags'].xdata)
        self._xpins['io_exuWriteback_5_bits_wflags'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_5_bits_wflags'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_5_bits_wflags", self._xpins['io_exuWriteback_5_bits_wflags'].xdata)
        self._xpins['io_exuWriteback_4_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_4_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_4_valid", self._xpins['io_exuWriteback_4_valid'].xdata)
        self._xpins['io_exuWriteback_4_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_4_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_4_bits_data_0", self._xpins['io_exuWriteback_4_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_4_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_4_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_4_bits_robIdx_value", self._xpins['io_exuWriteback_4_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_3_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_3_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_3_valid", self._xpins['io_exuWriteback_3_valid'].xdata)
        self._xpins['io_exuWriteback_3_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_3_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_3_bits_data_0", self._xpins['io_exuWriteback_3_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_3_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_3_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_3_bits_robIdx_value", self._xpins['io_exuWriteback_3_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_3_bits_redirect_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_3_bits_redirect_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_3_bits_redirect_valid", self._xpins['io_exuWriteback_3_bits_redirect_valid'].xdata)
        self._xpins['io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken", self._xpins['io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken'].xdata)
        self._xpins['io_exuWriteback_2_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_2_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_2_valid", self._xpins['io_exuWriteback_2_valid'].xdata)
        self._xpins['io_exuWriteback_2_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_2_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_2_bits_data_0", self._xpins['io_exuWriteback_2_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_2_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_2_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_2_bits_robIdx_value", self._xpins['io_exuWriteback_2_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_1_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_1_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_1_valid", self._xpins['io_exuWriteback_1_valid'].xdata)
        self._xpins['io_exuWriteback_1_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_1_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_1_bits_data_0", self._xpins['io_exuWriteback_1_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_1_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_1_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_1_bits_robIdx_value", self._xpins['io_exuWriteback_1_bits_robIdx_value'].xdata)
        self._xpins['io_exuWriteback_1_bits_redirect_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_1_bits_redirect_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_1_bits_redirect_valid", self._xpins['io_exuWriteback_1_bits_redirect_valid'].xdata)
        self._xpins['io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken", self._xpins['io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken'].xdata)
        self._xpins['io_exuWriteback_0_valid'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_exuWriteback_0_valid'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_0_valid", self._xpins['io_exuWriteback_0_valid'].xdata)
        self._xpins['io_exuWriteback_0_bits_data_0'] = xsp.XPin(xsp.XData(64), self._event)
        self._xpins['io_exuWriteback_0_bits_data_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_0_bits_data_0", self._xpins['io_exuWriteback_0_bits_data_0'].xdata)
        self._xpins['io_exuWriteback_0_bits_robIdx_value'] = xsp.XPin(xsp.XData(8), self._event)
        self._xpins['io_exuWriteback_0_bits_robIdx_value'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_exuWriteback_0_bits_robIdx_value", self._xpins['io_exuWriteback_0_bits_robIdx_value'].xdata)
        self._xpins['io_writebackNums_0_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_0_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_0_bits", self._xpins['io_writebackNums_0_bits'].xdata)
        self._xpins['io_writebackNums_1_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_1_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_1_bits", self._xpins['io_writebackNums_1_bits'].xdata)
        self._xpins['io_writebackNums_2_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_2_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_2_bits", self._xpins['io_writebackNums_2_bits'].xdata)
        self._xpins['io_writebackNums_3_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_3_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_3_bits", self._xpins['io_writebackNums_3_bits'].xdata)
        self._xpins['io_writebackNums_4_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_4_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_4_bits", self._xpins['io_writebackNums_4_bits'].xdata)
        self._xpins['io_writebackNums_5_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_5_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_5_bits", self._xpins['io_writebackNums_5_bits'].xdata)
        self._xpins['io_writebackNums_6_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_6_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_6_bits", self._xpins['io_writebackNums_6_bits'].xdata)
        self._xpins['io_writebackNums_7_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_7_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_7_bits", self._xpins['io_writebackNums_7_bits'].xdata)
        self._xpins['io_writebackNums_8_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_8_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_8_bits", self._xpins['io_writebackNums_8_bits'].xdata)
        self._xpins['io_writebackNums_9_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_9_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_9_bits", self._xpins['io_writebackNums_9_bits'].xdata)
        self._xpins['io_writebackNums_10_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_10_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_10_bits", self._xpins['io_writebackNums_10_bits'].xdata)
        self._xpins['io_writebackNums_11_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_11_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_11_bits", self._xpins['io_writebackNums_11_bits'].xdata)
        self._xpins['io_writebackNums_12_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_12_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_12_bits", self._xpins['io_writebackNums_12_bits'].xdata)
        self._xpins['io_writebackNums_13_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_13_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_13_bits", self._xpins['io_writebackNums_13_bits'].xdata)
        self._xpins['io_writebackNums_14_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_14_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_14_bits", self._xpins['io_writebackNums_14_bits'].xdata)
        self._xpins['io_writebackNums_15_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_15_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_15_bits", self._xpins['io_writebackNums_15_bits'].xdata)
        self._xpins['io_writebackNums_16_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_16_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_16_bits", self._xpins['io_writebackNums_16_bits'].xdata)
        self._xpins['io_writebackNums_17_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_17_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_17_bits", self._xpins['io_writebackNums_17_bits'].xdata)
        self._xpins['io_writebackNums_18_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_18_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_18_bits", self._xpins['io_writebackNums_18_bits'].xdata)
        self._xpins['io_writebackNums_19_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_19_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_19_bits", self._xpins['io_writebackNums_19_bits'].xdata)
        self._xpins['io_writebackNums_20_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_20_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_20_bits", self._xpins['io_writebackNums_20_bits'].xdata)
        self._xpins['io_writebackNums_21_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_21_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_21_bits", self._xpins['io_writebackNums_21_bits'].xdata)
        self._xpins['io_writebackNums_22_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_22_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_22_bits", self._xpins['io_writebackNums_22_bits'].xdata)
        self._xpins['io_writebackNums_23_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_23_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_23_bits", self._xpins['io_writebackNums_23_bits'].xdata)
        self._xpins['io_writebackNums_24_bits'] = xsp.XPin(xsp.XData(5), self._event)
        self._xpins['io_writebackNums_24_bits'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNums_24_bits", self._xpins['io_writebackNums_24_bits'].xdata)
        self._xpins['io_writebackNeedFlush_0'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writebackNeedFlush_0'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNeedFlush_0", self._xpins['io_writebackNeedFlush_0'].xdata)
        self._xpins['io_writebackNeedFlush_1'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writebackNeedFlush_1'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNeedFlush_1", self._xpins['io_writebackNeedFlush_1'].xdata)
        self._xpins['io_writebackNeedFlush_2'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writebackNeedFlush_2'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNeedFlush_2", self._xpins['io_writebackNeedFlush_2'].xdata)
        self._xpins['io_writebackNeedFlush_6'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writebackNeedFlush_6'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNeedFlush_6", self._xpins['io_writebackNeedFlush_6'].xdata)
        self._xpins['io_writebackNeedFlush_7'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writebackNeedFlush_7'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNeedFlush_7", self._xpins['io_writebackNeedFlush_7'].xdata)
        self._xpins['io_writebackNeedFlush_8'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writebackNeedFlush_8'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNeedFlush_8", self._xpins['io_writebackNeedFlush_8'].xdata)
        self._xpins['io_writebackNeedFlush_9'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writebackNeedFlush_9'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNeedFlush_9", self._xpins['io_writebackNeedFlush_9'].xdata)
        self._xpins['io_writebackNeedFlush_10'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writebackNeedFlush_10'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNeedFlush_10", self._xpins['io_writebackNeedFlush_10'].xdata)
        self._xpins['io_writebackNeedFlush_11'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writebackNeedFlush_11'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNeedFlush_11", self._xpins['io_writebackNeedFlush_11'].xdata)
        self._xpins['io_writebackNeedFlush_12'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['io_writebackNeedFlush_12'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("io_writebackNeedFlush_12", self._xpins['io_writebackNeedFlush_12'].xdata)
        self._xpins['compare'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['compare'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("compare", self._xpins['compare'].xdata)
        self._xpins['WriteBack_in_agent_xaction'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['WriteBack_in_agent_xaction'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("WriteBack_in_agent_xaction", self._xpins['WriteBack_in_agent_xaction'].xdata)
        self._xpins['super_result'] = xsp.XPin(xsp.XData(1), self._event)
        self._xpins['super_result'].xdata.AsImmWrite()
        self._xports['WriteBack_in_agent_xaction'].Add("super_result", self._xpins['super_result'].xdata)
        # Create pin accessors
        self.io_lsq_mmio_0 = _PinWrapper(self._xpins['io_lsq_mmio_0'])
        self.io_lsq_mmio_1 = _PinWrapper(self._xpins['io_lsq_mmio_1'])
        self.io_lsq_mmio_2 = _PinWrapper(self._xpins['io_lsq_mmio_2'])
        self.io_lsq_uop_0_robIdx_value = _PinWrapper(self._xpins['io_lsq_uop_0_robIdx_value'])
        self.io_lsq_uop_1_robIdx_value = _PinWrapper(self._xpins['io_lsq_uop_1_robIdx_value'])
        self.io_lsq_uop_2_robIdx_value = _PinWrapper(self._xpins['io_lsq_uop_2_robIdx_value'])
        self.compare = _PinWrapper(self._xpins['compare'])
        self.Mem_in_agent_xaction = _PinWrapper(self._xpins['Mem_in_agent_xaction'])
        self.super_result = _PinWrapper(self._xpins['super_result'])
        self.clock = _PinWrapper(self._xpins['clock'])
        self.reset = _PinWrapper(self._xpins['reset'])
        self.io_hartId = _PinWrapper(self._xpins['io_hartId'])
        self.io_enq_req_0_valid = _PinWrapper(self._xpins['io_enq_req_0_valid'])
        self.io_enq_req_0_bits_instr = _PinWrapper(self._xpins['io_enq_req_0_bits_instr'])
        self.io_enq_req_0_bits_pc = _PinWrapper(self._xpins['io_enq_req_0_bits_pc'])
        self.io_enq_req_0_bits_exceptionVec_0 = _PinWrapper(self._xpins['io_enq_req_0_bits_exceptionVec_0'])
        self.io_enq_req_0_bits_exceptionVec_1 = _PinWrapper(self._xpins['io_enq_req_0_bits_exceptionVec_1'])
        self.io_enq_req_0_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_enq_req_0_bits_exceptionVec_2'])
        self.io_enq_req_0_bits_exceptionVec_3 = _PinWrapper(self._xpins['io_enq_req_0_bits_exceptionVec_3'])
        self.io_enq_req_0_bits_exceptionVec_12 = _PinWrapper(self._xpins['io_enq_req_0_bits_exceptionVec_12'])
        self.io_enq_req_0_bits_exceptionVec_20 = _PinWrapper(self._xpins['io_enq_req_0_bits_exceptionVec_20'])
        self.io_enq_req_0_bits_exceptionVec_22 = _PinWrapper(self._xpins['io_enq_req_0_bits_exceptionVec_22'])
        self.io_enq_req_0_bits_isFetchMalAddr = _PinWrapper(self._xpins['io_enq_req_0_bits_isFetchMalAddr'])
        self.io_enq_req_0_bits_hasException = _PinWrapper(self._xpins['io_enq_req_0_bits_hasException'])
        self.io_enq_req_0_bits_trigger = _PinWrapper(self._xpins['io_enq_req_0_bits_trigger'])
        self.io_enq_req_0_bits_preDecodeInfo_isRVC = _PinWrapper(self._xpins['io_enq_req_0_bits_preDecodeInfo_isRVC'])
        self.io_enq_req_0_bits_crossPageIPFFix = _PinWrapper(self._xpins['io_enq_req_0_bits_crossPageIPFFix'])
        self.io_enq_req_0_bits_ftqPtr_flag = _PinWrapper(self._xpins['io_enq_req_0_bits_ftqPtr_flag'])
        self.io_enq_req_0_bits_ftqPtr_value = _PinWrapper(self._xpins['io_enq_req_0_bits_ftqPtr_value'])
        self.io_enq_req_0_bits_ftqOffset = _PinWrapper(self._xpins['io_enq_req_0_bits_ftqOffset'])
        self.io_enq_req_0_bits_ldest = _PinWrapper(self._xpins['io_enq_req_0_bits_ldest'])
        self.io_enq_req_0_bits_fuType = _PinWrapper(self._xpins['io_enq_req_0_bits_fuType'])
        self.io_enq_req_0_bits_fuOpType = _PinWrapper(self._xpins['io_enq_req_0_bits_fuOpType'])
        self.io_enq_req_0_bits_rfWen = _PinWrapper(self._xpins['io_enq_req_0_bits_rfWen'])
        self.io_enq_req_0_bits_fpWen = _PinWrapper(self._xpins['io_enq_req_0_bits_fpWen'])
        self.io_enq_req_0_bits_vecWen = _PinWrapper(self._xpins['io_enq_req_0_bits_vecWen'])
        self.io_enq_req_0_bits_v0Wen = _PinWrapper(self._xpins['io_enq_req_0_bits_v0Wen'])
        self.io_enq_req_0_bits_vlWen = _PinWrapper(self._xpins['io_enq_req_0_bits_vlWen'])
        self.io_enq_req_0_bits_isXSTrap = _PinWrapper(self._xpins['io_enq_req_0_bits_isXSTrap'])
        self.io_enq_req_0_bits_waitForward = _PinWrapper(self._xpins['io_enq_req_0_bits_waitForward'])
        self.io_enq_req_0_bits_blockBackward = _PinWrapper(self._xpins['io_enq_req_0_bits_blockBackward'])
        self.io_enq_req_0_bits_flushPipe = _PinWrapper(self._xpins['io_enq_req_0_bits_flushPipe'])
        self.io_enq_req_0_bits_vpu_vill = _PinWrapper(self._xpins['io_enq_req_0_bits_vpu_vill'])
        self.io_enq_req_0_bits_vpu_vma = _PinWrapper(self._xpins['io_enq_req_0_bits_vpu_vma'])
        self.io_enq_req_0_bits_vpu_vta = _PinWrapper(self._xpins['io_enq_req_0_bits_vpu_vta'])
        self.io_enq_req_0_bits_vpu_vsew = _PinWrapper(self._xpins['io_enq_req_0_bits_vpu_vsew'])
        self.io_enq_req_0_bits_vpu_vlmul = _PinWrapper(self._xpins['io_enq_req_0_bits_vpu_vlmul'])
        self.io_enq_req_0_bits_vpu_specVill = _PinWrapper(self._xpins['io_enq_req_0_bits_vpu_specVill'])
        self.io_enq_req_0_bits_vpu_specVma = _PinWrapper(self._xpins['io_enq_req_0_bits_vpu_specVma'])
        self.io_enq_req_0_bits_vpu_specVta = _PinWrapper(self._xpins['io_enq_req_0_bits_vpu_specVta'])
        self.io_enq_req_0_bits_vpu_specVsew = _PinWrapper(self._xpins['io_enq_req_0_bits_vpu_specVsew'])
        self.io_enq_req_0_bits_vpu_specVlmul = _PinWrapper(self._xpins['io_enq_req_0_bits_vpu_specVlmul'])
        self.io_enq_req_0_bits_vlsInstr = _PinWrapper(self._xpins['io_enq_req_0_bits_vlsInstr'])
        self.io_enq_req_0_bits_wfflags = _PinWrapper(self._xpins['io_enq_req_0_bits_wfflags'])
        self.io_enq_req_0_bits_isMove = _PinWrapper(self._xpins['io_enq_req_0_bits_isMove'])
        self.io_enq_req_0_bits_isVset = _PinWrapper(self._xpins['io_enq_req_0_bits_isVset'])
        self.io_enq_req_0_bits_firstUop = _PinWrapper(self._xpins['io_enq_req_0_bits_firstUop'])
        self.io_enq_req_0_bits_lastUop = _PinWrapper(self._xpins['io_enq_req_0_bits_lastUop'])
        self.io_enq_req_0_bits_numWB = _PinWrapper(self._xpins['io_enq_req_0_bits_numWB'])
        self.io_enq_req_0_bits_commitType = _PinWrapper(self._xpins['io_enq_req_0_bits_commitType'])
        self.io_enq_req_0_bits_pdest = _PinWrapper(self._xpins['io_enq_req_0_bits_pdest'])
        self.io_enq_req_0_bits_robIdx_flag = _PinWrapper(self._xpins['io_enq_req_0_bits_robIdx_flag'])
        self.io_enq_req_0_bits_robIdx_value = _PinWrapper(self._xpins['io_enq_req_0_bits_robIdx_value'])
        self.io_enq_req_0_bits_instrSize = _PinWrapper(self._xpins['io_enq_req_0_bits_instrSize'])
        self.io_enq_req_0_bits_dirtyFs = _PinWrapper(self._xpins['io_enq_req_0_bits_dirtyFs'])
        self.io_enq_req_0_bits_dirtyVs = _PinWrapper(self._xpins['io_enq_req_0_bits_dirtyVs'])
        self.io_enq_req_0_bits_traceBlockInPipe_itype = _PinWrapper(self._xpins['io_enq_req_0_bits_traceBlockInPipe_itype'])
        self.io_enq_req_0_bits_traceBlockInPipe_iretire = _PinWrapper(self._xpins['io_enq_req_0_bits_traceBlockInPipe_iretire'])
        self.io_enq_req_0_bits_traceBlockInPipe_ilastsize = _PinWrapper(self._xpins['io_enq_req_0_bits_traceBlockInPipe_ilastsize'])
        self.io_enq_req_0_bits_eliminatedMove = _PinWrapper(self._xpins['io_enq_req_0_bits_eliminatedMove'])
        self.io_enq_req_0_bits_snapshot = _PinWrapper(self._xpins['io_enq_req_0_bits_snapshot'])
        self.io_enq_req_0_bits_lqIdx_value = _PinWrapper(self._xpins['io_enq_req_0_bits_lqIdx_value'])
        self.io_enq_req_0_bits_sqIdx_value = _PinWrapper(self._xpins['io_enq_req_0_bits_sqIdx_value'])
        self.io_enq_req_0_bits_singleStep = _PinWrapper(self._xpins['io_enq_req_0_bits_singleStep'])
        self.io_enq_req_0_bits_debug_sim_trig = _PinWrapper(self._xpins['io_enq_req_0_bits_debug_sim_trig'])
        self.io_enq_req_1_valid = _PinWrapper(self._xpins['io_enq_req_1_valid'])
        self.io_enq_req_1_bits_instr = _PinWrapper(self._xpins['io_enq_req_1_bits_instr'])
        self.io_enq_req_1_bits_pc = _PinWrapper(self._xpins['io_enq_req_1_bits_pc'])
        self.io_enq_req_1_bits_exceptionVec_0 = _PinWrapper(self._xpins['io_enq_req_1_bits_exceptionVec_0'])
        self.io_enq_req_1_bits_exceptionVec_1 = _PinWrapper(self._xpins['io_enq_req_1_bits_exceptionVec_1'])
        self.io_enq_req_1_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_enq_req_1_bits_exceptionVec_2'])
        self.io_enq_req_1_bits_exceptionVec_3 = _PinWrapper(self._xpins['io_enq_req_1_bits_exceptionVec_3'])
        self.io_enq_req_1_bits_exceptionVec_12 = _PinWrapper(self._xpins['io_enq_req_1_bits_exceptionVec_12'])
        self.io_enq_req_1_bits_exceptionVec_20 = _PinWrapper(self._xpins['io_enq_req_1_bits_exceptionVec_20'])
        self.io_enq_req_1_bits_exceptionVec_22 = _PinWrapper(self._xpins['io_enq_req_1_bits_exceptionVec_22'])
        self.io_enq_req_1_bits_isFetchMalAddr = _PinWrapper(self._xpins['io_enq_req_1_bits_isFetchMalAddr'])
        self.io_enq_req_1_bits_hasException = _PinWrapper(self._xpins['io_enq_req_1_bits_hasException'])
        self.io_enq_req_1_bits_trigger = _PinWrapper(self._xpins['io_enq_req_1_bits_trigger'])
        self.io_enq_req_1_bits_preDecodeInfo_isRVC = _PinWrapper(self._xpins['io_enq_req_1_bits_preDecodeInfo_isRVC'])
        self.io_enq_req_1_bits_crossPageIPFFix = _PinWrapper(self._xpins['io_enq_req_1_bits_crossPageIPFFix'])
        self.io_enq_req_1_bits_ftqPtr_flag = _PinWrapper(self._xpins['io_enq_req_1_bits_ftqPtr_flag'])
        self.io_enq_req_1_bits_ftqPtr_value = _PinWrapper(self._xpins['io_enq_req_1_bits_ftqPtr_value'])
        self.io_enq_req_1_bits_ftqOffset = _PinWrapper(self._xpins['io_enq_req_1_bits_ftqOffset'])
        self.io_enq_req_1_bits_ldest = _PinWrapper(self._xpins['io_enq_req_1_bits_ldest'])
        self.io_enq_req_1_bits_fuType = _PinWrapper(self._xpins['io_enq_req_1_bits_fuType'])
        self.io_enq_req_1_bits_fuOpType = _PinWrapper(self._xpins['io_enq_req_1_bits_fuOpType'])
        self.io_enq_req_1_bits_rfWen = _PinWrapper(self._xpins['io_enq_req_1_bits_rfWen'])
        self.io_enq_req_1_bits_fpWen = _PinWrapper(self._xpins['io_enq_req_1_bits_fpWen'])
        self.io_enq_req_1_bits_vecWen = _PinWrapper(self._xpins['io_enq_req_1_bits_vecWen'])
        self.io_enq_req_1_bits_v0Wen = _PinWrapper(self._xpins['io_enq_req_1_bits_v0Wen'])
        self.io_enq_req_1_bits_vlWen = _PinWrapper(self._xpins['io_enq_req_1_bits_vlWen'])
        self.io_enq_req_1_bits_isXSTrap = _PinWrapper(self._xpins['io_enq_req_1_bits_isXSTrap'])
        self.io_enq_req_1_bits_waitForward = _PinWrapper(self._xpins['io_enq_req_1_bits_waitForward'])
        self.io_enq_req_1_bits_blockBackward = _PinWrapper(self._xpins['io_enq_req_1_bits_blockBackward'])
        self.io_enq_req_1_bits_flushPipe = _PinWrapper(self._xpins['io_enq_req_1_bits_flushPipe'])
        self.io_enq_req_1_bits_vpu_vill = _PinWrapper(self._xpins['io_enq_req_1_bits_vpu_vill'])
        self.io_enq_req_1_bits_vpu_vma = _PinWrapper(self._xpins['io_enq_req_1_bits_vpu_vma'])
        self.io_enq_req_1_bits_vpu_vta = _PinWrapper(self._xpins['io_enq_req_1_bits_vpu_vta'])
        self.io_enq_req_1_bits_vpu_vsew = _PinWrapper(self._xpins['io_enq_req_1_bits_vpu_vsew'])
        self.io_enq_req_1_bits_vpu_vlmul = _PinWrapper(self._xpins['io_enq_req_1_bits_vpu_vlmul'])
        self.io_enq_req_1_bits_vpu_specVill = _PinWrapper(self._xpins['io_enq_req_1_bits_vpu_specVill'])
        self.io_enq_req_1_bits_vpu_specVma = _PinWrapper(self._xpins['io_enq_req_1_bits_vpu_specVma'])
        self.io_enq_req_1_bits_vpu_specVta = _PinWrapper(self._xpins['io_enq_req_1_bits_vpu_specVta'])
        self.io_enq_req_1_bits_vpu_specVsew = _PinWrapper(self._xpins['io_enq_req_1_bits_vpu_specVsew'])
        self.io_enq_req_1_bits_vpu_specVlmul = _PinWrapper(self._xpins['io_enq_req_1_bits_vpu_specVlmul'])
        self.io_enq_req_1_bits_vlsInstr = _PinWrapper(self._xpins['io_enq_req_1_bits_vlsInstr'])
        self.io_enq_req_1_bits_wfflags = _PinWrapper(self._xpins['io_enq_req_1_bits_wfflags'])
        self.io_enq_req_1_bits_isMove = _PinWrapper(self._xpins['io_enq_req_1_bits_isMove'])
        self.io_enq_req_1_bits_isVset = _PinWrapper(self._xpins['io_enq_req_1_bits_isVset'])
        self.io_enq_req_1_bits_firstUop = _PinWrapper(self._xpins['io_enq_req_1_bits_firstUop'])
        self.io_enq_req_1_bits_lastUop = _PinWrapper(self._xpins['io_enq_req_1_bits_lastUop'])
        self.io_enq_req_1_bits_numWB = _PinWrapper(self._xpins['io_enq_req_1_bits_numWB'])
        self.io_enq_req_1_bits_commitType = _PinWrapper(self._xpins['io_enq_req_1_bits_commitType'])
        self.io_enq_req_1_bits_pdest = _PinWrapper(self._xpins['io_enq_req_1_bits_pdest'])
        self.io_enq_req_1_bits_robIdx_flag = _PinWrapper(self._xpins['io_enq_req_1_bits_robIdx_flag'])
        self.io_enq_req_1_bits_robIdx_value = _PinWrapper(self._xpins['io_enq_req_1_bits_robIdx_value'])
        self.io_enq_req_1_bits_instrSize = _PinWrapper(self._xpins['io_enq_req_1_bits_instrSize'])
        self.io_enq_req_1_bits_dirtyFs = _PinWrapper(self._xpins['io_enq_req_1_bits_dirtyFs'])
        self.io_enq_req_1_bits_dirtyVs = _PinWrapper(self._xpins['io_enq_req_1_bits_dirtyVs'])
        self.io_enq_req_1_bits_traceBlockInPipe_itype = _PinWrapper(self._xpins['io_enq_req_1_bits_traceBlockInPipe_itype'])
        self.io_enq_req_1_bits_traceBlockInPipe_iretire = _PinWrapper(self._xpins['io_enq_req_1_bits_traceBlockInPipe_iretire'])
        self.io_enq_req_1_bits_traceBlockInPipe_ilastsize = _PinWrapper(self._xpins['io_enq_req_1_bits_traceBlockInPipe_ilastsize'])
        self.io_enq_req_1_bits_eliminatedMove = _PinWrapper(self._xpins['io_enq_req_1_bits_eliminatedMove'])
        self.io_enq_req_1_bits_snapshot = _PinWrapper(self._xpins['io_enq_req_1_bits_snapshot'])
        self.io_enq_req_1_bits_lqIdx_value = _PinWrapper(self._xpins['io_enq_req_1_bits_lqIdx_value'])
        self.io_enq_req_1_bits_sqIdx_value = _PinWrapper(self._xpins['io_enq_req_1_bits_sqIdx_value'])
        self.io_enq_req_1_bits_singleStep = _PinWrapper(self._xpins['io_enq_req_1_bits_singleStep'])
        self.io_enq_req_1_bits_debug_sim_trig = _PinWrapper(self._xpins['io_enq_req_1_bits_debug_sim_trig'])
        self.io_enq_req_2_valid = _PinWrapper(self._xpins['io_enq_req_2_valid'])
        self.io_enq_req_2_bits_instr = _PinWrapper(self._xpins['io_enq_req_2_bits_instr'])
        self.io_enq_req_2_bits_pc = _PinWrapper(self._xpins['io_enq_req_2_bits_pc'])
        self.io_enq_req_2_bits_exceptionVec_0 = _PinWrapper(self._xpins['io_enq_req_2_bits_exceptionVec_0'])
        self.io_enq_req_2_bits_exceptionVec_1 = _PinWrapper(self._xpins['io_enq_req_2_bits_exceptionVec_1'])
        self.io_enq_req_2_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_enq_req_2_bits_exceptionVec_2'])
        self.io_enq_req_2_bits_exceptionVec_3 = _PinWrapper(self._xpins['io_enq_req_2_bits_exceptionVec_3'])
        self.io_enq_req_2_bits_exceptionVec_12 = _PinWrapper(self._xpins['io_enq_req_2_bits_exceptionVec_12'])
        self.io_enq_req_2_bits_exceptionVec_20 = _PinWrapper(self._xpins['io_enq_req_2_bits_exceptionVec_20'])
        self.io_enq_req_2_bits_exceptionVec_22 = _PinWrapper(self._xpins['io_enq_req_2_bits_exceptionVec_22'])
        self.io_enq_req_2_bits_isFetchMalAddr = _PinWrapper(self._xpins['io_enq_req_2_bits_isFetchMalAddr'])
        self.io_enq_req_2_bits_hasException = _PinWrapper(self._xpins['io_enq_req_2_bits_hasException'])
        self.io_enq_req_2_bits_trigger = _PinWrapper(self._xpins['io_enq_req_2_bits_trigger'])
        self.io_enq_req_2_bits_preDecodeInfo_isRVC = _PinWrapper(self._xpins['io_enq_req_2_bits_preDecodeInfo_isRVC'])
        self.io_enq_req_2_bits_crossPageIPFFix = _PinWrapper(self._xpins['io_enq_req_2_bits_crossPageIPFFix'])
        self.io_enq_req_2_bits_ftqPtr_flag = _PinWrapper(self._xpins['io_enq_req_2_bits_ftqPtr_flag'])
        self.io_enq_req_2_bits_ftqPtr_value = _PinWrapper(self._xpins['io_enq_req_2_bits_ftqPtr_value'])
        self.io_enq_req_2_bits_ftqOffset = _PinWrapper(self._xpins['io_enq_req_2_bits_ftqOffset'])
        self.io_enq_req_2_bits_ldest = _PinWrapper(self._xpins['io_enq_req_2_bits_ldest'])
        self.io_enq_req_2_bits_fuType = _PinWrapper(self._xpins['io_enq_req_2_bits_fuType'])
        self.io_enq_req_2_bits_fuOpType = _PinWrapper(self._xpins['io_enq_req_2_bits_fuOpType'])
        self.io_enq_req_2_bits_rfWen = _PinWrapper(self._xpins['io_enq_req_2_bits_rfWen'])
        self.io_enq_req_2_bits_fpWen = _PinWrapper(self._xpins['io_enq_req_2_bits_fpWen'])
        self.io_enq_req_2_bits_vecWen = _PinWrapper(self._xpins['io_enq_req_2_bits_vecWen'])
        self.io_enq_req_2_bits_v0Wen = _PinWrapper(self._xpins['io_enq_req_2_bits_v0Wen'])
        self.io_enq_req_2_bits_vlWen = _PinWrapper(self._xpins['io_enq_req_2_bits_vlWen'])
        self.io_enq_req_2_bits_isXSTrap = _PinWrapper(self._xpins['io_enq_req_2_bits_isXSTrap'])
        self.io_enq_req_2_bits_waitForward = _PinWrapper(self._xpins['io_enq_req_2_bits_waitForward'])
        self.io_enq_req_2_bits_blockBackward = _PinWrapper(self._xpins['io_enq_req_2_bits_blockBackward'])
        self.io_enq_req_2_bits_flushPipe = _PinWrapper(self._xpins['io_enq_req_2_bits_flushPipe'])
        self.io_enq_req_2_bits_vpu_vill = _PinWrapper(self._xpins['io_enq_req_2_bits_vpu_vill'])
        self.io_enq_req_2_bits_vpu_vma = _PinWrapper(self._xpins['io_enq_req_2_bits_vpu_vma'])
        self.io_enq_req_2_bits_vpu_vta = _PinWrapper(self._xpins['io_enq_req_2_bits_vpu_vta'])
        self.io_enq_req_2_bits_vpu_vsew = _PinWrapper(self._xpins['io_enq_req_2_bits_vpu_vsew'])
        self.io_enq_req_2_bits_vpu_vlmul = _PinWrapper(self._xpins['io_enq_req_2_bits_vpu_vlmul'])
        self.io_enq_req_2_bits_vpu_specVill = _PinWrapper(self._xpins['io_enq_req_2_bits_vpu_specVill'])
        self.io_enq_req_2_bits_vpu_specVma = _PinWrapper(self._xpins['io_enq_req_2_bits_vpu_specVma'])
        self.io_enq_req_2_bits_vpu_specVta = _PinWrapper(self._xpins['io_enq_req_2_bits_vpu_specVta'])
        self.io_enq_req_2_bits_vpu_specVsew = _PinWrapper(self._xpins['io_enq_req_2_bits_vpu_specVsew'])
        self.io_enq_req_2_bits_vpu_specVlmul = _PinWrapper(self._xpins['io_enq_req_2_bits_vpu_specVlmul'])
        self.io_enq_req_2_bits_vlsInstr = _PinWrapper(self._xpins['io_enq_req_2_bits_vlsInstr'])
        self.io_enq_req_2_bits_wfflags = _PinWrapper(self._xpins['io_enq_req_2_bits_wfflags'])
        self.io_enq_req_2_bits_isMove = _PinWrapper(self._xpins['io_enq_req_2_bits_isMove'])
        self.io_enq_req_2_bits_isVset = _PinWrapper(self._xpins['io_enq_req_2_bits_isVset'])
        self.io_enq_req_2_bits_firstUop = _PinWrapper(self._xpins['io_enq_req_2_bits_firstUop'])
        self.io_enq_req_2_bits_lastUop = _PinWrapper(self._xpins['io_enq_req_2_bits_lastUop'])
        self.io_enq_req_2_bits_numWB = _PinWrapper(self._xpins['io_enq_req_2_bits_numWB'])
        self.io_enq_req_2_bits_commitType = _PinWrapper(self._xpins['io_enq_req_2_bits_commitType'])
        self.io_enq_req_2_bits_pdest = _PinWrapper(self._xpins['io_enq_req_2_bits_pdest'])
        self.io_enq_req_2_bits_robIdx_flag = _PinWrapper(self._xpins['io_enq_req_2_bits_robIdx_flag'])
        self.io_enq_req_2_bits_robIdx_value = _PinWrapper(self._xpins['io_enq_req_2_bits_robIdx_value'])
        self.io_enq_req_2_bits_instrSize = _PinWrapper(self._xpins['io_enq_req_2_bits_instrSize'])
        self.io_enq_req_2_bits_dirtyFs = _PinWrapper(self._xpins['io_enq_req_2_bits_dirtyFs'])
        self.io_enq_req_2_bits_dirtyVs = _PinWrapper(self._xpins['io_enq_req_2_bits_dirtyVs'])
        self.io_enq_req_2_bits_traceBlockInPipe_itype = _PinWrapper(self._xpins['io_enq_req_2_bits_traceBlockInPipe_itype'])
        self.io_enq_req_2_bits_traceBlockInPipe_iretire = _PinWrapper(self._xpins['io_enq_req_2_bits_traceBlockInPipe_iretire'])
        self.io_enq_req_2_bits_traceBlockInPipe_ilastsize = _PinWrapper(self._xpins['io_enq_req_2_bits_traceBlockInPipe_ilastsize'])
        self.io_enq_req_2_bits_eliminatedMove = _PinWrapper(self._xpins['io_enq_req_2_bits_eliminatedMove'])
        self.io_enq_req_2_bits_snapshot = _PinWrapper(self._xpins['io_enq_req_2_bits_snapshot'])
        self.io_enq_req_2_bits_lqIdx_value = _PinWrapper(self._xpins['io_enq_req_2_bits_lqIdx_value'])
        self.io_enq_req_2_bits_sqIdx_value = _PinWrapper(self._xpins['io_enq_req_2_bits_sqIdx_value'])
        self.io_enq_req_2_bits_singleStep = _PinWrapper(self._xpins['io_enq_req_2_bits_singleStep'])
        self.io_enq_req_2_bits_debug_sim_trig = _PinWrapper(self._xpins['io_enq_req_2_bits_debug_sim_trig'])
        self.io_enq_req_3_valid = _PinWrapper(self._xpins['io_enq_req_3_valid'])
        self.io_enq_req_3_bits_instr = _PinWrapper(self._xpins['io_enq_req_3_bits_instr'])
        self.io_enq_req_3_bits_pc = _PinWrapper(self._xpins['io_enq_req_3_bits_pc'])
        self.io_enq_req_3_bits_exceptionVec_0 = _PinWrapper(self._xpins['io_enq_req_3_bits_exceptionVec_0'])
        self.io_enq_req_3_bits_exceptionVec_1 = _PinWrapper(self._xpins['io_enq_req_3_bits_exceptionVec_1'])
        self.io_enq_req_3_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_enq_req_3_bits_exceptionVec_2'])
        self.io_enq_req_3_bits_exceptionVec_3 = _PinWrapper(self._xpins['io_enq_req_3_bits_exceptionVec_3'])
        self.io_enq_req_3_bits_exceptionVec_12 = _PinWrapper(self._xpins['io_enq_req_3_bits_exceptionVec_12'])
        self.io_enq_req_3_bits_exceptionVec_20 = _PinWrapper(self._xpins['io_enq_req_3_bits_exceptionVec_20'])
        self.io_enq_req_3_bits_exceptionVec_22 = _PinWrapper(self._xpins['io_enq_req_3_bits_exceptionVec_22'])
        self.io_enq_req_3_bits_isFetchMalAddr = _PinWrapper(self._xpins['io_enq_req_3_bits_isFetchMalAddr'])
        self.io_enq_req_3_bits_hasException = _PinWrapper(self._xpins['io_enq_req_3_bits_hasException'])
        self.io_enq_req_3_bits_trigger = _PinWrapper(self._xpins['io_enq_req_3_bits_trigger'])
        self.io_enq_req_3_bits_preDecodeInfo_isRVC = _PinWrapper(self._xpins['io_enq_req_3_bits_preDecodeInfo_isRVC'])
        self.io_enq_req_3_bits_crossPageIPFFix = _PinWrapper(self._xpins['io_enq_req_3_bits_crossPageIPFFix'])
        self.io_enq_req_3_bits_ftqPtr_flag = _PinWrapper(self._xpins['io_enq_req_3_bits_ftqPtr_flag'])
        self.io_enq_req_3_bits_ftqPtr_value = _PinWrapper(self._xpins['io_enq_req_3_bits_ftqPtr_value'])
        self.io_enq_req_3_bits_ftqOffset = _PinWrapper(self._xpins['io_enq_req_3_bits_ftqOffset'])
        self.io_enq_req_3_bits_ldest = _PinWrapper(self._xpins['io_enq_req_3_bits_ldest'])
        self.io_enq_req_3_bits_fuType = _PinWrapper(self._xpins['io_enq_req_3_bits_fuType'])
        self.io_enq_req_3_bits_fuOpType = _PinWrapper(self._xpins['io_enq_req_3_bits_fuOpType'])
        self.io_enq_req_3_bits_rfWen = _PinWrapper(self._xpins['io_enq_req_3_bits_rfWen'])
        self.io_enq_req_3_bits_fpWen = _PinWrapper(self._xpins['io_enq_req_3_bits_fpWen'])
        self.io_enq_req_3_bits_vecWen = _PinWrapper(self._xpins['io_enq_req_3_bits_vecWen'])
        self.io_enq_req_3_bits_v0Wen = _PinWrapper(self._xpins['io_enq_req_3_bits_v0Wen'])
        self.io_enq_req_3_bits_vlWen = _PinWrapper(self._xpins['io_enq_req_3_bits_vlWen'])
        self.io_enq_req_3_bits_isXSTrap = _PinWrapper(self._xpins['io_enq_req_3_bits_isXSTrap'])
        self.io_enq_req_3_bits_waitForward = _PinWrapper(self._xpins['io_enq_req_3_bits_waitForward'])
        self.io_enq_req_3_bits_blockBackward = _PinWrapper(self._xpins['io_enq_req_3_bits_blockBackward'])
        self.io_enq_req_3_bits_flushPipe = _PinWrapper(self._xpins['io_enq_req_3_bits_flushPipe'])
        self.io_enq_req_3_bits_vpu_vill = _PinWrapper(self._xpins['io_enq_req_3_bits_vpu_vill'])
        self.io_enq_req_3_bits_vpu_vma = _PinWrapper(self._xpins['io_enq_req_3_bits_vpu_vma'])
        self.io_enq_req_3_bits_vpu_vta = _PinWrapper(self._xpins['io_enq_req_3_bits_vpu_vta'])
        self.io_enq_req_3_bits_vpu_vsew = _PinWrapper(self._xpins['io_enq_req_3_bits_vpu_vsew'])
        self.io_enq_req_3_bits_vpu_vlmul = _PinWrapper(self._xpins['io_enq_req_3_bits_vpu_vlmul'])
        self.io_enq_req_3_bits_vpu_specVill = _PinWrapper(self._xpins['io_enq_req_3_bits_vpu_specVill'])
        self.io_enq_req_3_bits_vpu_specVma = _PinWrapper(self._xpins['io_enq_req_3_bits_vpu_specVma'])
        self.io_enq_req_3_bits_vpu_specVta = _PinWrapper(self._xpins['io_enq_req_3_bits_vpu_specVta'])
        self.io_enq_req_3_bits_vpu_specVsew = _PinWrapper(self._xpins['io_enq_req_3_bits_vpu_specVsew'])
        self.io_enq_req_3_bits_vpu_specVlmul = _PinWrapper(self._xpins['io_enq_req_3_bits_vpu_specVlmul'])
        self.io_enq_req_3_bits_vlsInstr = _PinWrapper(self._xpins['io_enq_req_3_bits_vlsInstr'])
        self.io_enq_req_3_bits_wfflags = _PinWrapper(self._xpins['io_enq_req_3_bits_wfflags'])
        self.io_enq_req_3_bits_isMove = _PinWrapper(self._xpins['io_enq_req_3_bits_isMove'])
        self.io_enq_req_3_bits_isVset = _PinWrapper(self._xpins['io_enq_req_3_bits_isVset'])
        self.io_enq_req_3_bits_firstUop = _PinWrapper(self._xpins['io_enq_req_3_bits_firstUop'])
        self.io_enq_req_3_bits_lastUop = _PinWrapper(self._xpins['io_enq_req_3_bits_lastUop'])
        self.io_enq_req_3_bits_numWB = _PinWrapper(self._xpins['io_enq_req_3_bits_numWB'])
        self.io_enq_req_3_bits_commitType = _PinWrapper(self._xpins['io_enq_req_3_bits_commitType'])
        self.io_enq_req_3_bits_pdest = _PinWrapper(self._xpins['io_enq_req_3_bits_pdest'])
        self.io_enq_req_3_bits_robIdx_flag = _PinWrapper(self._xpins['io_enq_req_3_bits_robIdx_flag'])
        self.io_enq_req_3_bits_robIdx_value = _PinWrapper(self._xpins['io_enq_req_3_bits_robIdx_value'])
        self.io_enq_req_3_bits_instrSize = _PinWrapper(self._xpins['io_enq_req_3_bits_instrSize'])
        self.io_enq_req_3_bits_dirtyFs = _PinWrapper(self._xpins['io_enq_req_3_bits_dirtyFs'])
        self.io_enq_req_3_bits_dirtyVs = _PinWrapper(self._xpins['io_enq_req_3_bits_dirtyVs'])
        self.io_enq_req_3_bits_traceBlockInPipe_itype = _PinWrapper(self._xpins['io_enq_req_3_bits_traceBlockInPipe_itype'])
        self.io_enq_req_3_bits_traceBlockInPipe_iretire = _PinWrapper(self._xpins['io_enq_req_3_bits_traceBlockInPipe_iretire'])
        self.io_enq_req_3_bits_traceBlockInPipe_ilastsize = _PinWrapper(self._xpins['io_enq_req_3_bits_traceBlockInPipe_ilastsize'])
        self.io_enq_req_3_bits_eliminatedMove = _PinWrapper(self._xpins['io_enq_req_3_bits_eliminatedMove'])
        self.io_enq_req_3_bits_snapshot = _PinWrapper(self._xpins['io_enq_req_3_bits_snapshot'])
        self.io_enq_req_3_bits_lqIdx_value = _PinWrapper(self._xpins['io_enq_req_3_bits_lqIdx_value'])
        self.io_enq_req_3_bits_sqIdx_value = _PinWrapper(self._xpins['io_enq_req_3_bits_sqIdx_value'])
        self.io_enq_req_3_bits_singleStep = _PinWrapper(self._xpins['io_enq_req_3_bits_singleStep'])
        self.io_enq_req_3_bits_debug_sim_trig = _PinWrapper(self._xpins['io_enq_req_3_bits_debug_sim_trig'])
        self.io_enq_req_4_valid = _PinWrapper(self._xpins['io_enq_req_4_valid'])
        self.io_enq_req_4_bits_instr = _PinWrapper(self._xpins['io_enq_req_4_bits_instr'])
        self.io_enq_req_4_bits_pc = _PinWrapper(self._xpins['io_enq_req_4_bits_pc'])
        self.io_enq_req_4_bits_exceptionVec_0 = _PinWrapper(self._xpins['io_enq_req_4_bits_exceptionVec_0'])
        self.io_enq_req_4_bits_exceptionVec_1 = _PinWrapper(self._xpins['io_enq_req_4_bits_exceptionVec_1'])
        self.io_enq_req_4_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_enq_req_4_bits_exceptionVec_2'])
        self.io_enq_req_4_bits_exceptionVec_3 = _PinWrapper(self._xpins['io_enq_req_4_bits_exceptionVec_3'])
        self.io_enq_req_4_bits_exceptionVec_12 = _PinWrapper(self._xpins['io_enq_req_4_bits_exceptionVec_12'])
        self.io_enq_req_4_bits_exceptionVec_20 = _PinWrapper(self._xpins['io_enq_req_4_bits_exceptionVec_20'])
        self.io_enq_req_4_bits_exceptionVec_22 = _PinWrapper(self._xpins['io_enq_req_4_bits_exceptionVec_22'])
        self.io_enq_req_4_bits_isFetchMalAddr = _PinWrapper(self._xpins['io_enq_req_4_bits_isFetchMalAddr'])
        self.io_enq_req_4_bits_hasException = _PinWrapper(self._xpins['io_enq_req_4_bits_hasException'])
        self.io_enq_req_4_bits_trigger = _PinWrapper(self._xpins['io_enq_req_4_bits_trigger'])
        self.io_enq_req_4_bits_preDecodeInfo_isRVC = _PinWrapper(self._xpins['io_enq_req_4_bits_preDecodeInfo_isRVC'])
        self.io_enq_req_4_bits_crossPageIPFFix = _PinWrapper(self._xpins['io_enq_req_4_bits_crossPageIPFFix'])
        self.io_enq_req_4_bits_ftqPtr_flag = _PinWrapper(self._xpins['io_enq_req_4_bits_ftqPtr_flag'])
        self.io_enq_req_4_bits_ftqPtr_value = _PinWrapper(self._xpins['io_enq_req_4_bits_ftqPtr_value'])
        self.io_enq_req_4_bits_ftqOffset = _PinWrapper(self._xpins['io_enq_req_4_bits_ftqOffset'])
        self.io_enq_req_4_bits_ldest = _PinWrapper(self._xpins['io_enq_req_4_bits_ldest'])
        self.io_enq_req_4_bits_fuType = _PinWrapper(self._xpins['io_enq_req_4_bits_fuType'])
        self.io_enq_req_4_bits_fuOpType = _PinWrapper(self._xpins['io_enq_req_4_bits_fuOpType'])
        self.io_enq_req_4_bits_rfWen = _PinWrapper(self._xpins['io_enq_req_4_bits_rfWen'])
        self.io_enq_req_4_bits_fpWen = _PinWrapper(self._xpins['io_enq_req_4_bits_fpWen'])
        self.io_enq_req_4_bits_vecWen = _PinWrapper(self._xpins['io_enq_req_4_bits_vecWen'])
        self.io_enq_req_4_bits_v0Wen = _PinWrapper(self._xpins['io_enq_req_4_bits_v0Wen'])
        self.io_enq_req_4_bits_vlWen = _PinWrapper(self._xpins['io_enq_req_4_bits_vlWen'])
        self.io_enq_req_4_bits_isXSTrap = _PinWrapper(self._xpins['io_enq_req_4_bits_isXSTrap'])
        self.io_enq_req_4_bits_waitForward = _PinWrapper(self._xpins['io_enq_req_4_bits_waitForward'])
        self.io_enq_req_4_bits_blockBackward = _PinWrapper(self._xpins['io_enq_req_4_bits_blockBackward'])
        self.io_enq_req_4_bits_flushPipe = _PinWrapper(self._xpins['io_enq_req_4_bits_flushPipe'])
        self.io_enq_req_4_bits_vpu_vill = _PinWrapper(self._xpins['io_enq_req_4_bits_vpu_vill'])
        self.io_enq_req_4_bits_vpu_vma = _PinWrapper(self._xpins['io_enq_req_4_bits_vpu_vma'])
        self.io_enq_req_4_bits_vpu_vta = _PinWrapper(self._xpins['io_enq_req_4_bits_vpu_vta'])
        self.io_enq_req_4_bits_vpu_vsew = _PinWrapper(self._xpins['io_enq_req_4_bits_vpu_vsew'])
        self.io_enq_req_4_bits_vpu_vlmul = _PinWrapper(self._xpins['io_enq_req_4_bits_vpu_vlmul'])
        self.io_enq_req_4_bits_vpu_specVill = _PinWrapper(self._xpins['io_enq_req_4_bits_vpu_specVill'])
        self.io_enq_req_4_bits_vpu_specVma = _PinWrapper(self._xpins['io_enq_req_4_bits_vpu_specVma'])
        self.io_enq_req_4_bits_vpu_specVta = _PinWrapper(self._xpins['io_enq_req_4_bits_vpu_specVta'])
        self.io_enq_req_4_bits_vpu_specVsew = _PinWrapper(self._xpins['io_enq_req_4_bits_vpu_specVsew'])
        self.io_enq_req_4_bits_vpu_specVlmul = _PinWrapper(self._xpins['io_enq_req_4_bits_vpu_specVlmul'])
        self.io_enq_req_4_bits_vlsInstr = _PinWrapper(self._xpins['io_enq_req_4_bits_vlsInstr'])
        self.io_enq_req_4_bits_wfflags = _PinWrapper(self._xpins['io_enq_req_4_bits_wfflags'])
        self.io_enq_req_4_bits_isMove = _PinWrapper(self._xpins['io_enq_req_4_bits_isMove'])
        self.io_enq_req_4_bits_isVset = _PinWrapper(self._xpins['io_enq_req_4_bits_isVset'])
        self.io_enq_req_4_bits_firstUop = _PinWrapper(self._xpins['io_enq_req_4_bits_firstUop'])
        self.io_enq_req_4_bits_lastUop = _PinWrapper(self._xpins['io_enq_req_4_bits_lastUop'])
        self.io_enq_req_4_bits_numWB = _PinWrapper(self._xpins['io_enq_req_4_bits_numWB'])
        self.io_enq_req_4_bits_commitType = _PinWrapper(self._xpins['io_enq_req_4_bits_commitType'])
        self.io_enq_req_4_bits_pdest = _PinWrapper(self._xpins['io_enq_req_4_bits_pdest'])
        self.io_enq_req_4_bits_robIdx_flag = _PinWrapper(self._xpins['io_enq_req_4_bits_robIdx_flag'])
        self.io_enq_req_4_bits_robIdx_value = _PinWrapper(self._xpins['io_enq_req_4_bits_robIdx_value'])
        self.io_enq_req_4_bits_instrSize = _PinWrapper(self._xpins['io_enq_req_4_bits_instrSize'])
        self.io_enq_req_4_bits_dirtyFs = _PinWrapper(self._xpins['io_enq_req_4_bits_dirtyFs'])
        self.io_enq_req_4_bits_dirtyVs = _PinWrapper(self._xpins['io_enq_req_4_bits_dirtyVs'])
        self.io_enq_req_4_bits_traceBlockInPipe_itype = _PinWrapper(self._xpins['io_enq_req_4_bits_traceBlockInPipe_itype'])
        self.io_enq_req_4_bits_traceBlockInPipe_iretire = _PinWrapper(self._xpins['io_enq_req_4_bits_traceBlockInPipe_iretire'])
        self.io_enq_req_4_bits_traceBlockInPipe_ilastsize = _PinWrapper(self._xpins['io_enq_req_4_bits_traceBlockInPipe_ilastsize'])
        self.io_enq_req_4_bits_eliminatedMove = _PinWrapper(self._xpins['io_enq_req_4_bits_eliminatedMove'])
        self.io_enq_req_4_bits_snapshot = _PinWrapper(self._xpins['io_enq_req_4_bits_snapshot'])
        self.io_enq_req_4_bits_lqIdx_value = _PinWrapper(self._xpins['io_enq_req_4_bits_lqIdx_value'])
        self.io_enq_req_4_bits_sqIdx_value = _PinWrapper(self._xpins['io_enq_req_4_bits_sqIdx_value'])
        self.io_enq_req_4_bits_singleStep = _PinWrapper(self._xpins['io_enq_req_4_bits_singleStep'])
        self.io_enq_req_4_bits_debug_sim_trig = _PinWrapper(self._xpins['io_enq_req_4_bits_debug_sim_trig'])
        self.io_enq_req_5_valid = _PinWrapper(self._xpins['io_enq_req_5_valid'])
        self.io_enq_req_5_bits_instr = _PinWrapper(self._xpins['io_enq_req_5_bits_instr'])
        self.io_enq_req_5_bits_pc = _PinWrapper(self._xpins['io_enq_req_5_bits_pc'])
        self.io_enq_req_5_bits_exceptionVec_0 = _PinWrapper(self._xpins['io_enq_req_5_bits_exceptionVec_0'])
        self.io_enq_req_5_bits_exceptionVec_1 = _PinWrapper(self._xpins['io_enq_req_5_bits_exceptionVec_1'])
        self.io_enq_req_5_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_enq_req_5_bits_exceptionVec_2'])
        self.io_enq_req_5_bits_exceptionVec_3 = _PinWrapper(self._xpins['io_enq_req_5_bits_exceptionVec_3'])
        self.io_enq_req_5_bits_exceptionVec_12 = _PinWrapper(self._xpins['io_enq_req_5_bits_exceptionVec_12'])
        self.io_enq_req_5_bits_exceptionVec_20 = _PinWrapper(self._xpins['io_enq_req_5_bits_exceptionVec_20'])
        self.io_enq_req_5_bits_exceptionVec_22 = _PinWrapper(self._xpins['io_enq_req_5_bits_exceptionVec_22'])
        self.io_enq_req_5_bits_isFetchMalAddr = _PinWrapper(self._xpins['io_enq_req_5_bits_isFetchMalAddr'])
        self.io_enq_req_5_bits_hasException = _PinWrapper(self._xpins['io_enq_req_5_bits_hasException'])
        self.io_enq_req_5_bits_trigger = _PinWrapper(self._xpins['io_enq_req_5_bits_trigger'])
        self.io_enq_req_5_bits_preDecodeInfo_isRVC = _PinWrapper(self._xpins['io_enq_req_5_bits_preDecodeInfo_isRVC'])
        self.io_enq_req_5_bits_crossPageIPFFix = _PinWrapper(self._xpins['io_enq_req_5_bits_crossPageIPFFix'])
        self.io_enq_req_5_bits_ftqPtr_flag = _PinWrapper(self._xpins['io_enq_req_5_bits_ftqPtr_flag'])
        self.io_enq_req_5_bits_ftqPtr_value = _PinWrapper(self._xpins['io_enq_req_5_bits_ftqPtr_value'])
        self.io_enq_req_5_bits_ftqOffset = _PinWrapper(self._xpins['io_enq_req_5_bits_ftqOffset'])
        self.io_enq_req_5_bits_ldest = _PinWrapper(self._xpins['io_enq_req_5_bits_ldest'])
        self.io_enq_req_5_bits_fuType = _PinWrapper(self._xpins['io_enq_req_5_bits_fuType'])
        self.io_enq_req_5_bits_fuOpType = _PinWrapper(self._xpins['io_enq_req_5_bits_fuOpType'])
        self.io_enq_req_5_bits_rfWen = _PinWrapper(self._xpins['io_enq_req_5_bits_rfWen'])
        self.io_enq_req_5_bits_fpWen = _PinWrapper(self._xpins['io_enq_req_5_bits_fpWen'])
        self.io_enq_req_5_bits_vecWen = _PinWrapper(self._xpins['io_enq_req_5_bits_vecWen'])
        self.io_enq_req_5_bits_v0Wen = _PinWrapper(self._xpins['io_enq_req_5_bits_v0Wen'])
        self.io_enq_req_5_bits_vlWen = _PinWrapper(self._xpins['io_enq_req_5_bits_vlWen'])
        self.io_enq_req_5_bits_isXSTrap = _PinWrapper(self._xpins['io_enq_req_5_bits_isXSTrap'])
        self.io_enq_req_5_bits_waitForward = _PinWrapper(self._xpins['io_enq_req_5_bits_waitForward'])
        self.io_enq_req_5_bits_blockBackward = _PinWrapper(self._xpins['io_enq_req_5_bits_blockBackward'])
        self.io_enq_req_5_bits_flushPipe = _PinWrapper(self._xpins['io_enq_req_5_bits_flushPipe'])
        self.io_enq_req_5_bits_vpu_vill = _PinWrapper(self._xpins['io_enq_req_5_bits_vpu_vill'])
        self.io_enq_req_5_bits_vpu_vma = _PinWrapper(self._xpins['io_enq_req_5_bits_vpu_vma'])
        self.io_enq_req_5_bits_vpu_vta = _PinWrapper(self._xpins['io_enq_req_5_bits_vpu_vta'])
        self.io_enq_req_5_bits_vpu_vsew = _PinWrapper(self._xpins['io_enq_req_5_bits_vpu_vsew'])
        self.io_enq_req_5_bits_vpu_vlmul = _PinWrapper(self._xpins['io_enq_req_5_bits_vpu_vlmul'])
        self.io_enq_req_5_bits_vpu_specVill = _PinWrapper(self._xpins['io_enq_req_5_bits_vpu_specVill'])
        self.io_enq_req_5_bits_vpu_specVma = _PinWrapper(self._xpins['io_enq_req_5_bits_vpu_specVma'])
        self.io_enq_req_5_bits_vpu_specVta = _PinWrapper(self._xpins['io_enq_req_5_bits_vpu_specVta'])
        self.io_enq_req_5_bits_vpu_specVsew = _PinWrapper(self._xpins['io_enq_req_5_bits_vpu_specVsew'])
        self.io_enq_req_5_bits_vpu_specVlmul = _PinWrapper(self._xpins['io_enq_req_5_bits_vpu_specVlmul'])
        self.io_enq_req_5_bits_vlsInstr = _PinWrapper(self._xpins['io_enq_req_5_bits_vlsInstr'])
        self.io_enq_req_5_bits_wfflags = _PinWrapper(self._xpins['io_enq_req_5_bits_wfflags'])
        self.io_enq_req_5_bits_isMove = _PinWrapper(self._xpins['io_enq_req_5_bits_isMove'])
        self.io_enq_req_5_bits_isVset = _PinWrapper(self._xpins['io_enq_req_5_bits_isVset'])
        self.io_enq_req_5_bits_firstUop = _PinWrapper(self._xpins['io_enq_req_5_bits_firstUop'])
        self.io_enq_req_5_bits_lastUop = _PinWrapper(self._xpins['io_enq_req_5_bits_lastUop'])
        self.io_enq_req_5_bits_numWB = _PinWrapper(self._xpins['io_enq_req_5_bits_numWB'])
        self.io_enq_req_5_bits_commitType = _PinWrapper(self._xpins['io_enq_req_5_bits_commitType'])
        self.io_enq_req_5_bits_pdest = _PinWrapper(self._xpins['io_enq_req_5_bits_pdest'])
        self.io_enq_req_5_bits_robIdx_flag = _PinWrapper(self._xpins['io_enq_req_5_bits_robIdx_flag'])
        self.io_enq_req_5_bits_robIdx_value = _PinWrapper(self._xpins['io_enq_req_5_bits_robIdx_value'])
        self.io_enq_req_5_bits_instrSize = _PinWrapper(self._xpins['io_enq_req_5_bits_instrSize'])
        self.io_enq_req_5_bits_dirtyFs = _PinWrapper(self._xpins['io_enq_req_5_bits_dirtyFs'])
        self.io_enq_req_5_bits_dirtyVs = _PinWrapper(self._xpins['io_enq_req_5_bits_dirtyVs'])
        self.io_enq_req_5_bits_traceBlockInPipe_itype = _PinWrapper(self._xpins['io_enq_req_5_bits_traceBlockInPipe_itype'])
        self.io_enq_req_5_bits_traceBlockInPipe_iretire = _PinWrapper(self._xpins['io_enq_req_5_bits_traceBlockInPipe_iretire'])
        self.io_enq_req_5_bits_traceBlockInPipe_ilastsize = _PinWrapper(self._xpins['io_enq_req_5_bits_traceBlockInPipe_ilastsize'])
        self.io_enq_req_5_bits_eliminatedMove = _PinWrapper(self._xpins['io_enq_req_5_bits_eliminatedMove'])
        self.io_enq_req_5_bits_snapshot = _PinWrapper(self._xpins['io_enq_req_5_bits_snapshot'])
        self.io_enq_req_5_bits_lqIdx_value = _PinWrapper(self._xpins['io_enq_req_5_bits_lqIdx_value'])
        self.io_enq_req_5_bits_sqIdx_value = _PinWrapper(self._xpins['io_enq_req_5_bits_sqIdx_value'])
        self.io_enq_req_5_bits_singleStep = _PinWrapper(self._xpins['io_enq_req_5_bits_singleStep'])
        self.io_enq_req_5_bits_debug_sim_trig = _PinWrapper(self._xpins['io_enq_req_5_bits_debug_sim_trig'])
        self.compare = _PinWrapper(self._xpins['compare'])
        self.rename_in_agent_xaction = _PinWrapper(self._xpins['rename_in_agent_xaction'])
        self.super_result = _PinWrapper(self._xpins['super_result'])
        self.io_writeback_24_valid = _PinWrapper(self._xpins['io_writeback_24_valid'])
        self.io_writeback_24_bits_data_0 = _PinWrapper(self._xpins['io_writeback_24_bits_data_0'])
        self.io_writeback_24_bits_pdest = _PinWrapper(self._xpins['io_writeback_24_bits_pdest'])
        self.io_writeback_24_bits_robIdx_flag = _PinWrapper(self._xpins['io_writeback_24_bits_robIdx_flag'])
        self.io_writeback_24_bits_robIdx_value = _PinWrapper(self._xpins['io_writeback_24_bits_robIdx_value'])
        self.io_writeback_24_bits_vecWen = _PinWrapper(self._xpins['io_writeback_24_bits_vecWen'])
        self.io_writeback_24_bits_v0Wen = _PinWrapper(self._xpins['io_writeback_24_bits_v0Wen'])
        self.io_writeback_24_bits_vlWen = _PinWrapper(self._xpins['io_writeback_24_bits_vlWen'])
        self.io_writeback_24_bits_exceptionVec_0 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_0'])
        self.io_writeback_24_bits_exceptionVec_1 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_1'])
        self.io_writeback_24_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_2'])
        self.io_writeback_24_bits_exceptionVec_3 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_3'])
        self.io_writeback_24_bits_exceptionVec_4 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_4'])
        self.io_writeback_24_bits_exceptionVec_5 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_5'])
        self.io_writeback_24_bits_exceptionVec_6 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_6'])
        self.io_writeback_24_bits_exceptionVec_7 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_7'])
        self.io_writeback_24_bits_exceptionVec_8 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_8'])
        self.io_writeback_24_bits_exceptionVec_9 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_9'])
        self.io_writeback_24_bits_exceptionVec_10 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_10'])
        self.io_writeback_24_bits_exceptionVec_11 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_11'])
        self.io_writeback_24_bits_exceptionVec_12 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_12'])
        self.io_writeback_24_bits_exceptionVec_13 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_13'])
        self.io_writeback_24_bits_exceptionVec_14 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_14'])
        self.io_writeback_24_bits_exceptionVec_15 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_15'])
        self.io_writeback_24_bits_exceptionVec_16 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_16'])
        self.io_writeback_24_bits_exceptionVec_17 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_17'])
        self.io_writeback_24_bits_exceptionVec_18 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_18'])
        self.io_writeback_24_bits_exceptionVec_19 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_19'])
        self.io_writeback_24_bits_exceptionVec_20 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_20'])
        self.io_writeback_24_bits_exceptionVec_21 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_21'])
        self.io_writeback_24_bits_exceptionVec_22 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_22'])
        self.io_writeback_24_bits_exceptionVec_23 = _PinWrapper(self._xpins['io_writeback_24_bits_exceptionVec_23'])
        self.io_writeback_24_bits_flushPipe = _PinWrapper(self._xpins['io_writeback_24_bits_flushPipe'])
        self.io_writeback_24_bits_replay = _PinWrapper(self._xpins['io_writeback_24_bits_replay'])
        self.io_writeback_24_bits_trigger = _PinWrapper(self._xpins['io_writeback_24_bits_trigger'])
        self.io_writeback_24_bits_vls_vpu_vill = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_vill'])
        self.io_writeback_24_bits_vls_vpu_vma = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_vma'])
        self.io_writeback_24_bits_vls_vpu_vta = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_vta'])
        self.io_writeback_24_bits_vls_vpu_vsew = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_vsew'])
        self.io_writeback_24_bits_vls_vpu_vlmul = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_vlmul'])
        self.io_writeback_24_bits_vls_vpu_specVill = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_specVill'])
        self.io_writeback_24_bits_vls_vpu_specVma = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_specVma'])
        self.io_writeback_24_bits_vls_vpu_specVta = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_specVta'])
        self.io_writeback_24_bits_vls_vpu_specVsew = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_specVsew'])
        self.io_writeback_24_bits_vls_vpu_specVlmul = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_specVlmul'])
        self.io_writeback_24_bits_vls_vpu_vm = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_vm'])
        self.io_writeback_24_bits_vls_vpu_vstart = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_vstart'])
        self.io_writeback_24_bits_vls_vpu_frm = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_frm'])
        self.io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst'])
        self.io_writeback_24_bits_vls_vpu_fpu_isFP32Instr = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP32Instr'])
        self.io_writeback_24_bits_vls_vpu_fpu_isFP64Instr = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP64Instr'])
        self.io_writeback_24_bits_vls_vpu_fpu_isReduction = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_fpu_isReduction'])
        self.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2 = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2'])
        self.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4 = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4'])
        self.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8 = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8'])
        self.io_writeback_24_bits_vls_vpu_vxrm = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_vxrm'])
        self.io_writeback_24_bits_vls_vpu_vuopIdx = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_vuopIdx'])
        self.io_writeback_24_bits_vls_vpu_lastUop = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_lastUop'])
        self.io_writeback_24_bits_vls_vpu_vmask = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_vmask'])
        self.io_writeback_24_bits_vls_vpu_vl = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_vl'])
        self.io_writeback_24_bits_vls_vpu_nf = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_nf'])
        self.io_writeback_24_bits_vls_vpu_veew = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_veew'])
        self.io_writeback_24_bits_vls_vpu_isReverse = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_isReverse'])
        self.io_writeback_24_bits_vls_vpu_isExt = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_isExt'])
        self.io_writeback_24_bits_vls_vpu_isNarrow = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_isNarrow'])
        self.io_writeback_24_bits_vls_vpu_isDstMask = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_isDstMask'])
        self.io_writeback_24_bits_vls_vpu_isOpMask = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_isOpMask'])
        self.io_writeback_24_bits_vls_vpu_isMove = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_isMove'])
        self.io_writeback_24_bits_vls_vpu_isDependOldVd = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_isDependOldVd'])
        self.io_writeback_24_bits_vls_vpu_isWritePartVd = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_isWritePartVd'])
        self.io_writeback_24_bits_vls_vpu_isVleff = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vpu_isVleff'])
        self.io_writeback_24_bits_vls_oldVdPsrc = _PinWrapper(self._xpins['io_writeback_24_bits_vls_oldVdPsrc'])
        self.io_writeback_24_bits_vls_vdIdx = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vdIdx'])
        self.io_writeback_24_bits_vls_vdIdxInField = _PinWrapper(self._xpins['io_writeback_24_bits_vls_vdIdxInField'])
        self.io_writeback_24_bits_vls_isIndexed = _PinWrapper(self._xpins['io_writeback_24_bits_vls_isIndexed'])
        self.io_writeback_24_bits_vls_isMasked = _PinWrapper(self._xpins['io_writeback_24_bits_vls_isMasked'])
        self.io_writeback_24_bits_vls_isStrided = _PinWrapper(self._xpins['io_writeback_24_bits_vls_isStrided'])
        self.io_writeback_24_bits_vls_isWhole = _PinWrapper(self._xpins['io_writeback_24_bits_vls_isWhole'])
        self.io_writeback_24_bits_vls_isVecLoad = _PinWrapper(self._xpins['io_writeback_24_bits_vls_isVecLoad'])
        self.io_writeback_24_bits_vls_isVlm = _PinWrapper(self._xpins['io_writeback_24_bits_vls_isVlm'])
        self.io_writeback_24_bits_debug_isMMIO = _PinWrapper(self._xpins['io_writeback_24_bits_debug_isMMIO'])
        self.io_writeback_24_bits_debug_isNCIO = _PinWrapper(self._xpins['io_writeback_24_bits_debug_isNCIO'])
        self.io_writeback_24_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_writeback_24_bits_debug_isPerfCnt'])
        self.io_writeback_24_bits_debug_paddr = _PinWrapper(self._xpins['io_writeback_24_bits_debug_paddr'])
        self.io_writeback_24_bits_debug_vaddr = _PinWrapper(self._xpins['io_writeback_24_bits_debug_vaddr'])
        self.io_writeback_24_bits_debugInfo_eliminatedMove = _PinWrapper(self._xpins['io_writeback_24_bits_debugInfo_eliminatedMove'])
        self.io_writeback_24_bits_debugInfo_renameTime = _PinWrapper(self._xpins['io_writeback_24_bits_debugInfo_renameTime'])
        self.io_writeback_24_bits_debugInfo_dispatchTime = _PinWrapper(self._xpins['io_writeback_24_bits_debugInfo_dispatchTime'])
        self.io_writeback_24_bits_debugInfo_enqRsTime = _PinWrapper(self._xpins['io_writeback_24_bits_debugInfo_enqRsTime'])
        self.io_writeback_24_bits_debugInfo_selectTime = _PinWrapper(self._xpins['io_writeback_24_bits_debugInfo_selectTime'])
        self.io_writeback_24_bits_debugInfo_issueTime = _PinWrapper(self._xpins['io_writeback_24_bits_debugInfo_issueTime'])
        self.io_writeback_24_bits_debugInfo_writebackTime = _PinWrapper(self._xpins['io_writeback_24_bits_debugInfo_writebackTime'])
        self.io_writeback_24_bits_debugInfo_runahead_checkpoint_id = _PinWrapper(self._xpins['io_writeback_24_bits_debugInfo_runahead_checkpoint_id'])
        self.io_writeback_24_bits_debugInfo_tlbFirstReqTime = _PinWrapper(self._xpins['io_writeback_24_bits_debugInfo_tlbFirstReqTime'])
        self.io_writeback_24_bits_debugInfo_tlbRespTime = _PinWrapper(self._xpins['io_writeback_24_bits_debugInfo_tlbRespTime'])
        self.io_writeback_24_bits_debug_seqNum = _PinWrapper(self._xpins['io_writeback_24_bits_debug_seqNum'])
        self.io_writeback_23_valid = _PinWrapper(self._xpins['io_writeback_23_valid'])
        self.io_writeback_23_bits_data_0 = _PinWrapper(self._xpins['io_writeback_23_bits_data_0'])
        self.io_writeback_23_bits_pdest = _PinWrapper(self._xpins['io_writeback_23_bits_pdest'])
        self.io_writeback_23_bits_robIdx_flag = _PinWrapper(self._xpins['io_writeback_23_bits_robIdx_flag'])
        self.io_writeback_23_bits_robIdx_value = _PinWrapper(self._xpins['io_writeback_23_bits_robIdx_value'])
        self.io_writeback_23_bits_vecWen = _PinWrapper(self._xpins['io_writeback_23_bits_vecWen'])
        self.io_writeback_23_bits_v0Wen = _PinWrapper(self._xpins['io_writeback_23_bits_v0Wen'])
        self.io_writeback_23_bits_vlWen = _PinWrapper(self._xpins['io_writeback_23_bits_vlWen'])
        self.io_writeback_23_bits_exceptionVec_0 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_0'])
        self.io_writeback_23_bits_exceptionVec_1 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_1'])
        self.io_writeback_23_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_2'])
        self.io_writeback_23_bits_exceptionVec_3 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_3'])
        self.io_writeback_23_bits_exceptionVec_4 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_4'])
        self.io_writeback_23_bits_exceptionVec_5 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_5'])
        self.io_writeback_23_bits_exceptionVec_6 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_6'])
        self.io_writeback_23_bits_exceptionVec_7 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_7'])
        self.io_writeback_23_bits_exceptionVec_8 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_8'])
        self.io_writeback_23_bits_exceptionVec_9 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_9'])
        self.io_writeback_23_bits_exceptionVec_10 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_10'])
        self.io_writeback_23_bits_exceptionVec_11 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_11'])
        self.io_writeback_23_bits_exceptionVec_12 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_12'])
        self.io_writeback_23_bits_exceptionVec_13 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_13'])
        self.io_writeback_23_bits_exceptionVec_14 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_14'])
        self.io_writeback_23_bits_exceptionVec_15 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_15'])
        self.io_writeback_23_bits_exceptionVec_16 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_16'])
        self.io_writeback_23_bits_exceptionVec_17 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_17'])
        self.io_writeback_23_bits_exceptionVec_18 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_18'])
        self.io_writeback_23_bits_exceptionVec_19 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_19'])
        self.io_writeback_23_bits_exceptionVec_20 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_20'])
        self.io_writeback_23_bits_exceptionVec_21 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_21'])
        self.io_writeback_23_bits_exceptionVec_22 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_22'])
        self.io_writeback_23_bits_exceptionVec_23 = _PinWrapper(self._xpins['io_writeback_23_bits_exceptionVec_23'])
        self.io_writeback_23_bits_flushPipe = _PinWrapper(self._xpins['io_writeback_23_bits_flushPipe'])
        self.io_writeback_23_bits_replay = _PinWrapper(self._xpins['io_writeback_23_bits_replay'])
        self.io_writeback_23_bits_trigger = _PinWrapper(self._xpins['io_writeback_23_bits_trigger'])
        self.io_writeback_23_bits_vls_vpu_vill = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_vill'])
        self.io_writeback_23_bits_vls_vpu_vma = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_vma'])
        self.io_writeback_23_bits_vls_vpu_vta = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_vta'])
        self.io_writeback_23_bits_vls_vpu_vsew = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_vsew'])
        self.io_writeback_23_bits_vls_vpu_vlmul = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_vlmul'])
        self.io_writeback_23_bits_vls_vpu_specVill = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_specVill'])
        self.io_writeback_23_bits_vls_vpu_specVma = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_specVma'])
        self.io_writeback_23_bits_vls_vpu_specVta = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_specVta'])
        self.io_writeback_23_bits_vls_vpu_specVsew = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_specVsew'])
        self.io_writeback_23_bits_vls_vpu_specVlmul = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_specVlmul'])
        self.io_writeback_23_bits_vls_vpu_vm = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_vm'])
        self.io_writeback_23_bits_vls_vpu_vstart = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_vstart'])
        self.io_writeback_23_bits_vls_vpu_frm = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_frm'])
        self.io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst'])
        self.io_writeback_23_bits_vls_vpu_fpu_isFP32Instr = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP32Instr'])
        self.io_writeback_23_bits_vls_vpu_fpu_isFP64Instr = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP64Instr'])
        self.io_writeback_23_bits_vls_vpu_fpu_isReduction = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_fpu_isReduction'])
        self.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2 = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2'])
        self.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4 = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4'])
        self.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8 = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8'])
        self.io_writeback_23_bits_vls_vpu_vxrm = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_vxrm'])
        self.io_writeback_23_bits_vls_vpu_vuopIdx = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_vuopIdx'])
        self.io_writeback_23_bits_vls_vpu_lastUop = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_lastUop'])
        self.io_writeback_23_bits_vls_vpu_vmask = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_vmask'])
        self.io_writeback_23_bits_vls_vpu_vl = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_vl'])
        self.io_writeback_23_bits_vls_vpu_nf = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_nf'])
        self.io_writeback_23_bits_vls_vpu_veew = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_veew'])
        self.io_writeback_23_bits_vls_vpu_isReverse = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_isReverse'])
        self.io_writeback_23_bits_vls_vpu_isExt = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_isExt'])
        self.io_writeback_23_bits_vls_vpu_isNarrow = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_isNarrow'])
        self.io_writeback_23_bits_vls_vpu_isDstMask = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_isDstMask'])
        self.io_writeback_23_bits_vls_vpu_isOpMask = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_isOpMask'])
        self.io_writeback_23_bits_vls_vpu_isMove = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_isMove'])
        self.io_writeback_23_bits_vls_vpu_isDependOldVd = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_isDependOldVd'])
        self.io_writeback_23_bits_vls_vpu_isWritePartVd = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_isWritePartVd'])
        self.io_writeback_23_bits_vls_vpu_isVleff = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vpu_isVleff'])
        self.io_writeback_23_bits_vls_oldVdPsrc = _PinWrapper(self._xpins['io_writeback_23_bits_vls_oldVdPsrc'])
        self.io_writeback_23_bits_vls_vdIdx = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vdIdx'])
        self.io_writeback_23_bits_vls_vdIdxInField = _PinWrapper(self._xpins['io_writeback_23_bits_vls_vdIdxInField'])
        self.io_writeback_23_bits_vls_isIndexed = _PinWrapper(self._xpins['io_writeback_23_bits_vls_isIndexed'])
        self.io_writeback_23_bits_vls_isMasked = _PinWrapper(self._xpins['io_writeback_23_bits_vls_isMasked'])
        self.io_writeback_23_bits_vls_isStrided = _PinWrapper(self._xpins['io_writeback_23_bits_vls_isStrided'])
        self.io_writeback_23_bits_vls_isWhole = _PinWrapper(self._xpins['io_writeback_23_bits_vls_isWhole'])
        self.io_writeback_23_bits_vls_isVecLoad = _PinWrapper(self._xpins['io_writeback_23_bits_vls_isVecLoad'])
        self.io_writeback_23_bits_vls_isVlm = _PinWrapper(self._xpins['io_writeback_23_bits_vls_isVlm'])
        self.io_writeback_23_bits_debug_isMMIO = _PinWrapper(self._xpins['io_writeback_23_bits_debug_isMMIO'])
        self.io_writeback_23_bits_debug_isNCIO = _PinWrapper(self._xpins['io_writeback_23_bits_debug_isNCIO'])
        self.io_writeback_23_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_writeback_23_bits_debug_isPerfCnt'])
        self.io_writeback_23_bits_debug_paddr = _PinWrapper(self._xpins['io_writeback_23_bits_debug_paddr'])
        self.io_writeback_23_bits_debug_vaddr = _PinWrapper(self._xpins['io_writeback_23_bits_debug_vaddr'])
        self.io_writeback_23_bits_debugInfo_eliminatedMove = _PinWrapper(self._xpins['io_writeback_23_bits_debugInfo_eliminatedMove'])
        self.io_writeback_23_bits_debugInfo_renameTime = _PinWrapper(self._xpins['io_writeback_23_bits_debugInfo_renameTime'])
        self.io_writeback_23_bits_debugInfo_dispatchTime = _PinWrapper(self._xpins['io_writeback_23_bits_debugInfo_dispatchTime'])
        self.io_writeback_23_bits_debugInfo_enqRsTime = _PinWrapper(self._xpins['io_writeback_23_bits_debugInfo_enqRsTime'])
        self.io_writeback_23_bits_debugInfo_selectTime = _PinWrapper(self._xpins['io_writeback_23_bits_debugInfo_selectTime'])
        self.io_writeback_23_bits_debugInfo_issueTime = _PinWrapper(self._xpins['io_writeback_23_bits_debugInfo_issueTime'])
        self.io_writeback_23_bits_debugInfo_writebackTime = _PinWrapper(self._xpins['io_writeback_23_bits_debugInfo_writebackTime'])
        self.io_writeback_23_bits_debugInfo_runahead_checkpoint_id = _PinWrapper(self._xpins['io_writeback_23_bits_debugInfo_runahead_checkpoint_id'])
        self.io_writeback_23_bits_debugInfo_tlbFirstReqTime = _PinWrapper(self._xpins['io_writeback_23_bits_debugInfo_tlbFirstReqTime'])
        self.io_writeback_23_bits_debugInfo_tlbRespTime = _PinWrapper(self._xpins['io_writeback_23_bits_debugInfo_tlbRespTime'])
        self.io_writeback_23_bits_debug_seqNum = _PinWrapper(self._xpins['io_writeback_23_bits_debug_seqNum'])
        self.io_writeback_22_valid = _PinWrapper(self._xpins['io_writeback_22_valid'])
        self.io_writeback_22_bits_data_0 = _PinWrapper(self._xpins['io_writeback_22_bits_data_0'])
        self.io_writeback_22_bits_pdest = _PinWrapper(self._xpins['io_writeback_22_bits_pdest'])
        self.io_writeback_22_bits_robIdx_flag = _PinWrapper(self._xpins['io_writeback_22_bits_robIdx_flag'])
        self.io_writeback_22_bits_robIdx_value = _PinWrapper(self._xpins['io_writeback_22_bits_robIdx_value'])
        self.io_writeback_22_bits_intWen = _PinWrapper(self._xpins['io_writeback_22_bits_intWen'])
        self.io_writeback_22_bits_fpWen = _PinWrapper(self._xpins['io_writeback_22_bits_fpWen'])
        self.io_writeback_22_bits_exceptionVec_0 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_0'])
        self.io_writeback_22_bits_exceptionVec_1 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_1'])
        self.io_writeback_22_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_2'])
        self.io_writeback_22_bits_exceptionVec_3 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_3'])
        self.io_writeback_22_bits_exceptionVec_4 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_4'])
        self.io_writeback_22_bits_exceptionVec_5 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_5'])
        self.io_writeback_22_bits_exceptionVec_6 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_6'])
        self.io_writeback_22_bits_exceptionVec_7 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_7'])
        self.io_writeback_22_bits_exceptionVec_8 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_8'])
        self.io_writeback_22_bits_exceptionVec_9 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_9'])
        self.io_writeback_22_bits_exceptionVec_10 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_10'])
        self.io_writeback_22_bits_exceptionVec_11 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_11'])
        self.io_writeback_22_bits_exceptionVec_12 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_12'])
        self.io_writeback_22_bits_exceptionVec_13 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_13'])
        self.io_writeback_22_bits_exceptionVec_14 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_14'])
        self.io_writeback_22_bits_exceptionVec_15 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_15'])
        self.io_writeback_22_bits_exceptionVec_16 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_16'])
        self.io_writeback_22_bits_exceptionVec_17 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_17'])
        self.io_writeback_22_bits_exceptionVec_18 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_18'])
        self.io_writeback_22_bits_exceptionVec_19 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_19'])
        self.io_writeback_22_bits_exceptionVec_20 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_20'])
        self.io_writeback_22_bits_exceptionVec_21 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_21'])
        self.io_writeback_22_bits_exceptionVec_22 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_22'])
        self.io_writeback_22_bits_exceptionVec_23 = _PinWrapper(self._xpins['io_writeback_22_bits_exceptionVec_23'])
        self.io_writeback_22_bits_flushPipe = _PinWrapper(self._xpins['io_writeback_22_bits_flushPipe'])
        self.io_writeback_22_bits_replay = _PinWrapper(self._xpins['io_writeback_22_bits_replay'])
        self.io_writeback_22_bits_lqIdx_flag = _PinWrapper(self._xpins['io_writeback_22_bits_lqIdx_flag'])
        self.io_writeback_22_bits_lqIdx_value = _PinWrapper(self._xpins['io_writeback_22_bits_lqIdx_value'])
        self.io_writeback_22_bits_trigger = _PinWrapper(self._xpins['io_writeback_22_bits_trigger'])
        self.io_writeback_22_bits_predecodeInfo_valid = _PinWrapper(self._xpins['io_writeback_22_bits_predecodeInfo_valid'])
        self.io_writeback_22_bits_predecodeInfo_isRVC = _PinWrapper(self._xpins['io_writeback_22_bits_predecodeInfo_isRVC'])
        self.io_writeback_22_bits_predecodeInfo_brType = _PinWrapper(self._xpins['io_writeback_22_bits_predecodeInfo_brType'])
        self.io_writeback_22_bits_predecodeInfo_isCall = _PinWrapper(self._xpins['io_writeback_22_bits_predecodeInfo_isCall'])
        self.io_writeback_22_bits_predecodeInfo_isRet = _PinWrapper(self._xpins['io_writeback_22_bits_predecodeInfo_isRet'])
        self.io_writeback_22_bits_debug_isMMIO = _PinWrapper(self._xpins['io_writeback_22_bits_debug_isMMIO'])
        self.io_writeback_22_bits_debug_isNCIO = _PinWrapper(self._xpins['io_writeback_22_bits_debug_isNCIO'])
        self.io_writeback_22_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_writeback_22_bits_debug_isPerfCnt'])
        self.io_writeback_22_bits_debug_paddr = _PinWrapper(self._xpins['io_writeback_22_bits_debug_paddr'])
        self.io_writeback_22_bits_debug_vaddr = _PinWrapper(self._xpins['io_writeback_22_bits_debug_vaddr'])
        self.io_writeback_22_bits_debugInfo_eliminatedMove = _PinWrapper(self._xpins['io_writeback_22_bits_debugInfo_eliminatedMove'])
        self.io_writeback_22_bits_debugInfo_renameTime = _PinWrapper(self._xpins['io_writeback_22_bits_debugInfo_renameTime'])
        self.io_writeback_22_bits_debugInfo_dispatchTime = _PinWrapper(self._xpins['io_writeback_22_bits_debugInfo_dispatchTime'])
        self.io_writeback_22_bits_debugInfo_enqRsTime = _PinWrapper(self._xpins['io_writeback_22_bits_debugInfo_enqRsTime'])
        self.io_writeback_22_bits_debugInfo_selectTime = _PinWrapper(self._xpins['io_writeback_22_bits_debugInfo_selectTime'])
        self.io_writeback_22_bits_debugInfo_issueTime = _PinWrapper(self._xpins['io_writeback_22_bits_debugInfo_issueTime'])
        self.io_writeback_22_bits_debugInfo_writebackTime = _PinWrapper(self._xpins['io_writeback_22_bits_debugInfo_writebackTime'])
        self.io_writeback_22_bits_debugInfo_runahead_checkpoint_id = _PinWrapper(self._xpins['io_writeback_22_bits_debugInfo_runahead_checkpoint_id'])
        self.io_writeback_22_bits_debugInfo_tlbFirstReqTime = _PinWrapper(self._xpins['io_writeback_22_bits_debugInfo_tlbFirstReqTime'])
        self.io_writeback_22_bits_debugInfo_tlbRespTime = _PinWrapper(self._xpins['io_writeback_22_bits_debugInfo_tlbRespTime'])
        self.io_writeback_22_bits_debug_seqNum = _PinWrapper(self._xpins['io_writeback_22_bits_debug_seqNum'])
        self.io_writeback_21_valid = _PinWrapper(self._xpins['io_writeback_21_valid'])
        self.io_writeback_21_bits_data_0 = _PinWrapper(self._xpins['io_writeback_21_bits_data_0'])
        self.io_writeback_21_bits_pdest = _PinWrapper(self._xpins['io_writeback_21_bits_pdest'])
        self.io_writeback_21_bits_robIdx_flag = _PinWrapper(self._xpins['io_writeback_21_bits_robIdx_flag'])
        self.io_writeback_21_bits_robIdx_value = _PinWrapper(self._xpins['io_writeback_21_bits_robIdx_value'])
        self.io_writeback_21_bits_intWen = _PinWrapper(self._xpins['io_writeback_21_bits_intWen'])
        self.io_writeback_21_bits_fpWen = _PinWrapper(self._xpins['io_writeback_21_bits_fpWen'])
        self.io_writeback_21_bits_exceptionVec_0 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_0'])
        self.io_writeback_21_bits_exceptionVec_1 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_1'])
        self.io_writeback_21_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_2'])
        self.io_writeback_21_bits_exceptionVec_3 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_3'])
        self.io_writeback_21_bits_exceptionVec_4 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_4'])
        self.io_writeback_21_bits_exceptionVec_5 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_5'])
        self.io_writeback_21_bits_exceptionVec_6 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_6'])
        self.io_writeback_21_bits_exceptionVec_7 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_7'])
        self.io_writeback_21_bits_exceptionVec_8 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_8'])
        self.io_writeback_21_bits_exceptionVec_9 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_9'])
        self.io_writeback_21_bits_exceptionVec_10 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_10'])
        self.io_writeback_21_bits_exceptionVec_11 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_11'])
        self.io_writeback_21_bits_exceptionVec_12 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_12'])
        self.io_writeback_21_bits_exceptionVec_13 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_13'])
        self.io_writeback_21_bits_exceptionVec_14 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_14'])
        self.io_writeback_21_bits_exceptionVec_15 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_15'])
        self.io_writeback_21_bits_exceptionVec_16 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_16'])
        self.io_writeback_21_bits_exceptionVec_17 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_17'])
        self.io_writeback_21_bits_exceptionVec_18 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_18'])
        self.io_writeback_21_bits_exceptionVec_19 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_19'])
        self.io_writeback_21_bits_exceptionVec_20 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_20'])
        self.io_writeback_21_bits_exceptionVec_21 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_21'])
        self.io_writeback_21_bits_exceptionVec_22 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_22'])
        self.io_writeback_21_bits_exceptionVec_23 = _PinWrapper(self._xpins['io_writeback_21_bits_exceptionVec_23'])
        self.io_writeback_21_bits_flushPipe = _PinWrapper(self._xpins['io_writeback_21_bits_flushPipe'])
        self.io_writeback_21_bits_replay = _PinWrapper(self._xpins['io_writeback_21_bits_replay'])
        self.io_writeback_21_bits_lqIdx_flag = _PinWrapper(self._xpins['io_writeback_21_bits_lqIdx_flag'])
        self.io_writeback_21_bits_lqIdx_value = _PinWrapper(self._xpins['io_writeback_21_bits_lqIdx_value'])
        self.io_writeback_21_bits_trigger = _PinWrapper(self._xpins['io_writeback_21_bits_trigger'])
        self.io_writeback_21_bits_predecodeInfo_valid = _PinWrapper(self._xpins['io_writeback_21_bits_predecodeInfo_valid'])
        self.io_writeback_21_bits_predecodeInfo_isRVC = _PinWrapper(self._xpins['io_writeback_21_bits_predecodeInfo_isRVC'])
        self.io_writeback_21_bits_predecodeInfo_brType = _PinWrapper(self._xpins['io_writeback_21_bits_predecodeInfo_brType'])
        self.io_writeback_21_bits_predecodeInfo_isCall = _PinWrapper(self._xpins['io_writeback_21_bits_predecodeInfo_isCall'])
        self.io_writeback_21_bits_predecodeInfo_isRet = _PinWrapper(self._xpins['io_writeback_21_bits_predecodeInfo_isRet'])
        self.io_writeback_21_bits_debug_isMMIO = _PinWrapper(self._xpins['io_writeback_21_bits_debug_isMMIO'])
        self.io_writeback_21_bits_debug_isNCIO = _PinWrapper(self._xpins['io_writeback_21_bits_debug_isNCIO'])
        self.io_writeback_21_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_writeback_21_bits_debug_isPerfCnt'])
        self.io_writeback_21_bits_debug_paddr = _PinWrapper(self._xpins['io_writeback_21_bits_debug_paddr'])
        self.io_writeback_21_bits_debug_vaddr = _PinWrapper(self._xpins['io_writeback_21_bits_debug_vaddr'])
        self.io_writeback_21_bits_debugInfo_eliminatedMove = _PinWrapper(self._xpins['io_writeback_21_bits_debugInfo_eliminatedMove'])
        self.io_writeback_21_bits_debugInfo_renameTime = _PinWrapper(self._xpins['io_writeback_21_bits_debugInfo_renameTime'])
        self.io_writeback_21_bits_debugInfo_dispatchTime = _PinWrapper(self._xpins['io_writeback_21_bits_debugInfo_dispatchTime'])
        self.io_writeback_21_bits_debugInfo_enqRsTime = _PinWrapper(self._xpins['io_writeback_21_bits_debugInfo_enqRsTime'])
        self.io_writeback_21_bits_debugInfo_selectTime = _PinWrapper(self._xpins['io_writeback_21_bits_debugInfo_selectTime'])
        self.io_writeback_21_bits_debugInfo_issueTime = _PinWrapper(self._xpins['io_writeback_21_bits_debugInfo_issueTime'])
        self.io_writeback_21_bits_debugInfo_writebackTime = _PinWrapper(self._xpins['io_writeback_21_bits_debugInfo_writebackTime'])
        self.io_writeback_21_bits_debugInfo_runahead_checkpoint_id = _PinWrapper(self._xpins['io_writeback_21_bits_debugInfo_runahead_checkpoint_id'])
        self.io_writeback_21_bits_debugInfo_tlbFirstReqTime = _PinWrapper(self._xpins['io_writeback_21_bits_debugInfo_tlbFirstReqTime'])
        self.io_writeback_21_bits_debugInfo_tlbRespTime = _PinWrapper(self._xpins['io_writeback_21_bits_debugInfo_tlbRespTime'])
        self.io_writeback_21_bits_debug_seqNum = _PinWrapper(self._xpins['io_writeback_21_bits_debug_seqNum'])
        self.io_writeback_20_valid = _PinWrapper(self._xpins['io_writeback_20_valid'])
        self.io_writeback_20_bits_data_0 = _PinWrapper(self._xpins['io_writeback_20_bits_data_0'])
        self.io_writeback_20_bits_pdest = _PinWrapper(self._xpins['io_writeback_20_bits_pdest'])
        self.io_writeback_20_bits_robIdx_flag = _PinWrapper(self._xpins['io_writeback_20_bits_robIdx_flag'])
        self.io_writeback_20_bits_robIdx_value = _PinWrapper(self._xpins['io_writeback_20_bits_robIdx_value'])
        self.io_writeback_20_bits_intWen = _PinWrapper(self._xpins['io_writeback_20_bits_intWen'])
        self.io_writeback_20_bits_fpWen = _PinWrapper(self._xpins['io_writeback_20_bits_fpWen'])
        self.io_writeback_20_bits_exceptionVec_0 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_0'])
        self.io_writeback_20_bits_exceptionVec_1 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_1'])
        self.io_writeback_20_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_2'])
        self.io_writeback_20_bits_exceptionVec_3 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_3'])
        self.io_writeback_20_bits_exceptionVec_4 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_4'])
        self.io_writeback_20_bits_exceptionVec_5 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_5'])
        self.io_writeback_20_bits_exceptionVec_6 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_6'])
        self.io_writeback_20_bits_exceptionVec_7 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_7'])
        self.io_writeback_20_bits_exceptionVec_8 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_8'])
        self.io_writeback_20_bits_exceptionVec_9 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_9'])
        self.io_writeback_20_bits_exceptionVec_10 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_10'])
        self.io_writeback_20_bits_exceptionVec_11 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_11'])
        self.io_writeback_20_bits_exceptionVec_12 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_12'])
        self.io_writeback_20_bits_exceptionVec_13 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_13'])
        self.io_writeback_20_bits_exceptionVec_14 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_14'])
        self.io_writeback_20_bits_exceptionVec_15 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_15'])
        self.io_writeback_20_bits_exceptionVec_16 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_16'])
        self.io_writeback_20_bits_exceptionVec_17 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_17'])
        self.io_writeback_20_bits_exceptionVec_18 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_18'])
        self.io_writeback_20_bits_exceptionVec_19 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_19'])
        self.io_writeback_20_bits_exceptionVec_20 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_20'])
        self.io_writeback_20_bits_exceptionVec_21 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_21'])
        self.io_writeback_20_bits_exceptionVec_22 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_22'])
        self.io_writeback_20_bits_exceptionVec_23 = _PinWrapper(self._xpins['io_writeback_20_bits_exceptionVec_23'])
        self.io_writeback_20_bits_flushPipe = _PinWrapper(self._xpins['io_writeback_20_bits_flushPipe'])
        self.io_writeback_20_bits_replay = _PinWrapper(self._xpins['io_writeback_20_bits_replay'])
        self.io_writeback_20_bits_lqIdx_flag = _PinWrapper(self._xpins['io_writeback_20_bits_lqIdx_flag'])
        self.io_writeback_20_bits_lqIdx_value = _PinWrapper(self._xpins['io_writeback_20_bits_lqIdx_value'])
        self.io_writeback_20_bits_trigger = _PinWrapper(self._xpins['io_writeback_20_bits_trigger'])
        self.io_writeback_20_bits_predecodeInfo_valid = _PinWrapper(self._xpins['io_writeback_20_bits_predecodeInfo_valid'])
        self.io_writeback_20_bits_predecodeInfo_isRVC = _PinWrapper(self._xpins['io_writeback_20_bits_predecodeInfo_isRVC'])
        self.io_writeback_20_bits_predecodeInfo_brType = _PinWrapper(self._xpins['io_writeback_20_bits_predecodeInfo_brType'])
        self.io_writeback_20_bits_predecodeInfo_isCall = _PinWrapper(self._xpins['io_writeback_20_bits_predecodeInfo_isCall'])
        self.io_writeback_20_bits_predecodeInfo_isRet = _PinWrapper(self._xpins['io_writeback_20_bits_predecodeInfo_isRet'])
        self.io_writeback_20_bits_debug_isMMIO = _PinWrapper(self._xpins['io_writeback_20_bits_debug_isMMIO'])
        self.io_writeback_20_bits_debug_isNCIO = _PinWrapper(self._xpins['io_writeback_20_bits_debug_isNCIO'])
        self.io_writeback_20_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_writeback_20_bits_debug_isPerfCnt'])
        self.io_writeback_20_bits_debug_paddr = _PinWrapper(self._xpins['io_writeback_20_bits_debug_paddr'])
        self.io_writeback_20_bits_debug_vaddr = _PinWrapper(self._xpins['io_writeback_20_bits_debug_vaddr'])
        self.io_writeback_20_bits_debugInfo_eliminatedMove = _PinWrapper(self._xpins['io_writeback_20_bits_debugInfo_eliminatedMove'])
        self.io_writeback_20_bits_debugInfo_renameTime = _PinWrapper(self._xpins['io_writeback_20_bits_debugInfo_renameTime'])
        self.io_writeback_20_bits_debugInfo_dispatchTime = _PinWrapper(self._xpins['io_writeback_20_bits_debugInfo_dispatchTime'])
        self.io_writeback_20_bits_debugInfo_enqRsTime = _PinWrapper(self._xpins['io_writeback_20_bits_debugInfo_enqRsTime'])
        self.io_writeback_20_bits_debugInfo_selectTime = _PinWrapper(self._xpins['io_writeback_20_bits_debugInfo_selectTime'])
        self.io_writeback_20_bits_debugInfo_issueTime = _PinWrapper(self._xpins['io_writeback_20_bits_debugInfo_issueTime'])
        self.io_writeback_20_bits_debugInfo_writebackTime = _PinWrapper(self._xpins['io_writeback_20_bits_debugInfo_writebackTime'])
        self.io_writeback_20_bits_debugInfo_runahead_checkpoint_id = _PinWrapper(self._xpins['io_writeback_20_bits_debugInfo_runahead_checkpoint_id'])
        self.io_writeback_20_bits_debugInfo_tlbFirstReqTime = _PinWrapper(self._xpins['io_writeback_20_bits_debugInfo_tlbFirstReqTime'])
        self.io_writeback_20_bits_debugInfo_tlbRespTime = _PinWrapper(self._xpins['io_writeback_20_bits_debugInfo_tlbRespTime'])
        self.io_writeback_20_bits_debug_seqNum = _PinWrapper(self._xpins['io_writeback_20_bits_debug_seqNum'])
        self.io_writeback_19_valid = _PinWrapper(self._xpins['io_writeback_19_valid'])
        self.io_writeback_19_bits_data_0 = _PinWrapper(self._xpins['io_writeback_19_bits_data_0'])
        self.io_writeback_19_bits_pdest = _PinWrapper(self._xpins['io_writeback_19_bits_pdest'])
        self.io_writeback_19_bits_robIdx_flag = _PinWrapper(self._xpins['io_writeback_19_bits_robIdx_flag'])
        self.io_writeback_19_bits_robIdx_value = _PinWrapper(self._xpins['io_writeback_19_bits_robIdx_value'])
        self.io_writeback_19_bits_intWen = _PinWrapper(self._xpins['io_writeback_19_bits_intWen'])
        self.io_writeback_19_bits_exceptionVec_0 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_0'])
        self.io_writeback_19_bits_exceptionVec_1 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_1'])
        self.io_writeback_19_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_2'])
        self.io_writeback_19_bits_exceptionVec_3 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_3'])
        self.io_writeback_19_bits_exceptionVec_4 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_4'])
        self.io_writeback_19_bits_exceptionVec_5 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_5'])
        self.io_writeback_19_bits_exceptionVec_6 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_6'])
        self.io_writeback_19_bits_exceptionVec_7 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_7'])
        self.io_writeback_19_bits_exceptionVec_8 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_8'])
        self.io_writeback_19_bits_exceptionVec_9 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_9'])
        self.io_writeback_19_bits_exceptionVec_10 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_10'])
        self.io_writeback_19_bits_exceptionVec_11 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_11'])
        self.io_writeback_19_bits_exceptionVec_12 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_12'])
        self.io_writeback_19_bits_exceptionVec_13 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_13'])
        self.io_writeback_19_bits_exceptionVec_14 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_14'])
        self.io_writeback_19_bits_exceptionVec_15 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_15'])
        self.io_writeback_19_bits_exceptionVec_16 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_16'])
        self.io_writeback_19_bits_exceptionVec_17 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_17'])
        self.io_writeback_19_bits_exceptionVec_18 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_18'])
        self.io_writeback_19_bits_exceptionVec_19 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_19'])
        self.io_writeback_19_bits_exceptionVec_20 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_20'])
        self.io_writeback_19_bits_exceptionVec_21 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_21'])
        self.io_writeback_19_bits_exceptionVec_22 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_22'])
        self.io_writeback_19_bits_exceptionVec_23 = _PinWrapper(self._xpins['io_writeback_19_bits_exceptionVec_23'])
        self.io_writeback_19_bits_flushPipe = _PinWrapper(self._xpins['io_writeback_19_bits_flushPipe'])
        self.io_writeback_19_bits_sqIdx_flag = _PinWrapper(self._xpins['io_writeback_19_bits_sqIdx_flag'])
        self.io_writeback_19_bits_sqIdx_value = _PinWrapper(self._xpins['io_writeback_19_bits_sqIdx_value'])
        self.io_writeback_19_bits_trigger = _PinWrapper(self._xpins['io_writeback_19_bits_trigger'])
        self.io_writeback_19_bits_debug_isMMIO = _PinWrapper(self._xpins['io_writeback_19_bits_debug_isMMIO'])
        self.io_writeback_19_bits_debug_isNCIO = _PinWrapper(self._xpins['io_writeback_19_bits_debug_isNCIO'])
        self.io_writeback_19_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_writeback_19_bits_debug_isPerfCnt'])
        self.io_writeback_19_bits_debug_paddr = _PinWrapper(self._xpins['io_writeback_19_bits_debug_paddr'])
        self.io_writeback_19_bits_debug_vaddr = _PinWrapper(self._xpins['io_writeback_19_bits_debug_vaddr'])
        self.io_writeback_19_bits_debugInfo_eliminatedMove = _PinWrapper(self._xpins['io_writeback_19_bits_debugInfo_eliminatedMove'])
        self.io_writeback_19_bits_debugInfo_renameTime = _PinWrapper(self._xpins['io_writeback_19_bits_debugInfo_renameTime'])
        self.io_writeback_19_bits_debugInfo_dispatchTime = _PinWrapper(self._xpins['io_writeback_19_bits_debugInfo_dispatchTime'])
        self.io_writeback_19_bits_debugInfo_enqRsTime = _PinWrapper(self._xpins['io_writeback_19_bits_debugInfo_enqRsTime'])
        self.io_writeback_19_bits_debugInfo_selectTime = _PinWrapper(self._xpins['io_writeback_19_bits_debugInfo_selectTime'])
        self.io_writeback_19_bits_debugInfo_issueTime = _PinWrapper(self._xpins['io_writeback_19_bits_debugInfo_issueTime'])
        self.io_writeback_19_bits_debugInfo_writebackTime = _PinWrapper(self._xpins['io_writeback_19_bits_debugInfo_writebackTime'])
        self.io_writeback_19_bits_debugInfo_runahead_checkpoint_id = _PinWrapper(self._xpins['io_writeback_19_bits_debugInfo_runahead_checkpoint_id'])
        self.io_writeback_19_bits_debugInfo_tlbFirstReqTime = _PinWrapper(self._xpins['io_writeback_19_bits_debugInfo_tlbFirstReqTime'])
        self.io_writeback_19_bits_debugInfo_tlbRespTime = _PinWrapper(self._xpins['io_writeback_19_bits_debugInfo_tlbRespTime'])
        self.io_writeback_19_bits_debug_seqNum = _PinWrapper(self._xpins['io_writeback_19_bits_debug_seqNum'])
        self.io_writeback_18_valid = _PinWrapper(self._xpins['io_writeback_18_valid'])
        self.io_writeback_18_bits_data_0 = _PinWrapper(self._xpins['io_writeback_18_bits_data_0'])
        self.io_writeback_18_bits_pdest = _PinWrapper(self._xpins['io_writeback_18_bits_pdest'])
        self.io_writeback_18_bits_robIdx_flag = _PinWrapper(self._xpins['io_writeback_18_bits_robIdx_flag'])
        self.io_writeback_18_bits_robIdx_value = _PinWrapper(self._xpins['io_writeback_18_bits_robIdx_value'])
        self.io_writeback_18_bits_intWen = _PinWrapper(self._xpins['io_writeback_18_bits_intWen'])
        self.io_writeback_18_bits_exceptionVec_0 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_0'])
        self.io_writeback_18_bits_exceptionVec_1 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_1'])
        self.io_writeback_18_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_2'])
        self.io_writeback_18_bits_exceptionVec_3 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_3'])
        self.io_writeback_18_bits_exceptionVec_4 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_4'])
        self.io_writeback_18_bits_exceptionVec_5 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_5'])
        self.io_writeback_18_bits_exceptionVec_6 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_6'])
        self.io_writeback_18_bits_exceptionVec_7 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_7'])
        self.io_writeback_18_bits_exceptionVec_8 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_8'])
        self.io_writeback_18_bits_exceptionVec_9 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_9'])
        self.io_writeback_18_bits_exceptionVec_10 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_10'])
        self.io_writeback_18_bits_exceptionVec_11 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_11'])
        self.io_writeback_18_bits_exceptionVec_12 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_12'])
        self.io_writeback_18_bits_exceptionVec_13 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_13'])
        self.io_writeback_18_bits_exceptionVec_14 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_14'])
        self.io_writeback_18_bits_exceptionVec_15 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_15'])
        self.io_writeback_18_bits_exceptionVec_16 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_16'])
        self.io_writeback_18_bits_exceptionVec_17 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_17'])
        self.io_writeback_18_bits_exceptionVec_18 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_18'])
        self.io_writeback_18_bits_exceptionVec_19 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_19'])
        self.io_writeback_18_bits_exceptionVec_20 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_20'])
        self.io_writeback_18_bits_exceptionVec_21 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_21'])
        self.io_writeback_18_bits_exceptionVec_22 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_22'])
        self.io_writeback_18_bits_exceptionVec_23 = _PinWrapper(self._xpins['io_writeback_18_bits_exceptionVec_23'])
        self.io_writeback_18_bits_flushPipe = _PinWrapper(self._xpins['io_writeback_18_bits_flushPipe'])
        self.io_writeback_18_bits_sqIdx_flag = _PinWrapper(self._xpins['io_writeback_18_bits_sqIdx_flag'])
        self.io_writeback_18_bits_sqIdx_value = _PinWrapper(self._xpins['io_writeback_18_bits_sqIdx_value'])
        self.io_writeback_18_bits_trigger = _PinWrapper(self._xpins['io_writeback_18_bits_trigger'])
        self.io_writeback_18_bits_debug_isMMIO = _PinWrapper(self._xpins['io_writeback_18_bits_debug_isMMIO'])
        self.io_writeback_18_bits_debug_isNCIO = _PinWrapper(self._xpins['io_writeback_18_bits_debug_isNCIO'])
        self.io_writeback_18_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_writeback_18_bits_debug_isPerfCnt'])
        self.io_writeback_18_bits_debug_paddr = _PinWrapper(self._xpins['io_writeback_18_bits_debug_paddr'])
        self.io_writeback_18_bits_debug_vaddr = _PinWrapper(self._xpins['io_writeback_18_bits_debug_vaddr'])
        self.io_writeback_18_bits_debugInfo_eliminatedMove = _PinWrapper(self._xpins['io_writeback_18_bits_debugInfo_eliminatedMove'])
        self.io_writeback_18_bits_debugInfo_renameTime = _PinWrapper(self._xpins['io_writeback_18_bits_debugInfo_renameTime'])
        self.io_writeback_18_bits_debugInfo_dispatchTime = _PinWrapper(self._xpins['io_writeback_18_bits_debugInfo_dispatchTime'])
        self.io_writeback_18_bits_debugInfo_enqRsTime = _PinWrapper(self._xpins['io_writeback_18_bits_debugInfo_enqRsTime'])
        self.io_writeback_18_bits_debugInfo_selectTime = _PinWrapper(self._xpins['io_writeback_18_bits_debugInfo_selectTime'])
        self.io_writeback_18_bits_debugInfo_issueTime = _PinWrapper(self._xpins['io_writeback_18_bits_debugInfo_issueTime'])
        self.io_writeback_18_bits_debugInfo_writebackTime = _PinWrapper(self._xpins['io_writeback_18_bits_debugInfo_writebackTime'])
        self.io_writeback_18_bits_debugInfo_runahead_checkpoint_id = _PinWrapper(self._xpins['io_writeback_18_bits_debugInfo_runahead_checkpoint_id'])
        self.io_writeback_18_bits_debugInfo_tlbFirstReqTime = _PinWrapper(self._xpins['io_writeback_18_bits_debugInfo_tlbFirstReqTime'])
        self.io_writeback_18_bits_debugInfo_tlbRespTime = _PinWrapper(self._xpins['io_writeback_18_bits_debugInfo_tlbRespTime'])
        self.io_writeback_18_bits_debug_seqNum = _PinWrapper(self._xpins['io_writeback_18_bits_debug_seqNum'])
        self.io_writeback_17_valid = _PinWrapper(self._xpins['io_writeback_17_valid'])
        self.io_writeback_17_bits_data_0 = _PinWrapper(self._xpins['io_writeback_17_bits_data_0'])
        self.io_writeback_17_bits_data_1 = _PinWrapper(self._xpins['io_writeback_17_bits_data_1'])
        self.io_writeback_17_bits_data_2 = _PinWrapper(self._xpins['io_writeback_17_bits_data_2'])
        self.io_writeback_17_bits_pdest = _PinWrapper(self._xpins['io_writeback_17_bits_pdest'])
        self.io_writeback_17_bits_robIdx_flag = _PinWrapper(self._xpins['io_writeback_17_bits_robIdx_flag'])
        self.io_writeback_17_bits_robIdx_value = _PinWrapper(self._xpins['io_writeback_17_bits_robIdx_value'])
        self.io_writeback_17_bits_vecWen = _PinWrapper(self._xpins['io_writeback_17_bits_vecWen'])
        self.io_writeback_17_bits_v0Wen = _PinWrapper(self._xpins['io_writeback_17_bits_v0Wen'])
        self.io_writeback_17_bits_fflags = _PinWrapper(self._xpins['io_writeback_17_bits_fflags'])
        self.io_writeback_17_bits_wflags = _PinWrapper(self._xpins['io_writeback_17_bits_wflags'])
        self.io_writeback_17_bits_debugInfo_eliminatedMove = _PinWrapper(self._xpins['io_writeback_17_bits_debugInfo_eliminatedMove'])
        self.io_writeback_17_bits_debugInfo_renameTime = _PinWrapper(self._xpins['io_writeback_17_bits_debugInfo_renameTime'])
        self.io_writeback_17_bits_debugInfo_dispatchTime = _PinWrapper(self._xpins['io_writeback_17_bits_debugInfo_dispatchTime'])
        self.io_writeback_17_bits_debugInfo_enqRsTime = _PinWrapper(self._xpins['io_writeback_17_bits_debugInfo_enqRsTime'])
        self.io_writeback_17_bits_debugInfo_selectTime = _PinWrapper(self._xpins['io_writeback_17_bits_debugInfo_selectTime'])
        self.io_writeback_17_bits_debugInfo_issueTime = _PinWrapper(self._xpins['io_writeback_17_bits_debugInfo_issueTime'])
        self.io_writeback_17_bits_debugInfo_writebackTime = _PinWrapper(self._xpins['io_writeback_17_bits_debugInfo_writebackTime'])
        self.io_writeback_17_bits_debugInfo_runahead_checkpoint_id = _PinWrapper(self._xpins['io_writeback_17_bits_debugInfo_runahead_checkpoint_id'])
        self.io_writeback_17_bits_debugInfo_tlbFirstReqTime = _PinWrapper(self._xpins['io_writeback_17_bits_debugInfo_tlbFirstReqTime'])
        self.io_writeback_17_bits_debugInfo_tlbRespTime = _PinWrapper(self._xpins['io_writeback_17_bits_debugInfo_tlbRespTime'])
        self.io_writeback_17_bits_debug_seqNum = _PinWrapper(self._xpins['io_writeback_17_bits_debug_seqNum'])
        self.io_writeback_16_valid = _PinWrapper(self._xpins['io_writeback_16_valid'])
        self.io_writeback_16_bits_data_0 = _PinWrapper(self._xpins['io_writeback_16_bits_data_0'])
        self.io_writeback_16_bits_data_1 = _PinWrapper(self._xpins['io_writeback_16_bits_data_1'])
        self.io_writeback_16_bits_data_2 = _PinWrapper(self._xpins['io_writeback_16_bits_data_2'])
        self.io_writeback_16_bits_data_3 = _PinWrapper(self._xpins['io_writeback_16_bits_data_3'])
        self.io_writeback_16_bits_pdest = _PinWrapper(self._xpins['io_writeback_16_bits_pdest'])
        self.io_writeback_16_bits_robIdx_flag = _PinWrapper(self._xpins['io_writeback_16_bits_robIdx_flag'])
        self.io_writeback_16_bits_robIdx_value = _PinWrapper(self._xpins['io_writeback_16_bits_robIdx_value'])
        self.io_writeback_16_bits_fpWen = _PinWrapper(self._xpins['io_writeback_16_bits_fpWen'])
        self.io_writeback_16_bits_vecWen = _PinWrapper(self._xpins['io_writeback_16_bits_vecWen'])
        self.io_writeback_16_bits_v0Wen = _PinWrapper(self._xpins['io_writeback_16_bits_v0Wen'])
        self.io_writeback_16_bits_fflags = _PinWrapper(self._xpins['io_writeback_16_bits_fflags'])
        self.io_writeback_16_bits_wflags = _PinWrapper(self._xpins['io_writeback_16_bits_wflags'])
        self.io_writeback_16_bits_debugInfo_eliminatedMove = _PinWrapper(self._xpins['io_writeback_16_bits_debugInfo_eliminatedMove'])
        self.io_writeback_16_bits_debugInfo_renameTime = _PinWrapper(self._xpins['io_writeback_16_bits_debugInfo_renameTime'])
        self.io_writeback_16_bits_debugInfo_dispatchTime = _PinWrapper(self._xpins['io_writeback_16_bits_debugInfo_dispatchTime'])
        self.io_writeback_16_bits_debugInfo_enqRsTime = _PinWrapper(self._xpins['io_writeback_16_bits_debugInfo_enqRsTime'])
        self.io_writeback_16_bits_debugInfo_selectTime = _PinWrapper(self._xpins['io_writeback_16_bits_debugInfo_selectTime'])
        self.io_writeback_16_bits_debugInfo_issueTime = _PinWrapper(self._xpins['io_writeback_16_bits_debugInfo_issueTime'])
        self.io_writeback_16_bits_debugInfo_writebackTime = _PinWrapper(self._xpins['io_writeback_16_bits_debugInfo_writebackTime'])
        self.io_writeback_16_bits_debugInfo_runahead_checkpoint_id = _PinWrapper(self._xpins['io_writeback_16_bits_debugInfo_runahead_checkpoint_id'])
        self.io_writeback_16_bits_debugInfo_tlbFirstReqTime = _PinWrapper(self._xpins['io_writeback_16_bits_debugInfo_tlbFirstReqTime'])
        self.io_writeback_16_bits_debugInfo_tlbRespTime = _PinWrapper(self._xpins['io_writeback_16_bits_debugInfo_tlbRespTime'])
        self.io_writeback_16_bits_debug_seqNum = _PinWrapper(self._xpins['io_writeback_16_bits_debug_seqNum'])
        self.io_writeback_15_valid = _PinWrapper(self._xpins['io_writeback_15_valid'])
        self.io_writeback_15_bits_data_0 = _PinWrapper(self._xpins['io_writeback_15_bits_data_0'])
        self.io_writeback_15_bits_data_1 = _PinWrapper(self._xpins['io_writeback_15_bits_data_1'])
        self.io_writeback_15_bits_data_2 = _PinWrapper(self._xpins['io_writeback_15_bits_data_2'])
        self.io_writeback_15_bits_pdest = _PinWrapper(self._xpins['io_writeback_15_bits_pdest'])
        self.io_writeback_15_bits_robIdx_flag = _PinWrapper(self._xpins['io_writeback_15_bits_robIdx_flag'])
        self.io_writeback_15_bits_robIdx_value = _PinWrapper(self._xpins['io_writeback_15_bits_robIdx_value'])
        self.io_writeback_15_bits_vecWen = _PinWrapper(self._xpins['io_writeback_15_bits_vecWen'])
        self.io_writeback_15_bits_v0Wen = _PinWrapper(self._xpins['io_writeback_15_bits_v0Wen'])
        self.io_writeback_15_bits_fflags = _PinWrapper(self._xpins['io_writeback_15_bits_fflags'])
        self.io_writeback_15_bits_wflags = _PinWrapper(self._xpins['io_writeback_15_bits_wflags'])
        self.io_writeback_15_bits_vxsat = _PinWrapper(self._xpins['io_writeback_15_bits_vxsat'])
        self.io_writeback_15_bits_debugInfo_eliminatedMove = _PinWrapper(self._xpins['io_writeback_15_bits_debugInfo_eliminatedMove'])
        self.io_writeback_15_bits_debugInfo_renameTime = _PinWrapper(self._xpins['io_writeback_15_bits_debugInfo_renameTime'])
        self.io_writeback_15_bits_debugInfo_dispatchTime = _PinWrapper(self._xpins['io_writeback_15_bits_debugInfo_dispatchTime'])
        self.io_writeback_15_bits_debugInfo_enqRsTime = _PinWrapper(self._xpins['io_writeback_15_bits_debugInfo_enqRsTime'])
        self.io_writeback_15_bits_debugInfo_selectTime = _PinWrapper(self._xpins['io_writeback_15_bits_debugInfo_selectTime'])
        self.io_writeback_15_bits_debugInfo_issueTime = _PinWrapper(self._xpins['io_writeback_15_bits_debugInfo_issueTime'])
        self.io_writeback_15_bits_debugInfo_writebackTime = _PinWrapper(self._xpins['io_writeback_15_bits_debugInfo_writebackTime'])
        self.io_writeback_15_bits_debugInfo_runahead_checkpoint_id = _PinWrapper(self._xpins['io_writeback_15_bits_debugInfo_runahead_checkpoint_id'])
        self.io_writeback_15_bits_debugInfo_tlbFirstReqTime = _PinWrapper(self._xpins['io_writeback_15_bits_debugInfo_tlbFirstReqTime'])
        self.io_writeback_15_bits_debugInfo_tlbRespTime = _PinWrapper(self._xpins['io_writeback_15_bits_debugInfo_tlbRespTime'])
        self.io_writeback_15_bits_debug_seqNum = _PinWrapper(self._xpins['io_writeback_15_bits_debug_seqNum'])
        self.io_writeback_14_valid = _PinWrapper(self._xpins['io_writeback_14_valid'])
        self.io_writeback_14_bits_data_0 = _PinWrapper(self._xpins['io_writeback_14_bits_data_0'])
        self.io_writeback_14_bits_data_1 = _PinWrapper(self._xpins['io_writeback_14_bits_data_1'])
        self.io_writeback_14_bits_data_2 = _PinWrapper(self._xpins['io_writeback_14_bits_data_2'])
        self.io_writeback_14_bits_data_3 = _PinWrapper(self._xpins['io_writeback_14_bits_data_3'])
        self.io_writeback_14_bits_data_4 = _PinWrapper(self._xpins['io_writeback_14_bits_data_4'])
        self.io_writeback_14_bits_data_5 = _PinWrapper(self._xpins['io_writeback_14_bits_data_5'])
        self.io_writeback_14_bits_pdest = _PinWrapper(self._xpins['io_writeback_14_bits_pdest'])
        self.io_writeback_14_bits_robIdx_flag = _PinWrapper(self._xpins['io_writeback_14_bits_robIdx_flag'])
        self.io_writeback_14_bits_robIdx_value = _PinWrapper(self._xpins['io_writeback_14_bits_robIdx_value'])
        self.io_writeback_14_bits_intWen = _PinWrapper(self._xpins['io_writeback_14_bits_intWen'])
        self.io_writeback_14_bits_fpWen = _PinWrapper(self._xpins['io_writeback_14_bits_fpWen'])
        self.io_writeback_14_bits_vecWen = _PinWrapper(self._xpins['io_writeback_14_bits_vecWen'])
        self.io_writeback_14_bits_v0Wen = _PinWrapper(self._xpins['io_writeback_14_bits_v0Wen'])
        self.io_writeback_14_bits_vlWen = _PinWrapper(self._xpins['io_writeback_14_bits_vlWen'])
        self.io_writeback_14_bits_fflags = _PinWrapper(self._xpins['io_writeback_14_bits_fflags'])
        self.io_writeback_14_bits_wflags = _PinWrapper(self._xpins['io_writeback_14_bits_wflags'])
        self.io_writeback_14_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_writeback_14_bits_exceptionVec_2'])
        self.io_writeback_14_bits_debugInfo_eliminatedMove = _PinWrapper(self._xpins['io_writeback_14_bits_debugInfo_eliminatedMove'])
        self.io_writeback_14_bits_debugInfo_renameTime = _PinWrapper(self._xpins['io_writeback_14_bits_debugInfo_renameTime'])
        self.io_writeback_14_bits_debugInfo_dispatchTime = _PinWrapper(self._xpins['io_writeback_14_bits_debugInfo_dispatchTime'])
        self.io_writeback_14_bits_debugInfo_enqRsTime = _PinWrapper(self._xpins['io_writeback_14_bits_debugInfo_enqRsTime'])
        self.io_writeback_14_bits_debugInfo_selectTime = _PinWrapper(self._xpins['io_writeback_14_bits_debugInfo_selectTime'])
        self.io_writeback_14_bits_debugInfo_issueTime = _PinWrapper(self._xpins['io_writeback_14_bits_debugInfo_issueTime'])
        self.io_writeback_14_bits_debugInfo_writebackTime = _PinWrapper(self._xpins['io_writeback_14_bits_debugInfo_writebackTime'])
        self.io_writeback_14_bits_debugInfo_runahead_checkpoint_id = _PinWrapper(self._xpins['io_writeback_14_bits_debugInfo_runahead_checkpoint_id'])
        self.io_writeback_14_bits_debugInfo_tlbFirstReqTime = _PinWrapper(self._xpins['io_writeback_14_bits_debugInfo_tlbFirstReqTime'])
        self.io_writeback_14_bits_debugInfo_tlbRespTime = _PinWrapper(self._xpins['io_writeback_14_bits_debugInfo_tlbRespTime'])
        self.io_writeback_14_bits_debug_seqNum = _PinWrapper(self._xpins['io_writeback_14_bits_debug_seqNum'])
        self.io_writeback_13_valid = _PinWrapper(self._xpins['io_writeback_13_valid'])
        self.io_writeback_13_bits_data_0 = _PinWrapper(self._xpins['io_writeback_13_bits_data_0'])
        self.io_writeback_13_bits_data_1 = _PinWrapper(self._xpins['io_writeback_13_bits_data_1'])
        self.io_writeback_13_bits_data_2 = _PinWrapper(self._xpins['io_writeback_13_bits_data_2'])
        self.io_writeback_13_bits_pdest = _PinWrapper(self._xpins['io_writeback_13_bits_pdest'])
        self.io_writeback_13_bits_robIdx_flag = _PinWrapper(self._xpins['io_writeback_13_bits_robIdx_flag'])
        self.io_writeback_13_bits_robIdx_value = _PinWrapper(self._xpins['io_writeback_13_bits_robIdx_value'])
        self.io_writeback_13_bits_vecWen = _PinWrapper(self._xpins['io_writeback_13_bits_vecWen'])
        self.io_writeback_13_bits_v0Wen = _PinWrapper(self._xpins['io_writeback_13_bits_v0Wen'])
        self.io_writeback_13_bits_fflags = _PinWrapper(self._xpins['io_writeback_13_bits_fflags'])
        self.io_writeback_13_bits_wflags = _PinWrapper(self._xpins['io_writeback_13_bits_wflags'])
        self.io_writeback_13_bits_vxsat = _PinWrapper(self._xpins['io_writeback_13_bits_vxsat'])
        self.io_writeback_13_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_writeback_13_bits_exceptionVec_2'])
        self.io_writeback_13_bits_debugInfo_eliminatedMove = _PinWrapper(self._xpins['io_writeback_13_bits_debugInfo_eliminatedMove'])
        self.io_writeback_13_bits_debugInfo_renameTime = _PinWrapper(self._xpins['io_writeback_13_bits_debugInfo_renameTime'])
        self.io_writeback_13_bits_debugInfo_dispatchTime = _PinWrapper(self._xpins['io_writeback_13_bits_debugInfo_dispatchTime'])
        self.io_writeback_13_bits_debugInfo_enqRsTime = _PinWrapper(self._xpins['io_writeback_13_bits_debugInfo_enqRsTime'])
        self.io_writeback_13_bits_debugInfo_selectTime = _PinWrapper(self._xpins['io_writeback_13_bits_debugInfo_selectTime'])
        self.io_writeback_13_bits_debugInfo_issueTime = _PinWrapper(self._xpins['io_writeback_13_bits_debugInfo_issueTime'])
        self.io_writeback_13_bits_debugInfo_writebackTime = _PinWrapper(self._xpins['io_writeback_13_bits_debugInfo_writebackTime'])
        self.io_writeback_13_bits_debugInfo_runahead_checkpoint_id = _PinWrapper(self._xpins['io_writeback_13_bits_debugInfo_runahead_checkpoint_id'])
        self.io_writeback_13_bits_debugInfo_tlbFirstReqTime = _PinWrapper(self._xpins['io_writeback_13_bits_debugInfo_tlbFirstReqTime'])
        self.io_writeback_13_bits_debugInfo_tlbRespTime = _PinWrapper(self._xpins['io_writeback_13_bits_debugInfo_tlbRespTime'])
        self.io_writeback_13_bits_debug_seqNum = _PinWrapper(self._xpins['io_writeback_13_bits_debug_seqNum'])
        self.io_writeback_7_valid = _PinWrapper(self._xpins['io_writeback_7_valid'])
        self.io_writeback_7_bits_data_0 = _PinWrapper(self._xpins['io_writeback_7_bits_data_0'])
        self.io_writeback_7_bits_data_1 = _PinWrapper(self._xpins['io_writeback_7_bits_data_1'])
        self.io_writeback_7_bits_pdest = _PinWrapper(self._xpins['io_writeback_7_bits_pdest'])
        self.io_writeback_7_bits_robIdx_flag = _PinWrapper(self._xpins['io_writeback_7_bits_robIdx_flag'])
        self.io_writeback_7_bits_robIdx_value = _PinWrapper(self._xpins['io_writeback_7_bits_robIdx_value'])
        self.io_writeback_7_bits_intWen = _PinWrapper(self._xpins['io_writeback_7_bits_intWen'])
        self.io_writeback_7_bits_redirect_valid = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_valid'])
        self.io_writeback_7_bits_redirect_bits_isRVC = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_isRVC'])
        self.io_writeback_7_bits_redirect_bits_robIdx_flag = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_robIdx_flag'])
        self.io_writeback_7_bits_redirect_bits_robIdx_value = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_robIdx_value'])
        self.io_writeback_7_bits_redirect_bits_ftqIdx_flag = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_flag'])
        self.io_writeback_7_bits_redirect_bits_ftqIdx_value = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_value'])
        self.io_writeback_7_bits_redirect_bits_ftqOffset = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_ftqOffset'])
        self.io_writeback_7_bits_redirect_bits_level = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_level'])
        self.io_writeback_7_bits_redirect_bits_interrupt = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_interrupt'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_pc = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pc'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_ssp = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ssp'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_sctr = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sctr'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_ghr = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ghr'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1 = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_target = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_target'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_taken = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_taken'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_shift = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_shift'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF'])
        self.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF'])
        self.io_writeback_7_bits_redirect_bits_fullTarget = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_fullTarget'])
        self.io_writeback_7_bits_redirect_bits_stFtqIdx_flag = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_flag'])
        self.io_writeback_7_bits_redirect_bits_stFtqIdx_value = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_value'])
        self.io_writeback_7_bits_redirect_bits_stFtqOffset = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_stFtqOffset'])
        self.io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id'])
        self.io_writeback_7_bits_redirect_bits_debugIsCtrl = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_debugIsCtrl'])
        self.io_writeback_7_bits_redirect_bits_debugIsMemVio = _PinWrapper(self._xpins['io_writeback_7_bits_redirect_bits_debugIsMemVio'])
        self.io_writeback_7_bits_exceptionVec_2 = _PinWrapper(self._xpins['io_writeback_7_bits_exceptionVec_2'])
        self.io_writeback_7_bits_exceptionVec_3 = _PinWrapper(self._xpins['io_writeback_7_bits_exceptionVec_3'])
        self.io_writeback_7_bits_exceptionVec_8 = _PinWrapper(self._xpins['io_writeback_7_bits_exceptionVec_8'])
        self.io_writeback_7_bits_exceptionVec_9 = _PinWrapper(self._xpins['io_writeback_7_bits_exceptionVec_9'])
        self.io_writeback_7_bits_exceptionVec_10 = _PinWrapper(self._xpins['io_writeback_7_bits_exceptionVec_10'])
        self.io_writeback_7_bits_exceptionVec_11 = _PinWrapper(self._xpins['io_writeback_7_bits_exceptionVec_11'])
        self.io_writeback_7_bits_exceptionVec_22 = _PinWrapper(self._xpins['io_writeback_7_bits_exceptionVec_22'])
        self.io_writeback_7_bits_flushPipe = _PinWrapper(self._xpins['io_writeback_7_bits_flushPipe'])
        self.io_writeback_7_bits_predecodeInfo_valid = _PinWrapper(self._xpins['io_writeback_7_bits_predecodeInfo_valid'])
        self.io_writeback_7_bits_predecodeInfo_isRVC = _PinWrapper(self._xpins['io_writeback_7_bits_predecodeInfo_isRVC'])
        self.io_writeback_7_bits_predecodeInfo_brType = _PinWrapper(self._xpins['io_writeback_7_bits_predecodeInfo_brType'])
        self.io_writeback_7_bits_predecodeInfo_isCall = _PinWrapper(self._xpins['io_writeback_7_bits_predecodeInfo_isCall'])
        self.io_writeback_7_bits_predecodeInfo_isRet = _PinWrapper(self._xpins['io_writeback_7_bits_predecodeInfo_isRet'])
        self.io_writeback_7_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_writeback_7_bits_debug_isPerfCnt'])
        self.io_writeback_7_bits_debugInfo_eliminatedMove = _PinWrapper(self._xpins['io_writeback_7_bits_debugInfo_eliminatedMove'])
        self.io_writeback_7_bits_debugInfo_renameTime = _PinWrapper(self._xpins['io_writeback_7_bits_debugInfo_renameTime'])
        self.io_writeback_7_bits_debugInfo_dispatchTime = _PinWrapper(self._xpins['io_writeback_7_bits_debugInfo_dispatchTime'])
        self.io_writeback_7_bits_debugInfo_enqRsTime = _PinWrapper(self._xpins['io_writeback_7_bits_debugInfo_enqRsTime'])
        self.io_writeback_7_bits_debugInfo_selectTime = _PinWrapper(self._xpins['io_writeback_7_bits_debugInfo_selectTime'])
        self.io_writeback_7_bits_debugInfo_issueTime = _PinWrapper(self._xpins['io_writeback_7_bits_debugInfo_issueTime'])
        self.io_writeback_7_bits_debugInfo_writebackTime = _PinWrapper(self._xpins['io_writeback_7_bits_debugInfo_writebackTime'])
        self.io_writeback_7_bits_debugInfo_runahead_checkpoint_id = _PinWrapper(self._xpins['io_writeback_7_bits_debugInfo_runahead_checkpoint_id'])
        self.io_writeback_7_bits_debugInfo_tlbFirstReqTime = _PinWrapper(self._xpins['io_writeback_7_bits_debugInfo_tlbFirstReqTime'])
        self.io_writeback_7_bits_debugInfo_tlbRespTime = _PinWrapper(self._xpins['io_writeback_7_bits_debugInfo_tlbRespTime'])
        self.io_writeback_7_bits_debug_seqNum = _PinWrapper(self._xpins['io_writeback_7_bits_debug_seqNum'])
        self.io_writeback_5_valid = _PinWrapper(self._xpins['io_writeback_5_valid'])
        self.io_writeback_5_bits_redirect_valid = _PinWrapper(self._xpins['io_writeback_5_bits_redirect_valid'])
        self.io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred = _PinWrapper(self._xpins['io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred'])
        self.io_writeback_3_valid = _PinWrapper(self._xpins['io_writeback_3_valid'])
        self.io_writeback_3_bits_redirect_valid = _PinWrapper(self._xpins['io_writeback_3_bits_redirect_valid'])
        self.io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred = _PinWrapper(self._xpins['io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred'])
        self.io_writeback_1_valid = _PinWrapper(self._xpins['io_writeback_1_valid'])
        self.io_writeback_1_bits_redirect_valid = _PinWrapper(self._xpins['io_writeback_1_bits_redirect_valid'])
        self.io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred = _PinWrapper(self._xpins['io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred'])
        self.io_exuWriteback_26_valid = _PinWrapper(self._xpins['io_exuWriteback_26_valid'])
        self.io_exuWriteback_26_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_26_bits_robIdx_value'])
        self.io_exuWriteback_25_valid = _PinWrapper(self._xpins['io_exuWriteback_25_valid'])
        self.io_exuWriteback_25_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_25_bits_robIdx_value'])
        self.io_exuWriteback_24_valid = _PinWrapper(self._xpins['io_exuWriteback_24_valid'])
        self.io_exuWriteback_24_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_24_bits_data_0'])
        self.io_exuWriteback_24_bits_pdest = _PinWrapper(self._xpins['io_exuWriteback_24_bits_pdest'])
        self.io_exuWriteback_24_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_24_bits_robIdx_value'])
        self.io_exuWriteback_24_bits_vecWen = _PinWrapper(self._xpins['io_exuWriteback_24_bits_vecWen'])
        self.io_exuWriteback_24_bits_v0Wen = _PinWrapper(self._xpins['io_exuWriteback_24_bits_v0Wen'])
        self.io_exuWriteback_24_bits_vls_vdIdx = _PinWrapper(self._xpins['io_exuWriteback_24_bits_vls_vdIdx'])
        self.io_exuWriteback_24_bits_debug_isMMIO = _PinWrapper(self._xpins['io_exuWriteback_24_bits_debug_isMMIO'])
        self.io_exuWriteback_24_bits_debug_isNCIO = _PinWrapper(self._xpins['io_exuWriteback_24_bits_debug_isNCIO'])
        self.io_exuWriteback_24_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_exuWriteback_24_bits_debug_isPerfCnt'])
        self.io_exuWriteback_24_bits_debug_paddr = _PinWrapper(self._xpins['io_exuWriteback_24_bits_debug_paddr'])
        self.io_exuWriteback_23_valid = _PinWrapper(self._xpins['io_exuWriteback_23_valid'])
        self.io_exuWriteback_23_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_23_bits_data_0'])
        self.io_exuWriteback_23_bits_pdest = _PinWrapper(self._xpins['io_exuWriteback_23_bits_pdest'])
        self.io_exuWriteback_23_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_23_bits_robIdx_value'])
        self.io_exuWriteback_23_bits_vecWen = _PinWrapper(self._xpins['io_exuWriteback_23_bits_vecWen'])
        self.io_exuWriteback_23_bits_v0Wen = _PinWrapper(self._xpins['io_exuWriteback_23_bits_v0Wen'])
        self.io_exuWriteback_23_bits_vls_vdIdx = _PinWrapper(self._xpins['io_exuWriteback_23_bits_vls_vdIdx'])
        self.io_exuWriteback_23_bits_debug_isMMIO = _PinWrapper(self._xpins['io_exuWriteback_23_bits_debug_isMMIO'])
        self.io_exuWriteback_23_bits_debug_isNCIO = _PinWrapper(self._xpins['io_exuWriteback_23_bits_debug_isNCIO'])
        self.io_exuWriteback_23_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_exuWriteback_23_bits_debug_isPerfCnt'])
        self.io_exuWriteback_23_bits_debug_paddr = _PinWrapper(self._xpins['io_exuWriteback_23_bits_debug_paddr'])
        self.io_exuWriteback_22_valid = _PinWrapper(self._xpins['io_exuWriteback_22_valid'])
        self.io_exuWriteback_22_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_22_bits_data_0'])
        self.io_exuWriteback_22_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_22_bits_robIdx_value'])
        self.io_exuWriteback_22_bits_lqIdx_value = _PinWrapper(self._xpins['io_exuWriteback_22_bits_lqIdx_value'])
        self.io_exuWriteback_22_bits_debug_isMMIO = _PinWrapper(self._xpins['io_exuWriteback_22_bits_debug_isMMIO'])
        self.io_exuWriteback_22_bits_debug_isNCIO = _PinWrapper(self._xpins['io_exuWriteback_22_bits_debug_isNCIO'])
        self.io_exuWriteback_22_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_exuWriteback_22_bits_debug_isPerfCnt'])
        self.io_exuWriteback_22_bits_debug_paddr = _PinWrapper(self._xpins['io_exuWriteback_22_bits_debug_paddr'])
        self.io_exuWriteback_21_valid = _PinWrapper(self._xpins['io_exuWriteback_21_valid'])
        self.io_exuWriteback_21_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_21_bits_data_0'])
        self.io_exuWriteback_21_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_21_bits_robIdx_value'])
        self.io_exuWriteback_21_bits_lqIdx_value = _PinWrapper(self._xpins['io_exuWriteback_21_bits_lqIdx_value'])
        self.io_exuWriteback_21_bits_debug_isMMIO = _PinWrapper(self._xpins['io_exuWriteback_21_bits_debug_isMMIO'])
        self.io_exuWriteback_21_bits_debug_isNCIO = _PinWrapper(self._xpins['io_exuWriteback_21_bits_debug_isNCIO'])
        self.io_exuWriteback_21_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_exuWriteback_21_bits_debug_isPerfCnt'])
        self.io_exuWriteback_21_bits_debug_paddr = _PinWrapper(self._xpins['io_exuWriteback_21_bits_debug_paddr'])
        self.io_exuWriteback_20_valid = _PinWrapper(self._xpins['io_exuWriteback_20_valid'])
        self.io_exuWriteback_20_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_20_bits_data_0'])
        self.io_exuWriteback_20_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_20_bits_robIdx_value'])
        self.io_exuWriteback_20_bits_lqIdx_value = _PinWrapper(self._xpins['io_exuWriteback_20_bits_lqIdx_value'])
        self.io_exuWriteback_20_bits_debug_isMMIO = _PinWrapper(self._xpins['io_exuWriteback_20_bits_debug_isMMIO'])
        self.io_exuWriteback_20_bits_debug_isNCIO = _PinWrapper(self._xpins['io_exuWriteback_20_bits_debug_isNCIO'])
        self.io_exuWriteback_20_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_exuWriteback_20_bits_debug_isPerfCnt'])
        self.io_exuWriteback_20_bits_debug_paddr = _PinWrapper(self._xpins['io_exuWriteback_20_bits_debug_paddr'])
        self.io_exuWriteback_19_valid = _PinWrapper(self._xpins['io_exuWriteback_19_valid'])
        self.io_exuWriteback_19_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_19_bits_data_0'])
        self.io_exuWriteback_19_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_19_bits_robIdx_value'])
        self.io_exuWriteback_19_bits_sqIdx_value = _PinWrapper(self._xpins['io_exuWriteback_19_bits_sqIdx_value'])
        self.io_exuWriteback_19_bits_debug_isMMIO = _PinWrapper(self._xpins['io_exuWriteback_19_bits_debug_isMMIO'])
        self.io_exuWriteback_19_bits_debug_isNCIO = _PinWrapper(self._xpins['io_exuWriteback_19_bits_debug_isNCIO'])
        self.io_exuWriteback_19_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_exuWriteback_19_bits_debug_isPerfCnt'])
        self.io_exuWriteback_19_bits_debug_paddr = _PinWrapper(self._xpins['io_exuWriteback_19_bits_debug_paddr'])
        self.io_exuWriteback_18_valid = _PinWrapper(self._xpins['io_exuWriteback_18_valid'])
        self.io_exuWriteback_18_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_18_bits_data_0'])
        self.io_exuWriteback_18_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_18_bits_robIdx_value'])
        self.io_exuWriteback_18_bits_sqIdx_value = _PinWrapper(self._xpins['io_exuWriteback_18_bits_sqIdx_value'])
        self.io_exuWriteback_18_bits_debug_isMMIO = _PinWrapper(self._xpins['io_exuWriteback_18_bits_debug_isMMIO'])
        self.io_exuWriteback_18_bits_debug_isNCIO = _PinWrapper(self._xpins['io_exuWriteback_18_bits_debug_isNCIO'])
        self.io_exuWriteback_18_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_exuWriteback_18_bits_debug_isPerfCnt'])
        self.io_exuWriteback_18_bits_debug_paddr = _PinWrapper(self._xpins['io_exuWriteback_18_bits_debug_paddr'])
        self.io_exuWriteback_17_valid = _PinWrapper(self._xpins['io_exuWriteback_17_valid'])
        self.io_exuWriteback_17_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_17_bits_data_0'])
        self.io_exuWriteback_17_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_17_bits_robIdx_value'])
        self.io_exuWriteback_17_bits_fflags = _PinWrapper(self._xpins['io_exuWriteback_17_bits_fflags'])
        self.io_exuWriteback_17_bits_wflags = _PinWrapper(self._xpins['io_exuWriteback_17_bits_wflags'])
        self.io_exuWriteback_16_valid = _PinWrapper(self._xpins['io_exuWriteback_16_valid'])
        self.io_exuWriteback_16_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_16_bits_data_0'])
        self.io_exuWriteback_16_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_16_bits_robIdx_value'])
        self.io_exuWriteback_16_bits_fflags = _PinWrapper(self._xpins['io_exuWriteback_16_bits_fflags'])
        self.io_exuWriteback_16_bits_wflags = _PinWrapper(self._xpins['io_exuWriteback_16_bits_wflags'])
        self.io_exuWriteback_15_valid = _PinWrapper(self._xpins['io_exuWriteback_15_valid'])
        self.io_exuWriteback_15_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_15_bits_data_0'])
        self.io_exuWriteback_15_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_15_bits_robIdx_value'])
        self.io_exuWriteback_15_bits_fflags = _PinWrapper(self._xpins['io_exuWriteback_15_bits_fflags'])
        self.io_exuWriteback_15_bits_wflags = _PinWrapper(self._xpins['io_exuWriteback_15_bits_wflags'])
        self.io_exuWriteback_15_bits_vxsat = _PinWrapper(self._xpins['io_exuWriteback_15_bits_vxsat'])
        self.io_exuWriteback_14_valid = _PinWrapper(self._xpins['io_exuWriteback_14_valid'])
        self.io_exuWriteback_14_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_14_bits_data_0'])
        self.io_exuWriteback_14_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_14_bits_robIdx_value'])
        self.io_exuWriteback_14_bits_fflags = _PinWrapper(self._xpins['io_exuWriteback_14_bits_fflags'])
        self.io_exuWriteback_14_bits_wflags = _PinWrapper(self._xpins['io_exuWriteback_14_bits_wflags'])
        self.io_exuWriteback_13_valid = _PinWrapper(self._xpins['io_exuWriteback_13_valid'])
        self.io_exuWriteback_13_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_13_bits_data_0'])
        self.io_exuWriteback_13_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_13_bits_robIdx_value'])
        self.io_exuWriteback_13_bits_fflags = _PinWrapper(self._xpins['io_exuWriteback_13_bits_fflags'])
        self.io_exuWriteback_13_bits_wflags = _PinWrapper(self._xpins['io_exuWriteback_13_bits_wflags'])
        self.io_exuWriteback_13_bits_vxsat = _PinWrapper(self._xpins['io_exuWriteback_13_bits_vxsat'])
        self.io_exuWriteback_12_valid = _PinWrapper(self._xpins['io_exuWriteback_12_valid'])
        self.io_exuWriteback_12_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_12_bits_data_0'])
        self.io_exuWriteback_12_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_12_bits_robIdx_value'])
        self.io_exuWriteback_12_bits_fflags = _PinWrapper(self._xpins['io_exuWriteback_12_bits_fflags'])
        self.io_exuWriteback_12_bits_wflags = _PinWrapper(self._xpins['io_exuWriteback_12_bits_wflags'])
        self.io_exuWriteback_11_valid = _PinWrapper(self._xpins['io_exuWriteback_11_valid'])
        self.io_exuWriteback_11_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_11_bits_data_0'])
        self.io_exuWriteback_11_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_11_bits_robIdx_value'])
        self.io_exuWriteback_11_bits_fflags = _PinWrapper(self._xpins['io_exuWriteback_11_bits_fflags'])
        self.io_exuWriteback_11_bits_wflags = _PinWrapper(self._xpins['io_exuWriteback_11_bits_wflags'])
        self.io_exuWriteback_10_valid = _PinWrapper(self._xpins['io_exuWriteback_10_valid'])
        self.io_exuWriteback_10_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_10_bits_data_0'])
        self.io_exuWriteback_10_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_10_bits_robIdx_value'])
        self.io_exuWriteback_10_bits_fflags = _PinWrapper(self._xpins['io_exuWriteback_10_bits_fflags'])
        self.io_exuWriteback_10_bits_wflags = _PinWrapper(self._xpins['io_exuWriteback_10_bits_wflags'])
        self.io_exuWriteback_9_valid = _PinWrapper(self._xpins['io_exuWriteback_9_valid'])
        self.io_exuWriteback_9_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_9_bits_data_0'])
        self.io_exuWriteback_9_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_9_bits_robIdx_value'])
        self.io_exuWriteback_9_bits_fflags = _PinWrapper(self._xpins['io_exuWriteback_9_bits_fflags'])
        self.io_exuWriteback_9_bits_wflags = _PinWrapper(self._xpins['io_exuWriteback_9_bits_wflags'])
        self.io_exuWriteback_8_valid = _PinWrapper(self._xpins['io_exuWriteback_8_valid'])
        self.io_exuWriteback_8_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_8_bits_data_0'])
        self.io_exuWriteback_8_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_8_bits_robIdx_value'])
        self.io_exuWriteback_8_bits_fflags = _PinWrapper(self._xpins['io_exuWriteback_8_bits_fflags'])
        self.io_exuWriteback_8_bits_wflags = _PinWrapper(self._xpins['io_exuWriteback_8_bits_wflags'])
        self.io_exuWriteback_7_valid = _PinWrapper(self._xpins['io_exuWriteback_7_valid'])
        self.io_exuWriteback_7_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_7_bits_data_0'])
        self.io_exuWriteback_7_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_7_bits_robIdx_value'])
        self.io_exuWriteback_7_bits_debug_isPerfCnt = _PinWrapper(self._xpins['io_exuWriteback_7_bits_debug_isPerfCnt'])
        self.io_exuWriteback_6_valid = _PinWrapper(self._xpins['io_exuWriteback_6_valid'])
        self.io_exuWriteback_6_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_6_bits_data_0'])
        self.io_exuWriteback_6_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_6_bits_robIdx_value'])
        self.io_exuWriteback_5_valid = _PinWrapper(self._xpins['io_exuWriteback_5_valid'])
        self.io_exuWriteback_5_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_5_bits_data_0'])
        self.io_exuWriteback_5_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_5_bits_robIdx_value'])
        self.io_exuWriteback_5_bits_redirect_valid = _PinWrapper(self._xpins['io_exuWriteback_5_bits_redirect_valid'])
        self.io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken = _PinWrapper(self._xpins['io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken'])
        self.io_exuWriteback_5_bits_fflags = _PinWrapper(self._xpins['io_exuWriteback_5_bits_fflags'])
        self.io_exuWriteback_5_bits_wflags = _PinWrapper(self._xpins['io_exuWriteback_5_bits_wflags'])
        self.io_exuWriteback_4_valid = _PinWrapper(self._xpins['io_exuWriteback_4_valid'])
        self.io_exuWriteback_4_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_4_bits_data_0'])
        self.io_exuWriteback_4_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_4_bits_robIdx_value'])
        self.io_exuWriteback_3_valid = _PinWrapper(self._xpins['io_exuWriteback_3_valid'])
        self.io_exuWriteback_3_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_3_bits_data_0'])
        self.io_exuWriteback_3_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_3_bits_robIdx_value'])
        self.io_exuWriteback_3_bits_redirect_valid = _PinWrapper(self._xpins['io_exuWriteback_3_bits_redirect_valid'])
        self.io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken = _PinWrapper(self._xpins['io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken'])
        self.io_exuWriteback_2_valid = _PinWrapper(self._xpins['io_exuWriteback_2_valid'])
        self.io_exuWriteback_2_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_2_bits_data_0'])
        self.io_exuWriteback_2_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_2_bits_robIdx_value'])
        self.io_exuWriteback_1_valid = _PinWrapper(self._xpins['io_exuWriteback_1_valid'])
        self.io_exuWriteback_1_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_1_bits_data_0'])
        self.io_exuWriteback_1_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_1_bits_robIdx_value'])
        self.io_exuWriteback_1_bits_redirect_valid = _PinWrapper(self._xpins['io_exuWriteback_1_bits_redirect_valid'])
        self.io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken = _PinWrapper(self._xpins['io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken'])
        self.io_exuWriteback_0_valid = _PinWrapper(self._xpins['io_exuWriteback_0_valid'])
        self.io_exuWriteback_0_bits_data_0 = _PinWrapper(self._xpins['io_exuWriteback_0_bits_data_0'])
        self.io_exuWriteback_0_bits_robIdx_value = _PinWrapper(self._xpins['io_exuWriteback_0_bits_robIdx_value'])
        self.io_writebackNums_0_bits = _PinWrapper(self._xpins['io_writebackNums_0_bits'])
        self.io_writebackNums_1_bits = _PinWrapper(self._xpins['io_writebackNums_1_bits'])
        self.io_writebackNums_2_bits = _PinWrapper(self._xpins['io_writebackNums_2_bits'])
        self.io_writebackNums_3_bits = _PinWrapper(self._xpins['io_writebackNums_3_bits'])
        self.io_writebackNums_4_bits = _PinWrapper(self._xpins['io_writebackNums_4_bits'])
        self.io_writebackNums_5_bits = _PinWrapper(self._xpins['io_writebackNums_5_bits'])
        self.io_writebackNums_6_bits = _PinWrapper(self._xpins['io_writebackNums_6_bits'])
        self.io_writebackNums_7_bits = _PinWrapper(self._xpins['io_writebackNums_7_bits'])
        self.io_writebackNums_8_bits = _PinWrapper(self._xpins['io_writebackNums_8_bits'])
        self.io_writebackNums_9_bits = _PinWrapper(self._xpins['io_writebackNums_9_bits'])
        self.io_writebackNums_10_bits = _PinWrapper(self._xpins['io_writebackNums_10_bits'])
        self.io_writebackNums_11_bits = _PinWrapper(self._xpins['io_writebackNums_11_bits'])
        self.io_writebackNums_12_bits = _PinWrapper(self._xpins['io_writebackNums_12_bits'])
        self.io_writebackNums_13_bits = _PinWrapper(self._xpins['io_writebackNums_13_bits'])
        self.io_writebackNums_14_bits = _PinWrapper(self._xpins['io_writebackNums_14_bits'])
        self.io_writebackNums_15_bits = _PinWrapper(self._xpins['io_writebackNums_15_bits'])
        self.io_writebackNums_16_bits = _PinWrapper(self._xpins['io_writebackNums_16_bits'])
        self.io_writebackNums_17_bits = _PinWrapper(self._xpins['io_writebackNums_17_bits'])
        self.io_writebackNums_18_bits = _PinWrapper(self._xpins['io_writebackNums_18_bits'])
        self.io_writebackNums_19_bits = _PinWrapper(self._xpins['io_writebackNums_19_bits'])
        self.io_writebackNums_20_bits = _PinWrapper(self._xpins['io_writebackNums_20_bits'])
        self.io_writebackNums_21_bits = _PinWrapper(self._xpins['io_writebackNums_21_bits'])
        self.io_writebackNums_22_bits = _PinWrapper(self._xpins['io_writebackNums_22_bits'])
        self.io_writebackNums_23_bits = _PinWrapper(self._xpins['io_writebackNums_23_bits'])
        self.io_writebackNums_24_bits = _PinWrapper(self._xpins['io_writebackNums_24_bits'])
        self.io_writebackNeedFlush_0 = _PinWrapper(self._xpins['io_writebackNeedFlush_0'])
        self.io_writebackNeedFlush_1 = _PinWrapper(self._xpins['io_writebackNeedFlush_1'])
        self.io_writebackNeedFlush_2 = _PinWrapper(self._xpins['io_writebackNeedFlush_2'])
        self.io_writebackNeedFlush_6 = _PinWrapper(self._xpins['io_writebackNeedFlush_6'])
        self.io_writebackNeedFlush_7 = _PinWrapper(self._xpins['io_writebackNeedFlush_7'])
        self.io_writebackNeedFlush_8 = _PinWrapper(self._xpins['io_writebackNeedFlush_8'])
        self.io_writebackNeedFlush_9 = _PinWrapper(self._xpins['io_writebackNeedFlush_9'])
        self.io_writebackNeedFlush_10 = _PinWrapper(self._xpins['io_writebackNeedFlush_10'])
        self.io_writebackNeedFlush_11 = _PinWrapper(self._xpins['io_writebackNeedFlush_11'])
        self.io_writebackNeedFlush_12 = _PinWrapper(self._xpins['io_writebackNeedFlush_12'])
        self.compare = _PinWrapper(self._xpins['compare'])
        self.WriteBack_in_agent_xaction = _PinWrapper(self._xpins['WriteBack_in_agent_xaction'])
        self.super_result = _PinWrapper(self._xpins['super_result'])
        # Monitor callback
        def _monitor_callback(trans_type: str, trans_obj):
            """Internal callback for monitor updates."""
            try:
                # Update pins from received transaction
                
                if trans_type == 'Mem_in_agent_xaction':   
                    self._xpins['io_lsq_mmio_0'].xdata.value = trans_obj.io_lsq_mmio_0.value
                    self._xpins['io_lsq_mmio_1'].xdata.value = trans_obj.io_lsq_mmio_1.value
                    self._xpins['io_lsq_mmio_2'].xdata.value = trans_obj.io_lsq_mmio_2.value
                    self._xpins['io_lsq_uop_0_robIdx_value'].xdata.value = trans_obj.io_lsq_uop_0_robIdx_value.value
                    self._xpins['io_lsq_uop_1_robIdx_value'].xdata.value = trans_obj.io_lsq_uop_1_robIdx_value.value
                    self._xpins['io_lsq_uop_2_robIdx_value'].xdata.value = trans_obj.io_lsq_uop_2_robIdx_value.value
                    self._xpins['compare'].xdata.value = trans_obj.compare.value
                    self._xpins['Mem_in_agent_xaction'].xdata.value = trans_obj.Mem_in_agent_xaction.value
                    self._xpins['super_result'].xdata.value = trans_obj.super_result.value
                    
                if trans_type == 'rename_in_agent_xaction':   
                    self._xpins['clock'].xdata.value = trans_obj.clock.value
                    self._xpins['reset'].xdata.value = trans_obj.reset.value
                    self._xpins['io_hartId'].xdata.value = trans_obj.io_hartId.value
                    self._xpins['io_enq_req_0_valid'].xdata.value = trans_obj.io_enq_req_0_valid.value
                    self._xpins['io_enq_req_0_bits_instr'].xdata.value = trans_obj.io_enq_req_0_bits_instr.value
                    self._xpins['io_enq_req_0_bits_pc'].xdata.value = trans_obj.io_enq_req_0_bits_pc.value
                    self._xpins['io_enq_req_0_bits_exceptionVec_0'].xdata.value = trans_obj.io_enq_req_0_bits_exceptionVec_0.value
                    self._xpins['io_enq_req_0_bits_exceptionVec_1'].xdata.value = trans_obj.io_enq_req_0_bits_exceptionVec_1.value
                    self._xpins['io_enq_req_0_bits_exceptionVec_2'].xdata.value = trans_obj.io_enq_req_0_bits_exceptionVec_2.value
                    self._xpins['io_enq_req_0_bits_exceptionVec_3'].xdata.value = trans_obj.io_enq_req_0_bits_exceptionVec_3.value
                    self._xpins['io_enq_req_0_bits_exceptionVec_12'].xdata.value = trans_obj.io_enq_req_0_bits_exceptionVec_12.value
                    self._xpins['io_enq_req_0_bits_exceptionVec_20'].xdata.value = trans_obj.io_enq_req_0_bits_exceptionVec_20.value
                    self._xpins['io_enq_req_0_bits_exceptionVec_22'].xdata.value = trans_obj.io_enq_req_0_bits_exceptionVec_22.value
                    self._xpins['io_enq_req_0_bits_isFetchMalAddr'].xdata.value = trans_obj.io_enq_req_0_bits_isFetchMalAddr.value
                    self._xpins['io_enq_req_0_bits_hasException'].xdata.value = trans_obj.io_enq_req_0_bits_hasException.value
                    self._xpins['io_enq_req_0_bits_trigger'].xdata.value = trans_obj.io_enq_req_0_bits_trigger.value
                    self._xpins['io_enq_req_0_bits_preDecodeInfo_isRVC'].xdata.value = trans_obj.io_enq_req_0_bits_preDecodeInfo_isRVC.value
                    self._xpins['io_enq_req_0_bits_crossPageIPFFix'].xdata.value = trans_obj.io_enq_req_0_bits_crossPageIPFFix.value
                    self._xpins['io_enq_req_0_bits_ftqPtr_flag'].xdata.value = trans_obj.io_enq_req_0_bits_ftqPtr_flag.value
                    self._xpins['io_enq_req_0_bits_ftqPtr_value'].xdata.value = trans_obj.io_enq_req_0_bits_ftqPtr_value.value
                    self._xpins['io_enq_req_0_bits_ftqOffset'].xdata.value = trans_obj.io_enq_req_0_bits_ftqOffset.value
                    self._xpins['io_enq_req_0_bits_ldest'].xdata.value = trans_obj.io_enq_req_0_bits_ldest.value
                    self._xpins['io_enq_req_0_bits_fuType'].xdata.value = trans_obj.io_enq_req_0_bits_fuType.value
                    self._xpins['io_enq_req_0_bits_fuOpType'].xdata.value = trans_obj.io_enq_req_0_bits_fuOpType.value
                    self._xpins['io_enq_req_0_bits_rfWen'].xdata.value = trans_obj.io_enq_req_0_bits_rfWen.value
                    self._xpins['io_enq_req_0_bits_fpWen'].xdata.value = trans_obj.io_enq_req_0_bits_fpWen.value
                    self._xpins['io_enq_req_0_bits_vecWen'].xdata.value = trans_obj.io_enq_req_0_bits_vecWen.value
                    self._xpins['io_enq_req_0_bits_v0Wen'].xdata.value = trans_obj.io_enq_req_0_bits_v0Wen.value
                    self._xpins['io_enq_req_0_bits_vlWen'].xdata.value = trans_obj.io_enq_req_0_bits_vlWen.value
                    self._xpins['io_enq_req_0_bits_isXSTrap'].xdata.value = trans_obj.io_enq_req_0_bits_isXSTrap.value
                    self._xpins['io_enq_req_0_bits_waitForward'].xdata.value = trans_obj.io_enq_req_0_bits_waitForward.value
                    self._xpins['io_enq_req_0_bits_blockBackward'].xdata.value = trans_obj.io_enq_req_0_bits_blockBackward.value
                    self._xpins['io_enq_req_0_bits_flushPipe'].xdata.value = trans_obj.io_enq_req_0_bits_flushPipe.value
                    self._xpins['io_enq_req_0_bits_vpu_vill'].xdata.value = trans_obj.io_enq_req_0_bits_vpu_vill.value
                    self._xpins['io_enq_req_0_bits_vpu_vma'].xdata.value = trans_obj.io_enq_req_0_bits_vpu_vma.value
                    self._xpins['io_enq_req_0_bits_vpu_vta'].xdata.value = trans_obj.io_enq_req_0_bits_vpu_vta.value
                    self._xpins['io_enq_req_0_bits_vpu_vsew'].xdata.value = trans_obj.io_enq_req_0_bits_vpu_vsew.value
                    self._xpins['io_enq_req_0_bits_vpu_vlmul'].xdata.value = trans_obj.io_enq_req_0_bits_vpu_vlmul.value
                    self._xpins['io_enq_req_0_bits_vpu_specVill'].xdata.value = trans_obj.io_enq_req_0_bits_vpu_specVill.value
                    self._xpins['io_enq_req_0_bits_vpu_specVma'].xdata.value = trans_obj.io_enq_req_0_bits_vpu_specVma.value
                    self._xpins['io_enq_req_0_bits_vpu_specVta'].xdata.value = trans_obj.io_enq_req_0_bits_vpu_specVta.value
                    self._xpins['io_enq_req_0_bits_vpu_specVsew'].xdata.value = trans_obj.io_enq_req_0_bits_vpu_specVsew.value
                    self._xpins['io_enq_req_0_bits_vpu_specVlmul'].xdata.value = trans_obj.io_enq_req_0_bits_vpu_specVlmul.value
                    self._xpins['io_enq_req_0_bits_vlsInstr'].xdata.value = trans_obj.io_enq_req_0_bits_vlsInstr.value
                    self._xpins['io_enq_req_0_bits_wfflags'].xdata.value = trans_obj.io_enq_req_0_bits_wfflags.value
                    self._xpins['io_enq_req_0_bits_isMove'].xdata.value = trans_obj.io_enq_req_0_bits_isMove.value
                    self._xpins['io_enq_req_0_bits_isVset'].xdata.value = trans_obj.io_enq_req_0_bits_isVset.value
                    self._xpins['io_enq_req_0_bits_firstUop'].xdata.value = trans_obj.io_enq_req_0_bits_firstUop.value
                    self._xpins['io_enq_req_0_bits_lastUop'].xdata.value = trans_obj.io_enq_req_0_bits_lastUop.value
                    self._xpins['io_enq_req_0_bits_numWB'].xdata.value = trans_obj.io_enq_req_0_bits_numWB.value
                    self._xpins['io_enq_req_0_bits_commitType'].xdata.value = trans_obj.io_enq_req_0_bits_commitType.value
                    self._xpins['io_enq_req_0_bits_pdest'].xdata.value = trans_obj.io_enq_req_0_bits_pdest.value
                    self._xpins['io_enq_req_0_bits_robIdx_flag'].xdata.value = trans_obj.io_enq_req_0_bits_robIdx_flag.value
                    self._xpins['io_enq_req_0_bits_robIdx_value'].xdata.value = trans_obj.io_enq_req_0_bits_robIdx_value.value
                    self._xpins['io_enq_req_0_bits_instrSize'].xdata.value = trans_obj.io_enq_req_0_bits_instrSize.value
                    self._xpins['io_enq_req_0_bits_dirtyFs'].xdata.value = trans_obj.io_enq_req_0_bits_dirtyFs.value
                    self._xpins['io_enq_req_0_bits_dirtyVs'].xdata.value = trans_obj.io_enq_req_0_bits_dirtyVs.value
                    self._xpins['io_enq_req_0_bits_traceBlockInPipe_itype'].xdata.value = trans_obj.io_enq_req_0_bits_traceBlockInPipe_itype.value
                    self._xpins['io_enq_req_0_bits_traceBlockInPipe_iretire'].xdata.value = trans_obj.io_enq_req_0_bits_traceBlockInPipe_iretire.value
                    self._xpins['io_enq_req_0_bits_traceBlockInPipe_ilastsize'].xdata.value = trans_obj.io_enq_req_0_bits_traceBlockInPipe_ilastsize.value
                    self._xpins['io_enq_req_0_bits_eliminatedMove'].xdata.value = trans_obj.io_enq_req_0_bits_eliminatedMove.value
                    self._xpins['io_enq_req_0_bits_snapshot'].xdata.value = trans_obj.io_enq_req_0_bits_snapshot.value
                    self._xpins['io_enq_req_0_bits_lqIdx_value'].xdata.value = trans_obj.io_enq_req_0_bits_lqIdx_value.value
                    self._xpins['io_enq_req_0_bits_sqIdx_value'].xdata.value = trans_obj.io_enq_req_0_bits_sqIdx_value.value
                    self._xpins['io_enq_req_0_bits_singleStep'].xdata.value = trans_obj.io_enq_req_0_bits_singleStep.value
                    self._xpins['io_enq_req_0_bits_debug_sim_trig'].xdata.value = trans_obj.io_enq_req_0_bits_debug_sim_trig.value
                    self._xpins['io_enq_req_1_valid'].xdata.value = trans_obj.io_enq_req_1_valid.value
                    self._xpins['io_enq_req_1_bits_instr'].xdata.value = trans_obj.io_enq_req_1_bits_instr.value
                    self._xpins['io_enq_req_1_bits_pc'].xdata.value = trans_obj.io_enq_req_1_bits_pc.value
                    self._xpins['io_enq_req_1_bits_exceptionVec_0'].xdata.value = trans_obj.io_enq_req_1_bits_exceptionVec_0.value
                    self._xpins['io_enq_req_1_bits_exceptionVec_1'].xdata.value = trans_obj.io_enq_req_1_bits_exceptionVec_1.value
                    self._xpins['io_enq_req_1_bits_exceptionVec_2'].xdata.value = trans_obj.io_enq_req_1_bits_exceptionVec_2.value
                    self._xpins['io_enq_req_1_bits_exceptionVec_3'].xdata.value = trans_obj.io_enq_req_1_bits_exceptionVec_3.value
                    self._xpins['io_enq_req_1_bits_exceptionVec_12'].xdata.value = trans_obj.io_enq_req_1_bits_exceptionVec_12.value
                    self._xpins['io_enq_req_1_bits_exceptionVec_20'].xdata.value = trans_obj.io_enq_req_1_bits_exceptionVec_20.value
                    self._xpins['io_enq_req_1_bits_exceptionVec_22'].xdata.value = trans_obj.io_enq_req_1_bits_exceptionVec_22.value
                    self._xpins['io_enq_req_1_bits_isFetchMalAddr'].xdata.value = trans_obj.io_enq_req_1_bits_isFetchMalAddr.value
                    self._xpins['io_enq_req_1_bits_hasException'].xdata.value = trans_obj.io_enq_req_1_bits_hasException.value
                    self._xpins['io_enq_req_1_bits_trigger'].xdata.value = trans_obj.io_enq_req_1_bits_trigger.value
                    self._xpins['io_enq_req_1_bits_preDecodeInfo_isRVC'].xdata.value = trans_obj.io_enq_req_1_bits_preDecodeInfo_isRVC.value
                    self._xpins['io_enq_req_1_bits_crossPageIPFFix'].xdata.value = trans_obj.io_enq_req_1_bits_crossPageIPFFix.value
                    self._xpins['io_enq_req_1_bits_ftqPtr_flag'].xdata.value = trans_obj.io_enq_req_1_bits_ftqPtr_flag.value
                    self._xpins['io_enq_req_1_bits_ftqPtr_value'].xdata.value = trans_obj.io_enq_req_1_bits_ftqPtr_value.value
                    self._xpins['io_enq_req_1_bits_ftqOffset'].xdata.value = trans_obj.io_enq_req_1_bits_ftqOffset.value
                    self._xpins['io_enq_req_1_bits_ldest'].xdata.value = trans_obj.io_enq_req_1_bits_ldest.value
                    self._xpins['io_enq_req_1_bits_fuType'].xdata.value = trans_obj.io_enq_req_1_bits_fuType.value
                    self._xpins['io_enq_req_1_bits_fuOpType'].xdata.value = trans_obj.io_enq_req_1_bits_fuOpType.value
                    self._xpins['io_enq_req_1_bits_rfWen'].xdata.value = trans_obj.io_enq_req_1_bits_rfWen.value
                    self._xpins['io_enq_req_1_bits_fpWen'].xdata.value = trans_obj.io_enq_req_1_bits_fpWen.value
                    self._xpins['io_enq_req_1_bits_vecWen'].xdata.value = trans_obj.io_enq_req_1_bits_vecWen.value
                    self._xpins['io_enq_req_1_bits_v0Wen'].xdata.value = trans_obj.io_enq_req_1_bits_v0Wen.value
                    self._xpins['io_enq_req_1_bits_vlWen'].xdata.value = trans_obj.io_enq_req_1_bits_vlWen.value
                    self._xpins['io_enq_req_1_bits_isXSTrap'].xdata.value = trans_obj.io_enq_req_1_bits_isXSTrap.value
                    self._xpins['io_enq_req_1_bits_waitForward'].xdata.value = trans_obj.io_enq_req_1_bits_waitForward.value
                    self._xpins['io_enq_req_1_bits_blockBackward'].xdata.value = trans_obj.io_enq_req_1_bits_blockBackward.value
                    self._xpins['io_enq_req_1_bits_flushPipe'].xdata.value = trans_obj.io_enq_req_1_bits_flushPipe.value
                    self._xpins['io_enq_req_1_bits_vpu_vill'].xdata.value = trans_obj.io_enq_req_1_bits_vpu_vill.value
                    self._xpins['io_enq_req_1_bits_vpu_vma'].xdata.value = trans_obj.io_enq_req_1_bits_vpu_vma.value
                    self._xpins['io_enq_req_1_bits_vpu_vta'].xdata.value = trans_obj.io_enq_req_1_bits_vpu_vta.value
                    self._xpins['io_enq_req_1_bits_vpu_vsew'].xdata.value = trans_obj.io_enq_req_1_bits_vpu_vsew.value
                    self._xpins['io_enq_req_1_bits_vpu_vlmul'].xdata.value = trans_obj.io_enq_req_1_bits_vpu_vlmul.value
                    self._xpins['io_enq_req_1_bits_vpu_specVill'].xdata.value = trans_obj.io_enq_req_1_bits_vpu_specVill.value
                    self._xpins['io_enq_req_1_bits_vpu_specVma'].xdata.value = trans_obj.io_enq_req_1_bits_vpu_specVma.value
                    self._xpins['io_enq_req_1_bits_vpu_specVta'].xdata.value = trans_obj.io_enq_req_1_bits_vpu_specVta.value
                    self._xpins['io_enq_req_1_bits_vpu_specVsew'].xdata.value = trans_obj.io_enq_req_1_bits_vpu_specVsew.value
                    self._xpins['io_enq_req_1_bits_vpu_specVlmul'].xdata.value = trans_obj.io_enq_req_1_bits_vpu_specVlmul.value
                    self._xpins['io_enq_req_1_bits_vlsInstr'].xdata.value = trans_obj.io_enq_req_1_bits_vlsInstr.value
                    self._xpins['io_enq_req_1_bits_wfflags'].xdata.value = trans_obj.io_enq_req_1_bits_wfflags.value
                    self._xpins['io_enq_req_1_bits_isMove'].xdata.value = trans_obj.io_enq_req_1_bits_isMove.value
                    self._xpins['io_enq_req_1_bits_isVset'].xdata.value = trans_obj.io_enq_req_1_bits_isVset.value
                    self._xpins['io_enq_req_1_bits_firstUop'].xdata.value = trans_obj.io_enq_req_1_bits_firstUop.value
                    self._xpins['io_enq_req_1_bits_lastUop'].xdata.value = trans_obj.io_enq_req_1_bits_lastUop.value
                    self._xpins['io_enq_req_1_bits_numWB'].xdata.value = trans_obj.io_enq_req_1_bits_numWB.value
                    self._xpins['io_enq_req_1_bits_commitType'].xdata.value = trans_obj.io_enq_req_1_bits_commitType.value
                    self._xpins['io_enq_req_1_bits_pdest'].xdata.value = trans_obj.io_enq_req_1_bits_pdest.value
                    self._xpins['io_enq_req_1_bits_robIdx_flag'].xdata.value = trans_obj.io_enq_req_1_bits_robIdx_flag.value
                    self._xpins['io_enq_req_1_bits_robIdx_value'].xdata.value = trans_obj.io_enq_req_1_bits_robIdx_value.value
                    self._xpins['io_enq_req_1_bits_instrSize'].xdata.value = trans_obj.io_enq_req_1_bits_instrSize.value
                    self._xpins['io_enq_req_1_bits_dirtyFs'].xdata.value = trans_obj.io_enq_req_1_bits_dirtyFs.value
                    self._xpins['io_enq_req_1_bits_dirtyVs'].xdata.value = trans_obj.io_enq_req_1_bits_dirtyVs.value
                    self._xpins['io_enq_req_1_bits_traceBlockInPipe_itype'].xdata.value = trans_obj.io_enq_req_1_bits_traceBlockInPipe_itype.value
                    self._xpins['io_enq_req_1_bits_traceBlockInPipe_iretire'].xdata.value = trans_obj.io_enq_req_1_bits_traceBlockInPipe_iretire.value
                    self._xpins['io_enq_req_1_bits_traceBlockInPipe_ilastsize'].xdata.value = trans_obj.io_enq_req_1_bits_traceBlockInPipe_ilastsize.value
                    self._xpins['io_enq_req_1_bits_eliminatedMove'].xdata.value = trans_obj.io_enq_req_1_bits_eliminatedMove.value
                    self._xpins['io_enq_req_1_bits_snapshot'].xdata.value = trans_obj.io_enq_req_1_bits_snapshot.value
                    self._xpins['io_enq_req_1_bits_lqIdx_value'].xdata.value = trans_obj.io_enq_req_1_bits_lqIdx_value.value
                    self._xpins['io_enq_req_1_bits_sqIdx_value'].xdata.value = trans_obj.io_enq_req_1_bits_sqIdx_value.value
                    self._xpins['io_enq_req_1_bits_singleStep'].xdata.value = trans_obj.io_enq_req_1_bits_singleStep.value
                    self._xpins['io_enq_req_1_bits_debug_sim_trig'].xdata.value = trans_obj.io_enq_req_1_bits_debug_sim_trig.value
                    self._xpins['io_enq_req_2_valid'].xdata.value = trans_obj.io_enq_req_2_valid.value
                    self._xpins['io_enq_req_2_bits_instr'].xdata.value = trans_obj.io_enq_req_2_bits_instr.value
                    self._xpins['io_enq_req_2_bits_pc'].xdata.value = trans_obj.io_enq_req_2_bits_pc.value
                    self._xpins['io_enq_req_2_bits_exceptionVec_0'].xdata.value = trans_obj.io_enq_req_2_bits_exceptionVec_0.value
                    self._xpins['io_enq_req_2_bits_exceptionVec_1'].xdata.value = trans_obj.io_enq_req_2_bits_exceptionVec_1.value
                    self._xpins['io_enq_req_2_bits_exceptionVec_2'].xdata.value = trans_obj.io_enq_req_2_bits_exceptionVec_2.value
                    self._xpins['io_enq_req_2_bits_exceptionVec_3'].xdata.value = trans_obj.io_enq_req_2_bits_exceptionVec_3.value
                    self._xpins['io_enq_req_2_bits_exceptionVec_12'].xdata.value = trans_obj.io_enq_req_2_bits_exceptionVec_12.value
                    self._xpins['io_enq_req_2_bits_exceptionVec_20'].xdata.value = trans_obj.io_enq_req_2_bits_exceptionVec_20.value
                    self._xpins['io_enq_req_2_bits_exceptionVec_22'].xdata.value = trans_obj.io_enq_req_2_bits_exceptionVec_22.value
                    self._xpins['io_enq_req_2_bits_isFetchMalAddr'].xdata.value = trans_obj.io_enq_req_2_bits_isFetchMalAddr.value
                    self._xpins['io_enq_req_2_bits_hasException'].xdata.value = trans_obj.io_enq_req_2_bits_hasException.value
                    self._xpins['io_enq_req_2_bits_trigger'].xdata.value = trans_obj.io_enq_req_2_bits_trigger.value
                    self._xpins['io_enq_req_2_bits_preDecodeInfo_isRVC'].xdata.value = trans_obj.io_enq_req_2_bits_preDecodeInfo_isRVC.value
                    self._xpins['io_enq_req_2_bits_crossPageIPFFix'].xdata.value = trans_obj.io_enq_req_2_bits_crossPageIPFFix.value
                    self._xpins['io_enq_req_2_bits_ftqPtr_flag'].xdata.value = trans_obj.io_enq_req_2_bits_ftqPtr_flag.value
                    self._xpins['io_enq_req_2_bits_ftqPtr_value'].xdata.value = trans_obj.io_enq_req_2_bits_ftqPtr_value.value
                    self._xpins['io_enq_req_2_bits_ftqOffset'].xdata.value = trans_obj.io_enq_req_2_bits_ftqOffset.value
                    self._xpins['io_enq_req_2_bits_ldest'].xdata.value = trans_obj.io_enq_req_2_bits_ldest.value
                    self._xpins['io_enq_req_2_bits_fuType'].xdata.value = trans_obj.io_enq_req_2_bits_fuType.value
                    self._xpins['io_enq_req_2_bits_fuOpType'].xdata.value = trans_obj.io_enq_req_2_bits_fuOpType.value
                    self._xpins['io_enq_req_2_bits_rfWen'].xdata.value = trans_obj.io_enq_req_2_bits_rfWen.value
                    self._xpins['io_enq_req_2_bits_fpWen'].xdata.value = trans_obj.io_enq_req_2_bits_fpWen.value
                    self._xpins['io_enq_req_2_bits_vecWen'].xdata.value = trans_obj.io_enq_req_2_bits_vecWen.value
                    self._xpins['io_enq_req_2_bits_v0Wen'].xdata.value = trans_obj.io_enq_req_2_bits_v0Wen.value
                    self._xpins['io_enq_req_2_bits_vlWen'].xdata.value = trans_obj.io_enq_req_2_bits_vlWen.value
                    self._xpins['io_enq_req_2_bits_isXSTrap'].xdata.value = trans_obj.io_enq_req_2_bits_isXSTrap.value
                    self._xpins['io_enq_req_2_bits_waitForward'].xdata.value = trans_obj.io_enq_req_2_bits_waitForward.value
                    self._xpins['io_enq_req_2_bits_blockBackward'].xdata.value = trans_obj.io_enq_req_2_bits_blockBackward.value
                    self._xpins['io_enq_req_2_bits_flushPipe'].xdata.value = trans_obj.io_enq_req_2_bits_flushPipe.value
                    self._xpins['io_enq_req_2_bits_vpu_vill'].xdata.value = trans_obj.io_enq_req_2_bits_vpu_vill.value
                    self._xpins['io_enq_req_2_bits_vpu_vma'].xdata.value = trans_obj.io_enq_req_2_bits_vpu_vma.value
                    self._xpins['io_enq_req_2_bits_vpu_vta'].xdata.value = trans_obj.io_enq_req_2_bits_vpu_vta.value
                    self._xpins['io_enq_req_2_bits_vpu_vsew'].xdata.value = trans_obj.io_enq_req_2_bits_vpu_vsew.value
                    self._xpins['io_enq_req_2_bits_vpu_vlmul'].xdata.value = trans_obj.io_enq_req_2_bits_vpu_vlmul.value
                    self._xpins['io_enq_req_2_bits_vpu_specVill'].xdata.value = trans_obj.io_enq_req_2_bits_vpu_specVill.value
                    self._xpins['io_enq_req_2_bits_vpu_specVma'].xdata.value = trans_obj.io_enq_req_2_bits_vpu_specVma.value
                    self._xpins['io_enq_req_2_bits_vpu_specVta'].xdata.value = trans_obj.io_enq_req_2_bits_vpu_specVta.value
                    self._xpins['io_enq_req_2_bits_vpu_specVsew'].xdata.value = trans_obj.io_enq_req_2_bits_vpu_specVsew.value
                    self._xpins['io_enq_req_2_bits_vpu_specVlmul'].xdata.value = trans_obj.io_enq_req_2_bits_vpu_specVlmul.value
                    self._xpins['io_enq_req_2_bits_vlsInstr'].xdata.value = trans_obj.io_enq_req_2_bits_vlsInstr.value
                    self._xpins['io_enq_req_2_bits_wfflags'].xdata.value = trans_obj.io_enq_req_2_bits_wfflags.value
                    self._xpins['io_enq_req_2_bits_isMove'].xdata.value = trans_obj.io_enq_req_2_bits_isMove.value
                    self._xpins['io_enq_req_2_bits_isVset'].xdata.value = trans_obj.io_enq_req_2_bits_isVset.value
                    self._xpins['io_enq_req_2_bits_firstUop'].xdata.value = trans_obj.io_enq_req_2_bits_firstUop.value
                    self._xpins['io_enq_req_2_bits_lastUop'].xdata.value = trans_obj.io_enq_req_2_bits_lastUop.value
                    self._xpins['io_enq_req_2_bits_numWB'].xdata.value = trans_obj.io_enq_req_2_bits_numWB.value
                    self._xpins['io_enq_req_2_bits_commitType'].xdata.value = trans_obj.io_enq_req_2_bits_commitType.value
                    self._xpins['io_enq_req_2_bits_pdest'].xdata.value = trans_obj.io_enq_req_2_bits_pdest.value
                    self._xpins['io_enq_req_2_bits_robIdx_flag'].xdata.value = trans_obj.io_enq_req_2_bits_robIdx_flag.value
                    self._xpins['io_enq_req_2_bits_robIdx_value'].xdata.value = trans_obj.io_enq_req_2_bits_robIdx_value.value
                    self._xpins['io_enq_req_2_bits_instrSize'].xdata.value = trans_obj.io_enq_req_2_bits_instrSize.value
                    self._xpins['io_enq_req_2_bits_dirtyFs'].xdata.value = trans_obj.io_enq_req_2_bits_dirtyFs.value
                    self._xpins['io_enq_req_2_bits_dirtyVs'].xdata.value = trans_obj.io_enq_req_2_bits_dirtyVs.value
                    self._xpins['io_enq_req_2_bits_traceBlockInPipe_itype'].xdata.value = trans_obj.io_enq_req_2_bits_traceBlockInPipe_itype.value
                    self._xpins['io_enq_req_2_bits_traceBlockInPipe_iretire'].xdata.value = trans_obj.io_enq_req_2_bits_traceBlockInPipe_iretire.value
                    self._xpins['io_enq_req_2_bits_traceBlockInPipe_ilastsize'].xdata.value = trans_obj.io_enq_req_2_bits_traceBlockInPipe_ilastsize.value
                    self._xpins['io_enq_req_2_bits_eliminatedMove'].xdata.value = trans_obj.io_enq_req_2_bits_eliminatedMove.value
                    self._xpins['io_enq_req_2_bits_snapshot'].xdata.value = trans_obj.io_enq_req_2_bits_snapshot.value
                    self._xpins['io_enq_req_2_bits_lqIdx_value'].xdata.value = trans_obj.io_enq_req_2_bits_lqIdx_value.value
                    self._xpins['io_enq_req_2_bits_sqIdx_value'].xdata.value = trans_obj.io_enq_req_2_bits_sqIdx_value.value
                    self._xpins['io_enq_req_2_bits_singleStep'].xdata.value = trans_obj.io_enq_req_2_bits_singleStep.value
                    self._xpins['io_enq_req_2_bits_debug_sim_trig'].xdata.value = trans_obj.io_enq_req_2_bits_debug_sim_trig.value
                    self._xpins['io_enq_req_3_valid'].xdata.value = trans_obj.io_enq_req_3_valid.value
                    self._xpins['io_enq_req_3_bits_instr'].xdata.value = trans_obj.io_enq_req_3_bits_instr.value
                    self._xpins['io_enq_req_3_bits_pc'].xdata.value = trans_obj.io_enq_req_3_bits_pc.value
                    self._xpins['io_enq_req_3_bits_exceptionVec_0'].xdata.value = trans_obj.io_enq_req_3_bits_exceptionVec_0.value
                    self._xpins['io_enq_req_3_bits_exceptionVec_1'].xdata.value = trans_obj.io_enq_req_3_bits_exceptionVec_1.value
                    self._xpins['io_enq_req_3_bits_exceptionVec_2'].xdata.value = trans_obj.io_enq_req_3_bits_exceptionVec_2.value
                    self._xpins['io_enq_req_3_bits_exceptionVec_3'].xdata.value = trans_obj.io_enq_req_3_bits_exceptionVec_3.value
                    self._xpins['io_enq_req_3_bits_exceptionVec_12'].xdata.value = trans_obj.io_enq_req_3_bits_exceptionVec_12.value
                    self._xpins['io_enq_req_3_bits_exceptionVec_20'].xdata.value = trans_obj.io_enq_req_3_bits_exceptionVec_20.value
                    self._xpins['io_enq_req_3_bits_exceptionVec_22'].xdata.value = trans_obj.io_enq_req_3_bits_exceptionVec_22.value
                    self._xpins['io_enq_req_3_bits_isFetchMalAddr'].xdata.value = trans_obj.io_enq_req_3_bits_isFetchMalAddr.value
                    self._xpins['io_enq_req_3_bits_hasException'].xdata.value = trans_obj.io_enq_req_3_bits_hasException.value
                    self._xpins['io_enq_req_3_bits_trigger'].xdata.value = trans_obj.io_enq_req_3_bits_trigger.value
                    self._xpins['io_enq_req_3_bits_preDecodeInfo_isRVC'].xdata.value = trans_obj.io_enq_req_3_bits_preDecodeInfo_isRVC.value
                    self._xpins['io_enq_req_3_bits_crossPageIPFFix'].xdata.value = trans_obj.io_enq_req_3_bits_crossPageIPFFix.value
                    self._xpins['io_enq_req_3_bits_ftqPtr_flag'].xdata.value = trans_obj.io_enq_req_3_bits_ftqPtr_flag.value
                    self._xpins['io_enq_req_3_bits_ftqPtr_value'].xdata.value = trans_obj.io_enq_req_3_bits_ftqPtr_value.value
                    self._xpins['io_enq_req_3_bits_ftqOffset'].xdata.value = trans_obj.io_enq_req_3_bits_ftqOffset.value
                    self._xpins['io_enq_req_3_bits_ldest'].xdata.value = trans_obj.io_enq_req_3_bits_ldest.value
                    self._xpins['io_enq_req_3_bits_fuType'].xdata.value = trans_obj.io_enq_req_3_bits_fuType.value
                    self._xpins['io_enq_req_3_bits_fuOpType'].xdata.value = trans_obj.io_enq_req_3_bits_fuOpType.value
                    self._xpins['io_enq_req_3_bits_rfWen'].xdata.value = trans_obj.io_enq_req_3_bits_rfWen.value
                    self._xpins['io_enq_req_3_bits_fpWen'].xdata.value = trans_obj.io_enq_req_3_bits_fpWen.value
                    self._xpins['io_enq_req_3_bits_vecWen'].xdata.value = trans_obj.io_enq_req_3_bits_vecWen.value
                    self._xpins['io_enq_req_3_bits_v0Wen'].xdata.value = trans_obj.io_enq_req_3_bits_v0Wen.value
                    self._xpins['io_enq_req_3_bits_vlWen'].xdata.value = trans_obj.io_enq_req_3_bits_vlWen.value
                    self._xpins['io_enq_req_3_bits_isXSTrap'].xdata.value = trans_obj.io_enq_req_3_bits_isXSTrap.value
                    self._xpins['io_enq_req_3_bits_waitForward'].xdata.value = trans_obj.io_enq_req_3_bits_waitForward.value
                    self._xpins['io_enq_req_3_bits_blockBackward'].xdata.value = trans_obj.io_enq_req_3_bits_blockBackward.value
                    self._xpins['io_enq_req_3_bits_flushPipe'].xdata.value = trans_obj.io_enq_req_3_bits_flushPipe.value
                    self._xpins['io_enq_req_3_bits_vpu_vill'].xdata.value = trans_obj.io_enq_req_3_bits_vpu_vill.value
                    self._xpins['io_enq_req_3_bits_vpu_vma'].xdata.value = trans_obj.io_enq_req_3_bits_vpu_vma.value
                    self._xpins['io_enq_req_3_bits_vpu_vta'].xdata.value = trans_obj.io_enq_req_3_bits_vpu_vta.value
                    self._xpins['io_enq_req_3_bits_vpu_vsew'].xdata.value = trans_obj.io_enq_req_3_bits_vpu_vsew.value
                    self._xpins['io_enq_req_3_bits_vpu_vlmul'].xdata.value = trans_obj.io_enq_req_3_bits_vpu_vlmul.value
                    self._xpins['io_enq_req_3_bits_vpu_specVill'].xdata.value = trans_obj.io_enq_req_3_bits_vpu_specVill.value
                    self._xpins['io_enq_req_3_bits_vpu_specVma'].xdata.value = trans_obj.io_enq_req_3_bits_vpu_specVma.value
                    self._xpins['io_enq_req_3_bits_vpu_specVta'].xdata.value = trans_obj.io_enq_req_3_bits_vpu_specVta.value
                    self._xpins['io_enq_req_3_bits_vpu_specVsew'].xdata.value = trans_obj.io_enq_req_3_bits_vpu_specVsew.value
                    self._xpins['io_enq_req_3_bits_vpu_specVlmul'].xdata.value = trans_obj.io_enq_req_3_bits_vpu_specVlmul.value
                    self._xpins['io_enq_req_3_bits_vlsInstr'].xdata.value = trans_obj.io_enq_req_3_bits_vlsInstr.value
                    self._xpins['io_enq_req_3_bits_wfflags'].xdata.value = trans_obj.io_enq_req_3_bits_wfflags.value
                    self._xpins['io_enq_req_3_bits_isMove'].xdata.value = trans_obj.io_enq_req_3_bits_isMove.value
                    self._xpins['io_enq_req_3_bits_isVset'].xdata.value = trans_obj.io_enq_req_3_bits_isVset.value
                    self._xpins['io_enq_req_3_bits_firstUop'].xdata.value = trans_obj.io_enq_req_3_bits_firstUop.value
                    self._xpins['io_enq_req_3_bits_lastUop'].xdata.value = trans_obj.io_enq_req_3_bits_lastUop.value
                    self._xpins['io_enq_req_3_bits_numWB'].xdata.value = trans_obj.io_enq_req_3_bits_numWB.value
                    self._xpins['io_enq_req_3_bits_commitType'].xdata.value = trans_obj.io_enq_req_3_bits_commitType.value
                    self._xpins['io_enq_req_3_bits_pdest'].xdata.value = trans_obj.io_enq_req_3_bits_pdest.value
                    self._xpins['io_enq_req_3_bits_robIdx_flag'].xdata.value = trans_obj.io_enq_req_3_bits_robIdx_flag.value
                    self._xpins['io_enq_req_3_bits_robIdx_value'].xdata.value = trans_obj.io_enq_req_3_bits_robIdx_value.value
                    self._xpins['io_enq_req_3_bits_instrSize'].xdata.value = trans_obj.io_enq_req_3_bits_instrSize.value
                    self._xpins['io_enq_req_3_bits_dirtyFs'].xdata.value = trans_obj.io_enq_req_3_bits_dirtyFs.value
                    self._xpins['io_enq_req_3_bits_dirtyVs'].xdata.value = trans_obj.io_enq_req_3_bits_dirtyVs.value
                    self._xpins['io_enq_req_3_bits_traceBlockInPipe_itype'].xdata.value = trans_obj.io_enq_req_3_bits_traceBlockInPipe_itype.value
                    self._xpins['io_enq_req_3_bits_traceBlockInPipe_iretire'].xdata.value = trans_obj.io_enq_req_3_bits_traceBlockInPipe_iretire.value
                    self._xpins['io_enq_req_3_bits_traceBlockInPipe_ilastsize'].xdata.value = trans_obj.io_enq_req_3_bits_traceBlockInPipe_ilastsize.value
                    self._xpins['io_enq_req_3_bits_eliminatedMove'].xdata.value = trans_obj.io_enq_req_3_bits_eliminatedMove.value
                    self._xpins['io_enq_req_3_bits_snapshot'].xdata.value = trans_obj.io_enq_req_3_bits_snapshot.value
                    self._xpins['io_enq_req_3_bits_lqIdx_value'].xdata.value = trans_obj.io_enq_req_3_bits_lqIdx_value.value
                    self._xpins['io_enq_req_3_bits_sqIdx_value'].xdata.value = trans_obj.io_enq_req_3_bits_sqIdx_value.value
                    self._xpins['io_enq_req_3_bits_singleStep'].xdata.value = trans_obj.io_enq_req_3_bits_singleStep.value
                    self._xpins['io_enq_req_3_bits_debug_sim_trig'].xdata.value = trans_obj.io_enq_req_3_bits_debug_sim_trig.value
                    self._xpins['io_enq_req_4_valid'].xdata.value = trans_obj.io_enq_req_4_valid.value
                    self._xpins['io_enq_req_4_bits_instr'].xdata.value = trans_obj.io_enq_req_4_bits_instr.value
                    self._xpins['io_enq_req_4_bits_pc'].xdata.value = trans_obj.io_enq_req_4_bits_pc.value
                    self._xpins['io_enq_req_4_bits_exceptionVec_0'].xdata.value = trans_obj.io_enq_req_4_bits_exceptionVec_0.value
                    self._xpins['io_enq_req_4_bits_exceptionVec_1'].xdata.value = trans_obj.io_enq_req_4_bits_exceptionVec_1.value
                    self._xpins['io_enq_req_4_bits_exceptionVec_2'].xdata.value = trans_obj.io_enq_req_4_bits_exceptionVec_2.value
                    self._xpins['io_enq_req_4_bits_exceptionVec_3'].xdata.value = trans_obj.io_enq_req_4_bits_exceptionVec_3.value
                    self._xpins['io_enq_req_4_bits_exceptionVec_12'].xdata.value = trans_obj.io_enq_req_4_bits_exceptionVec_12.value
                    self._xpins['io_enq_req_4_bits_exceptionVec_20'].xdata.value = trans_obj.io_enq_req_4_bits_exceptionVec_20.value
                    self._xpins['io_enq_req_4_bits_exceptionVec_22'].xdata.value = trans_obj.io_enq_req_4_bits_exceptionVec_22.value
                    self._xpins['io_enq_req_4_bits_isFetchMalAddr'].xdata.value = trans_obj.io_enq_req_4_bits_isFetchMalAddr.value
                    self._xpins['io_enq_req_4_bits_hasException'].xdata.value = trans_obj.io_enq_req_4_bits_hasException.value
                    self._xpins['io_enq_req_4_bits_trigger'].xdata.value = trans_obj.io_enq_req_4_bits_trigger.value
                    self._xpins['io_enq_req_4_bits_preDecodeInfo_isRVC'].xdata.value = trans_obj.io_enq_req_4_bits_preDecodeInfo_isRVC.value
                    self._xpins['io_enq_req_4_bits_crossPageIPFFix'].xdata.value = trans_obj.io_enq_req_4_bits_crossPageIPFFix.value
                    self._xpins['io_enq_req_4_bits_ftqPtr_flag'].xdata.value = trans_obj.io_enq_req_4_bits_ftqPtr_flag.value
                    self._xpins['io_enq_req_4_bits_ftqPtr_value'].xdata.value = trans_obj.io_enq_req_4_bits_ftqPtr_value.value
                    self._xpins['io_enq_req_4_bits_ftqOffset'].xdata.value = trans_obj.io_enq_req_4_bits_ftqOffset.value
                    self._xpins['io_enq_req_4_bits_ldest'].xdata.value = trans_obj.io_enq_req_4_bits_ldest.value
                    self._xpins['io_enq_req_4_bits_fuType'].xdata.value = trans_obj.io_enq_req_4_bits_fuType.value
                    self._xpins['io_enq_req_4_bits_fuOpType'].xdata.value = trans_obj.io_enq_req_4_bits_fuOpType.value
                    self._xpins['io_enq_req_4_bits_rfWen'].xdata.value = trans_obj.io_enq_req_4_bits_rfWen.value
                    self._xpins['io_enq_req_4_bits_fpWen'].xdata.value = trans_obj.io_enq_req_4_bits_fpWen.value
                    self._xpins['io_enq_req_4_bits_vecWen'].xdata.value = trans_obj.io_enq_req_4_bits_vecWen.value
                    self._xpins['io_enq_req_4_bits_v0Wen'].xdata.value = trans_obj.io_enq_req_4_bits_v0Wen.value
                    self._xpins['io_enq_req_4_bits_vlWen'].xdata.value = trans_obj.io_enq_req_4_bits_vlWen.value
                    self._xpins['io_enq_req_4_bits_isXSTrap'].xdata.value = trans_obj.io_enq_req_4_bits_isXSTrap.value
                    self._xpins['io_enq_req_4_bits_waitForward'].xdata.value = trans_obj.io_enq_req_4_bits_waitForward.value
                    self._xpins['io_enq_req_4_bits_blockBackward'].xdata.value = trans_obj.io_enq_req_4_bits_blockBackward.value
                    self._xpins['io_enq_req_4_bits_flushPipe'].xdata.value = trans_obj.io_enq_req_4_bits_flushPipe.value
                    self._xpins['io_enq_req_4_bits_vpu_vill'].xdata.value = trans_obj.io_enq_req_4_bits_vpu_vill.value
                    self._xpins['io_enq_req_4_bits_vpu_vma'].xdata.value = trans_obj.io_enq_req_4_bits_vpu_vma.value
                    self._xpins['io_enq_req_4_bits_vpu_vta'].xdata.value = trans_obj.io_enq_req_4_bits_vpu_vta.value
                    self._xpins['io_enq_req_4_bits_vpu_vsew'].xdata.value = trans_obj.io_enq_req_4_bits_vpu_vsew.value
                    self._xpins['io_enq_req_4_bits_vpu_vlmul'].xdata.value = trans_obj.io_enq_req_4_bits_vpu_vlmul.value
                    self._xpins['io_enq_req_4_bits_vpu_specVill'].xdata.value = trans_obj.io_enq_req_4_bits_vpu_specVill.value
                    self._xpins['io_enq_req_4_bits_vpu_specVma'].xdata.value = trans_obj.io_enq_req_4_bits_vpu_specVma.value
                    self._xpins['io_enq_req_4_bits_vpu_specVta'].xdata.value = trans_obj.io_enq_req_4_bits_vpu_specVta.value
                    self._xpins['io_enq_req_4_bits_vpu_specVsew'].xdata.value = trans_obj.io_enq_req_4_bits_vpu_specVsew.value
                    self._xpins['io_enq_req_4_bits_vpu_specVlmul'].xdata.value = trans_obj.io_enq_req_4_bits_vpu_specVlmul.value
                    self._xpins['io_enq_req_4_bits_vlsInstr'].xdata.value = trans_obj.io_enq_req_4_bits_vlsInstr.value
                    self._xpins['io_enq_req_4_bits_wfflags'].xdata.value = trans_obj.io_enq_req_4_bits_wfflags.value
                    self._xpins['io_enq_req_4_bits_isMove'].xdata.value = trans_obj.io_enq_req_4_bits_isMove.value
                    self._xpins['io_enq_req_4_bits_isVset'].xdata.value = trans_obj.io_enq_req_4_bits_isVset.value
                    self._xpins['io_enq_req_4_bits_firstUop'].xdata.value = trans_obj.io_enq_req_4_bits_firstUop.value
                    self._xpins['io_enq_req_4_bits_lastUop'].xdata.value = trans_obj.io_enq_req_4_bits_lastUop.value
                    self._xpins['io_enq_req_4_bits_numWB'].xdata.value = trans_obj.io_enq_req_4_bits_numWB.value
                    self._xpins['io_enq_req_4_bits_commitType'].xdata.value = trans_obj.io_enq_req_4_bits_commitType.value
                    self._xpins['io_enq_req_4_bits_pdest'].xdata.value = trans_obj.io_enq_req_4_bits_pdest.value
                    self._xpins['io_enq_req_4_bits_robIdx_flag'].xdata.value = trans_obj.io_enq_req_4_bits_robIdx_flag.value
                    self._xpins['io_enq_req_4_bits_robIdx_value'].xdata.value = trans_obj.io_enq_req_4_bits_robIdx_value.value
                    self._xpins['io_enq_req_4_bits_instrSize'].xdata.value = trans_obj.io_enq_req_4_bits_instrSize.value
                    self._xpins['io_enq_req_4_bits_dirtyFs'].xdata.value = trans_obj.io_enq_req_4_bits_dirtyFs.value
                    self._xpins['io_enq_req_4_bits_dirtyVs'].xdata.value = trans_obj.io_enq_req_4_bits_dirtyVs.value
                    self._xpins['io_enq_req_4_bits_traceBlockInPipe_itype'].xdata.value = trans_obj.io_enq_req_4_bits_traceBlockInPipe_itype.value
                    self._xpins['io_enq_req_4_bits_traceBlockInPipe_iretire'].xdata.value = trans_obj.io_enq_req_4_bits_traceBlockInPipe_iretire.value
                    self._xpins['io_enq_req_4_bits_traceBlockInPipe_ilastsize'].xdata.value = trans_obj.io_enq_req_4_bits_traceBlockInPipe_ilastsize.value
                    self._xpins['io_enq_req_4_bits_eliminatedMove'].xdata.value = trans_obj.io_enq_req_4_bits_eliminatedMove.value
                    self._xpins['io_enq_req_4_bits_snapshot'].xdata.value = trans_obj.io_enq_req_4_bits_snapshot.value
                    self._xpins['io_enq_req_4_bits_lqIdx_value'].xdata.value = trans_obj.io_enq_req_4_bits_lqIdx_value.value
                    self._xpins['io_enq_req_4_bits_sqIdx_value'].xdata.value = trans_obj.io_enq_req_4_bits_sqIdx_value.value
                    self._xpins['io_enq_req_4_bits_singleStep'].xdata.value = trans_obj.io_enq_req_4_bits_singleStep.value
                    self._xpins['io_enq_req_4_bits_debug_sim_trig'].xdata.value = trans_obj.io_enq_req_4_bits_debug_sim_trig.value
                    self._xpins['io_enq_req_5_valid'].xdata.value = trans_obj.io_enq_req_5_valid.value
                    self._xpins['io_enq_req_5_bits_instr'].xdata.value = trans_obj.io_enq_req_5_bits_instr.value
                    self._xpins['io_enq_req_5_bits_pc'].xdata.value = trans_obj.io_enq_req_5_bits_pc.value
                    self._xpins['io_enq_req_5_bits_exceptionVec_0'].xdata.value = trans_obj.io_enq_req_5_bits_exceptionVec_0.value
                    self._xpins['io_enq_req_5_bits_exceptionVec_1'].xdata.value = trans_obj.io_enq_req_5_bits_exceptionVec_1.value
                    self._xpins['io_enq_req_5_bits_exceptionVec_2'].xdata.value = trans_obj.io_enq_req_5_bits_exceptionVec_2.value
                    self._xpins['io_enq_req_5_bits_exceptionVec_3'].xdata.value = trans_obj.io_enq_req_5_bits_exceptionVec_3.value
                    self._xpins['io_enq_req_5_bits_exceptionVec_12'].xdata.value = trans_obj.io_enq_req_5_bits_exceptionVec_12.value
                    self._xpins['io_enq_req_5_bits_exceptionVec_20'].xdata.value = trans_obj.io_enq_req_5_bits_exceptionVec_20.value
                    self._xpins['io_enq_req_5_bits_exceptionVec_22'].xdata.value = trans_obj.io_enq_req_5_bits_exceptionVec_22.value
                    self._xpins['io_enq_req_5_bits_isFetchMalAddr'].xdata.value = trans_obj.io_enq_req_5_bits_isFetchMalAddr.value
                    self._xpins['io_enq_req_5_bits_hasException'].xdata.value = trans_obj.io_enq_req_5_bits_hasException.value
                    self._xpins['io_enq_req_5_bits_trigger'].xdata.value = trans_obj.io_enq_req_5_bits_trigger.value
                    self._xpins['io_enq_req_5_bits_preDecodeInfo_isRVC'].xdata.value = trans_obj.io_enq_req_5_bits_preDecodeInfo_isRVC.value
                    self._xpins['io_enq_req_5_bits_crossPageIPFFix'].xdata.value = trans_obj.io_enq_req_5_bits_crossPageIPFFix.value
                    self._xpins['io_enq_req_5_bits_ftqPtr_flag'].xdata.value = trans_obj.io_enq_req_5_bits_ftqPtr_flag.value
                    self._xpins['io_enq_req_5_bits_ftqPtr_value'].xdata.value = trans_obj.io_enq_req_5_bits_ftqPtr_value.value
                    self._xpins['io_enq_req_5_bits_ftqOffset'].xdata.value = trans_obj.io_enq_req_5_bits_ftqOffset.value
                    self._xpins['io_enq_req_5_bits_ldest'].xdata.value = trans_obj.io_enq_req_5_bits_ldest.value
                    self._xpins['io_enq_req_5_bits_fuType'].xdata.value = trans_obj.io_enq_req_5_bits_fuType.value
                    self._xpins['io_enq_req_5_bits_fuOpType'].xdata.value = trans_obj.io_enq_req_5_bits_fuOpType.value
                    self._xpins['io_enq_req_5_bits_rfWen'].xdata.value = trans_obj.io_enq_req_5_bits_rfWen.value
                    self._xpins['io_enq_req_5_bits_fpWen'].xdata.value = trans_obj.io_enq_req_5_bits_fpWen.value
                    self._xpins['io_enq_req_5_bits_vecWen'].xdata.value = trans_obj.io_enq_req_5_bits_vecWen.value
                    self._xpins['io_enq_req_5_bits_v0Wen'].xdata.value = trans_obj.io_enq_req_5_bits_v0Wen.value
                    self._xpins['io_enq_req_5_bits_vlWen'].xdata.value = trans_obj.io_enq_req_5_bits_vlWen.value
                    self._xpins['io_enq_req_5_bits_isXSTrap'].xdata.value = trans_obj.io_enq_req_5_bits_isXSTrap.value
                    self._xpins['io_enq_req_5_bits_waitForward'].xdata.value = trans_obj.io_enq_req_5_bits_waitForward.value
                    self._xpins['io_enq_req_5_bits_blockBackward'].xdata.value = trans_obj.io_enq_req_5_bits_blockBackward.value
                    self._xpins['io_enq_req_5_bits_flushPipe'].xdata.value = trans_obj.io_enq_req_5_bits_flushPipe.value
                    self._xpins['io_enq_req_5_bits_vpu_vill'].xdata.value = trans_obj.io_enq_req_5_bits_vpu_vill.value
                    self._xpins['io_enq_req_5_bits_vpu_vma'].xdata.value = trans_obj.io_enq_req_5_bits_vpu_vma.value
                    self._xpins['io_enq_req_5_bits_vpu_vta'].xdata.value = trans_obj.io_enq_req_5_bits_vpu_vta.value
                    self._xpins['io_enq_req_5_bits_vpu_vsew'].xdata.value = trans_obj.io_enq_req_5_bits_vpu_vsew.value
                    self._xpins['io_enq_req_5_bits_vpu_vlmul'].xdata.value = trans_obj.io_enq_req_5_bits_vpu_vlmul.value
                    self._xpins['io_enq_req_5_bits_vpu_specVill'].xdata.value = trans_obj.io_enq_req_5_bits_vpu_specVill.value
                    self._xpins['io_enq_req_5_bits_vpu_specVma'].xdata.value = trans_obj.io_enq_req_5_bits_vpu_specVma.value
                    self._xpins['io_enq_req_5_bits_vpu_specVta'].xdata.value = trans_obj.io_enq_req_5_bits_vpu_specVta.value
                    self._xpins['io_enq_req_5_bits_vpu_specVsew'].xdata.value = trans_obj.io_enq_req_5_bits_vpu_specVsew.value
                    self._xpins['io_enq_req_5_bits_vpu_specVlmul'].xdata.value = trans_obj.io_enq_req_5_bits_vpu_specVlmul.value
                    self._xpins['io_enq_req_5_bits_vlsInstr'].xdata.value = trans_obj.io_enq_req_5_bits_vlsInstr.value
                    self._xpins['io_enq_req_5_bits_wfflags'].xdata.value = trans_obj.io_enq_req_5_bits_wfflags.value
                    self._xpins['io_enq_req_5_bits_isMove'].xdata.value = trans_obj.io_enq_req_5_bits_isMove.value
                    self._xpins['io_enq_req_5_bits_isVset'].xdata.value = trans_obj.io_enq_req_5_bits_isVset.value
                    self._xpins['io_enq_req_5_bits_firstUop'].xdata.value = trans_obj.io_enq_req_5_bits_firstUop.value
                    self._xpins['io_enq_req_5_bits_lastUop'].xdata.value = trans_obj.io_enq_req_5_bits_lastUop.value
                    self._xpins['io_enq_req_5_bits_numWB'].xdata.value = trans_obj.io_enq_req_5_bits_numWB.value
                    self._xpins['io_enq_req_5_bits_commitType'].xdata.value = trans_obj.io_enq_req_5_bits_commitType.value
                    self._xpins['io_enq_req_5_bits_pdest'].xdata.value = trans_obj.io_enq_req_5_bits_pdest.value
                    self._xpins['io_enq_req_5_bits_robIdx_flag'].xdata.value = trans_obj.io_enq_req_5_bits_robIdx_flag.value
                    self._xpins['io_enq_req_5_bits_robIdx_value'].xdata.value = trans_obj.io_enq_req_5_bits_robIdx_value.value
                    self._xpins['io_enq_req_5_bits_instrSize'].xdata.value = trans_obj.io_enq_req_5_bits_instrSize.value
                    self._xpins['io_enq_req_5_bits_dirtyFs'].xdata.value = trans_obj.io_enq_req_5_bits_dirtyFs.value
                    self._xpins['io_enq_req_5_bits_dirtyVs'].xdata.value = trans_obj.io_enq_req_5_bits_dirtyVs.value
                    self._xpins['io_enq_req_5_bits_traceBlockInPipe_itype'].xdata.value = trans_obj.io_enq_req_5_bits_traceBlockInPipe_itype.value
                    self._xpins['io_enq_req_5_bits_traceBlockInPipe_iretire'].xdata.value = trans_obj.io_enq_req_5_bits_traceBlockInPipe_iretire.value
                    self._xpins['io_enq_req_5_bits_traceBlockInPipe_ilastsize'].xdata.value = trans_obj.io_enq_req_5_bits_traceBlockInPipe_ilastsize.value
                    self._xpins['io_enq_req_5_bits_eliminatedMove'].xdata.value = trans_obj.io_enq_req_5_bits_eliminatedMove.value
                    self._xpins['io_enq_req_5_bits_snapshot'].xdata.value = trans_obj.io_enq_req_5_bits_snapshot.value
                    self._xpins['io_enq_req_5_bits_lqIdx_value'].xdata.value = trans_obj.io_enq_req_5_bits_lqIdx_value.value
                    self._xpins['io_enq_req_5_bits_sqIdx_value'].xdata.value = trans_obj.io_enq_req_5_bits_sqIdx_value.value
                    self._xpins['io_enq_req_5_bits_singleStep'].xdata.value = trans_obj.io_enq_req_5_bits_singleStep.value
                    self._xpins['io_enq_req_5_bits_debug_sim_trig'].xdata.value = trans_obj.io_enq_req_5_bits_debug_sim_trig.value
                    self._xpins['compare'].xdata.value = trans_obj.compare.value
                    self._xpins['rename_in_agent_xaction'].xdata.value = trans_obj.rename_in_agent_xaction.value
                    self._xpins['super_result'].xdata.value = trans_obj.super_result.value
                    
                if trans_type == 'WriteBack_in_agent_xaction':   
                    self._xpins['io_writeback_24_valid'].xdata.value = trans_obj.io_writeback_24_valid.value
                    self._xpins['io_writeback_24_bits_data_0'].xdata.value = trans_obj.io_writeback_24_bits_data_0.value
                    self._xpins['io_writeback_24_bits_pdest'].xdata.value = trans_obj.io_writeback_24_bits_pdest.value
                    self._xpins['io_writeback_24_bits_robIdx_flag'].xdata.value = trans_obj.io_writeback_24_bits_robIdx_flag.value
                    self._xpins['io_writeback_24_bits_robIdx_value'].xdata.value = trans_obj.io_writeback_24_bits_robIdx_value.value
                    self._xpins['io_writeback_24_bits_vecWen'].xdata.value = trans_obj.io_writeback_24_bits_vecWen.value
                    self._xpins['io_writeback_24_bits_v0Wen'].xdata.value = trans_obj.io_writeback_24_bits_v0Wen.value
                    self._xpins['io_writeback_24_bits_vlWen'].xdata.value = trans_obj.io_writeback_24_bits_vlWen.value
                    self._xpins['io_writeback_24_bits_exceptionVec_0'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_0.value
                    self._xpins['io_writeback_24_bits_exceptionVec_1'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_1.value
                    self._xpins['io_writeback_24_bits_exceptionVec_2'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_2.value
                    self._xpins['io_writeback_24_bits_exceptionVec_3'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_3.value
                    self._xpins['io_writeback_24_bits_exceptionVec_4'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_4.value
                    self._xpins['io_writeback_24_bits_exceptionVec_5'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_5.value
                    self._xpins['io_writeback_24_bits_exceptionVec_6'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_6.value
                    self._xpins['io_writeback_24_bits_exceptionVec_7'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_7.value
                    self._xpins['io_writeback_24_bits_exceptionVec_8'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_8.value
                    self._xpins['io_writeback_24_bits_exceptionVec_9'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_9.value
                    self._xpins['io_writeback_24_bits_exceptionVec_10'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_10.value
                    self._xpins['io_writeback_24_bits_exceptionVec_11'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_11.value
                    self._xpins['io_writeback_24_bits_exceptionVec_12'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_12.value
                    self._xpins['io_writeback_24_bits_exceptionVec_13'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_13.value
                    self._xpins['io_writeback_24_bits_exceptionVec_14'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_14.value
                    self._xpins['io_writeback_24_bits_exceptionVec_15'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_15.value
                    self._xpins['io_writeback_24_bits_exceptionVec_16'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_16.value
                    self._xpins['io_writeback_24_bits_exceptionVec_17'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_17.value
                    self._xpins['io_writeback_24_bits_exceptionVec_18'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_18.value
                    self._xpins['io_writeback_24_bits_exceptionVec_19'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_19.value
                    self._xpins['io_writeback_24_bits_exceptionVec_20'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_20.value
                    self._xpins['io_writeback_24_bits_exceptionVec_21'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_21.value
                    self._xpins['io_writeback_24_bits_exceptionVec_22'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_22.value
                    self._xpins['io_writeback_24_bits_exceptionVec_23'].xdata.value = trans_obj.io_writeback_24_bits_exceptionVec_23.value
                    self._xpins['io_writeback_24_bits_flushPipe'].xdata.value = trans_obj.io_writeback_24_bits_flushPipe.value
                    self._xpins['io_writeback_24_bits_replay'].xdata.value = trans_obj.io_writeback_24_bits_replay.value
                    self._xpins['io_writeback_24_bits_trigger'].xdata.value = trans_obj.io_writeback_24_bits_trigger.value
                    self._xpins['io_writeback_24_bits_vls_vpu_vill'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_vill.value
                    self._xpins['io_writeback_24_bits_vls_vpu_vma'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_vma.value
                    self._xpins['io_writeback_24_bits_vls_vpu_vta'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_vta.value
                    self._xpins['io_writeback_24_bits_vls_vpu_vsew'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_vsew.value
                    self._xpins['io_writeback_24_bits_vls_vpu_vlmul'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_vlmul.value
                    self._xpins['io_writeback_24_bits_vls_vpu_specVill'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_specVill.value
                    self._xpins['io_writeback_24_bits_vls_vpu_specVma'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_specVma.value
                    self._xpins['io_writeback_24_bits_vls_vpu_specVta'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_specVta.value
                    self._xpins['io_writeback_24_bits_vls_vpu_specVsew'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_specVsew.value
                    self._xpins['io_writeback_24_bits_vls_vpu_specVlmul'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_specVlmul.value
                    self._xpins['io_writeback_24_bits_vls_vpu_vm'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_vm.value
                    self._xpins['io_writeback_24_bits_vls_vpu_vstart'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_vstart.value
                    self._xpins['io_writeback_24_bits_vls_vpu_frm'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_frm.value
                    self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst.value
                    self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP32Instr'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_fpu_isFP32Instr.value
                    self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP64Instr'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_fpu_isFP64Instr.value
                    self._xpins['io_writeback_24_bits_vls_vpu_fpu_isReduction'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_fpu_isReduction.value
                    self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2.value
                    self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4.value
                    self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8.value
                    self._xpins['io_writeback_24_bits_vls_vpu_vxrm'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_vxrm.value
                    self._xpins['io_writeback_24_bits_vls_vpu_vuopIdx'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_vuopIdx.value
                    self._xpins['io_writeback_24_bits_vls_vpu_lastUop'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_lastUop.value
                    self._xpins['io_writeback_24_bits_vls_vpu_vmask'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_vmask.value
                    self._xpins['io_writeback_24_bits_vls_vpu_vl'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_vl.value
                    self._xpins['io_writeback_24_bits_vls_vpu_nf'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_nf.value
                    self._xpins['io_writeback_24_bits_vls_vpu_veew'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_veew.value
                    self._xpins['io_writeback_24_bits_vls_vpu_isReverse'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_isReverse.value
                    self._xpins['io_writeback_24_bits_vls_vpu_isExt'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_isExt.value
                    self._xpins['io_writeback_24_bits_vls_vpu_isNarrow'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_isNarrow.value
                    self._xpins['io_writeback_24_bits_vls_vpu_isDstMask'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_isDstMask.value
                    self._xpins['io_writeback_24_bits_vls_vpu_isOpMask'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_isOpMask.value
                    self._xpins['io_writeback_24_bits_vls_vpu_isMove'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_isMove.value
                    self._xpins['io_writeback_24_bits_vls_vpu_isDependOldVd'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_isDependOldVd.value
                    self._xpins['io_writeback_24_bits_vls_vpu_isWritePartVd'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_isWritePartVd.value
                    self._xpins['io_writeback_24_bits_vls_vpu_isVleff'].xdata.value = trans_obj.io_writeback_24_bits_vls_vpu_isVleff.value
                    self._xpins['io_writeback_24_bits_vls_oldVdPsrc'].xdata.value = trans_obj.io_writeback_24_bits_vls_oldVdPsrc.value
                    self._xpins['io_writeback_24_bits_vls_vdIdx'].xdata.value = trans_obj.io_writeback_24_bits_vls_vdIdx.value
                    self._xpins['io_writeback_24_bits_vls_vdIdxInField'].xdata.value = trans_obj.io_writeback_24_bits_vls_vdIdxInField.value
                    self._xpins['io_writeback_24_bits_vls_isIndexed'].xdata.value = trans_obj.io_writeback_24_bits_vls_isIndexed.value
                    self._xpins['io_writeback_24_bits_vls_isMasked'].xdata.value = trans_obj.io_writeback_24_bits_vls_isMasked.value
                    self._xpins['io_writeback_24_bits_vls_isStrided'].xdata.value = trans_obj.io_writeback_24_bits_vls_isStrided.value
                    self._xpins['io_writeback_24_bits_vls_isWhole'].xdata.value = trans_obj.io_writeback_24_bits_vls_isWhole.value
                    self._xpins['io_writeback_24_bits_vls_isVecLoad'].xdata.value = trans_obj.io_writeback_24_bits_vls_isVecLoad.value
                    self._xpins['io_writeback_24_bits_vls_isVlm'].xdata.value = trans_obj.io_writeback_24_bits_vls_isVlm.value
                    self._xpins['io_writeback_24_bits_debug_isMMIO'].xdata.value = trans_obj.io_writeback_24_bits_debug_isMMIO.value
                    self._xpins['io_writeback_24_bits_debug_isNCIO'].xdata.value = trans_obj.io_writeback_24_bits_debug_isNCIO.value
                    self._xpins['io_writeback_24_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_writeback_24_bits_debug_isPerfCnt.value
                    self._xpins['io_writeback_24_bits_debug_paddr'].xdata.value = trans_obj.io_writeback_24_bits_debug_paddr.value
                    self._xpins['io_writeback_24_bits_debug_vaddr'].xdata.value = trans_obj.io_writeback_24_bits_debug_vaddr.value
                    self._xpins['io_writeback_24_bits_debugInfo_eliminatedMove'].xdata.value = trans_obj.io_writeback_24_bits_debugInfo_eliminatedMove.value
                    self._xpins['io_writeback_24_bits_debugInfo_renameTime'].xdata.value = trans_obj.io_writeback_24_bits_debugInfo_renameTime.value
                    self._xpins['io_writeback_24_bits_debugInfo_dispatchTime'].xdata.value = trans_obj.io_writeback_24_bits_debugInfo_dispatchTime.value
                    self._xpins['io_writeback_24_bits_debugInfo_enqRsTime'].xdata.value = trans_obj.io_writeback_24_bits_debugInfo_enqRsTime.value
                    self._xpins['io_writeback_24_bits_debugInfo_selectTime'].xdata.value = trans_obj.io_writeback_24_bits_debugInfo_selectTime.value
                    self._xpins['io_writeback_24_bits_debugInfo_issueTime'].xdata.value = trans_obj.io_writeback_24_bits_debugInfo_issueTime.value
                    self._xpins['io_writeback_24_bits_debugInfo_writebackTime'].xdata.value = trans_obj.io_writeback_24_bits_debugInfo_writebackTime.value
                    self._xpins['io_writeback_24_bits_debugInfo_runahead_checkpoint_id'].xdata.value = trans_obj.io_writeback_24_bits_debugInfo_runahead_checkpoint_id.value
                    self._xpins['io_writeback_24_bits_debugInfo_tlbFirstReqTime'].xdata.value = trans_obj.io_writeback_24_bits_debugInfo_tlbFirstReqTime.value
                    self._xpins['io_writeback_24_bits_debugInfo_tlbRespTime'].xdata.value = trans_obj.io_writeback_24_bits_debugInfo_tlbRespTime.value
                    self._xpins['io_writeback_24_bits_debug_seqNum'].xdata.value = trans_obj.io_writeback_24_bits_debug_seqNum.value
                    self._xpins['io_writeback_23_valid'].xdata.value = trans_obj.io_writeback_23_valid.value
                    self._xpins['io_writeback_23_bits_data_0'].xdata.value = trans_obj.io_writeback_23_bits_data_0.value
                    self._xpins['io_writeback_23_bits_pdest'].xdata.value = trans_obj.io_writeback_23_bits_pdest.value
                    self._xpins['io_writeback_23_bits_robIdx_flag'].xdata.value = trans_obj.io_writeback_23_bits_robIdx_flag.value
                    self._xpins['io_writeback_23_bits_robIdx_value'].xdata.value = trans_obj.io_writeback_23_bits_robIdx_value.value
                    self._xpins['io_writeback_23_bits_vecWen'].xdata.value = trans_obj.io_writeback_23_bits_vecWen.value
                    self._xpins['io_writeback_23_bits_v0Wen'].xdata.value = trans_obj.io_writeback_23_bits_v0Wen.value
                    self._xpins['io_writeback_23_bits_vlWen'].xdata.value = trans_obj.io_writeback_23_bits_vlWen.value
                    self._xpins['io_writeback_23_bits_exceptionVec_0'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_0.value
                    self._xpins['io_writeback_23_bits_exceptionVec_1'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_1.value
                    self._xpins['io_writeback_23_bits_exceptionVec_2'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_2.value
                    self._xpins['io_writeback_23_bits_exceptionVec_3'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_3.value
                    self._xpins['io_writeback_23_bits_exceptionVec_4'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_4.value
                    self._xpins['io_writeback_23_bits_exceptionVec_5'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_5.value
                    self._xpins['io_writeback_23_bits_exceptionVec_6'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_6.value
                    self._xpins['io_writeback_23_bits_exceptionVec_7'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_7.value
                    self._xpins['io_writeback_23_bits_exceptionVec_8'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_8.value
                    self._xpins['io_writeback_23_bits_exceptionVec_9'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_9.value
                    self._xpins['io_writeback_23_bits_exceptionVec_10'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_10.value
                    self._xpins['io_writeback_23_bits_exceptionVec_11'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_11.value
                    self._xpins['io_writeback_23_bits_exceptionVec_12'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_12.value
                    self._xpins['io_writeback_23_bits_exceptionVec_13'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_13.value
                    self._xpins['io_writeback_23_bits_exceptionVec_14'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_14.value
                    self._xpins['io_writeback_23_bits_exceptionVec_15'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_15.value
                    self._xpins['io_writeback_23_bits_exceptionVec_16'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_16.value
                    self._xpins['io_writeback_23_bits_exceptionVec_17'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_17.value
                    self._xpins['io_writeback_23_bits_exceptionVec_18'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_18.value
                    self._xpins['io_writeback_23_bits_exceptionVec_19'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_19.value
                    self._xpins['io_writeback_23_bits_exceptionVec_20'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_20.value
                    self._xpins['io_writeback_23_bits_exceptionVec_21'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_21.value
                    self._xpins['io_writeback_23_bits_exceptionVec_22'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_22.value
                    self._xpins['io_writeback_23_bits_exceptionVec_23'].xdata.value = trans_obj.io_writeback_23_bits_exceptionVec_23.value
                    self._xpins['io_writeback_23_bits_flushPipe'].xdata.value = trans_obj.io_writeback_23_bits_flushPipe.value
                    self._xpins['io_writeback_23_bits_replay'].xdata.value = trans_obj.io_writeback_23_bits_replay.value
                    self._xpins['io_writeback_23_bits_trigger'].xdata.value = trans_obj.io_writeback_23_bits_trigger.value
                    self._xpins['io_writeback_23_bits_vls_vpu_vill'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_vill.value
                    self._xpins['io_writeback_23_bits_vls_vpu_vma'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_vma.value
                    self._xpins['io_writeback_23_bits_vls_vpu_vta'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_vta.value
                    self._xpins['io_writeback_23_bits_vls_vpu_vsew'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_vsew.value
                    self._xpins['io_writeback_23_bits_vls_vpu_vlmul'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_vlmul.value
                    self._xpins['io_writeback_23_bits_vls_vpu_specVill'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_specVill.value
                    self._xpins['io_writeback_23_bits_vls_vpu_specVma'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_specVma.value
                    self._xpins['io_writeback_23_bits_vls_vpu_specVta'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_specVta.value
                    self._xpins['io_writeback_23_bits_vls_vpu_specVsew'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_specVsew.value
                    self._xpins['io_writeback_23_bits_vls_vpu_specVlmul'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_specVlmul.value
                    self._xpins['io_writeback_23_bits_vls_vpu_vm'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_vm.value
                    self._xpins['io_writeback_23_bits_vls_vpu_vstart'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_vstart.value
                    self._xpins['io_writeback_23_bits_vls_vpu_frm'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_frm.value
                    self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst.value
                    self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP32Instr'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_fpu_isFP32Instr.value
                    self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP64Instr'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_fpu_isFP64Instr.value
                    self._xpins['io_writeback_23_bits_vls_vpu_fpu_isReduction'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_fpu_isReduction.value
                    self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2.value
                    self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4.value
                    self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8.value
                    self._xpins['io_writeback_23_bits_vls_vpu_vxrm'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_vxrm.value
                    self._xpins['io_writeback_23_bits_vls_vpu_vuopIdx'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_vuopIdx.value
                    self._xpins['io_writeback_23_bits_vls_vpu_lastUop'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_lastUop.value
                    self._xpins['io_writeback_23_bits_vls_vpu_vmask'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_vmask.value
                    self._xpins['io_writeback_23_bits_vls_vpu_vl'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_vl.value
                    self._xpins['io_writeback_23_bits_vls_vpu_nf'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_nf.value
                    self._xpins['io_writeback_23_bits_vls_vpu_veew'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_veew.value
                    self._xpins['io_writeback_23_bits_vls_vpu_isReverse'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_isReverse.value
                    self._xpins['io_writeback_23_bits_vls_vpu_isExt'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_isExt.value
                    self._xpins['io_writeback_23_bits_vls_vpu_isNarrow'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_isNarrow.value
                    self._xpins['io_writeback_23_bits_vls_vpu_isDstMask'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_isDstMask.value
                    self._xpins['io_writeback_23_bits_vls_vpu_isOpMask'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_isOpMask.value
                    self._xpins['io_writeback_23_bits_vls_vpu_isMove'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_isMove.value
                    self._xpins['io_writeback_23_bits_vls_vpu_isDependOldVd'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_isDependOldVd.value
                    self._xpins['io_writeback_23_bits_vls_vpu_isWritePartVd'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_isWritePartVd.value
                    self._xpins['io_writeback_23_bits_vls_vpu_isVleff'].xdata.value = trans_obj.io_writeback_23_bits_vls_vpu_isVleff.value
                    self._xpins['io_writeback_23_bits_vls_oldVdPsrc'].xdata.value = trans_obj.io_writeback_23_bits_vls_oldVdPsrc.value
                    self._xpins['io_writeback_23_bits_vls_vdIdx'].xdata.value = trans_obj.io_writeback_23_bits_vls_vdIdx.value
                    self._xpins['io_writeback_23_bits_vls_vdIdxInField'].xdata.value = trans_obj.io_writeback_23_bits_vls_vdIdxInField.value
                    self._xpins['io_writeback_23_bits_vls_isIndexed'].xdata.value = trans_obj.io_writeback_23_bits_vls_isIndexed.value
                    self._xpins['io_writeback_23_bits_vls_isMasked'].xdata.value = trans_obj.io_writeback_23_bits_vls_isMasked.value
                    self._xpins['io_writeback_23_bits_vls_isStrided'].xdata.value = trans_obj.io_writeback_23_bits_vls_isStrided.value
                    self._xpins['io_writeback_23_bits_vls_isWhole'].xdata.value = trans_obj.io_writeback_23_bits_vls_isWhole.value
                    self._xpins['io_writeback_23_bits_vls_isVecLoad'].xdata.value = trans_obj.io_writeback_23_bits_vls_isVecLoad.value
                    self._xpins['io_writeback_23_bits_vls_isVlm'].xdata.value = trans_obj.io_writeback_23_bits_vls_isVlm.value
                    self._xpins['io_writeback_23_bits_debug_isMMIO'].xdata.value = trans_obj.io_writeback_23_bits_debug_isMMIO.value
                    self._xpins['io_writeback_23_bits_debug_isNCIO'].xdata.value = trans_obj.io_writeback_23_bits_debug_isNCIO.value
                    self._xpins['io_writeback_23_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_writeback_23_bits_debug_isPerfCnt.value
                    self._xpins['io_writeback_23_bits_debug_paddr'].xdata.value = trans_obj.io_writeback_23_bits_debug_paddr.value
                    self._xpins['io_writeback_23_bits_debug_vaddr'].xdata.value = trans_obj.io_writeback_23_bits_debug_vaddr.value
                    self._xpins['io_writeback_23_bits_debugInfo_eliminatedMove'].xdata.value = trans_obj.io_writeback_23_bits_debugInfo_eliminatedMove.value
                    self._xpins['io_writeback_23_bits_debugInfo_renameTime'].xdata.value = trans_obj.io_writeback_23_bits_debugInfo_renameTime.value
                    self._xpins['io_writeback_23_bits_debugInfo_dispatchTime'].xdata.value = trans_obj.io_writeback_23_bits_debugInfo_dispatchTime.value
                    self._xpins['io_writeback_23_bits_debugInfo_enqRsTime'].xdata.value = trans_obj.io_writeback_23_bits_debugInfo_enqRsTime.value
                    self._xpins['io_writeback_23_bits_debugInfo_selectTime'].xdata.value = trans_obj.io_writeback_23_bits_debugInfo_selectTime.value
                    self._xpins['io_writeback_23_bits_debugInfo_issueTime'].xdata.value = trans_obj.io_writeback_23_bits_debugInfo_issueTime.value
                    self._xpins['io_writeback_23_bits_debugInfo_writebackTime'].xdata.value = trans_obj.io_writeback_23_bits_debugInfo_writebackTime.value
                    self._xpins['io_writeback_23_bits_debugInfo_runahead_checkpoint_id'].xdata.value = trans_obj.io_writeback_23_bits_debugInfo_runahead_checkpoint_id.value
                    self._xpins['io_writeback_23_bits_debugInfo_tlbFirstReqTime'].xdata.value = trans_obj.io_writeback_23_bits_debugInfo_tlbFirstReqTime.value
                    self._xpins['io_writeback_23_bits_debugInfo_tlbRespTime'].xdata.value = trans_obj.io_writeback_23_bits_debugInfo_tlbRespTime.value
                    self._xpins['io_writeback_23_bits_debug_seqNum'].xdata.value = trans_obj.io_writeback_23_bits_debug_seqNum.value
                    self._xpins['io_writeback_22_valid'].xdata.value = trans_obj.io_writeback_22_valid.value
                    self._xpins['io_writeback_22_bits_data_0'].xdata.value = trans_obj.io_writeback_22_bits_data_0.value
                    self._xpins['io_writeback_22_bits_pdest'].xdata.value = trans_obj.io_writeback_22_bits_pdest.value
                    self._xpins['io_writeback_22_bits_robIdx_flag'].xdata.value = trans_obj.io_writeback_22_bits_robIdx_flag.value
                    self._xpins['io_writeback_22_bits_robIdx_value'].xdata.value = trans_obj.io_writeback_22_bits_robIdx_value.value
                    self._xpins['io_writeback_22_bits_intWen'].xdata.value = trans_obj.io_writeback_22_bits_intWen.value
                    self._xpins['io_writeback_22_bits_fpWen'].xdata.value = trans_obj.io_writeback_22_bits_fpWen.value
                    self._xpins['io_writeback_22_bits_exceptionVec_0'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_0.value
                    self._xpins['io_writeback_22_bits_exceptionVec_1'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_1.value
                    self._xpins['io_writeback_22_bits_exceptionVec_2'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_2.value
                    self._xpins['io_writeback_22_bits_exceptionVec_3'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_3.value
                    self._xpins['io_writeback_22_bits_exceptionVec_4'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_4.value
                    self._xpins['io_writeback_22_bits_exceptionVec_5'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_5.value
                    self._xpins['io_writeback_22_bits_exceptionVec_6'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_6.value
                    self._xpins['io_writeback_22_bits_exceptionVec_7'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_7.value
                    self._xpins['io_writeback_22_bits_exceptionVec_8'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_8.value
                    self._xpins['io_writeback_22_bits_exceptionVec_9'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_9.value
                    self._xpins['io_writeback_22_bits_exceptionVec_10'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_10.value
                    self._xpins['io_writeback_22_bits_exceptionVec_11'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_11.value
                    self._xpins['io_writeback_22_bits_exceptionVec_12'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_12.value
                    self._xpins['io_writeback_22_bits_exceptionVec_13'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_13.value
                    self._xpins['io_writeback_22_bits_exceptionVec_14'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_14.value
                    self._xpins['io_writeback_22_bits_exceptionVec_15'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_15.value
                    self._xpins['io_writeback_22_bits_exceptionVec_16'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_16.value
                    self._xpins['io_writeback_22_bits_exceptionVec_17'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_17.value
                    self._xpins['io_writeback_22_bits_exceptionVec_18'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_18.value
                    self._xpins['io_writeback_22_bits_exceptionVec_19'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_19.value
                    self._xpins['io_writeback_22_bits_exceptionVec_20'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_20.value
                    self._xpins['io_writeback_22_bits_exceptionVec_21'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_21.value
                    self._xpins['io_writeback_22_bits_exceptionVec_22'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_22.value
                    self._xpins['io_writeback_22_bits_exceptionVec_23'].xdata.value = trans_obj.io_writeback_22_bits_exceptionVec_23.value
                    self._xpins['io_writeback_22_bits_flushPipe'].xdata.value = trans_obj.io_writeback_22_bits_flushPipe.value
                    self._xpins['io_writeback_22_bits_replay'].xdata.value = trans_obj.io_writeback_22_bits_replay.value
                    self._xpins['io_writeback_22_bits_lqIdx_flag'].xdata.value = trans_obj.io_writeback_22_bits_lqIdx_flag.value
                    self._xpins['io_writeback_22_bits_lqIdx_value'].xdata.value = trans_obj.io_writeback_22_bits_lqIdx_value.value
                    self._xpins['io_writeback_22_bits_trigger'].xdata.value = trans_obj.io_writeback_22_bits_trigger.value
                    self._xpins['io_writeback_22_bits_predecodeInfo_valid'].xdata.value = trans_obj.io_writeback_22_bits_predecodeInfo_valid.value
                    self._xpins['io_writeback_22_bits_predecodeInfo_isRVC'].xdata.value = trans_obj.io_writeback_22_bits_predecodeInfo_isRVC.value
                    self._xpins['io_writeback_22_bits_predecodeInfo_brType'].xdata.value = trans_obj.io_writeback_22_bits_predecodeInfo_brType.value
                    self._xpins['io_writeback_22_bits_predecodeInfo_isCall'].xdata.value = trans_obj.io_writeback_22_bits_predecodeInfo_isCall.value
                    self._xpins['io_writeback_22_bits_predecodeInfo_isRet'].xdata.value = trans_obj.io_writeback_22_bits_predecodeInfo_isRet.value
                    self._xpins['io_writeback_22_bits_debug_isMMIO'].xdata.value = trans_obj.io_writeback_22_bits_debug_isMMIO.value
                    self._xpins['io_writeback_22_bits_debug_isNCIO'].xdata.value = trans_obj.io_writeback_22_bits_debug_isNCIO.value
                    self._xpins['io_writeback_22_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_writeback_22_bits_debug_isPerfCnt.value
                    self._xpins['io_writeback_22_bits_debug_paddr'].xdata.value = trans_obj.io_writeback_22_bits_debug_paddr.value
                    self._xpins['io_writeback_22_bits_debug_vaddr'].xdata.value = trans_obj.io_writeback_22_bits_debug_vaddr.value
                    self._xpins['io_writeback_22_bits_debugInfo_eliminatedMove'].xdata.value = trans_obj.io_writeback_22_bits_debugInfo_eliminatedMove.value
                    self._xpins['io_writeback_22_bits_debugInfo_renameTime'].xdata.value = trans_obj.io_writeback_22_bits_debugInfo_renameTime.value
                    self._xpins['io_writeback_22_bits_debugInfo_dispatchTime'].xdata.value = trans_obj.io_writeback_22_bits_debugInfo_dispatchTime.value
                    self._xpins['io_writeback_22_bits_debugInfo_enqRsTime'].xdata.value = trans_obj.io_writeback_22_bits_debugInfo_enqRsTime.value
                    self._xpins['io_writeback_22_bits_debugInfo_selectTime'].xdata.value = trans_obj.io_writeback_22_bits_debugInfo_selectTime.value
                    self._xpins['io_writeback_22_bits_debugInfo_issueTime'].xdata.value = trans_obj.io_writeback_22_bits_debugInfo_issueTime.value
                    self._xpins['io_writeback_22_bits_debugInfo_writebackTime'].xdata.value = trans_obj.io_writeback_22_bits_debugInfo_writebackTime.value
                    self._xpins['io_writeback_22_bits_debugInfo_runahead_checkpoint_id'].xdata.value = trans_obj.io_writeback_22_bits_debugInfo_runahead_checkpoint_id.value
                    self._xpins['io_writeback_22_bits_debugInfo_tlbFirstReqTime'].xdata.value = trans_obj.io_writeback_22_bits_debugInfo_tlbFirstReqTime.value
                    self._xpins['io_writeback_22_bits_debugInfo_tlbRespTime'].xdata.value = trans_obj.io_writeback_22_bits_debugInfo_tlbRespTime.value
                    self._xpins['io_writeback_22_bits_debug_seqNum'].xdata.value = trans_obj.io_writeback_22_bits_debug_seqNum.value
                    self._xpins['io_writeback_21_valid'].xdata.value = trans_obj.io_writeback_21_valid.value
                    self._xpins['io_writeback_21_bits_data_0'].xdata.value = trans_obj.io_writeback_21_bits_data_0.value
                    self._xpins['io_writeback_21_bits_pdest'].xdata.value = trans_obj.io_writeback_21_bits_pdest.value
                    self._xpins['io_writeback_21_bits_robIdx_flag'].xdata.value = trans_obj.io_writeback_21_bits_robIdx_flag.value
                    self._xpins['io_writeback_21_bits_robIdx_value'].xdata.value = trans_obj.io_writeback_21_bits_robIdx_value.value
                    self._xpins['io_writeback_21_bits_intWen'].xdata.value = trans_obj.io_writeback_21_bits_intWen.value
                    self._xpins['io_writeback_21_bits_fpWen'].xdata.value = trans_obj.io_writeback_21_bits_fpWen.value
                    self._xpins['io_writeback_21_bits_exceptionVec_0'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_0.value
                    self._xpins['io_writeback_21_bits_exceptionVec_1'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_1.value
                    self._xpins['io_writeback_21_bits_exceptionVec_2'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_2.value
                    self._xpins['io_writeback_21_bits_exceptionVec_3'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_3.value
                    self._xpins['io_writeback_21_bits_exceptionVec_4'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_4.value
                    self._xpins['io_writeback_21_bits_exceptionVec_5'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_5.value
                    self._xpins['io_writeback_21_bits_exceptionVec_6'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_6.value
                    self._xpins['io_writeback_21_bits_exceptionVec_7'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_7.value
                    self._xpins['io_writeback_21_bits_exceptionVec_8'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_8.value
                    self._xpins['io_writeback_21_bits_exceptionVec_9'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_9.value
                    self._xpins['io_writeback_21_bits_exceptionVec_10'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_10.value
                    self._xpins['io_writeback_21_bits_exceptionVec_11'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_11.value
                    self._xpins['io_writeback_21_bits_exceptionVec_12'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_12.value
                    self._xpins['io_writeback_21_bits_exceptionVec_13'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_13.value
                    self._xpins['io_writeback_21_bits_exceptionVec_14'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_14.value
                    self._xpins['io_writeback_21_bits_exceptionVec_15'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_15.value
                    self._xpins['io_writeback_21_bits_exceptionVec_16'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_16.value
                    self._xpins['io_writeback_21_bits_exceptionVec_17'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_17.value
                    self._xpins['io_writeback_21_bits_exceptionVec_18'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_18.value
                    self._xpins['io_writeback_21_bits_exceptionVec_19'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_19.value
                    self._xpins['io_writeback_21_bits_exceptionVec_20'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_20.value
                    self._xpins['io_writeback_21_bits_exceptionVec_21'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_21.value
                    self._xpins['io_writeback_21_bits_exceptionVec_22'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_22.value
                    self._xpins['io_writeback_21_bits_exceptionVec_23'].xdata.value = trans_obj.io_writeback_21_bits_exceptionVec_23.value
                    self._xpins['io_writeback_21_bits_flushPipe'].xdata.value = trans_obj.io_writeback_21_bits_flushPipe.value
                    self._xpins['io_writeback_21_bits_replay'].xdata.value = trans_obj.io_writeback_21_bits_replay.value
                    self._xpins['io_writeback_21_bits_lqIdx_flag'].xdata.value = trans_obj.io_writeback_21_bits_lqIdx_flag.value
                    self._xpins['io_writeback_21_bits_lqIdx_value'].xdata.value = trans_obj.io_writeback_21_bits_lqIdx_value.value
                    self._xpins['io_writeback_21_bits_trigger'].xdata.value = trans_obj.io_writeback_21_bits_trigger.value
                    self._xpins['io_writeback_21_bits_predecodeInfo_valid'].xdata.value = trans_obj.io_writeback_21_bits_predecodeInfo_valid.value
                    self._xpins['io_writeback_21_bits_predecodeInfo_isRVC'].xdata.value = trans_obj.io_writeback_21_bits_predecodeInfo_isRVC.value
                    self._xpins['io_writeback_21_bits_predecodeInfo_brType'].xdata.value = trans_obj.io_writeback_21_bits_predecodeInfo_brType.value
                    self._xpins['io_writeback_21_bits_predecodeInfo_isCall'].xdata.value = trans_obj.io_writeback_21_bits_predecodeInfo_isCall.value
                    self._xpins['io_writeback_21_bits_predecodeInfo_isRet'].xdata.value = trans_obj.io_writeback_21_bits_predecodeInfo_isRet.value
                    self._xpins['io_writeback_21_bits_debug_isMMIO'].xdata.value = trans_obj.io_writeback_21_bits_debug_isMMIO.value
                    self._xpins['io_writeback_21_bits_debug_isNCIO'].xdata.value = trans_obj.io_writeback_21_bits_debug_isNCIO.value
                    self._xpins['io_writeback_21_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_writeback_21_bits_debug_isPerfCnt.value
                    self._xpins['io_writeback_21_bits_debug_paddr'].xdata.value = trans_obj.io_writeback_21_bits_debug_paddr.value
                    self._xpins['io_writeback_21_bits_debug_vaddr'].xdata.value = trans_obj.io_writeback_21_bits_debug_vaddr.value
                    self._xpins['io_writeback_21_bits_debugInfo_eliminatedMove'].xdata.value = trans_obj.io_writeback_21_bits_debugInfo_eliminatedMove.value
                    self._xpins['io_writeback_21_bits_debugInfo_renameTime'].xdata.value = trans_obj.io_writeback_21_bits_debugInfo_renameTime.value
                    self._xpins['io_writeback_21_bits_debugInfo_dispatchTime'].xdata.value = trans_obj.io_writeback_21_bits_debugInfo_dispatchTime.value
                    self._xpins['io_writeback_21_bits_debugInfo_enqRsTime'].xdata.value = trans_obj.io_writeback_21_bits_debugInfo_enqRsTime.value
                    self._xpins['io_writeback_21_bits_debugInfo_selectTime'].xdata.value = trans_obj.io_writeback_21_bits_debugInfo_selectTime.value
                    self._xpins['io_writeback_21_bits_debugInfo_issueTime'].xdata.value = trans_obj.io_writeback_21_bits_debugInfo_issueTime.value
                    self._xpins['io_writeback_21_bits_debugInfo_writebackTime'].xdata.value = trans_obj.io_writeback_21_bits_debugInfo_writebackTime.value
                    self._xpins['io_writeback_21_bits_debugInfo_runahead_checkpoint_id'].xdata.value = trans_obj.io_writeback_21_bits_debugInfo_runahead_checkpoint_id.value
                    self._xpins['io_writeback_21_bits_debugInfo_tlbFirstReqTime'].xdata.value = trans_obj.io_writeback_21_bits_debugInfo_tlbFirstReqTime.value
                    self._xpins['io_writeback_21_bits_debugInfo_tlbRespTime'].xdata.value = trans_obj.io_writeback_21_bits_debugInfo_tlbRespTime.value
                    self._xpins['io_writeback_21_bits_debug_seqNum'].xdata.value = trans_obj.io_writeback_21_bits_debug_seqNum.value
                    self._xpins['io_writeback_20_valid'].xdata.value = trans_obj.io_writeback_20_valid.value
                    self._xpins['io_writeback_20_bits_data_0'].xdata.value = trans_obj.io_writeback_20_bits_data_0.value
                    self._xpins['io_writeback_20_bits_pdest'].xdata.value = trans_obj.io_writeback_20_bits_pdest.value
                    self._xpins['io_writeback_20_bits_robIdx_flag'].xdata.value = trans_obj.io_writeback_20_bits_robIdx_flag.value
                    self._xpins['io_writeback_20_bits_robIdx_value'].xdata.value = trans_obj.io_writeback_20_bits_robIdx_value.value
                    self._xpins['io_writeback_20_bits_intWen'].xdata.value = trans_obj.io_writeback_20_bits_intWen.value
                    self._xpins['io_writeback_20_bits_fpWen'].xdata.value = trans_obj.io_writeback_20_bits_fpWen.value
                    self._xpins['io_writeback_20_bits_exceptionVec_0'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_0.value
                    self._xpins['io_writeback_20_bits_exceptionVec_1'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_1.value
                    self._xpins['io_writeback_20_bits_exceptionVec_2'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_2.value
                    self._xpins['io_writeback_20_bits_exceptionVec_3'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_3.value
                    self._xpins['io_writeback_20_bits_exceptionVec_4'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_4.value
                    self._xpins['io_writeback_20_bits_exceptionVec_5'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_5.value
                    self._xpins['io_writeback_20_bits_exceptionVec_6'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_6.value
                    self._xpins['io_writeback_20_bits_exceptionVec_7'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_7.value
                    self._xpins['io_writeback_20_bits_exceptionVec_8'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_8.value
                    self._xpins['io_writeback_20_bits_exceptionVec_9'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_9.value
                    self._xpins['io_writeback_20_bits_exceptionVec_10'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_10.value
                    self._xpins['io_writeback_20_bits_exceptionVec_11'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_11.value
                    self._xpins['io_writeback_20_bits_exceptionVec_12'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_12.value
                    self._xpins['io_writeback_20_bits_exceptionVec_13'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_13.value
                    self._xpins['io_writeback_20_bits_exceptionVec_14'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_14.value
                    self._xpins['io_writeback_20_bits_exceptionVec_15'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_15.value
                    self._xpins['io_writeback_20_bits_exceptionVec_16'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_16.value
                    self._xpins['io_writeback_20_bits_exceptionVec_17'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_17.value
                    self._xpins['io_writeback_20_bits_exceptionVec_18'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_18.value
                    self._xpins['io_writeback_20_bits_exceptionVec_19'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_19.value
                    self._xpins['io_writeback_20_bits_exceptionVec_20'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_20.value
                    self._xpins['io_writeback_20_bits_exceptionVec_21'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_21.value
                    self._xpins['io_writeback_20_bits_exceptionVec_22'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_22.value
                    self._xpins['io_writeback_20_bits_exceptionVec_23'].xdata.value = trans_obj.io_writeback_20_bits_exceptionVec_23.value
                    self._xpins['io_writeback_20_bits_flushPipe'].xdata.value = trans_obj.io_writeback_20_bits_flushPipe.value
                    self._xpins['io_writeback_20_bits_replay'].xdata.value = trans_obj.io_writeback_20_bits_replay.value
                    self._xpins['io_writeback_20_bits_lqIdx_flag'].xdata.value = trans_obj.io_writeback_20_bits_lqIdx_flag.value
                    self._xpins['io_writeback_20_bits_lqIdx_value'].xdata.value = trans_obj.io_writeback_20_bits_lqIdx_value.value
                    self._xpins['io_writeback_20_bits_trigger'].xdata.value = trans_obj.io_writeback_20_bits_trigger.value
                    self._xpins['io_writeback_20_bits_predecodeInfo_valid'].xdata.value = trans_obj.io_writeback_20_bits_predecodeInfo_valid.value
                    self._xpins['io_writeback_20_bits_predecodeInfo_isRVC'].xdata.value = trans_obj.io_writeback_20_bits_predecodeInfo_isRVC.value
                    self._xpins['io_writeback_20_bits_predecodeInfo_brType'].xdata.value = trans_obj.io_writeback_20_bits_predecodeInfo_brType.value
                    self._xpins['io_writeback_20_bits_predecodeInfo_isCall'].xdata.value = trans_obj.io_writeback_20_bits_predecodeInfo_isCall.value
                    self._xpins['io_writeback_20_bits_predecodeInfo_isRet'].xdata.value = trans_obj.io_writeback_20_bits_predecodeInfo_isRet.value
                    self._xpins['io_writeback_20_bits_debug_isMMIO'].xdata.value = trans_obj.io_writeback_20_bits_debug_isMMIO.value
                    self._xpins['io_writeback_20_bits_debug_isNCIO'].xdata.value = trans_obj.io_writeback_20_bits_debug_isNCIO.value
                    self._xpins['io_writeback_20_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_writeback_20_bits_debug_isPerfCnt.value
                    self._xpins['io_writeback_20_bits_debug_paddr'].xdata.value = trans_obj.io_writeback_20_bits_debug_paddr.value
                    self._xpins['io_writeback_20_bits_debug_vaddr'].xdata.value = trans_obj.io_writeback_20_bits_debug_vaddr.value
                    self._xpins['io_writeback_20_bits_debugInfo_eliminatedMove'].xdata.value = trans_obj.io_writeback_20_bits_debugInfo_eliminatedMove.value
                    self._xpins['io_writeback_20_bits_debugInfo_renameTime'].xdata.value = trans_obj.io_writeback_20_bits_debugInfo_renameTime.value
                    self._xpins['io_writeback_20_bits_debugInfo_dispatchTime'].xdata.value = trans_obj.io_writeback_20_bits_debugInfo_dispatchTime.value
                    self._xpins['io_writeback_20_bits_debugInfo_enqRsTime'].xdata.value = trans_obj.io_writeback_20_bits_debugInfo_enqRsTime.value
                    self._xpins['io_writeback_20_bits_debugInfo_selectTime'].xdata.value = trans_obj.io_writeback_20_bits_debugInfo_selectTime.value
                    self._xpins['io_writeback_20_bits_debugInfo_issueTime'].xdata.value = trans_obj.io_writeback_20_bits_debugInfo_issueTime.value
                    self._xpins['io_writeback_20_bits_debugInfo_writebackTime'].xdata.value = trans_obj.io_writeback_20_bits_debugInfo_writebackTime.value
                    self._xpins['io_writeback_20_bits_debugInfo_runahead_checkpoint_id'].xdata.value = trans_obj.io_writeback_20_bits_debugInfo_runahead_checkpoint_id.value
                    self._xpins['io_writeback_20_bits_debugInfo_tlbFirstReqTime'].xdata.value = trans_obj.io_writeback_20_bits_debugInfo_tlbFirstReqTime.value
                    self._xpins['io_writeback_20_bits_debugInfo_tlbRespTime'].xdata.value = trans_obj.io_writeback_20_bits_debugInfo_tlbRespTime.value
                    self._xpins['io_writeback_20_bits_debug_seqNum'].xdata.value = trans_obj.io_writeback_20_bits_debug_seqNum.value
                    self._xpins['io_writeback_19_valid'].xdata.value = trans_obj.io_writeback_19_valid.value
                    self._xpins['io_writeback_19_bits_data_0'].xdata.value = trans_obj.io_writeback_19_bits_data_0.value
                    self._xpins['io_writeback_19_bits_pdest'].xdata.value = trans_obj.io_writeback_19_bits_pdest.value
                    self._xpins['io_writeback_19_bits_robIdx_flag'].xdata.value = trans_obj.io_writeback_19_bits_robIdx_flag.value
                    self._xpins['io_writeback_19_bits_robIdx_value'].xdata.value = trans_obj.io_writeback_19_bits_robIdx_value.value
                    self._xpins['io_writeback_19_bits_intWen'].xdata.value = trans_obj.io_writeback_19_bits_intWen.value
                    self._xpins['io_writeback_19_bits_exceptionVec_0'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_0.value
                    self._xpins['io_writeback_19_bits_exceptionVec_1'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_1.value
                    self._xpins['io_writeback_19_bits_exceptionVec_2'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_2.value
                    self._xpins['io_writeback_19_bits_exceptionVec_3'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_3.value
                    self._xpins['io_writeback_19_bits_exceptionVec_4'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_4.value
                    self._xpins['io_writeback_19_bits_exceptionVec_5'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_5.value
                    self._xpins['io_writeback_19_bits_exceptionVec_6'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_6.value
                    self._xpins['io_writeback_19_bits_exceptionVec_7'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_7.value
                    self._xpins['io_writeback_19_bits_exceptionVec_8'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_8.value
                    self._xpins['io_writeback_19_bits_exceptionVec_9'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_9.value
                    self._xpins['io_writeback_19_bits_exceptionVec_10'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_10.value
                    self._xpins['io_writeback_19_bits_exceptionVec_11'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_11.value
                    self._xpins['io_writeback_19_bits_exceptionVec_12'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_12.value
                    self._xpins['io_writeback_19_bits_exceptionVec_13'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_13.value
                    self._xpins['io_writeback_19_bits_exceptionVec_14'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_14.value
                    self._xpins['io_writeback_19_bits_exceptionVec_15'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_15.value
                    self._xpins['io_writeback_19_bits_exceptionVec_16'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_16.value
                    self._xpins['io_writeback_19_bits_exceptionVec_17'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_17.value
                    self._xpins['io_writeback_19_bits_exceptionVec_18'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_18.value
                    self._xpins['io_writeback_19_bits_exceptionVec_19'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_19.value
                    self._xpins['io_writeback_19_bits_exceptionVec_20'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_20.value
                    self._xpins['io_writeback_19_bits_exceptionVec_21'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_21.value
                    self._xpins['io_writeback_19_bits_exceptionVec_22'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_22.value
                    self._xpins['io_writeback_19_bits_exceptionVec_23'].xdata.value = trans_obj.io_writeback_19_bits_exceptionVec_23.value
                    self._xpins['io_writeback_19_bits_flushPipe'].xdata.value = trans_obj.io_writeback_19_bits_flushPipe.value
                    self._xpins['io_writeback_19_bits_sqIdx_flag'].xdata.value = trans_obj.io_writeback_19_bits_sqIdx_flag.value
                    self._xpins['io_writeback_19_bits_sqIdx_value'].xdata.value = trans_obj.io_writeback_19_bits_sqIdx_value.value
                    self._xpins['io_writeback_19_bits_trigger'].xdata.value = trans_obj.io_writeback_19_bits_trigger.value
                    self._xpins['io_writeback_19_bits_debug_isMMIO'].xdata.value = trans_obj.io_writeback_19_bits_debug_isMMIO.value
                    self._xpins['io_writeback_19_bits_debug_isNCIO'].xdata.value = trans_obj.io_writeback_19_bits_debug_isNCIO.value
                    self._xpins['io_writeback_19_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_writeback_19_bits_debug_isPerfCnt.value
                    self._xpins['io_writeback_19_bits_debug_paddr'].xdata.value = trans_obj.io_writeback_19_bits_debug_paddr.value
                    self._xpins['io_writeback_19_bits_debug_vaddr'].xdata.value = trans_obj.io_writeback_19_bits_debug_vaddr.value
                    self._xpins['io_writeback_19_bits_debugInfo_eliminatedMove'].xdata.value = trans_obj.io_writeback_19_bits_debugInfo_eliminatedMove.value
                    self._xpins['io_writeback_19_bits_debugInfo_renameTime'].xdata.value = trans_obj.io_writeback_19_bits_debugInfo_renameTime.value
                    self._xpins['io_writeback_19_bits_debugInfo_dispatchTime'].xdata.value = trans_obj.io_writeback_19_bits_debugInfo_dispatchTime.value
                    self._xpins['io_writeback_19_bits_debugInfo_enqRsTime'].xdata.value = trans_obj.io_writeback_19_bits_debugInfo_enqRsTime.value
                    self._xpins['io_writeback_19_bits_debugInfo_selectTime'].xdata.value = trans_obj.io_writeback_19_bits_debugInfo_selectTime.value
                    self._xpins['io_writeback_19_bits_debugInfo_issueTime'].xdata.value = trans_obj.io_writeback_19_bits_debugInfo_issueTime.value
                    self._xpins['io_writeback_19_bits_debugInfo_writebackTime'].xdata.value = trans_obj.io_writeback_19_bits_debugInfo_writebackTime.value
                    self._xpins['io_writeback_19_bits_debugInfo_runahead_checkpoint_id'].xdata.value = trans_obj.io_writeback_19_bits_debugInfo_runahead_checkpoint_id.value
                    self._xpins['io_writeback_19_bits_debugInfo_tlbFirstReqTime'].xdata.value = trans_obj.io_writeback_19_bits_debugInfo_tlbFirstReqTime.value
                    self._xpins['io_writeback_19_bits_debugInfo_tlbRespTime'].xdata.value = trans_obj.io_writeback_19_bits_debugInfo_tlbRespTime.value
                    self._xpins['io_writeback_19_bits_debug_seqNum'].xdata.value = trans_obj.io_writeback_19_bits_debug_seqNum.value
                    self._xpins['io_writeback_18_valid'].xdata.value = trans_obj.io_writeback_18_valid.value
                    self._xpins['io_writeback_18_bits_data_0'].xdata.value = trans_obj.io_writeback_18_bits_data_0.value
                    self._xpins['io_writeback_18_bits_pdest'].xdata.value = trans_obj.io_writeback_18_bits_pdest.value
                    self._xpins['io_writeback_18_bits_robIdx_flag'].xdata.value = trans_obj.io_writeback_18_bits_robIdx_flag.value
                    self._xpins['io_writeback_18_bits_robIdx_value'].xdata.value = trans_obj.io_writeback_18_bits_robIdx_value.value
                    self._xpins['io_writeback_18_bits_intWen'].xdata.value = trans_obj.io_writeback_18_bits_intWen.value
                    self._xpins['io_writeback_18_bits_exceptionVec_0'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_0.value
                    self._xpins['io_writeback_18_bits_exceptionVec_1'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_1.value
                    self._xpins['io_writeback_18_bits_exceptionVec_2'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_2.value
                    self._xpins['io_writeback_18_bits_exceptionVec_3'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_3.value
                    self._xpins['io_writeback_18_bits_exceptionVec_4'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_4.value
                    self._xpins['io_writeback_18_bits_exceptionVec_5'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_5.value
                    self._xpins['io_writeback_18_bits_exceptionVec_6'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_6.value
                    self._xpins['io_writeback_18_bits_exceptionVec_7'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_7.value
                    self._xpins['io_writeback_18_bits_exceptionVec_8'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_8.value
                    self._xpins['io_writeback_18_bits_exceptionVec_9'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_9.value
                    self._xpins['io_writeback_18_bits_exceptionVec_10'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_10.value
                    self._xpins['io_writeback_18_bits_exceptionVec_11'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_11.value
                    self._xpins['io_writeback_18_bits_exceptionVec_12'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_12.value
                    self._xpins['io_writeback_18_bits_exceptionVec_13'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_13.value
                    self._xpins['io_writeback_18_bits_exceptionVec_14'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_14.value
                    self._xpins['io_writeback_18_bits_exceptionVec_15'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_15.value
                    self._xpins['io_writeback_18_bits_exceptionVec_16'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_16.value
                    self._xpins['io_writeback_18_bits_exceptionVec_17'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_17.value
                    self._xpins['io_writeback_18_bits_exceptionVec_18'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_18.value
                    self._xpins['io_writeback_18_bits_exceptionVec_19'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_19.value
                    self._xpins['io_writeback_18_bits_exceptionVec_20'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_20.value
                    self._xpins['io_writeback_18_bits_exceptionVec_21'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_21.value
                    self._xpins['io_writeback_18_bits_exceptionVec_22'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_22.value
                    self._xpins['io_writeback_18_bits_exceptionVec_23'].xdata.value = trans_obj.io_writeback_18_bits_exceptionVec_23.value
                    self._xpins['io_writeback_18_bits_flushPipe'].xdata.value = trans_obj.io_writeback_18_bits_flushPipe.value
                    self._xpins['io_writeback_18_bits_sqIdx_flag'].xdata.value = trans_obj.io_writeback_18_bits_sqIdx_flag.value
                    self._xpins['io_writeback_18_bits_sqIdx_value'].xdata.value = trans_obj.io_writeback_18_bits_sqIdx_value.value
                    self._xpins['io_writeback_18_bits_trigger'].xdata.value = trans_obj.io_writeback_18_bits_trigger.value
                    self._xpins['io_writeback_18_bits_debug_isMMIO'].xdata.value = trans_obj.io_writeback_18_bits_debug_isMMIO.value
                    self._xpins['io_writeback_18_bits_debug_isNCIO'].xdata.value = trans_obj.io_writeback_18_bits_debug_isNCIO.value
                    self._xpins['io_writeback_18_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_writeback_18_bits_debug_isPerfCnt.value
                    self._xpins['io_writeback_18_bits_debug_paddr'].xdata.value = trans_obj.io_writeback_18_bits_debug_paddr.value
                    self._xpins['io_writeback_18_bits_debug_vaddr'].xdata.value = trans_obj.io_writeback_18_bits_debug_vaddr.value
                    self._xpins['io_writeback_18_bits_debugInfo_eliminatedMove'].xdata.value = trans_obj.io_writeback_18_bits_debugInfo_eliminatedMove.value
                    self._xpins['io_writeback_18_bits_debugInfo_renameTime'].xdata.value = trans_obj.io_writeback_18_bits_debugInfo_renameTime.value
                    self._xpins['io_writeback_18_bits_debugInfo_dispatchTime'].xdata.value = trans_obj.io_writeback_18_bits_debugInfo_dispatchTime.value
                    self._xpins['io_writeback_18_bits_debugInfo_enqRsTime'].xdata.value = trans_obj.io_writeback_18_bits_debugInfo_enqRsTime.value
                    self._xpins['io_writeback_18_bits_debugInfo_selectTime'].xdata.value = trans_obj.io_writeback_18_bits_debugInfo_selectTime.value
                    self._xpins['io_writeback_18_bits_debugInfo_issueTime'].xdata.value = trans_obj.io_writeback_18_bits_debugInfo_issueTime.value
                    self._xpins['io_writeback_18_bits_debugInfo_writebackTime'].xdata.value = trans_obj.io_writeback_18_bits_debugInfo_writebackTime.value
                    self._xpins['io_writeback_18_bits_debugInfo_runahead_checkpoint_id'].xdata.value = trans_obj.io_writeback_18_bits_debugInfo_runahead_checkpoint_id.value
                    self._xpins['io_writeback_18_bits_debugInfo_tlbFirstReqTime'].xdata.value = trans_obj.io_writeback_18_bits_debugInfo_tlbFirstReqTime.value
                    self._xpins['io_writeback_18_bits_debugInfo_tlbRespTime'].xdata.value = trans_obj.io_writeback_18_bits_debugInfo_tlbRespTime.value
                    self._xpins['io_writeback_18_bits_debug_seqNum'].xdata.value = trans_obj.io_writeback_18_bits_debug_seqNum.value
                    self._xpins['io_writeback_17_valid'].xdata.value = trans_obj.io_writeback_17_valid.value
                    self._xpins['io_writeback_17_bits_data_0'].xdata.value = trans_obj.io_writeback_17_bits_data_0.value
                    self._xpins['io_writeback_17_bits_data_1'].xdata.value = trans_obj.io_writeback_17_bits_data_1.value
                    self._xpins['io_writeback_17_bits_data_2'].xdata.value = trans_obj.io_writeback_17_bits_data_2.value
                    self._xpins['io_writeback_17_bits_pdest'].xdata.value = trans_obj.io_writeback_17_bits_pdest.value
                    self._xpins['io_writeback_17_bits_robIdx_flag'].xdata.value = trans_obj.io_writeback_17_bits_robIdx_flag.value
                    self._xpins['io_writeback_17_bits_robIdx_value'].xdata.value = trans_obj.io_writeback_17_bits_robIdx_value.value
                    self._xpins['io_writeback_17_bits_vecWen'].xdata.value = trans_obj.io_writeback_17_bits_vecWen.value
                    self._xpins['io_writeback_17_bits_v0Wen'].xdata.value = trans_obj.io_writeback_17_bits_v0Wen.value
                    self._xpins['io_writeback_17_bits_fflags'].xdata.value = trans_obj.io_writeback_17_bits_fflags.value
                    self._xpins['io_writeback_17_bits_wflags'].xdata.value = trans_obj.io_writeback_17_bits_wflags.value
                    self._xpins['io_writeback_17_bits_debugInfo_eliminatedMove'].xdata.value = trans_obj.io_writeback_17_bits_debugInfo_eliminatedMove.value
                    self._xpins['io_writeback_17_bits_debugInfo_renameTime'].xdata.value = trans_obj.io_writeback_17_bits_debugInfo_renameTime.value
                    self._xpins['io_writeback_17_bits_debugInfo_dispatchTime'].xdata.value = trans_obj.io_writeback_17_bits_debugInfo_dispatchTime.value
                    self._xpins['io_writeback_17_bits_debugInfo_enqRsTime'].xdata.value = trans_obj.io_writeback_17_bits_debugInfo_enqRsTime.value
                    self._xpins['io_writeback_17_bits_debugInfo_selectTime'].xdata.value = trans_obj.io_writeback_17_bits_debugInfo_selectTime.value
                    self._xpins['io_writeback_17_bits_debugInfo_issueTime'].xdata.value = trans_obj.io_writeback_17_bits_debugInfo_issueTime.value
                    self._xpins['io_writeback_17_bits_debugInfo_writebackTime'].xdata.value = trans_obj.io_writeback_17_bits_debugInfo_writebackTime.value
                    self._xpins['io_writeback_17_bits_debugInfo_runahead_checkpoint_id'].xdata.value = trans_obj.io_writeback_17_bits_debugInfo_runahead_checkpoint_id.value
                    self._xpins['io_writeback_17_bits_debugInfo_tlbFirstReqTime'].xdata.value = trans_obj.io_writeback_17_bits_debugInfo_tlbFirstReqTime.value
                    self._xpins['io_writeback_17_bits_debugInfo_tlbRespTime'].xdata.value = trans_obj.io_writeback_17_bits_debugInfo_tlbRespTime.value
                    self._xpins['io_writeback_17_bits_debug_seqNum'].xdata.value = trans_obj.io_writeback_17_bits_debug_seqNum.value
                    self._xpins['io_writeback_16_valid'].xdata.value = trans_obj.io_writeback_16_valid.value
                    self._xpins['io_writeback_16_bits_data_0'].xdata.value = trans_obj.io_writeback_16_bits_data_0.value
                    self._xpins['io_writeback_16_bits_data_1'].xdata.value = trans_obj.io_writeback_16_bits_data_1.value
                    self._xpins['io_writeback_16_bits_data_2'].xdata.value = trans_obj.io_writeback_16_bits_data_2.value
                    self._xpins['io_writeback_16_bits_data_3'].xdata.value = trans_obj.io_writeback_16_bits_data_3.value
                    self._xpins['io_writeback_16_bits_pdest'].xdata.value = trans_obj.io_writeback_16_bits_pdest.value
                    self._xpins['io_writeback_16_bits_robIdx_flag'].xdata.value = trans_obj.io_writeback_16_bits_robIdx_flag.value
                    self._xpins['io_writeback_16_bits_robIdx_value'].xdata.value = trans_obj.io_writeback_16_bits_robIdx_value.value
                    self._xpins['io_writeback_16_bits_fpWen'].xdata.value = trans_obj.io_writeback_16_bits_fpWen.value
                    self._xpins['io_writeback_16_bits_vecWen'].xdata.value = trans_obj.io_writeback_16_bits_vecWen.value
                    self._xpins['io_writeback_16_bits_v0Wen'].xdata.value = trans_obj.io_writeback_16_bits_v0Wen.value
                    self._xpins['io_writeback_16_bits_fflags'].xdata.value = trans_obj.io_writeback_16_bits_fflags.value
                    self._xpins['io_writeback_16_bits_wflags'].xdata.value = trans_obj.io_writeback_16_bits_wflags.value
                    self._xpins['io_writeback_16_bits_debugInfo_eliminatedMove'].xdata.value = trans_obj.io_writeback_16_bits_debugInfo_eliminatedMove.value
                    self._xpins['io_writeback_16_bits_debugInfo_renameTime'].xdata.value = trans_obj.io_writeback_16_bits_debugInfo_renameTime.value
                    self._xpins['io_writeback_16_bits_debugInfo_dispatchTime'].xdata.value = trans_obj.io_writeback_16_bits_debugInfo_dispatchTime.value
                    self._xpins['io_writeback_16_bits_debugInfo_enqRsTime'].xdata.value = trans_obj.io_writeback_16_bits_debugInfo_enqRsTime.value
                    self._xpins['io_writeback_16_bits_debugInfo_selectTime'].xdata.value = trans_obj.io_writeback_16_bits_debugInfo_selectTime.value
                    self._xpins['io_writeback_16_bits_debugInfo_issueTime'].xdata.value = trans_obj.io_writeback_16_bits_debugInfo_issueTime.value
                    self._xpins['io_writeback_16_bits_debugInfo_writebackTime'].xdata.value = trans_obj.io_writeback_16_bits_debugInfo_writebackTime.value
                    self._xpins['io_writeback_16_bits_debugInfo_runahead_checkpoint_id'].xdata.value = trans_obj.io_writeback_16_bits_debugInfo_runahead_checkpoint_id.value
                    self._xpins['io_writeback_16_bits_debugInfo_tlbFirstReqTime'].xdata.value = trans_obj.io_writeback_16_bits_debugInfo_tlbFirstReqTime.value
                    self._xpins['io_writeback_16_bits_debugInfo_tlbRespTime'].xdata.value = trans_obj.io_writeback_16_bits_debugInfo_tlbRespTime.value
                    self._xpins['io_writeback_16_bits_debug_seqNum'].xdata.value = trans_obj.io_writeback_16_bits_debug_seqNum.value
                    self._xpins['io_writeback_15_valid'].xdata.value = trans_obj.io_writeback_15_valid.value
                    self._xpins['io_writeback_15_bits_data_0'].xdata.value = trans_obj.io_writeback_15_bits_data_0.value
                    self._xpins['io_writeback_15_bits_data_1'].xdata.value = trans_obj.io_writeback_15_bits_data_1.value
                    self._xpins['io_writeback_15_bits_data_2'].xdata.value = trans_obj.io_writeback_15_bits_data_2.value
                    self._xpins['io_writeback_15_bits_pdest'].xdata.value = trans_obj.io_writeback_15_bits_pdest.value
                    self._xpins['io_writeback_15_bits_robIdx_flag'].xdata.value = trans_obj.io_writeback_15_bits_robIdx_flag.value
                    self._xpins['io_writeback_15_bits_robIdx_value'].xdata.value = trans_obj.io_writeback_15_bits_robIdx_value.value
                    self._xpins['io_writeback_15_bits_vecWen'].xdata.value = trans_obj.io_writeback_15_bits_vecWen.value
                    self._xpins['io_writeback_15_bits_v0Wen'].xdata.value = trans_obj.io_writeback_15_bits_v0Wen.value
                    self._xpins['io_writeback_15_bits_fflags'].xdata.value = trans_obj.io_writeback_15_bits_fflags.value
                    self._xpins['io_writeback_15_bits_wflags'].xdata.value = trans_obj.io_writeback_15_bits_wflags.value
                    self._xpins['io_writeback_15_bits_vxsat'].xdata.value = trans_obj.io_writeback_15_bits_vxsat.value
                    self._xpins['io_writeback_15_bits_debugInfo_eliminatedMove'].xdata.value = trans_obj.io_writeback_15_bits_debugInfo_eliminatedMove.value
                    self._xpins['io_writeback_15_bits_debugInfo_renameTime'].xdata.value = trans_obj.io_writeback_15_bits_debugInfo_renameTime.value
                    self._xpins['io_writeback_15_bits_debugInfo_dispatchTime'].xdata.value = trans_obj.io_writeback_15_bits_debugInfo_dispatchTime.value
                    self._xpins['io_writeback_15_bits_debugInfo_enqRsTime'].xdata.value = trans_obj.io_writeback_15_bits_debugInfo_enqRsTime.value
                    self._xpins['io_writeback_15_bits_debugInfo_selectTime'].xdata.value = trans_obj.io_writeback_15_bits_debugInfo_selectTime.value
                    self._xpins['io_writeback_15_bits_debugInfo_issueTime'].xdata.value = trans_obj.io_writeback_15_bits_debugInfo_issueTime.value
                    self._xpins['io_writeback_15_bits_debugInfo_writebackTime'].xdata.value = trans_obj.io_writeback_15_bits_debugInfo_writebackTime.value
                    self._xpins['io_writeback_15_bits_debugInfo_runahead_checkpoint_id'].xdata.value = trans_obj.io_writeback_15_bits_debugInfo_runahead_checkpoint_id.value
                    self._xpins['io_writeback_15_bits_debugInfo_tlbFirstReqTime'].xdata.value = trans_obj.io_writeback_15_bits_debugInfo_tlbFirstReqTime.value
                    self._xpins['io_writeback_15_bits_debugInfo_tlbRespTime'].xdata.value = trans_obj.io_writeback_15_bits_debugInfo_tlbRespTime.value
                    self._xpins['io_writeback_15_bits_debug_seqNum'].xdata.value = trans_obj.io_writeback_15_bits_debug_seqNum.value
                    self._xpins['io_writeback_14_valid'].xdata.value = trans_obj.io_writeback_14_valid.value
                    self._xpins['io_writeback_14_bits_data_0'].xdata.value = trans_obj.io_writeback_14_bits_data_0.value
                    self._xpins['io_writeback_14_bits_data_1'].xdata.value = trans_obj.io_writeback_14_bits_data_1.value
                    self._xpins['io_writeback_14_bits_data_2'].xdata.value = trans_obj.io_writeback_14_bits_data_2.value
                    self._xpins['io_writeback_14_bits_data_3'].xdata.value = trans_obj.io_writeback_14_bits_data_3.value
                    self._xpins['io_writeback_14_bits_data_4'].xdata.value = trans_obj.io_writeback_14_bits_data_4.value
                    self._xpins['io_writeback_14_bits_data_5'].xdata.value = trans_obj.io_writeback_14_bits_data_5.value
                    self._xpins['io_writeback_14_bits_pdest'].xdata.value = trans_obj.io_writeback_14_bits_pdest.value
                    self._xpins['io_writeback_14_bits_robIdx_flag'].xdata.value = trans_obj.io_writeback_14_bits_robIdx_flag.value
                    self._xpins['io_writeback_14_bits_robIdx_value'].xdata.value = trans_obj.io_writeback_14_bits_robIdx_value.value
                    self._xpins['io_writeback_14_bits_intWen'].xdata.value = trans_obj.io_writeback_14_bits_intWen.value
                    self._xpins['io_writeback_14_bits_fpWen'].xdata.value = trans_obj.io_writeback_14_bits_fpWen.value
                    self._xpins['io_writeback_14_bits_vecWen'].xdata.value = trans_obj.io_writeback_14_bits_vecWen.value
                    self._xpins['io_writeback_14_bits_v0Wen'].xdata.value = trans_obj.io_writeback_14_bits_v0Wen.value
                    self._xpins['io_writeback_14_bits_vlWen'].xdata.value = trans_obj.io_writeback_14_bits_vlWen.value
                    self._xpins['io_writeback_14_bits_fflags'].xdata.value = trans_obj.io_writeback_14_bits_fflags.value
                    self._xpins['io_writeback_14_bits_wflags'].xdata.value = trans_obj.io_writeback_14_bits_wflags.value
                    self._xpins['io_writeback_14_bits_exceptionVec_2'].xdata.value = trans_obj.io_writeback_14_bits_exceptionVec_2.value
                    self._xpins['io_writeback_14_bits_debugInfo_eliminatedMove'].xdata.value = trans_obj.io_writeback_14_bits_debugInfo_eliminatedMove.value
                    self._xpins['io_writeback_14_bits_debugInfo_renameTime'].xdata.value = trans_obj.io_writeback_14_bits_debugInfo_renameTime.value
                    self._xpins['io_writeback_14_bits_debugInfo_dispatchTime'].xdata.value = trans_obj.io_writeback_14_bits_debugInfo_dispatchTime.value
                    self._xpins['io_writeback_14_bits_debugInfo_enqRsTime'].xdata.value = trans_obj.io_writeback_14_bits_debugInfo_enqRsTime.value
                    self._xpins['io_writeback_14_bits_debugInfo_selectTime'].xdata.value = trans_obj.io_writeback_14_bits_debugInfo_selectTime.value
                    self._xpins['io_writeback_14_bits_debugInfo_issueTime'].xdata.value = trans_obj.io_writeback_14_bits_debugInfo_issueTime.value
                    self._xpins['io_writeback_14_bits_debugInfo_writebackTime'].xdata.value = trans_obj.io_writeback_14_bits_debugInfo_writebackTime.value
                    self._xpins['io_writeback_14_bits_debugInfo_runahead_checkpoint_id'].xdata.value = trans_obj.io_writeback_14_bits_debugInfo_runahead_checkpoint_id.value
                    self._xpins['io_writeback_14_bits_debugInfo_tlbFirstReqTime'].xdata.value = trans_obj.io_writeback_14_bits_debugInfo_tlbFirstReqTime.value
                    self._xpins['io_writeback_14_bits_debugInfo_tlbRespTime'].xdata.value = trans_obj.io_writeback_14_bits_debugInfo_tlbRespTime.value
                    self._xpins['io_writeback_14_bits_debug_seqNum'].xdata.value = trans_obj.io_writeback_14_bits_debug_seqNum.value
                    self._xpins['io_writeback_13_valid'].xdata.value = trans_obj.io_writeback_13_valid.value
                    self._xpins['io_writeback_13_bits_data_0'].xdata.value = trans_obj.io_writeback_13_bits_data_0.value
                    self._xpins['io_writeback_13_bits_data_1'].xdata.value = trans_obj.io_writeback_13_bits_data_1.value
                    self._xpins['io_writeback_13_bits_data_2'].xdata.value = trans_obj.io_writeback_13_bits_data_2.value
                    self._xpins['io_writeback_13_bits_pdest'].xdata.value = trans_obj.io_writeback_13_bits_pdest.value
                    self._xpins['io_writeback_13_bits_robIdx_flag'].xdata.value = trans_obj.io_writeback_13_bits_robIdx_flag.value
                    self._xpins['io_writeback_13_bits_robIdx_value'].xdata.value = trans_obj.io_writeback_13_bits_robIdx_value.value
                    self._xpins['io_writeback_13_bits_vecWen'].xdata.value = trans_obj.io_writeback_13_bits_vecWen.value
                    self._xpins['io_writeback_13_bits_v0Wen'].xdata.value = trans_obj.io_writeback_13_bits_v0Wen.value
                    self._xpins['io_writeback_13_bits_fflags'].xdata.value = trans_obj.io_writeback_13_bits_fflags.value
                    self._xpins['io_writeback_13_bits_wflags'].xdata.value = trans_obj.io_writeback_13_bits_wflags.value
                    self._xpins['io_writeback_13_bits_vxsat'].xdata.value = trans_obj.io_writeback_13_bits_vxsat.value
                    self._xpins['io_writeback_13_bits_exceptionVec_2'].xdata.value = trans_obj.io_writeback_13_bits_exceptionVec_2.value
                    self._xpins['io_writeback_13_bits_debugInfo_eliminatedMove'].xdata.value = trans_obj.io_writeback_13_bits_debugInfo_eliminatedMove.value
                    self._xpins['io_writeback_13_bits_debugInfo_renameTime'].xdata.value = trans_obj.io_writeback_13_bits_debugInfo_renameTime.value
                    self._xpins['io_writeback_13_bits_debugInfo_dispatchTime'].xdata.value = trans_obj.io_writeback_13_bits_debugInfo_dispatchTime.value
                    self._xpins['io_writeback_13_bits_debugInfo_enqRsTime'].xdata.value = trans_obj.io_writeback_13_bits_debugInfo_enqRsTime.value
                    self._xpins['io_writeback_13_bits_debugInfo_selectTime'].xdata.value = trans_obj.io_writeback_13_bits_debugInfo_selectTime.value
                    self._xpins['io_writeback_13_bits_debugInfo_issueTime'].xdata.value = trans_obj.io_writeback_13_bits_debugInfo_issueTime.value
                    self._xpins['io_writeback_13_bits_debugInfo_writebackTime'].xdata.value = trans_obj.io_writeback_13_bits_debugInfo_writebackTime.value
                    self._xpins['io_writeback_13_bits_debugInfo_runahead_checkpoint_id'].xdata.value = trans_obj.io_writeback_13_bits_debugInfo_runahead_checkpoint_id.value
                    self._xpins['io_writeback_13_bits_debugInfo_tlbFirstReqTime'].xdata.value = trans_obj.io_writeback_13_bits_debugInfo_tlbFirstReqTime.value
                    self._xpins['io_writeback_13_bits_debugInfo_tlbRespTime'].xdata.value = trans_obj.io_writeback_13_bits_debugInfo_tlbRespTime.value
                    self._xpins['io_writeback_13_bits_debug_seqNum'].xdata.value = trans_obj.io_writeback_13_bits_debug_seqNum.value
                    self._xpins['io_writeback_7_valid'].xdata.value = trans_obj.io_writeback_7_valid.value
                    self._xpins['io_writeback_7_bits_data_0'].xdata.value = trans_obj.io_writeback_7_bits_data_0.value
                    self._xpins['io_writeback_7_bits_data_1'].xdata.value = trans_obj.io_writeback_7_bits_data_1.value
                    self._xpins['io_writeback_7_bits_pdest'].xdata.value = trans_obj.io_writeback_7_bits_pdest.value
                    self._xpins['io_writeback_7_bits_robIdx_flag'].xdata.value = trans_obj.io_writeback_7_bits_robIdx_flag.value
                    self._xpins['io_writeback_7_bits_robIdx_value'].xdata.value = trans_obj.io_writeback_7_bits_robIdx_value.value
                    self._xpins['io_writeback_7_bits_intWen'].xdata.value = trans_obj.io_writeback_7_bits_intWen.value
                    self._xpins['io_writeback_7_bits_redirect_valid'].xdata.value = trans_obj.io_writeback_7_bits_redirect_valid.value
                    self._xpins['io_writeback_7_bits_redirect_bits_isRVC'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_isRVC.value
                    self._xpins['io_writeback_7_bits_redirect_bits_robIdx_flag'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_robIdx_flag.value
                    self._xpins['io_writeback_7_bits_redirect_bits_robIdx_value'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_robIdx_value.value
                    self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_flag'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_ftqIdx_flag.value
                    self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_value'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_ftqIdx_value.value
                    self._xpins['io_writeback_7_bits_redirect_bits_ftqOffset'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_ftqOffset.value
                    self._xpins['io_writeback_7_bits_redirect_bits_level'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_level.value
                    self._xpins['io_writeback_7_bits_redirect_bits_interrupt'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_interrupt.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pc'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_pc.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ssp'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_ssp.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sctr'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_sctr.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ghr'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_ghr.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_target'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_target.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_taken'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_taken.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_shift'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_shift.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF.value
                    self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF.value
                    self._xpins['io_writeback_7_bits_redirect_bits_fullTarget'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_fullTarget.value
                    self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_flag'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_stFtqIdx_flag.value
                    self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_value'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_stFtqIdx_value.value
                    self._xpins['io_writeback_7_bits_redirect_bits_stFtqOffset'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_stFtqOffset.value
                    self._xpins['io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id.value
                    self._xpins['io_writeback_7_bits_redirect_bits_debugIsCtrl'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_debugIsCtrl.value
                    self._xpins['io_writeback_7_bits_redirect_bits_debugIsMemVio'].xdata.value = trans_obj.io_writeback_7_bits_redirect_bits_debugIsMemVio.value
                    self._xpins['io_writeback_7_bits_exceptionVec_2'].xdata.value = trans_obj.io_writeback_7_bits_exceptionVec_2.value
                    self._xpins['io_writeback_7_bits_exceptionVec_3'].xdata.value = trans_obj.io_writeback_7_bits_exceptionVec_3.value
                    self._xpins['io_writeback_7_bits_exceptionVec_8'].xdata.value = trans_obj.io_writeback_7_bits_exceptionVec_8.value
                    self._xpins['io_writeback_7_bits_exceptionVec_9'].xdata.value = trans_obj.io_writeback_7_bits_exceptionVec_9.value
                    self._xpins['io_writeback_7_bits_exceptionVec_10'].xdata.value = trans_obj.io_writeback_7_bits_exceptionVec_10.value
                    self._xpins['io_writeback_7_bits_exceptionVec_11'].xdata.value = trans_obj.io_writeback_7_bits_exceptionVec_11.value
                    self._xpins['io_writeback_7_bits_exceptionVec_22'].xdata.value = trans_obj.io_writeback_7_bits_exceptionVec_22.value
                    self._xpins['io_writeback_7_bits_flushPipe'].xdata.value = trans_obj.io_writeback_7_bits_flushPipe.value
                    self._xpins['io_writeback_7_bits_predecodeInfo_valid'].xdata.value = trans_obj.io_writeback_7_bits_predecodeInfo_valid.value
                    self._xpins['io_writeback_7_bits_predecodeInfo_isRVC'].xdata.value = trans_obj.io_writeback_7_bits_predecodeInfo_isRVC.value
                    self._xpins['io_writeback_7_bits_predecodeInfo_brType'].xdata.value = trans_obj.io_writeback_7_bits_predecodeInfo_brType.value
                    self._xpins['io_writeback_7_bits_predecodeInfo_isCall'].xdata.value = trans_obj.io_writeback_7_bits_predecodeInfo_isCall.value
                    self._xpins['io_writeback_7_bits_predecodeInfo_isRet'].xdata.value = trans_obj.io_writeback_7_bits_predecodeInfo_isRet.value
                    self._xpins['io_writeback_7_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_writeback_7_bits_debug_isPerfCnt.value
                    self._xpins['io_writeback_7_bits_debugInfo_eliminatedMove'].xdata.value = trans_obj.io_writeback_7_bits_debugInfo_eliminatedMove.value
                    self._xpins['io_writeback_7_bits_debugInfo_renameTime'].xdata.value = trans_obj.io_writeback_7_bits_debugInfo_renameTime.value
                    self._xpins['io_writeback_7_bits_debugInfo_dispatchTime'].xdata.value = trans_obj.io_writeback_7_bits_debugInfo_dispatchTime.value
                    self._xpins['io_writeback_7_bits_debugInfo_enqRsTime'].xdata.value = trans_obj.io_writeback_7_bits_debugInfo_enqRsTime.value
                    self._xpins['io_writeback_7_bits_debugInfo_selectTime'].xdata.value = trans_obj.io_writeback_7_bits_debugInfo_selectTime.value
                    self._xpins['io_writeback_7_bits_debugInfo_issueTime'].xdata.value = trans_obj.io_writeback_7_bits_debugInfo_issueTime.value
                    self._xpins['io_writeback_7_bits_debugInfo_writebackTime'].xdata.value = trans_obj.io_writeback_7_bits_debugInfo_writebackTime.value
                    self._xpins['io_writeback_7_bits_debugInfo_runahead_checkpoint_id'].xdata.value = trans_obj.io_writeback_7_bits_debugInfo_runahead_checkpoint_id.value
                    self._xpins['io_writeback_7_bits_debugInfo_tlbFirstReqTime'].xdata.value = trans_obj.io_writeback_7_bits_debugInfo_tlbFirstReqTime.value
                    self._xpins['io_writeback_7_bits_debugInfo_tlbRespTime'].xdata.value = trans_obj.io_writeback_7_bits_debugInfo_tlbRespTime.value
                    self._xpins['io_writeback_7_bits_debug_seqNum'].xdata.value = trans_obj.io_writeback_7_bits_debug_seqNum.value
                    self._xpins['io_writeback_5_valid'].xdata.value = trans_obj.io_writeback_5_valid.value
                    self._xpins['io_writeback_5_bits_redirect_valid'].xdata.value = trans_obj.io_writeback_5_bits_redirect_valid.value
                    self._xpins['io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value = trans_obj.io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred.value
                    self._xpins['io_writeback_3_valid'].xdata.value = trans_obj.io_writeback_3_valid.value
                    self._xpins['io_writeback_3_bits_redirect_valid'].xdata.value = trans_obj.io_writeback_3_bits_redirect_valid.value
                    self._xpins['io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value = trans_obj.io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred.value
                    self._xpins['io_writeback_1_valid'].xdata.value = trans_obj.io_writeback_1_valid.value
                    self._xpins['io_writeback_1_bits_redirect_valid'].xdata.value = trans_obj.io_writeback_1_bits_redirect_valid.value
                    self._xpins['io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value = trans_obj.io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred.value
                    self._xpins['io_exuWriteback_26_valid'].xdata.value = trans_obj.io_exuWriteback_26_valid.value
                    self._xpins['io_exuWriteback_26_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_26_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_25_valid'].xdata.value = trans_obj.io_exuWriteback_25_valid.value
                    self._xpins['io_exuWriteback_25_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_25_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_24_valid'].xdata.value = trans_obj.io_exuWriteback_24_valid.value
                    self._xpins['io_exuWriteback_24_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_24_bits_data_0.value
                    self._xpins['io_exuWriteback_24_bits_pdest'].xdata.value = trans_obj.io_exuWriteback_24_bits_pdest.value
                    self._xpins['io_exuWriteback_24_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_24_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_24_bits_vecWen'].xdata.value = trans_obj.io_exuWriteback_24_bits_vecWen.value
                    self._xpins['io_exuWriteback_24_bits_v0Wen'].xdata.value = trans_obj.io_exuWriteback_24_bits_v0Wen.value
                    self._xpins['io_exuWriteback_24_bits_vls_vdIdx'].xdata.value = trans_obj.io_exuWriteback_24_bits_vls_vdIdx.value
                    self._xpins['io_exuWriteback_24_bits_debug_isMMIO'].xdata.value = trans_obj.io_exuWriteback_24_bits_debug_isMMIO.value
                    self._xpins['io_exuWriteback_24_bits_debug_isNCIO'].xdata.value = trans_obj.io_exuWriteback_24_bits_debug_isNCIO.value
                    self._xpins['io_exuWriteback_24_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_exuWriteback_24_bits_debug_isPerfCnt.value
                    self._xpins['io_exuWriteback_24_bits_debug_paddr'].xdata.value = trans_obj.io_exuWriteback_24_bits_debug_paddr.value
                    self._xpins['io_exuWriteback_23_valid'].xdata.value = trans_obj.io_exuWriteback_23_valid.value
                    self._xpins['io_exuWriteback_23_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_23_bits_data_0.value
                    self._xpins['io_exuWriteback_23_bits_pdest'].xdata.value = trans_obj.io_exuWriteback_23_bits_pdest.value
                    self._xpins['io_exuWriteback_23_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_23_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_23_bits_vecWen'].xdata.value = trans_obj.io_exuWriteback_23_bits_vecWen.value
                    self._xpins['io_exuWriteback_23_bits_v0Wen'].xdata.value = trans_obj.io_exuWriteback_23_bits_v0Wen.value
                    self._xpins['io_exuWriteback_23_bits_vls_vdIdx'].xdata.value = trans_obj.io_exuWriteback_23_bits_vls_vdIdx.value
                    self._xpins['io_exuWriteback_23_bits_debug_isMMIO'].xdata.value = trans_obj.io_exuWriteback_23_bits_debug_isMMIO.value
                    self._xpins['io_exuWriteback_23_bits_debug_isNCIO'].xdata.value = trans_obj.io_exuWriteback_23_bits_debug_isNCIO.value
                    self._xpins['io_exuWriteback_23_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_exuWriteback_23_bits_debug_isPerfCnt.value
                    self._xpins['io_exuWriteback_23_bits_debug_paddr'].xdata.value = trans_obj.io_exuWriteback_23_bits_debug_paddr.value
                    self._xpins['io_exuWriteback_22_valid'].xdata.value = trans_obj.io_exuWriteback_22_valid.value
                    self._xpins['io_exuWriteback_22_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_22_bits_data_0.value
                    self._xpins['io_exuWriteback_22_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_22_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_22_bits_lqIdx_value'].xdata.value = trans_obj.io_exuWriteback_22_bits_lqIdx_value.value
                    self._xpins['io_exuWriteback_22_bits_debug_isMMIO'].xdata.value = trans_obj.io_exuWriteback_22_bits_debug_isMMIO.value
                    self._xpins['io_exuWriteback_22_bits_debug_isNCIO'].xdata.value = trans_obj.io_exuWriteback_22_bits_debug_isNCIO.value
                    self._xpins['io_exuWriteback_22_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_exuWriteback_22_bits_debug_isPerfCnt.value
                    self._xpins['io_exuWriteback_22_bits_debug_paddr'].xdata.value = trans_obj.io_exuWriteback_22_bits_debug_paddr.value
                    self._xpins['io_exuWriteback_21_valid'].xdata.value = trans_obj.io_exuWriteback_21_valid.value
                    self._xpins['io_exuWriteback_21_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_21_bits_data_0.value
                    self._xpins['io_exuWriteback_21_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_21_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_21_bits_lqIdx_value'].xdata.value = trans_obj.io_exuWriteback_21_bits_lqIdx_value.value
                    self._xpins['io_exuWriteback_21_bits_debug_isMMIO'].xdata.value = trans_obj.io_exuWriteback_21_bits_debug_isMMIO.value
                    self._xpins['io_exuWriteback_21_bits_debug_isNCIO'].xdata.value = trans_obj.io_exuWriteback_21_bits_debug_isNCIO.value
                    self._xpins['io_exuWriteback_21_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_exuWriteback_21_bits_debug_isPerfCnt.value
                    self._xpins['io_exuWriteback_21_bits_debug_paddr'].xdata.value = trans_obj.io_exuWriteback_21_bits_debug_paddr.value
                    self._xpins['io_exuWriteback_20_valid'].xdata.value = trans_obj.io_exuWriteback_20_valid.value
                    self._xpins['io_exuWriteback_20_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_20_bits_data_0.value
                    self._xpins['io_exuWriteback_20_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_20_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_20_bits_lqIdx_value'].xdata.value = trans_obj.io_exuWriteback_20_bits_lqIdx_value.value
                    self._xpins['io_exuWriteback_20_bits_debug_isMMIO'].xdata.value = trans_obj.io_exuWriteback_20_bits_debug_isMMIO.value
                    self._xpins['io_exuWriteback_20_bits_debug_isNCIO'].xdata.value = trans_obj.io_exuWriteback_20_bits_debug_isNCIO.value
                    self._xpins['io_exuWriteback_20_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_exuWriteback_20_bits_debug_isPerfCnt.value
                    self._xpins['io_exuWriteback_20_bits_debug_paddr'].xdata.value = trans_obj.io_exuWriteback_20_bits_debug_paddr.value
                    self._xpins['io_exuWriteback_19_valid'].xdata.value = trans_obj.io_exuWriteback_19_valid.value
                    self._xpins['io_exuWriteback_19_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_19_bits_data_0.value
                    self._xpins['io_exuWriteback_19_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_19_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_19_bits_sqIdx_value'].xdata.value = trans_obj.io_exuWriteback_19_bits_sqIdx_value.value
                    self._xpins['io_exuWriteback_19_bits_debug_isMMIO'].xdata.value = trans_obj.io_exuWriteback_19_bits_debug_isMMIO.value
                    self._xpins['io_exuWriteback_19_bits_debug_isNCIO'].xdata.value = trans_obj.io_exuWriteback_19_bits_debug_isNCIO.value
                    self._xpins['io_exuWriteback_19_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_exuWriteback_19_bits_debug_isPerfCnt.value
                    self._xpins['io_exuWriteback_19_bits_debug_paddr'].xdata.value = trans_obj.io_exuWriteback_19_bits_debug_paddr.value
                    self._xpins['io_exuWriteback_18_valid'].xdata.value = trans_obj.io_exuWriteback_18_valid.value
                    self._xpins['io_exuWriteback_18_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_18_bits_data_0.value
                    self._xpins['io_exuWriteback_18_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_18_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_18_bits_sqIdx_value'].xdata.value = trans_obj.io_exuWriteback_18_bits_sqIdx_value.value
                    self._xpins['io_exuWriteback_18_bits_debug_isMMIO'].xdata.value = trans_obj.io_exuWriteback_18_bits_debug_isMMIO.value
                    self._xpins['io_exuWriteback_18_bits_debug_isNCIO'].xdata.value = trans_obj.io_exuWriteback_18_bits_debug_isNCIO.value
                    self._xpins['io_exuWriteback_18_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_exuWriteback_18_bits_debug_isPerfCnt.value
                    self._xpins['io_exuWriteback_18_bits_debug_paddr'].xdata.value = trans_obj.io_exuWriteback_18_bits_debug_paddr.value
                    self._xpins['io_exuWriteback_17_valid'].xdata.value = trans_obj.io_exuWriteback_17_valid.value
                    self._xpins['io_exuWriteback_17_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_17_bits_data_0.value
                    self._xpins['io_exuWriteback_17_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_17_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_17_bits_fflags'].xdata.value = trans_obj.io_exuWriteback_17_bits_fflags.value
                    self._xpins['io_exuWriteback_17_bits_wflags'].xdata.value = trans_obj.io_exuWriteback_17_bits_wflags.value
                    self._xpins['io_exuWriteback_16_valid'].xdata.value = trans_obj.io_exuWriteback_16_valid.value
                    self._xpins['io_exuWriteback_16_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_16_bits_data_0.value
                    self._xpins['io_exuWriteback_16_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_16_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_16_bits_fflags'].xdata.value = trans_obj.io_exuWriteback_16_bits_fflags.value
                    self._xpins['io_exuWriteback_16_bits_wflags'].xdata.value = trans_obj.io_exuWriteback_16_bits_wflags.value
                    self._xpins['io_exuWriteback_15_valid'].xdata.value = trans_obj.io_exuWriteback_15_valid.value
                    self._xpins['io_exuWriteback_15_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_15_bits_data_0.value
                    self._xpins['io_exuWriteback_15_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_15_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_15_bits_fflags'].xdata.value = trans_obj.io_exuWriteback_15_bits_fflags.value
                    self._xpins['io_exuWriteback_15_bits_wflags'].xdata.value = trans_obj.io_exuWriteback_15_bits_wflags.value
                    self._xpins['io_exuWriteback_15_bits_vxsat'].xdata.value = trans_obj.io_exuWriteback_15_bits_vxsat.value
                    self._xpins['io_exuWriteback_14_valid'].xdata.value = trans_obj.io_exuWriteback_14_valid.value
                    self._xpins['io_exuWriteback_14_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_14_bits_data_0.value
                    self._xpins['io_exuWriteback_14_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_14_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_14_bits_fflags'].xdata.value = trans_obj.io_exuWriteback_14_bits_fflags.value
                    self._xpins['io_exuWriteback_14_bits_wflags'].xdata.value = trans_obj.io_exuWriteback_14_bits_wflags.value
                    self._xpins['io_exuWriteback_13_valid'].xdata.value = trans_obj.io_exuWriteback_13_valid.value
                    self._xpins['io_exuWriteback_13_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_13_bits_data_0.value
                    self._xpins['io_exuWriteback_13_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_13_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_13_bits_fflags'].xdata.value = trans_obj.io_exuWriteback_13_bits_fflags.value
                    self._xpins['io_exuWriteback_13_bits_wflags'].xdata.value = trans_obj.io_exuWriteback_13_bits_wflags.value
                    self._xpins['io_exuWriteback_13_bits_vxsat'].xdata.value = trans_obj.io_exuWriteback_13_bits_vxsat.value
                    self._xpins['io_exuWriteback_12_valid'].xdata.value = trans_obj.io_exuWriteback_12_valid.value
                    self._xpins['io_exuWriteback_12_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_12_bits_data_0.value
                    self._xpins['io_exuWriteback_12_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_12_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_12_bits_fflags'].xdata.value = trans_obj.io_exuWriteback_12_bits_fflags.value
                    self._xpins['io_exuWriteback_12_bits_wflags'].xdata.value = trans_obj.io_exuWriteback_12_bits_wflags.value
                    self._xpins['io_exuWriteback_11_valid'].xdata.value = trans_obj.io_exuWriteback_11_valid.value
                    self._xpins['io_exuWriteback_11_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_11_bits_data_0.value
                    self._xpins['io_exuWriteback_11_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_11_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_11_bits_fflags'].xdata.value = trans_obj.io_exuWriteback_11_bits_fflags.value
                    self._xpins['io_exuWriteback_11_bits_wflags'].xdata.value = trans_obj.io_exuWriteback_11_bits_wflags.value
                    self._xpins['io_exuWriteback_10_valid'].xdata.value = trans_obj.io_exuWriteback_10_valid.value
                    self._xpins['io_exuWriteback_10_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_10_bits_data_0.value
                    self._xpins['io_exuWriteback_10_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_10_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_10_bits_fflags'].xdata.value = trans_obj.io_exuWriteback_10_bits_fflags.value
                    self._xpins['io_exuWriteback_10_bits_wflags'].xdata.value = trans_obj.io_exuWriteback_10_bits_wflags.value
                    self._xpins['io_exuWriteback_9_valid'].xdata.value = trans_obj.io_exuWriteback_9_valid.value
                    self._xpins['io_exuWriteback_9_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_9_bits_data_0.value
                    self._xpins['io_exuWriteback_9_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_9_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_9_bits_fflags'].xdata.value = trans_obj.io_exuWriteback_9_bits_fflags.value
                    self._xpins['io_exuWriteback_9_bits_wflags'].xdata.value = trans_obj.io_exuWriteback_9_bits_wflags.value
                    self._xpins['io_exuWriteback_8_valid'].xdata.value = trans_obj.io_exuWriteback_8_valid.value
                    self._xpins['io_exuWriteback_8_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_8_bits_data_0.value
                    self._xpins['io_exuWriteback_8_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_8_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_8_bits_fflags'].xdata.value = trans_obj.io_exuWriteback_8_bits_fflags.value
                    self._xpins['io_exuWriteback_8_bits_wflags'].xdata.value = trans_obj.io_exuWriteback_8_bits_wflags.value
                    self._xpins['io_exuWriteback_7_valid'].xdata.value = trans_obj.io_exuWriteback_7_valid.value
                    self._xpins['io_exuWriteback_7_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_7_bits_data_0.value
                    self._xpins['io_exuWriteback_7_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_7_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_7_bits_debug_isPerfCnt'].xdata.value = trans_obj.io_exuWriteback_7_bits_debug_isPerfCnt.value
                    self._xpins['io_exuWriteback_6_valid'].xdata.value = trans_obj.io_exuWriteback_6_valid.value
                    self._xpins['io_exuWriteback_6_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_6_bits_data_0.value
                    self._xpins['io_exuWriteback_6_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_6_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_5_valid'].xdata.value = trans_obj.io_exuWriteback_5_valid.value
                    self._xpins['io_exuWriteback_5_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_5_bits_data_0.value
                    self._xpins['io_exuWriteback_5_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_5_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_5_bits_redirect_valid'].xdata.value = trans_obj.io_exuWriteback_5_bits_redirect_valid.value
                    self._xpins['io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken'].xdata.value = trans_obj.io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken.value
                    self._xpins['io_exuWriteback_5_bits_fflags'].xdata.value = trans_obj.io_exuWriteback_5_bits_fflags.value
                    self._xpins['io_exuWriteback_5_bits_wflags'].xdata.value = trans_obj.io_exuWriteback_5_bits_wflags.value
                    self._xpins['io_exuWriteback_4_valid'].xdata.value = trans_obj.io_exuWriteback_4_valid.value
                    self._xpins['io_exuWriteback_4_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_4_bits_data_0.value
                    self._xpins['io_exuWriteback_4_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_4_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_3_valid'].xdata.value = trans_obj.io_exuWriteback_3_valid.value
                    self._xpins['io_exuWriteback_3_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_3_bits_data_0.value
                    self._xpins['io_exuWriteback_3_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_3_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_3_bits_redirect_valid'].xdata.value = trans_obj.io_exuWriteback_3_bits_redirect_valid.value
                    self._xpins['io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken'].xdata.value = trans_obj.io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken.value
                    self._xpins['io_exuWriteback_2_valid'].xdata.value = trans_obj.io_exuWriteback_2_valid.value
                    self._xpins['io_exuWriteback_2_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_2_bits_data_0.value
                    self._xpins['io_exuWriteback_2_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_2_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_1_valid'].xdata.value = trans_obj.io_exuWriteback_1_valid.value
                    self._xpins['io_exuWriteback_1_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_1_bits_data_0.value
                    self._xpins['io_exuWriteback_1_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_1_bits_robIdx_value.value
                    self._xpins['io_exuWriteback_1_bits_redirect_valid'].xdata.value = trans_obj.io_exuWriteback_1_bits_redirect_valid.value
                    self._xpins['io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken'].xdata.value = trans_obj.io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken.value
                    self._xpins['io_exuWriteback_0_valid'].xdata.value = trans_obj.io_exuWriteback_0_valid.value
                    self._xpins['io_exuWriteback_0_bits_data_0'].xdata.value = trans_obj.io_exuWriteback_0_bits_data_0.value
                    self._xpins['io_exuWriteback_0_bits_robIdx_value'].xdata.value = trans_obj.io_exuWriteback_0_bits_robIdx_value.value
                    self._xpins['io_writebackNums_0_bits'].xdata.value = trans_obj.io_writebackNums_0_bits.value
                    self._xpins['io_writebackNums_1_bits'].xdata.value = trans_obj.io_writebackNums_1_bits.value
                    self._xpins['io_writebackNums_2_bits'].xdata.value = trans_obj.io_writebackNums_2_bits.value
                    self._xpins['io_writebackNums_3_bits'].xdata.value = trans_obj.io_writebackNums_3_bits.value
                    self._xpins['io_writebackNums_4_bits'].xdata.value = trans_obj.io_writebackNums_4_bits.value
                    self._xpins['io_writebackNums_5_bits'].xdata.value = trans_obj.io_writebackNums_5_bits.value
                    self._xpins['io_writebackNums_6_bits'].xdata.value = trans_obj.io_writebackNums_6_bits.value
                    self._xpins['io_writebackNums_7_bits'].xdata.value = trans_obj.io_writebackNums_7_bits.value
                    self._xpins['io_writebackNums_8_bits'].xdata.value = trans_obj.io_writebackNums_8_bits.value
                    self._xpins['io_writebackNums_9_bits'].xdata.value = trans_obj.io_writebackNums_9_bits.value
                    self._xpins['io_writebackNums_10_bits'].xdata.value = trans_obj.io_writebackNums_10_bits.value
                    self._xpins['io_writebackNums_11_bits'].xdata.value = trans_obj.io_writebackNums_11_bits.value
                    self._xpins['io_writebackNums_12_bits'].xdata.value = trans_obj.io_writebackNums_12_bits.value
                    self._xpins['io_writebackNums_13_bits'].xdata.value = trans_obj.io_writebackNums_13_bits.value
                    self._xpins['io_writebackNums_14_bits'].xdata.value = trans_obj.io_writebackNums_14_bits.value
                    self._xpins['io_writebackNums_15_bits'].xdata.value = trans_obj.io_writebackNums_15_bits.value
                    self._xpins['io_writebackNums_16_bits'].xdata.value = trans_obj.io_writebackNums_16_bits.value
                    self._xpins['io_writebackNums_17_bits'].xdata.value = trans_obj.io_writebackNums_17_bits.value
                    self._xpins['io_writebackNums_18_bits'].xdata.value = trans_obj.io_writebackNums_18_bits.value
                    self._xpins['io_writebackNums_19_bits'].xdata.value = trans_obj.io_writebackNums_19_bits.value
                    self._xpins['io_writebackNums_20_bits'].xdata.value = trans_obj.io_writebackNums_20_bits.value
                    self._xpins['io_writebackNums_21_bits'].xdata.value = trans_obj.io_writebackNums_21_bits.value
                    self._xpins['io_writebackNums_22_bits'].xdata.value = trans_obj.io_writebackNums_22_bits.value
                    self._xpins['io_writebackNums_23_bits'].xdata.value = trans_obj.io_writebackNums_23_bits.value
                    self._xpins['io_writebackNums_24_bits'].xdata.value = trans_obj.io_writebackNums_24_bits.value
                    self._xpins['io_writebackNeedFlush_0'].xdata.value = trans_obj.io_writebackNeedFlush_0.value
                    self._xpins['io_writebackNeedFlush_1'].xdata.value = trans_obj.io_writebackNeedFlush_1.value
                    self._xpins['io_writebackNeedFlush_2'].xdata.value = trans_obj.io_writebackNeedFlush_2.value
                    self._xpins['io_writebackNeedFlush_6'].xdata.value = trans_obj.io_writebackNeedFlush_6.value
                    self._xpins['io_writebackNeedFlush_7'].xdata.value = trans_obj.io_writebackNeedFlush_7.value
                    self._xpins['io_writebackNeedFlush_8'].xdata.value = trans_obj.io_writebackNeedFlush_8.value
                    self._xpins['io_writebackNeedFlush_9'].xdata.value = trans_obj.io_writebackNeedFlush_9.value
                    self._xpins['io_writebackNeedFlush_10'].xdata.value = trans_obj.io_writebackNeedFlush_10.value
                    self._xpins['io_writebackNeedFlush_11'].xdata.value = trans_obj.io_writebackNeedFlush_11.value
                    self._xpins['io_writebackNeedFlush_12'].xdata.value = trans_obj.io_writebackNeedFlush_12.value
                    self._xpins['compare'].xdata.value = trans_obj.compare.value
                    self._xpins['WriteBack_in_agent_xaction'].xdata.value = trans_obj.WriteBack_in_agent_xaction.value
                    self._xpins['super_result'].xdata.value = trans_obj.super_result.value
                    
                self._callback_pending = True
            except Exception as e:
                print(f"Monitor callback error: {e}")

        # Initialize unified Agent (disable auto_register, we'll register manually)
        self.agent = Agent(monitor_callback=_monitor_callback, auto_register=False)

        # Register all transaction types
        send_port = kwargs.get('send_port_Mem_in_agent_xaction', 'Mem_in_agent_xaction')
        receive_port = kwargs.get('receive_port_Mem_in_agent_xaction', 'Mem_in_agent_xaction')
        self.agent.register_transaction(Mem_in_agent_xaction, send_port=send_port, receive_port=receive_port)
        send_port = kwargs.get('send_port_rename_in_agent_xaction', 'rename_in_agent_xaction')
        receive_port = kwargs.get('receive_port_rename_in_agent_xaction', 'rename_in_agent_xaction')
        self.agent.register_transaction(rename_in_agent_xaction, send_port=send_port, receive_port=receive_port)
        send_port = kwargs.get('send_port_WriteBack_in_agent_xaction', 'WriteBack_in_agent_xaction')
        receive_port = kwargs.get('receive_port_WriteBack_in_agent_xaction', 'WriteBack_in_agent_xaction')
        self.agent.register_transaction(WriteBack_in_agent_xaction, send_port=send_port, receive_port=receive_port)
        
        self.dut = self

        class _Clock:
            def __init__(self, agent): self.agent = agent
            @property
            def clk(self): return self.agent._cycle_count
        self.xclock = _Clock(self.agent)

    def Step(self, cycles: int = 1):
        """
        Advance simulation by specified cycles.
        1. Send current pin values as transactions (only if dirty)
        2. Run simulation
        3. Update pins from monitor
        4. Execute clock callbacks (after monitor update)
        """
        for i in range(cycles):
            # Create and drive transactions
            # Check if Mem_in_agent_xaction is dirty
            _is_Mem_in_agent_xaction_dirty = self._is_first_step or any([
                self.io_lsq_mmio_0.dirty,
                self.io_lsq_mmio_1.dirty,
                self.io_lsq_mmio_2.dirty,
                self.io_lsq_uop_0_robIdx_value.dirty,
                self.io_lsq_uop_1_robIdx_value.dirty,
                self.io_lsq_uop_2_robIdx_value.dirty,
                self.compare.dirty,
                self.Mem_in_agent_xaction.dirty,
                self.super_result.dirty,
                ])

            if _is_Mem_in_agent_xaction_dirty:
                tr = Mem_in_agent_xaction()
                tr.io_lsq_mmio_0.value = self._xpins['io_lsq_mmio_0'].xdata.value
                tr.io_lsq_mmio_1.value = self._xpins['io_lsq_mmio_1'].xdata.value
                tr.io_lsq_mmio_2.value = self._xpins['io_lsq_mmio_2'].xdata.value
                tr.io_lsq_uop_0_robIdx_value.value = self._xpins['io_lsq_uop_0_robIdx_value'].xdata.value
                tr.io_lsq_uop_1_robIdx_value.value = self._xpins['io_lsq_uop_1_robIdx_value'].xdata.value
                tr.io_lsq_uop_2_robIdx_value.value = self._xpins['io_lsq_uop_2_robIdx_value'].xdata.value
                tr.compare.value = self._xpins['compare'].xdata.value
                tr.Mem_in_agent_xaction.value = self._xpins['Mem_in_agent_xaction'].xdata.value
                tr.super_result.value = self._xpins['super_result'].xdata.value
                self.agent.drive(tr)
                # Reset dirty flags for pins in this transaction
                self.io_lsq_mmio_0.dirty = False
                self.io_lsq_mmio_1.dirty = False
                self.io_lsq_mmio_2.dirty = False
                self.io_lsq_uop_0_robIdx_value.dirty = False
                self.io_lsq_uop_1_robIdx_value.dirty = False
                self.io_lsq_uop_2_robIdx_value.dirty = False
                self.compare.dirty = False
                self.Mem_in_agent_xaction.dirty = False
                self.super_result.dirty = False
                # Check if rename_in_agent_xaction is dirty
            _is_rename_in_agent_xaction_dirty = self._is_first_step or any([
                self.clock.dirty,
                self.reset.dirty,
                self.io_hartId.dirty,
                self.io_enq_req_0_valid.dirty,
                self.io_enq_req_0_bits_instr.dirty,
                self.io_enq_req_0_bits_pc.dirty,
                self.io_enq_req_0_bits_exceptionVec_0.dirty,
                self.io_enq_req_0_bits_exceptionVec_1.dirty,
                self.io_enq_req_0_bits_exceptionVec_2.dirty,
                self.io_enq_req_0_bits_exceptionVec_3.dirty,
                self.io_enq_req_0_bits_exceptionVec_12.dirty,
                self.io_enq_req_0_bits_exceptionVec_20.dirty,
                self.io_enq_req_0_bits_exceptionVec_22.dirty,
                self.io_enq_req_0_bits_isFetchMalAddr.dirty,
                self.io_enq_req_0_bits_hasException.dirty,
                self.io_enq_req_0_bits_trigger.dirty,
                self.io_enq_req_0_bits_preDecodeInfo_isRVC.dirty,
                self.io_enq_req_0_bits_crossPageIPFFix.dirty,
                self.io_enq_req_0_bits_ftqPtr_flag.dirty,
                self.io_enq_req_0_bits_ftqPtr_value.dirty,
                self.io_enq_req_0_bits_ftqOffset.dirty,
                self.io_enq_req_0_bits_ldest.dirty,
                self.io_enq_req_0_bits_fuType.dirty,
                self.io_enq_req_0_bits_fuOpType.dirty,
                self.io_enq_req_0_bits_rfWen.dirty,
                self.io_enq_req_0_bits_fpWen.dirty,
                self.io_enq_req_0_bits_vecWen.dirty,
                self.io_enq_req_0_bits_v0Wen.dirty,
                self.io_enq_req_0_bits_vlWen.dirty,
                self.io_enq_req_0_bits_isXSTrap.dirty,
                self.io_enq_req_0_bits_waitForward.dirty,
                self.io_enq_req_0_bits_blockBackward.dirty,
                self.io_enq_req_0_bits_flushPipe.dirty,
                self.io_enq_req_0_bits_vpu_vill.dirty,
                self.io_enq_req_0_bits_vpu_vma.dirty,
                self.io_enq_req_0_bits_vpu_vta.dirty,
                self.io_enq_req_0_bits_vpu_vsew.dirty,
                self.io_enq_req_0_bits_vpu_vlmul.dirty,
                self.io_enq_req_0_bits_vpu_specVill.dirty,
                self.io_enq_req_0_bits_vpu_specVma.dirty,
                self.io_enq_req_0_bits_vpu_specVta.dirty,
                self.io_enq_req_0_bits_vpu_specVsew.dirty,
                self.io_enq_req_0_bits_vpu_specVlmul.dirty,
                self.io_enq_req_0_bits_vlsInstr.dirty,
                self.io_enq_req_0_bits_wfflags.dirty,
                self.io_enq_req_0_bits_isMove.dirty,
                self.io_enq_req_0_bits_isVset.dirty,
                self.io_enq_req_0_bits_firstUop.dirty,
                self.io_enq_req_0_bits_lastUop.dirty,
                self.io_enq_req_0_bits_numWB.dirty,
                self.io_enq_req_0_bits_commitType.dirty,
                self.io_enq_req_0_bits_pdest.dirty,
                self.io_enq_req_0_bits_robIdx_flag.dirty,
                self.io_enq_req_0_bits_robIdx_value.dirty,
                self.io_enq_req_0_bits_instrSize.dirty,
                self.io_enq_req_0_bits_dirtyFs.dirty,
                self.io_enq_req_0_bits_dirtyVs.dirty,
                self.io_enq_req_0_bits_traceBlockInPipe_itype.dirty,
                self.io_enq_req_0_bits_traceBlockInPipe_iretire.dirty,
                self.io_enq_req_0_bits_traceBlockInPipe_ilastsize.dirty,
                self.io_enq_req_0_bits_eliminatedMove.dirty,
                self.io_enq_req_0_bits_snapshot.dirty,
                self.io_enq_req_0_bits_lqIdx_value.dirty,
                self.io_enq_req_0_bits_sqIdx_value.dirty,
                self.io_enq_req_0_bits_singleStep.dirty,
                self.io_enq_req_0_bits_debug_sim_trig.dirty,
                self.io_enq_req_1_valid.dirty,
                self.io_enq_req_1_bits_instr.dirty,
                self.io_enq_req_1_bits_pc.dirty,
                self.io_enq_req_1_bits_exceptionVec_0.dirty,
                self.io_enq_req_1_bits_exceptionVec_1.dirty,
                self.io_enq_req_1_bits_exceptionVec_2.dirty,
                self.io_enq_req_1_bits_exceptionVec_3.dirty,
                self.io_enq_req_1_bits_exceptionVec_12.dirty,
                self.io_enq_req_1_bits_exceptionVec_20.dirty,
                self.io_enq_req_1_bits_exceptionVec_22.dirty,
                self.io_enq_req_1_bits_isFetchMalAddr.dirty,
                self.io_enq_req_1_bits_hasException.dirty,
                self.io_enq_req_1_bits_trigger.dirty,
                self.io_enq_req_1_bits_preDecodeInfo_isRVC.dirty,
                self.io_enq_req_1_bits_crossPageIPFFix.dirty,
                self.io_enq_req_1_bits_ftqPtr_flag.dirty,
                self.io_enq_req_1_bits_ftqPtr_value.dirty,
                self.io_enq_req_1_bits_ftqOffset.dirty,
                self.io_enq_req_1_bits_ldest.dirty,
                self.io_enq_req_1_bits_fuType.dirty,
                self.io_enq_req_1_bits_fuOpType.dirty,
                self.io_enq_req_1_bits_rfWen.dirty,
                self.io_enq_req_1_bits_fpWen.dirty,
                self.io_enq_req_1_bits_vecWen.dirty,
                self.io_enq_req_1_bits_v0Wen.dirty,
                self.io_enq_req_1_bits_vlWen.dirty,
                self.io_enq_req_1_bits_isXSTrap.dirty,
                self.io_enq_req_1_bits_waitForward.dirty,
                self.io_enq_req_1_bits_blockBackward.dirty,
                self.io_enq_req_1_bits_flushPipe.dirty,
                self.io_enq_req_1_bits_vpu_vill.dirty,
                self.io_enq_req_1_bits_vpu_vma.dirty,
                self.io_enq_req_1_bits_vpu_vta.dirty,
                self.io_enq_req_1_bits_vpu_vsew.dirty,
                self.io_enq_req_1_bits_vpu_vlmul.dirty,
                self.io_enq_req_1_bits_vpu_specVill.dirty,
                self.io_enq_req_1_bits_vpu_specVma.dirty,
                self.io_enq_req_1_bits_vpu_specVta.dirty,
                self.io_enq_req_1_bits_vpu_specVsew.dirty,
                self.io_enq_req_1_bits_vpu_specVlmul.dirty,
                self.io_enq_req_1_bits_vlsInstr.dirty,
                self.io_enq_req_1_bits_wfflags.dirty,
                self.io_enq_req_1_bits_isMove.dirty,
                self.io_enq_req_1_bits_isVset.dirty,
                self.io_enq_req_1_bits_firstUop.dirty,
                self.io_enq_req_1_bits_lastUop.dirty,
                self.io_enq_req_1_bits_numWB.dirty,
                self.io_enq_req_1_bits_commitType.dirty,
                self.io_enq_req_1_bits_pdest.dirty,
                self.io_enq_req_1_bits_robIdx_flag.dirty,
                self.io_enq_req_1_bits_robIdx_value.dirty,
                self.io_enq_req_1_bits_instrSize.dirty,
                self.io_enq_req_1_bits_dirtyFs.dirty,
                self.io_enq_req_1_bits_dirtyVs.dirty,
                self.io_enq_req_1_bits_traceBlockInPipe_itype.dirty,
                self.io_enq_req_1_bits_traceBlockInPipe_iretire.dirty,
                self.io_enq_req_1_bits_traceBlockInPipe_ilastsize.dirty,
                self.io_enq_req_1_bits_eliminatedMove.dirty,
                self.io_enq_req_1_bits_snapshot.dirty,
                self.io_enq_req_1_bits_lqIdx_value.dirty,
                self.io_enq_req_1_bits_sqIdx_value.dirty,
                self.io_enq_req_1_bits_singleStep.dirty,
                self.io_enq_req_1_bits_debug_sim_trig.dirty,
                self.io_enq_req_2_valid.dirty,
                self.io_enq_req_2_bits_instr.dirty,
                self.io_enq_req_2_bits_pc.dirty,
                self.io_enq_req_2_bits_exceptionVec_0.dirty,
                self.io_enq_req_2_bits_exceptionVec_1.dirty,
                self.io_enq_req_2_bits_exceptionVec_2.dirty,
                self.io_enq_req_2_bits_exceptionVec_3.dirty,
                self.io_enq_req_2_bits_exceptionVec_12.dirty,
                self.io_enq_req_2_bits_exceptionVec_20.dirty,
                self.io_enq_req_2_bits_exceptionVec_22.dirty,
                self.io_enq_req_2_bits_isFetchMalAddr.dirty,
                self.io_enq_req_2_bits_hasException.dirty,
                self.io_enq_req_2_bits_trigger.dirty,
                self.io_enq_req_2_bits_preDecodeInfo_isRVC.dirty,
                self.io_enq_req_2_bits_crossPageIPFFix.dirty,
                self.io_enq_req_2_bits_ftqPtr_flag.dirty,
                self.io_enq_req_2_bits_ftqPtr_value.dirty,
                self.io_enq_req_2_bits_ftqOffset.dirty,
                self.io_enq_req_2_bits_ldest.dirty,
                self.io_enq_req_2_bits_fuType.dirty,
                self.io_enq_req_2_bits_fuOpType.dirty,
                self.io_enq_req_2_bits_rfWen.dirty,
                self.io_enq_req_2_bits_fpWen.dirty,
                self.io_enq_req_2_bits_vecWen.dirty,
                self.io_enq_req_2_bits_v0Wen.dirty,
                self.io_enq_req_2_bits_vlWen.dirty,
                self.io_enq_req_2_bits_isXSTrap.dirty,
                self.io_enq_req_2_bits_waitForward.dirty,
                self.io_enq_req_2_bits_blockBackward.dirty,
                self.io_enq_req_2_bits_flushPipe.dirty,
                self.io_enq_req_2_bits_vpu_vill.dirty,
                self.io_enq_req_2_bits_vpu_vma.dirty,
                self.io_enq_req_2_bits_vpu_vta.dirty,
                self.io_enq_req_2_bits_vpu_vsew.dirty,
                self.io_enq_req_2_bits_vpu_vlmul.dirty,
                self.io_enq_req_2_bits_vpu_specVill.dirty,
                self.io_enq_req_2_bits_vpu_specVma.dirty,
                self.io_enq_req_2_bits_vpu_specVta.dirty,
                self.io_enq_req_2_bits_vpu_specVsew.dirty,
                self.io_enq_req_2_bits_vpu_specVlmul.dirty,
                self.io_enq_req_2_bits_vlsInstr.dirty,
                self.io_enq_req_2_bits_wfflags.dirty,
                self.io_enq_req_2_bits_isMove.dirty,
                self.io_enq_req_2_bits_isVset.dirty,
                self.io_enq_req_2_bits_firstUop.dirty,
                self.io_enq_req_2_bits_lastUop.dirty,
                self.io_enq_req_2_bits_numWB.dirty,
                self.io_enq_req_2_bits_commitType.dirty,
                self.io_enq_req_2_bits_pdest.dirty,
                self.io_enq_req_2_bits_robIdx_flag.dirty,
                self.io_enq_req_2_bits_robIdx_value.dirty,
                self.io_enq_req_2_bits_instrSize.dirty,
                self.io_enq_req_2_bits_dirtyFs.dirty,
                self.io_enq_req_2_bits_dirtyVs.dirty,
                self.io_enq_req_2_bits_traceBlockInPipe_itype.dirty,
                self.io_enq_req_2_bits_traceBlockInPipe_iretire.dirty,
                self.io_enq_req_2_bits_traceBlockInPipe_ilastsize.dirty,
                self.io_enq_req_2_bits_eliminatedMove.dirty,
                self.io_enq_req_2_bits_snapshot.dirty,
                self.io_enq_req_2_bits_lqIdx_value.dirty,
                self.io_enq_req_2_bits_sqIdx_value.dirty,
                self.io_enq_req_2_bits_singleStep.dirty,
                self.io_enq_req_2_bits_debug_sim_trig.dirty,
                self.io_enq_req_3_valid.dirty,
                self.io_enq_req_3_bits_instr.dirty,
                self.io_enq_req_3_bits_pc.dirty,
                self.io_enq_req_3_bits_exceptionVec_0.dirty,
                self.io_enq_req_3_bits_exceptionVec_1.dirty,
                self.io_enq_req_3_bits_exceptionVec_2.dirty,
                self.io_enq_req_3_bits_exceptionVec_3.dirty,
                self.io_enq_req_3_bits_exceptionVec_12.dirty,
                self.io_enq_req_3_bits_exceptionVec_20.dirty,
                self.io_enq_req_3_bits_exceptionVec_22.dirty,
                self.io_enq_req_3_bits_isFetchMalAddr.dirty,
                self.io_enq_req_3_bits_hasException.dirty,
                self.io_enq_req_3_bits_trigger.dirty,
                self.io_enq_req_3_bits_preDecodeInfo_isRVC.dirty,
                self.io_enq_req_3_bits_crossPageIPFFix.dirty,
                self.io_enq_req_3_bits_ftqPtr_flag.dirty,
                self.io_enq_req_3_bits_ftqPtr_value.dirty,
                self.io_enq_req_3_bits_ftqOffset.dirty,
                self.io_enq_req_3_bits_ldest.dirty,
                self.io_enq_req_3_bits_fuType.dirty,
                self.io_enq_req_3_bits_fuOpType.dirty,
                self.io_enq_req_3_bits_rfWen.dirty,
                self.io_enq_req_3_bits_fpWen.dirty,
                self.io_enq_req_3_bits_vecWen.dirty,
                self.io_enq_req_3_bits_v0Wen.dirty,
                self.io_enq_req_3_bits_vlWen.dirty,
                self.io_enq_req_3_bits_isXSTrap.dirty,
                self.io_enq_req_3_bits_waitForward.dirty,
                self.io_enq_req_3_bits_blockBackward.dirty,
                self.io_enq_req_3_bits_flushPipe.dirty,
                self.io_enq_req_3_bits_vpu_vill.dirty,
                self.io_enq_req_3_bits_vpu_vma.dirty,
                self.io_enq_req_3_bits_vpu_vta.dirty,
                self.io_enq_req_3_bits_vpu_vsew.dirty,
                self.io_enq_req_3_bits_vpu_vlmul.dirty,
                self.io_enq_req_3_bits_vpu_specVill.dirty,
                self.io_enq_req_3_bits_vpu_specVma.dirty,
                self.io_enq_req_3_bits_vpu_specVta.dirty,
                self.io_enq_req_3_bits_vpu_specVsew.dirty,
                self.io_enq_req_3_bits_vpu_specVlmul.dirty,
                self.io_enq_req_3_bits_vlsInstr.dirty,
                self.io_enq_req_3_bits_wfflags.dirty,
                self.io_enq_req_3_bits_isMove.dirty,
                self.io_enq_req_3_bits_isVset.dirty,
                self.io_enq_req_3_bits_firstUop.dirty,
                self.io_enq_req_3_bits_lastUop.dirty,
                self.io_enq_req_3_bits_numWB.dirty,
                self.io_enq_req_3_bits_commitType.dirty,
                self.io_enq_req_3_bits_pdest.dirty,
                self.io_enq_req_3_bits_robIdx_flag.dirty,
                self.io_enq_req_3_bits_robIdx_value.dirty,
                self.io_enq_req_3_bits_instrSize.dirty,
                self.io_enq_req_3_bits_dirtyFs.dirty,
                self.io_enq_req_3_bits_dirtyVs.dirty,
                self.io_enq_req_3_bits_traceBlockInPipe_itype.dirty,
                self.io_enq_req_3_bits_traceBlockInPipe_iretire.dirty,
                self.io_enq_req_3_bits_traceBlockInPipe_ilastsize.dirty,
                self.io_enq_req_3_bits_eliminatedMove.dirty,
                self.io_enq_req_3_bits_snapshot.dirty,
                self.io_enq_req_3_bits_lqIdx_value.dirty,
                self.io_enq_req_3_bits_sqIdx_value.dirty,
                self.io_enq_req_3_bits_singleStep.dirty,
                self.io_enq_req_3_bits_debug_sim_trig.dirty,
                self.io_enq_req_4_valid.dirty,
                self.io_enq_req_4_bits_instr.dirty,
                self.io_enq_req_4_bits_pc.dirty,
                self.io_enq_req_4_bits_exceptionVec_0.dirty,
                self.io_enq_req_4_bits_exceptionVec_1.dirty,
                self.io_enq_req_4_bits_exceptionVec_2.dirty,
                self.io_enq_req_4_bits_exceptionVec_3.dirty,
                self.io_enq_req_4_bits_exceptionVec_12.dirty,
                self.io_enq_req_4_bits_exceptionVec_20.dirty,
                self.io_enq_req_4_bits_exceptionVec_22.dirty,
                self.io_enq_req_4_bits_isFetchMalAddr.dirty,
                self.io_enq_req_4_bits_hasException.dirty,
                self.io_enq_req_4_bits_trigger.dirty,
                self.io_enq_req_4_bits_preDecodeInfo_isRVC.dirty,
                self.io_enq_req_4_bits_crossPageIPFFix.dirty,
                self.io_enq_req_4_bits_ftqPtr_flag.dirty,
                self.io_enq_req_4_bits_ftqPtr_value.dirty,
                self.io_enq_req_4_bits_ftqOffset.dirty,
                self.io_enq_req_4_bits_ldest.dirty,
                self.io_enq_req_4_bits_fuType.dirty,
                self.io_enq_req_4_bits_fuOpType.dirty,
                self.io_enq_req_4_bits_rfWen.dirty,
                self.io_enq_req_4_bits_fpWen.dirty,
                self.io_enq_req_4_bits_vecWen.dirty,
                self.io_enq_req_4_bits_v0Wen.dirty,
                self.io_enq_req_4_bits_vlWen.dirty,
                self.io_enq_req_4_bits_isXSTrap.dirty,
                self.io_enq_req_4_bits_waitForward.dirty,
                self.io_enq_req_4_bits_blockBackward.dirty,
                self.io_enq_req_4_bits_flushPipe.dirty,
                self.io_enq_req_4_bits_vpu_vill.dirty,
                self.io_enq_req_4_bits_vpu_vma.dirty,
                self.io_enq_req_4_bits_vpu_vta.dirty,
                self.io_enq_req_4_bits_vpu_vsew.dirty,
                self.io_enq_req_4_bits_vpu_vlmul.dirty,
                self.io_enq_req_4_bits_vpu_specVill.dirty,
                self.io_enq_req_4_bits_vpu_specVma.dirty,
                self.io_enq_req_4_bits_vpu_specVta.dirty,
                self.io_enq_req_4_bits_vpu_specVsew.dirty,
                self.io_enq_req_4_bits_vpu_specVlmul.dirty,
                self.io_enq_req_4_bits_vlsInstr.dirty,
                self.io_enq_req_4_bits_wfflags.dirty,
                self.io_enq_req_4_bits_isMove.dirty,
                self.io_enq_req_4_bits_isVset.dirty,
                self.io_enq_req_4_bits_firstUop.dirty,
                self.io_enq_req_4_bits_lastUop.dirty,
                self.io_enq_req_4_bits_numWB.dirty,
                self.io_enq_req_4_bits_commitType.dirty,
                self.io_enq_req_4_bits_pdest.dirty,
                self.io_enq_req_4_bits_robIdx_flag.dirty,
                self.io_enq_req_4_bits_robIdx_value.dirty,
                self.io_enq_req_4_bits_instrSize.dirty,
                self.io_enq_req_4_bits_dirtyFs.dirty,
                self.io_enq_req_4_bits_dirtyVs.dirty,
                self.io_enq_req_4_bits_traceBlockInPipe_itype.dirty,
                self.io_enq_req_4_bits_traceBlockInPipe_iretire.dirty,
                self.io_enq_req_4_bits_traceBlockInPipe_ilastsize.dirty,
                self.io_enq_req_4_bits_eliminatedMove.dirty,
                self.io_enq_req_4_bits_snapshot.dirty,
                self.io_enq_req_4_bits_lqIdx_value.dirty,
                self.io_enq_req_4_bits_sqIdx_value.dirty,
                self.io_enq_req_4_bits_singleStep.dirty,
                self.io_enq_req_4_bits_debug_sim_trig.dirty,
                self.io_enq_req_5_valid.dirty,
                self.io_enq_req_5_bits_instr.dirty,
                self.io_enq_req_5_bits_pc.dirty,
                self.io_enq_req_5_bits_exceptionVec_0.dirty,
                self.io_enq_req_5_bits_exceptionVec_1.dirty,
                self.io_enq_req_5_bits_exceptionVec_2.dirty,
                self.io_enq_req_5_bits_exceptionVec_3.dirty,
                self.io_enq_req_5_bits_exceptionVec_12.dirty,
                self.io_enq_req_5_bits_exceptionVec_20.dirty,
                self.io_enq_req_5_bits_exceptionVec_22.dirty,
                self.io_enq_req_5_bits_isFetchMalAddr.dirty,
                self.io_enq_req_5_bits_hasException.dirty,
                self.io_enq_req_5_bits_trigger.dirty,
                self.io_enq_req_5_bits_preDecodeInfo_isRVC.dirty,
                self.io_enq_req_5_bits_crossPageIPFFix.dirty,
                self.io_enq_req_5_bits_ftqPtr_flag.dirty,
                self.io_enq_req_5_bits_ftqPtr_value.dirty,
                self.io_enq_req_5_bits_ftqOffset.dirty,
                self.io_enq_req_5_bits_ldest.dirty,
                self.io_enq_req_5_bits_fuType.dirty,
                self.io_enq_req_5_bits_fuOpType.dirty,
                self.io_enq_req_5_bits_rfWen.dirty,
                self.io_enq_req_5_bits_fpWen.dirty,
                self.io_enq_req_5_bits_vecWen.dirty,
                self.io_enq_req_5_bits_v0Wen.dirty,
                self.io_enq_req_5_bits_vlWen.dirty,
                self.io_enq_req_5_bits_isXSTrap.dirty,
                self.io_enq_req_5_bits_waitForward.dirty,
                self.io_enq_req_5_bits_blockBackward.dirty,
                self.io_enq_req_5_bits_flushPipe.dirty,
                self.io_enq_req_5_bits_vpu_vill.dirty,
                self.io_enq_req_5_bits_vpu_vma.dirty,
                self.io_enq_req_5_bits_vpu_vta.dirty,
                self.io_enq_req_5_bits_vpu_vsew.dirty,
                self.io_enq_req_5_bits_vpu_vlmul.dirty,
                self.io_enq_req_5_bits_vpu_specVill.dirty,
                self.io_enq_req_5_bits_vpu_specVma.dirty,
                self.io_enq_req_5_bits_vpu_specVta.dirty,
                self.io_enq_req_5_bits_vpu_specVsew.dirty,
                self.io_enq_req_5_bits_vpu_specVlmul.dirty,
                self.io_enq_req_5_bits_vlsInstr.dirty,
                self.io_enq_req_5_bits_wfflags.dirty,
                self.io_enq_req_5_bits_isMove.dirty,
                self.io_enq_req_5_bits_isVset.dirty,
                self.io_enq_req_5_bits_firstUop.dirty,
                self.io_enq_req_5_bits_lastUop.dirty,
                self.io_enq_req_5_bits_numWB.dirty,
                self.io_enq_req_5_bits_commitType.dirty,
                self.io_enq_req_5_bits_pdest.dirty,
                self.io_enq_req_5_bits_robIdx_flag.dirty,
                self.io_enq_req_5_bits_robIdx_value.dirty,
                self.io_enq_req_5_bits_instrSize.dirty,
                self.io_enq_req_5_bits_dirtyFs.dirty,
                self.io_enq_req_5_bits_dirtyVs.dirty,
                self.io_enq_req_5_bits_traceBlockInPipe_itype.dirty,
                self.io_enq_req_5_bits_traceBlockInPipe_iretire.dirty,
                self.io_enq_req_5_bits_traceBlockInPipe_ilastsize.dirty,
                self.io_enq_req_5_bits_eliminatedMove.dirty,
                self.io_enq_req_5_bits_snapshot.dirty,
                self.io_enq_req_5_bits_lqIdx_value.dirty,
                self.io_enq_req_5_bits_sqIdx_value.dirty,
                self.io_enq_req_5_bits_singleStep.dirty,
                self.io_enq_req_5_bits_debug_sim_trig.dirty,
                self.compare.dirty,
                self.rename_in_agent_xaction.dirty,
                self.super_result.dirty,
                ])

            if _is_rename_in_agent_xaction_dirty:
                tr = rename_in_agent_xaction()
                tr.clock.value = self._xpins['clock'].xdata.value
                tr.reset.value = self._xpins['reset'].xdata.value
                tr.io_hartId.value = self._xpins['io_hartId'].xdata.value
                tr.io_enq_req_0_valid.value = self._xpins['io_enq_req_0_valid'].xdata.value
                tr.io_enq_req_0_bits_instr.value = self._xpins['io_enq_req_0_bits_instr'].xdata.value
                tr.io_enq_req_0_bits_pc.value = self._xpins['io_enq_req_0_bits_pc'].xdata.value
                tr.io_enq_req_0_bits_exceptionVec_0.value = self._xpins['io_enq_req_0_bits_exceptionVec_0'].xdata.value
                tr.io_enq_req_0_bits_exceptionVec_1.value = self._xpins['io_enq_req_0_bits_exceptionVec_1'].xdata.value
                tr.io_enq_req_0_bits_exceptionVec_2.value = self._xpins['io_enq_req_0_bits_exceptionVec_2'].xdata.value
                tr.io_enq_req_0_bits_exceptionVec_3.value = self._xpins['io_enq_req_0_bits_exceptionVec_3'].xdata.value
                tr.io_enq_req_0_bits_exceptionVec_12.value = self._xpins['io_enq_req_0_bits_exceptionVec_12'].xdata.value
                tr.io_enq_req_0_bits_exceptionVec_20.value = self._xpins['io_enq_req_0_bits_exceptionVec_20'].xdata.value
                tr.io_enq_req_0_bits_exceptionVec_22.value = self._xpins['io_enq_req_0_bits_exceptionVec_22'].xdata.value
                tr.io_enq_req_0_bits_isFetchMalAddr.value = self._xpins['io_enq_req_0_bits_isFetchMalAddr'].xdata.value
                tr.io_enq_req_0_bits_hasException.value = self._xpins['io_enq_req_0_bits_hasException'].xdata.value
                tr.io_enq_req_0_bits_trigger.value = self._xpins['io_enq_req_0_bits_trigger'].xdata.value
                tr.io_enq_req_0_bits_preDecodeInfo_isRVC.value = self._xpins['io_enq_req_0_bits_preDecodeInfo_isRVC'].xdata.value
                tr.io_enq_req_0_bits_crossPageIPFFix.value = self._xpins['io_enq_req_0_bits_crossPageIPFFix'].xdata.value
                tr.io_enq_req_0_bits_ftqPtr_flag.value = self._xpins['io_enq_req_0_bits_ftqPtr_flag'].xdata.value
                tr.io_enq_req_0_bits_ftqPtr_value.value = self._xpins['io_enq_req_0_bits_ftqPtr_value'].xdata.value
                tr.io_enq_req_0_bits_ftqOffset.value = self._xpins['io_enq_req_0_bits_ftqOffset'].xdata.value
                tr.io_enq_req_0_bits_ldest.value = self._xpins['io_enq_req_0_bits_ldest'].xdata.value
                tr.io_enq_req_0_bits_fuType.value = self._xpins['io_enq_req_0_bits_fuType'].xdata.value
                tr.io_enq_req_0_bits_fuOpType.value = self._xpins['io_enq_req_0_bits_fuOpType'].xdata.value
                tr.io_enq_req_0_bits_rfWen.value = self._xpins['io_enq_req_0_bits_rfWen'].xdata.value
                tr.io_enq_req_0_bits_fpWen.value = self._xpins['io_enq_req_0_bits_fpWen'].xdata.value
                tr.io_enq_req_0_bits_vecWen.value = self._xpins['io_enq_req_0_bits_vecWen'].xdata.value
                tr.io_enq_req_0_bits_v0Wen.value = self._xpins['io_enq_req_0_bits_v0Wen'].xdata.value
                tr.io_enq_req_0_bits_vlWen.value = self._xpins['io_enq_req_0_bits_vlWen'].xdata.value
                tr.io_enq_req_0_bits_isXSTrap.value = self._xpins['io_enq_req_0_bits_isXSTrap'].xdata.value
                tr.io_enq_req_0_bits_waitForward.value = self._xpins['io_enq_req_0_bits_waitForward'].xdata.value
                tr.io_enq_req_0_bits_blockBackward.value = self._xpins['io_enq_req_0_bits_blockBackward'].xdata.value
                tr.io_enq_req_0_bits_flushPipe.value = self._xpins['io_enq_req_0_bits_flushPipe'].xdata.value
                tr.io_enq_req_0_bits_vpu_vill.value = self._xpins['io_enq_req_0_bits_vpu_vill'].xdata.value
                tr.io_enq_req_0_bits_vpu_vma.value = self._xpins['io_enq_req_0_bits_vpu_vma'].xdata.value
                tr.io_enq_req_0_bits_vpu_vta.value = self._xpins['io_enq_req_0_bits_vpu_vta'].xdata.value
                tr.io_enq_req_0_bits_vpu_vsew.value = self._xpins['io_enq_req_0_bits_vpu_vsew'].xdata.value
                tr.io_enq_req_0_bits_vpu_vlmul.value = self._xpins['io_enq_req_0_bits_vpu_vlmul'].xdata.value
                tr.io_enq_req_0_bits_vpu_specVill.value = self._xpins['io_enq_req_0_bits_vpu_specVill'].xdata.value
                tr.io_enq_req_0_bits_vpu_specVma.value = self._xpins['io_enq_req_0_bits_vpu_specVma'].xdata.value
                tr.io_enq_req_0_bits_vpu_specVta.value = self._xpins['io_enq_req_0_bits_vpu_specVta'].xdata.value
                tr.io_enq_req_0_bits_vpu_specVsew.value = self._xpins['io_enq_req_0_bits_vpu_specVsew'].xdata.value
                tr.io_enq_req_0_bits_vpu_specVlmul.value = self._xpins['io_enq_req_0_bits_vpu_specVlmul'].xdata.value
                tr.io_enq_req_0_bits_vlsInstr.value = self._xpins['io_enq_req_0_bits_vlsInstr'].xdata.value
                tr.io_enq_req_0_bits_wfflags.value = self._xpins['io_enq_req_0_bits_wfflags'].xdata.value
                tr.io_enq_req_0_bits_isMove.value = self._xpins['io_enq_req_0_bits_isMove'].xdata.value
                tr.io_enq_req_0_bits_isVset.value = self._xpins['io_enq_req_0_bits_isVset'].xdata.value
                tr.io_enq_req_0_bits_firstUop.value = self._xpins['io_enq_req_0_bits_firstUop'].xdata.value
                tr.io_enq_req_0_bits_lastUop.value = self._xpins['io_enq_req_0_bits_lastUop'].xdata.value
                tr.io_enq_req_0_bits_numWB.value = self._xpins['io_enq_req_0_bits_numWB'].xdata.value
                tr.io_enq_req_0_bits_commitType.value = self._xpins['io_enq_req_0_bits_commitType'].xdata.value
                tr.io_enq_req_0_bits_pdest.value = self._xpins['io_enq_req_0_bits_pdest'].xdata.value
                tr.io_enq_req_0_bits_robIdx_flag.value = self._xpins['io_enq_req_0_bits_robIdx_flag'].xdata.value
                tr.io_enq_req_0_bits_robIdx_value.value = self._xpins['io_enq_req_0_bits_robIdx_value'].xdata.value
                tr.io_enq_req_0_bits_instrSize.value = self._xpins['io_enq_req_0_bits_instrSize'].xdata.value
                tr.io_enq_req_0_bits_dirtyFs.value = self._xpins['io_enq_req_0_bits_dirtyFs'].xdata.value
                tr.io_enq_req_0_bits_dirtyVs.value = self._xpins['io_enq_req_0_bits_dirtyVs'].xdata.value
                tr.io_enq_req_0_bits_traceBlockInPipe_itype.value = self._xpins['io_enq_req_0_bits_traceBlockInPipe_itype'].xdata.value
                tr.io_enq_req_0_bits_traceBlockInPipe_iretire.value = self._xpins['io_enq_req_0_bits_traceBlockInPipe_iretire'].xdata.value
                tr.io_enq_req_0_bits_traceBlockInPipe_ilastsize.value = self._xpins['io_enq_req_0_bits_traceBlockInPipe_ilastsize'].xdata.value
                tr.io_enq_req_0_bits_eliminatedMove.value = self._xpins['io_enq_req_0_bits_eliminatedMove'].xdata.value
                tr.io_enq_req_0_bits_snapshot.value = self._xpins['io_enq_req_0_bits_snapshot'].xdata.value
                tr.io_enq_req_0_bits_lqIdx_value.value = self._xpins['io_enq_req_0_bits_lqIdx_value'].xdata.value
                tr.io_enq_req_0_bits_sqIdx_value.value = self._xpins['io_enq_req_0_bits_sqIdx_value'].xdata.value
                tr.io_enq_req_0_bits_singleStep.value = self._xpins['io_enq_req_0_bits_singleStep'].xdata.value
                tr.io_enq_req_0_bits_debug_sim_trig.value = self._xpins['io_enq_req_0_bits_debug_sim_trig'].xdata.value
                tr.io_enq_req_1_valid.value = self._xpins['io_enq_req_1_valid'].xdata.value
                tr.io_enq_req_1_bits_instr.value = self._xpins['io_enq_req_1_bits_instr'].xdata.value
                tr.io_enq_req_1_bits_pc.value = self._xpins['io_enq_req_1_bits_pc'].xdata.value
                tr.io_enq_req_1_bits_exceptionVec_0.value = self._xpins['io_enq_req_1_bits_exceptionVec_0'].xdata.value
                tr.io_enq_req_1_bits_exceptionVec_1.value = self._xpins['io_enq_req_1_bits_exceptionVec_1'].xdata.value
                tr.io_enq_req_1_bits_exceptionVec_2.value = self._xpins['io_enq_req_1_bits_exceptionVec_2'].xdata.value
                tr.io_enq_req_1_bits_exceptionVec_3.value = self._xpins['io_enq_req_1_bits_exceptionVec_3'].xdata.value
                tr.io_enq_req_1_bits_exceptionVec_12.value = self._xpins['io_enq_req_1_bits_exceptionVec_12'].xdata.value
                tr.io_enq_req_1_bits_exceptionVec_20.value = self._xpins['io_enq_req_1_bits_exceptionVec_20'].xdata.value
                tr.io_enq_req_1_bits_exceptionVec_22.value = self._xpins['io_enq_req_1_bits_exceptionVec_22'].xdata.value
                tr.io_enq_req_1_bits_isFetchMalAddr.value = self._xpins['io_enq_req_1_bits_isFetchMalAddr'].xdata.value
                tr.io_enq_req_1_bits_hasException.value = self._xpins['io_enq_req_1_bits_hasException'].xdata.value
                tr.io_enq_req_1_bits_trigger.value = self._xpins['io_enq_req_1_bits_trigger'].xdata.value
                tr.io_enq_req_1_bits_preDecodeInfo_isRVC.value = self._xpins['io_enq_req_1_bits_preDecodeInfo_isRVC'].xdata.value
                tr.io_enq_req_1_bits_crossPageIPFFix.value = self._xpins['io_enq_req_1_bits_crossPageIPFFix'].xdata.value
                tr.io_enq_req_1_bits_ftqPtr_flag.value = self._xpins['io_enq_req_1_bits_ftqPtr_flag'].xdata.value
                tr.io_enq_req_1_bits_ftqPtr_value.value = self._xpins['io_enq_req_1_bits_ftqPtr_value'].xdata.value
                tr.io_enq_req_1_bits_ftqOffset.value = self._xpins['io_enq_req_1_bits_ftqOffset'].xdata.value
                tr.io_enq_req_1_bits_ldest.value = self._xpins['io_enq_req_1_bits_ldest'].xdata.value
                tr.io_enq_req_1_bits_fuType.value = self._xpins['io_enq_req_1_bits_fuType'].xdata.value
                tr.io_enq_req_1_bits_fuOpType.value = self._xpins['io_enq_req_1_bits_fuOpType'].xdata.value
                tr.io_enq_req_1_bits_rfWen.value = self._xpins['io_enq_req_1_bits_rfWen'].xdata.value
                tr.io_enq_req_1_bits_fpWen.value = self._xpins['io_enq_req_1_bits_fpWen'].xdata.value
                tr.io_enq_req_1_bits_vecWen.value = self._xpins['io_enq_req_1_bits_vecWen'].xdata.value
                tr.io_enq_req_1_bits_v0Wen.value = self._xpins['io_enq_req_1_bits_v0Wen'].xdata.value
                tr.io_enq_req_1_bits_vlWen.value = self._xpins['io_enq_req_1_bits_vlWen'].xdata.value
                tr.io_enq_req_1_bits_isXSTrap.value = self._xpins['io_enq_req_1_bits_isXSTrap'].xdata.value
                tr.io_enq_req_1_bits_waitForward.value = self._xpins['io_enq_req_1_bits_waitForward'].xdata.value
                tr.io_enq_req_1_bits_blockBackward.value = self._xpins['io_enq_req_1_bits_blockBackward'].xdata.value
                tr.io_enq_req_1_bits_flushPipe.value = self._xpins['io_enq_req_1_bits_flushPipe'].xdata.value
                tr.io_enq_req_1_bits_vpu_vill.value = self._xpins['io_enq_req_1_bits_vpu_vill'].xdata.value
                tr.io_enq_req_1_bits_vpu_vma.value = self._xpins['io_enq_req_1_bits_vpu_vma'].xdata.value
                tr.io_enq_req_1_bits_vpu_vta.value = self._xpins['io_enq_req_1_bits_vpu_vta'].xdata.value
                tr.io_enq_req_1_bits_vpu_vsew.value = self._xpins['io_enq_req_1_bits_vpu_vsew'].xdata.value
                tr.io_enq_req_1_bits_vpu_vlmul.value = self._xpins['io_enq_req_1_bits_vpu_vlmul'].xdata.value
                tr.io_enq_req_1_bits_vpu_specVill.value = self._xpins['io_enq_req_1_bits_vpu_specVill'].xdata.value
                tr.io_enq_req_1_bits_vpu_specVma.value = self._xpins['io_enq_req_1_bits_vpu_specVma'].xdata.value
                tr.io_enq_req_1_bits_vpu_specVta.value = self._xpins['io_enq_req_1_bits_vpu_specVta'].xdata.value
                tr.io_enq_req_1_bits_vpu_specVsew.value = self._xpins['io_enq_req_1_bits_vpu_specVsew'].xdata.value
                tr.io_enq_req_1_bits_vpu_specVlmul.value = self._xpins['io_enq_req_1_bits_vpu_specVlmul'].xdata.value
                tr.io_enq_req_1_bits_vlsInstr.value = self._xpins['io_enq_req_1_bits_vlsInstr'].xdata.value
                tr.io_enq_req_1_bits_wfflags.value = self._xpins['io_enq_req_1_bits_wfflags'].xdata.value
                tr.io_enq_req_1_bits_isMove.value = self._xpins['io_enq_req_1_bits_isMove'].xdata.value
                tr.io_enq_req_1_bits_isVset.value = self._xpins['io_enq_req_1_bits_isVset'].xdata.value
                tr.io_enq_req_1_bits_firstUop.value = self._xpins['io_enq_req_1_bits_firstUop'].xdata.value
                tr.io_enq_req_1_bits_lastUop.value = self._xpins['io_enq_req_1_bits_lastUop'].xdata.value
                tr.io_enq_req_1_bits_numWB.value = self._xpins['io_enq_req_1_bits_numWB'].xdata.value
                tr.io_enq_req_1_bits_commitType.value = self._xpins['io_enq_req_1_bits_commitType'].xdata.value
                tr.io_enq_req_1_bits_pdest.value = self._xpins['io_enq_req_1_bits_pdest'].xdata.value
                tr.io_enq_req_1_bits_robIdx_flag.value = self._xpins['io_enq_req_1_bits_robIdx_flag'].xdata.value
                tr.io_enq_req_1_bits_robIdx_value.value = self._xpins['io_enq_req_1_bits_robIdx_value'].xdata.value
                tr.io_enq_req_1_bits_instrSize.value = self._xpins['io_enq_req_1_bits_instrSize'].xdata.value
                tr.io_enq_req_1_bits_dirtyFs.value = self._xpins['io_enq_req_1_bits_dirtyFs'].xdata.value
                tr.io_enq_req_1_bits_dirtyVs.value = self._xpins['io_enq_req_1_bits_dirtyVs'].xdata.value
                tr.io_enq_req_1_bits_traceBlockInPipe_itype.value = self._xpins['io_enq_req_1_bits_traceBlockInPipe_itype'].xdata.value
                tr.io_enq_req_1_bits_traceBlockInPipe_iretire.value = self._xpins['io_enq_req_1_bits_traceBlockInPipe_iretire'].xdata.value
                tr.io_enq_req_1_bits_traceBlockInPipe_ilastsize.value = self._xpins['io_enq_req_1_bits_traceBlockInPipe_ilastsize'].xdata.value
                tr.io_enq_req_1_bits_eliminatedMove.value = self._xpins['io_enq_req_1_bits_eliminatedMove'].xdata.value
                tr.io_enq_req_1_bits_snapshot.value = self._xpins['io_enq_req_1_bits_snapshot'].xdata.value
                tr.io_enq_req_1_bits_lqIdx_value.value = self._xpins['io_enq_req_1_bits_lqIdx_value'].xdata.value
                tr.io_enq_req_1_bits_sqIdx_value.value = self._xpins['io_enq_req_1_bits_sqIdx_value'].xdata.value
                tr.io_enq_req_1_bits_singleStep.value = self._xpins['io_enq_req_1_bits_singleStep'].xdata.value
                tr.io_enq_req_1_bits_debug_sim_trig.value = self._xpins['io_enq_req_1_bits_debug_sim_trig'].xdata.value
                tr.io_enq_req_2_valid.value = self._xpins['io_enq_req_2_valid'].xdata.value
                tr.io_enq_req_2_bits_instr.value = self._xpins['io_enq_req_2_bits_instr'].xdata.value
                tr.io_enq_req_2_bits_pc.value = self._xpins['io_enq_req_2_bits_pc'].xdata.value
                tr.io_enq_req_2_bits_exceptionVec_0.value = self._xpins['io_enq_req_2_bits_exceptionVec_0'].xdata.value
                tr.io_enq_req_2_bits_exceptionVec_1.value = self._xpins['io_enq_req_2_bits_exceptionVec_1'].xdata.value
                tr.io_enq_req_2_bits_exceptionVec_2.value = self._xpins['io_enq_req_2_bits_exceptionVec_2'].xdata.value
                tr.io_enq_req_2_bits_exceptionVec_3.value = self._xpins['io_enq_req_2_bits_exceptionVec_3'].xdata.value
                tr.io_enq_req_2_bits_exceptionVec_12.value = self._xpins['io_enq_req_2_bits_exceptionVec_12'].xdata.value
                tr.io_enq_req_2_bits_exceptionVec_20.value = self._xpins['io_enq_req_2_bits_exceptionVec_20'].xdata.value
                tr.io_enq_req_2_bits_exceptionVec_22.value = self._xpins['io_enq_req_2_bits_exceptionVec_22'].xdata.value
                tr.io_enq_req_2_bits_isFetchMalAddr.value = self._xpins['io_enq_req_2_bits_isFetchMalAddr'].xdata.value
                tr.io_enq_req_2_bits_hasException.value = self._xpins['io_enq_req_2_bits_hasException'].xdata.value
                tr.io_enq_req_2_bits_trigger.value = self._xpins['io_enq_req_2_bits_trigger'].xdata.value
                tr.io_enq_req_2_bits_preDecodeInfo_isRVC.value = self._xpins['io_enq_req_2_bits_preDecodeInfo_isRVC'].xdata.value
                tr.io_enq_req_2_bits_crossPageIPFFix.value = self._xpins['io_enq_req_2_bits_crossPageIPFFix'].xdata.value
                tr.io_enq_req_2_bits_ftqPtr_flag.value = self._xpins['io_enq_req_2_bits_ftqPtr_flag'].xdata.value
                tr.io_enq_req_2_bits_ftqPtr_value.value = self._xpins['io_enq_req_2_bits_ftqPtr_value'].xdata.value
                tr.io_enq_req_2_bits_ftqOffset.value = self._xpins['io_enq_req_2_bits_ftqOffset'].xdata.value
                tr.io_enq_req_2_bits_ldest.value = self._xpins['io_enq_req_2_bits_ldest'].xdata.value
                tr.io_enq_req_2_bits_fuType.value = self._xpins['io_enq_req_2_bits_fuType'].xdata.value
                tr.io_enq_req_2_bits_fuOpType.value = self._xpins['io_enq_req_2_bits_fuOpType'].xdata.value
                tr.io_enq_req_2_bits_rfWen.value = self._xpins['io_enq_req_2_bits_rfWen'].xdata.value
                tr.io_enq_req_2_bits_fpWen.value = self._xpins['io_enq_req_2_bits_fpWen'].xdata.value
                tr.io_enq_req_2_bits_vecWen.value = self._xpins['io_enq_req_2_bits_vecWen'].xdata.value
                tr.io_enq_req_2_bits_v0Wen.value = self._xpins['io_enq_req_2_bits_v0Wen'].xdata.value
                tr.io_enq_req_2_bits_vlWen.value = self._xpins['io_enq_req_2_bits_vlWen'].xdata.value
                tr.io_enq_req_2_bits_isXSTrap.value = self._xpins['io_enq_req_2_bits_isXSTrap'].xdata.value
                tr.io_enq_req_2_bits_waitForward.value = self._xpins['io_enq_req_2_bits_waitForward'].xdata.value
                tr.io_enq_req_2_bits_blockBackward.value = self._xpins['io_enq_req_2_bits_blockBackward'].xdata.value
                tr.io_enq_req_2_bits_flushPipe.value = self._xpins['io_enq_req_2_bits_flushPipe'].xdata.value
                tr.io_enq_req_2_bits_vpu_vill.value = self._xpins['io_enq_req_2_bits_vpu_vill'].xdata.value
                tr.io_enq_req_2_bits_vpu_vma.value = self._xpins['io_enq_req_2_bits_vpu_vma'].xdata.value
                tr.io_enq_req_2_bits_vpu_vta.value = self._xpins['io_enq_req_2_bits_vpu_vta'].xdata.value
                tr.io_enq_req_2_bits_vpu_vsew.value = self._xpins['io_enq_req_2_bits_vpu_vsew'].xdata.value
                tr.io_enq_req_2_bits_vpu_vlmul.value = self._xpins['io_enq_req_2_bits_vpu_vlmul'].xdata.value
                tr.io_enq_req_2_bits_vpu_specVill.value = self._xpins['io_enq_req_2_bits_vpu_specVill'].xdata.value
                tr.io_enq_req_2_bits_vpu_specVma.value = self._xpins['io_enq_req_2_bits_vpu_specVma'].xdata.value
                tr.io_enq_req_2_bits_vpu_specVta.value = self._xpins['io_enq_req_2_bits_vpu_specVta'].xdata.value
                tr.io_enq_req_2_bits_vpu_specVsew.value = self._xpins['io_enq_req_2_bits_vpu_specVsew'].xdata.value
                tr.io_enq_req_2_bits_vpu_specVlmul.value = self._xpins['io_enq_req_2_bits_vpu_specVlmul'].xdata.value
                tr.io_enq_req_2_bits_vlsInstr.value = self._xpins['io_enq_req_2_bits_vlsInstr'].xdata.value
                tr.io_enq_req_2_bits_wfflags.value = self._xpins['io_enq_req_2_bits_wfflags'].xdata.value
                tr.io_enq_req_2_bits_isMove.value = self._xpins['io_enq_req_2_bits_isMove'].xdata.value
                tr.io_enq_req_2_bits_isVset.value = self._xpins['io_enq_req_2_bits_isVset'].xdata.value
                tr.io_enq_req_2_bits_firstUop.value = self._xpins['io_enq_req_2_bits_firstUop'].xdata.value
                tr.io_enq_req_2_bits_lastUop.value = self._xpins['io_enq_req_2_bits_lastUop'].xdata.value
                tr.io_enq_req_2_bits_numWB.value = self._xpins['io_enq_req_2_bits_numWB'].xdata.value
                tr.io_enq_req_2_bits_commitType.value = self._xpins['io_enq_req_2_bits_commitType'].xdata.value
                tr.io_enq_req_2_bits_pdest.value = self._xpins['io_enq_req_2_bits_pdest'].xdata.value
                tr.io_enq_req_2_bits_robIdx_flag.value = self._xpins['io_enq_req_2_bits_robIdx_flag'].xdata.value
                tr.io_enq_req_2_bits_robIdx_value.value = self._xpins['io_enq_req_2_bits_robIdx_value'].xdata.value
                tr.io_enq_req_2_bits_instrSize.value = self._xpins['io_enq_req_2_bits_instrSize'].xdata.value
                tr.io_enq_req_2_bits_dirtyFs.value = self._xpins['io_enq_req_2_bits_dirtyFs'].xdata.value
                tr.io_enq_req_2_bits_dirtyVs.value = self._xpins['io_enq_req_2_bits_dirtyVs'].xdata.value
                tr.io_enq_req_2_bits_traceBlockInPipe_itype.value = self._xpins['io_enq_req_2_bits_traceBlockInPipe_itype'].xdata.value
                tr.io_enq_req_2_bits_traceBlockInPipe_iretire.value = self._xpins['io_enq_req_2_bits_traceBlockInPipe_iretire'].xdata.value
                tr.io_enq_req_2_bits_traceBlockInPipe_ilastsize.value = self._xpins['io_enq_req_2_bits_traceBlockInPipe_ilastsize'].xdata.value
                tr.io_enq_req_2_bits_eliminatedMove.value = self._xpins['io_enq_req_2_bits_eliminatedMove'].xdata.value
                tr.io_enq_req_2_bits_snapshot.value = self._xpins['io_enq_req_2_bits_snapshot'].xdata.value
                tr.io_enq_req_2_bits_lqIdx_value.value = self._xpins['io_enq_req_2_bits_lqIdx_value'].xdata.value
                tr.io_enq_req_2_bits_sqIdx_value.value = self._xpins['io_enq_req_2_bits_sqIdx_value'].xdata.value
                tr.io_enq_req_2_bits_singleStep.value = self._xpins['io_enq_req_2_bits_singleStep'].xdata.value
                tr.io_enq_req_2_bits_debug_sim_trig.value = self._xpins['io_enq_req_2_bits_debug_sim_trig'].xdata.value
                tr.io_enq_req_3_valid.value = self._xpins['io_enq_req_3_valid'].xdata.value
                tr.io_enq_req_3_bits_instr.value = self._xpins['io_enq_req_3_bits_instr'].xdata.value
                tr.io_enq_req_3_bits_pc.value = self._xpins['io_enq_req_3_bits_pc'].xdata.value
                tr.io_enq_req_3_bits_exceptionVec_0.value = self._xpins['io_enq_req_3_bits_exceptionVec_0'].xdata.value
                tr.io_enq_req_3_bits_exceptionVec_1.value = self._xpins['io_enq_req_3_bits_exceptionVec_1'].xdata.value
                tr.io_enq_req_3_bits_exceptionVec_2.value = self._xpins['io_enq_req_3_bits_exceptionVec_2'].xdata.value
                tr.io_enq_req_3_bits_exceptionVec_3.value = self._xpins['io_enq_req_3_bits_exceptionVec_3'].xdata.value
                tr.io_enq_req_3_bits_exceptionVec_12.value = self._xpins['io_enq_req_3_bits_exceptionVec_12'].xdata.value
                tr.io_enq_req_3_bits_exceptionVec_20.value = self._xpins['io_enq_req_3_bits_exceptionVec_20'].xdata.value
                tr.io_enq_req_3_bits_exceptionVec_22.value = self._xpins['io_enq_req_3_bits_exceptionVec_22'].xdata.value
                tr.io_enq_req_3_bits_isFetchMalAddr.value = self._xpins['io_enq_req_3_bits_isFetchMalAddr'].xdata.value
                tr.io_enq_req_3_bits_hasException.value = self._xpins['io_enq_req_3_bits_hasException'].xdata.value
                tr.io_enq_req_3_bits_trigger.value = self._xpins['io_enq_req_3_bits_trigger'].xdata.value
                tr.io_enq_req_3_bits_preDecodeInfo_isRVC.value = self._xpins['io_enq_req_3_bits_preDecodeInfo_isRVC'].xdata.value
                tr.io_enq_req_3_bits_crossPageIPFFix.value = self._xpins['io_enq_req_3_bits_crossPageIPFFix'].xdata.value
                tr.io_enq_req_3_bits_ftqPtr_flag.value = self._xpins['io_enq_req_3_bits_ftqPtr_flag'].xdata.value
                tr.io_enq_req_3_bits_ftqPtr_value.value = self._xpins['io_enq_req_3_bits_ftqPtr_value'].xdata.value
                tr.io_enq_req_3_bits_ftqOffset.value = self._xpins['io_enq_req_3_bits_ftqOffset'].xdata.value
                tr.io_enq_req_3_bits_ldest.value = self._xpins['io_enq_req_3_bits_ldest'].xdata.value
                tr.io_enq_req_3_bits_fuType.value = self._xpins['io_enq_req_3_bits_fuType'].xdata.value
                tr.io_enq_req_3_bits_fuOpType.value = self._xpins['io_enq_req_3_bits_fuOpType'].xdata.value
                tr.io_enq_req_3_bits_rfWen.value = self._xpins['io_enq_req_3_bits_rfWen'].xdata.value
                tr.io_enq_req_3_bits_fpWen.value = self._xpins['io_enq_req_3_bits_fpWen'].xdata.value
                tr.io_enq_req_3_bits_vecWen.value = self._xpins['io_enq_req_3_bits_vecWen'].xdata.value
                tr.io_enq_req_3_bits_v0Wen.value = self._xpins['io_enq_req_3_bits_v0Wen'].xdata.value
                tr.io_enq_req_3_bits_vlWen.value = self._xpins['io_enq_req_3_bits_vlWen'].xdata.value
                tr.io_enq_req_3_bits_isXSTrap.value = self._xpins['io_enq_req_3_bits_isXSTrap'].xdata.value
                tr.io_enq_req_3_bits_waitForward.value = self._xpins['io_enq_req_3_bits_waitForward'].xdata.value
                tr.io_enq_req_3_bits_blockBackward.value = self._xpins['io_enq_req_3_bits_blockBackward'].xdata.value
                tr.io_enq_req_3_bits_flushPipe.value = self._xpins['io_enq_req_3_bits_flushPipe'].xdata.value
                tr.io_enq_req_3_bits_vpu_vill.value = self._xpins['io_enq_req_3_bits_vpu_vill'].xdata.value
                tr.io_enq_req_3_bits_vpu_vma.value = self._xpins['io_enq_req_3_bits_vpu_vma'].xdata.value
                tr.io_enq_req_3_bits_vpu_vta.value = self._xpins['io_enq_req_3_bits_vpu_vta'].xdata.value
                tr.io_enq_req_3_bits_vpu_vsew.value = self._xpins['io_enq_req_3_bits_vpu_vsew'].xdata.value
                tr.io_enq_req_3_bits_vpu_vlmul.value = self._xpins['io_enq_req_3_bits_vpu_vlmul'].xdata.value
                tr.io_enq_req_3_bits_vpu_specVill.value = self._xpins['io_enq_req_3_bits_vpu_specVill'].xdata.value
                tr.io_enq_req_3_bits_vpu_specVma.value = self._xpins['io_enq_req_3_bits_vpu_specVma'].xdata.value
                tr.io_enq_req_3_bits_vpu_specVta.value = self._xpins['io_enq_req_3_bits_vpu_specVta'].xdata.value
                tr.io_enq_req_3_bits_vpu_specVsew.value = self._xpins['io_enq_req_3_bits_vpu_specVsew'].xdata.value
                tr.io_enq_req_3_bits_vpu_specVlmul.value = self._xpins['io_enq_req_3_bits_vpu_specVlmul'].xdata.value
                tr.io_enq_req_3_bits_vlsInstr.value = self._xpins['io_enq_req_3_bits_vlsInstr'].xdata.value
                tr.io_enq_req_3_bits_wfflags.value = self._xpins['io_enq_req_3_bits_wfflags'].xdata.value
                tr.io_enq_req_3_bits_isMove.value = self._xpins['io_enq_req_3_bits_isMove'].xdata.value
                tr.io_enq_req_3_bits_isVset.value = self._xpins['io_enq_req_3_bits_isVset'].xdata.value
                tr.io_enq_req_3_bits_firstUop.value = self._xpins['io_enq_req_3_bits_firstUop'].xdata.value
                tr.io_enq_req_3_bits_lastUop.value = self._xpins['io_enq_req_3_bits_lastUop'].xdata.value
                tr.io_enq_req_3_bits_numWB.value = self._xpins['io_enq_req_3_bits_numWB'].xdata.value
                tr.io_enq_req_3_bits_commitType.value = self._xpins['io_enq_req_3_bits_commitType'].xdata.value
                tr.io_enq_req_3_bits_pdest.value = self._xpins['io_enq_req_3_bits_pdest'].xdata.value
                tr.io_enq_req_3_bits_robIdx_flag.value = self._xpins['io_enq_req_3_bits_robIdx_flag'].xdata.value
                tr.io_enq_req_3_bits_robIdx_value.value = self._xpins['io_enq_req_3_bits_robIdx_value'].xdata.value
                tr.io_enq_req_3_bits_instrSize.value = self._xpins['io_enq_req_3_bits_instrSize'].xdata.value
                tr.io_enq_req_3_bits_dirtyFs.value = self._xpins['io_enq_req_3_bits_dirtyFs'].xdata.value
                tr.io_enq_req_3_bits_dirtyVs.value = self._xpins['io_enq_req_3_bits_dirtyVs'].xdata.value
                tr.io_enq_req_3_bits_traceBlockInPipe_itype.value = self._xpins['io_enq_req_3_bits_traceBlockInPipe_itype'].xdata.value
                tr.io_enq_req_3_bits_traceBlockInPipe_iretire.value = self._xpins['io_enq_req_3_bits_traceBlockInPipe_iretire'].xdata.value
                tr.io_enq_req_3_bits_traceBlockInPipe_ilastsize.value = self._xpins['io_enq_req_3_bits_traceBlockInPipe_ilastsize'].xdata.value
                tr.io_enq_req_3_bits_eliminatedMove.value = self._xpins['io_enq_req_3_bits_eliminatedMove'].xdata.value
                tr.io_enq_req_3_bits_snapshot.value = self._xpins['io_enq_req_3_bits_snapshot'].xdata.value
                tr.io_enq_req_3_bits_lqIdx_value.value = self._xpins['io_enq_req_3_bits_lqIdx_value'].xdata.value
                tr.io_enq_req_3_bits_sqIdx_value.value = self._xpins['io_enq_req_3_bits_sqIdx_value'].xdata.value
                tr.io_enq_req_3_bits_singleStep.value = self._xpins['io_enq_req_3_bits_singleStep'].xdata.value
                tr.io_enq_req_3_bits_debug_sim_trig.value = self._xpins['io_enq_req_3_bits_debug_sim_trig'].xdata.value
                tr.io_enq_req_4_valid.value = self._xpins['io_enq_req_4_valid'].xdata.value
                tr.io_enq_req_4_bits_instr.value = self._xpins['io_enq_req_4_bits_instr'].xdata.value
                tr.io_enq_req_4_bits_pc.value = self._xpins['io_enq_req_4_bits_pc'].xdata.value
                tr.io_enq_req_4_bits_exceptionVec_0.value = self._xpins['io_enq_req_4_bits_exceptionVec_0'].xdata.value
                tr.io_enq_req_4_bits_exceptionVec_1.value = self._xpins['io_enq_req_4_bits_exceptionVec_1'].xdata.value
                tr.io_enq_req_4_bits_exceptionVec_2.value = self._xpins['io_enq_req_4_bits_exceptionVec_2'].xdata.value
                tr.io_enq_req_4_bits_exceptionVec_3.value = self._xpins['io_enq_req_4_bits_exceptionVec_3'].xdata.value
                tr.io_enq_req_4_bits_exceptionVec_12.value = self._xpins['io_enq_req_4_bits_exceptionVec_12'].xdata.value
                tr.io_enq_req_4_bits_exceptionVec_20.value = self._xpins['io_enq_req_4_bits_exceptionVec_20'].xdata.value
                tr.io_enq_req_4_bits_exceptionVec_22.value = self._xpins['io_enq_req_4_bits_exceptionVec_22'].xdata.value
                tr.io_enq_req_4_bits_isFetchMalAddr.value = self._xpins['io_enq_req_4_bits_isFetchMalAddr'].xdata.value
                tr.io_enq_req_4_bits_hasException.value = self._xpins['io_enq_req_4_bits_hasException'].xdata.value
                tr.io_enq_req_4_bits_trigger.value = self._xpins['io_enq_req_4_bits_trigger'].xdata.value
                tr.io_enq_req_4_bits_preDecodeInfo_isRVC.value = self._xpins['io_enq_req_4_bits_preDecodeInfo_isRVC'].xdata.value
                tr.io_enq_req_4_bits_crossPageIPFFix.value = self._xpins['io_enq_req_4_bits_crossPageIPFFix'].xdata.value
                tr.io_enq_req_4_bits_ftqPtr_flag.value = self._xpins['io_enq_req_4_bits_ftqPtr_flag'].xdata.value
                tr.io_enq_req_4_bits_ftqPtr_value.value = self._xpins['io_enq_req_4_bits_ftqPtr_value'].xdata.value
                tr.io_enq_req_4_bits_ftqOffset.value = self._xpins['io_enq_req_4_bits_ftqOffset'].xdata.value
                tr.io_enq_req_4_bits_ldest.value = self._xpins['io_enq_req_4_bits_ldest'].xdata.value
                tr.io_enq_req_4_bits_fuType.value = self._xpins['io_enq_req_4_bits_fuType'].xdata.value
                tr.io_enq_req_4_bits_fuOpType.value = self._xpins['io_enq_req_4_bits_fuOpType'].xdata.value
                tr.io_enq_req_4_bits_rfWen.value = self._xpins['io_enq_req_4_bits_rfWen'].xdata.value
                tr.io_enq_req_4_bits_fpWen.value = self._xpins['io_enq_req_4_bits_fpWen'].xdata.value
                tr.io_enq_req_4_bits_vecWen.value = self._xpins['io_enq_req_4_bits_vecWen'].xdata.value
                tr.io_enq_req_4_bits_v0Wen.value = self._xpins['io_enq_req_4_bits_v0Wen'].xdata.value
                tr.io_enq_req_4_bits_vlWen.value = self._xpins['io_enq_req_4_bits_vlWen'].xdata.value
                tr.io_enq_req_4_bits_isXSTrap.value = self._xpins['io_enq_req_4_bits_isXSTrap'].xdata.value
                tr.io_enq_req_4_bits_waitForward.value = self._xpins['io_enq_req_4_bits_waitForward'].xdata.value
                tr.io_enq_req_4_bits_blockBackward.value = self._xpins['io_enq_req_4_bits_blockBackward'].xdata.value
                tr.io_enq_req_4_bits_flushPipe.value = self._xpins['io_enq_req_4_bits_flushPipe'].xdata.value
                tr.io_enq_req_4_bits_vpu_vill.value = self._xpins['io_enq_req_4_bits_vpu_vill'].xdata.value
                tr.io_enq_req_4_bits_vpu_vma.value = self._xpins['io_enq_req_4_bits_vpu_vma'].xdata.value
                tr.io_enq_req_4_bits_vpu_vta.value = self._xpins['io_enq_req_4_bits_vpu_vta'].xdata.value
                tr.io_enq_req_4_bits_vpu_vsew.value = self._xpins['io_enq_req_4_bits_vpu_vsew'].xdata.value
                tr.io_enq_req_4_bits_vpu_vlmul.value = self._xpins['io_enq_req_4_bits_vpu_vlmul'].xdata.value
                tr.io_enq_req_4_bits_vpu_specVill.value = self._xpins['io_enq_req_4_bits_vpu_specVill'].xdata.value
                tr.io_enq_req_4_bits_vpu_specVma.value = self._xpins['io_enq_req_4_bits_vpu_specVma'].xdata.value
                tr.io_enq_req_4_bits_vpu_specVta.value = self._xpins['io_enq_req_4_bits_vpu_specVta'].xdata.value
                tr.io_enq_req_4_bits_vpu_specVsew.value = self._xpins['io_enq_req_4_bits_vpu_specVsew'].xdata.value
                tr.io_enq_req_4_bits_vpu_specVlmul.value = self._xpins['io_enq_req_4_bits_vpu_specVlmul'].xdata.value
                tr.io_enq_req_4_bits_vlsInstr.value = self._xpins['io_enq_req_4_bits_vlsInstr'].xdata.value
                tr.io_enq_req_4_bits_wfflags.value = self._xpins['io_enq_req_4_bits_wfflags'].xdata.value
                tr.io_enq_req_4_bits_isMove.value = self._xpins['io_enq_req_4_bits_isMove'].xdata.value
                tr.io_enq_req_4_bits_isVset.value = self._xpins['io_enq_req_4_bits_isVset'].xdata.value
                tr.io_enq_req_4_bits_firstUop.value = self._xpins['io_enq_req_4_bits_firstUop'].xdata.value
                tr.io_enq_req_4_bits_lastUop.value = self._xpins['io_enq_req_4_bits_lastUop'].xdata.value
                tr.io_enq_req_4_bits_numWB.value = self._xpins['io_enq_req_4_bits_numWB'].xdata.value
                tr.io_enq_req_4_bits_commitType.value = self._xpins['io_enq_req_4_bits_commitType'].xdata.value
                tr.io_enq_req_4_bits_pdest.value = self._xpins['io_enq_req_4_bits_pdest'].xdata.value
                tr.io_enq_req_4_bits_robIdx_flag.value = self._xpins['io_enq_req_4_bits_robIdx_flag'].xdata.value
                tr.io_enq_req_4_bits_robIdx_value.value = self._xpins['io_enq_req_4_bits_robIdx_value'].xdata.value
                tr.io_enq_req_4_bits_instrSize.value = self._xpins['io_enq_req_4_bits_instrSize'].xdata.value
                tr.io_enq_req_4_bits_dirtyFs.value = self._xpins['io_enq_req_4_bits_dirtyFs'].xdata.value
                tr.io_enq_req_4_bits_dirtyVs.value = self._xpins['io_enq_req_4_bits_dirtyVs'].xdata.value
                tr.io_enq_req_4_bits_traceBlockInPipe_itype.value = self._xpins['io_enq_req_4_bits_traceBlockInPipe_itype'].xdata.value
                tr.io_enq_req_4_bits_traceBlockInPipe_iretire.value = self._xpins['io_enq_req_4_bits_traceBlockInPipe_iretire'].xdata.value
                tr.io_enq_req_4_bits_traceBlockInPipe_ilastsize.value = self._xpins['io_enq_req_4_bits_traceBlockInPipe_ilastsize'].xdata.value
                tr.io_enq_req_4_bits_eliminatedMove.value = self._xpins['io_enq_req_4_bits_eliminatedMove'].xdata.value
                tr.io_enq_req_4_bits_snapshot.value = self._xpins['io_enq_req_4_bits_snapshot'].xdata.value
                tr.io_enq_req_4_bits_lqIdx_value.value = self._xpins['io_enq_req_4_bits_lqIdx_value'].xdata.value
                tr.io_enq_req_4_bits_sqIdx_value.value = self._xpins['io_enq_req_4_bits_sqIdx_value'].xdata.value
                tr.io_enq_req_4_bits_singleStep.value = self._xpins['io_enq_req_4_bits_singleStep'].xdata.value
                tr.io_enq_req_4_bits_debug_sim_trig.value = self._xpins['io_enq_req_4_bits_debug_sim_trig'].xdata.value
                tr.io_enq_req_5_valid.value = self._xpins['io_enq_req_5_valid'].xdata.value
                tr.io_enq_req_5_bits_instr.value = self._xpins['io_enq_req_5_bits_instr'].xdata.value
                tr.io_enq_req_5_bits_pc.value = self._xpins['io_enq_req_5_bits_pc'].xdata.value
                tr.io_enq_req_5_bits_exceptionVec_0.value = self._xpins['io_enq_req_5_bits_exceptionVec_0'].xdata.value
                tr.io_enq_req_5_bits_exceptionVec_1.value = self._xpins['io_enq_req_5_bits_exceptionVec_1'].xdata.value
                tr.io_enq_req_5_bits_exceptionVec_2.value = self._xpins['io_enq_req_5_bits_exceptionVec_2'].xdata.value
                tr.io_enq_req_5_bits_exceptionVec_3.value = self._xpins['io_enq_req_5_bits_exceptionVec_3'].xdata.value
                tr.io_enq_req_5_bits_exceptionVec_12.value = self._xpins['io_enq_req_5_bits_exceptionVec_12'].xdata.value
                tr.io_enq_req_5_bits_exceptionVec_20.value = self._xpins['io_enq_req_5_bits_exceptionVec_20'].xdata.value
                tr.io_enq_req_5_bits_exceptionVec_22.value = self._xpins['io_enq_req_5_bits_exceptionVec_22'].xdata.value
                tr.io_enq_req_5_bits_isFetchMalAddr.value = self._xpins['io_enq_req_5_bits_isFetchMalAddr'].xdata.value
                tr.io_enq_req_5_bits_hasException.value = self._xpins['io_enq_req_5_bits_hasException'].xdata.value
                tr.io_enq_req_5_bits_trigger.value = self._xpins['io_enq_req_5_bits_trigger'].xdata.value
                tr.io_enq_req_5_bits_preDecodeInfo_isRVC.value = self._xpins['io_enq_req_5_bits_preDecodeInfo_isRVC'].xdata.value
                tr.io_enq_req_5_bits_crossPageIPFFix.value = self._xpins['io_enq_req_5_bits_crossPageIPFFix'].xdata.value
                tr.io_enq_req_5_bits_ftqPtr_flag.value = self._xpins['io_enq_req_5_bits_ftqPtr_flag'].xdata.value
                tr.io_enq_req_5_bits_ftqPtr_value.value = self._xpins['io_enq_req_5_bits_ftqPtr_value'].xdata.value
                tr.io_enq_req_5_bits_ftqOffset.value = self._xpins['io_enq_req_5_bits_ftqOffset'].xdata.value
                tr.io_enq_req_5_bits_ldest.value = self._xpins['io_enq_req_5_bits_ldest'].xdata.value
                tr.io_enq_req_5_bits_fuType.value = self._xpins['io_enq_req_5_bits_fuType'].xdata.value
                tr.io_enq_req_5_bits_fuOpType.value = self._xpins['io_enq_req_5_bits_fuOpType'].xdata.value
                tr.io_enq_req_5_bits_rfWen.value = self._xpins['io_enq_req_5_bits_rfWen'].xdata.value
                tr.io_enq_req_5_bits_fpWen.value = self._xpins['io_enq_req_5_bits_fpWen'].xdata.value
                tr.io_enq_req_5_bits_vecWen.value = self._xpins['io_enq_req_5_bits_vecWen'].xdata.value
                tr.io_enq_req_5_bits_v0Wen.value = self._xpins['io_enq_req_5_bits_v0Wen'].xdata.value
                tr.io_enq_req_5_bits_vlWen.value = self._xpins['io_enq_req_5_bits_vlWen'].xdata.value
                tr.io_enq_req_5_bits_isXSTrap.value = self._xpins['io_enq_req_5_bits_isXSTrap'].xdata.value
                tr.io_enq_req_5_bits_waitForward.value = self._xpins['io_enq_req_5_bits_waitForward'].xdata.value
                tr.io_enq_req_5_bits_blockBackward.value = self._xpins['io_enq_req_5_bits_blockBackward'].xdata.value
                tr.io_enq_req_5_bits_flushPipe.value = self._xpins['io_enq_req_5_bits_flushPipe'].xdata.value
                tr.io_enq_req_5_bits_vpu_vill.value = self._xpins['io_enq_req_5_bits_vpu_vill'].xdata.value
                tr.io_enq_req_5_bits_vpu_vma.value = self._xpins['io_enq_req_5_bits_vpu_vma'].xdata.value
                tr.io_enq_req_5_bits_vpu_vta.value = self._xpins['io_enq_req_5_bits_vpu_vta'].xdata.value
                tr.io_enq_req_5_bits_vpu_vsew.value = self._xpins['io_enq_req_5_bits_vpu_vsew'].xdata.value
                tr.io_enq_req_5_bits_vpu_vlmul.value = self._xpins['io_enq_req_5_bits_vpu_vlmul'].xdata.value
                tr.io_enq_req_5_bits_vpu_specVill.value = self._xpins['io_enq_req_5_bits_vpu_specVill'].xdata.value
                tr.io_enq_req_5_bits_vpu_specVma.value = self._xpins['io_enq_req_5_bits_vpu_specVma'].xdata.value
                tr.io_enq_req_5_bits_vpu_specVta.value = self._xpins['io_enq_req_5_bits_vpu_specVta'].xdata.value
                tr.io_enq_req_5_bits_vpu_specVsew.value = self._xpins['io_enq_req_5_bits_vpu_specVsew'].xdata.value
                tr.io_enq_req_5_bits_vpu_specVlmul.value = self._xpins['io_enq_req_5_bits_vpu_specVlmul'].xdata.value
                tr.io_enq_req_5_bits_vlsInstr.value = self._xpins['io_enq_req_5_bits_vlsInstr'].xdata.value
                tr.io_enq_req_5_bits_wfflags.value = self._xpins['io_enq_req_5_bits_wfflags'].xdata.value
                tr.io_enq_req_5_bits_isMove.value = self._xpins['io_enq_req_5_bits_isMove'].xdata.value
                tr.io_enq_req_5_bits_isVset.value = self._xpins['io_enq_req_5_bits_isVset'].xdata.value
                tr.io_enq_req_5_bits_firstUop.value = self._xpins['io_enq_req_5_bits_firstUop'].xdata.value
                tr.io_enq_req_5_bits_lastUop.value = self._xpins['io_enq_req_5_bits_lastUop'].xdata.value
                tr.io_enq_req_5_bits_numWB.value = self._xpins['io_enq_req_5_bits_numWB'].xdata.value
                tr.io_enq_req_5_bits_commitType.value = self._xpins['io_enq_req_5_bits_commitType'].xdata.value
                tr.io_enq_req_5_bits_pdest.value = self._xpins['io_enq_req_5_bits_pdest'].xdata.value
                tr.io_enq_req_5_bits_robIdx_flag.value = self._xpins['io_enq_req_5_bits_robIdx_flag'].xdata.value
                tr.io_enq_req_5_bits_robIdx_value.value = self._xpins['io_enq_req_5_bits_robIdx_value'].xdata.value
                tr.io_enq_req_5_bits_instrSize.value = self._xpins['io_enq_req_5_bits_instrSize'].xdata.value
                tr.io_enq_req_5_bits_dirtyFs.value = self._xpins['io_enq_req_5_bits_dirtyFs'].xdata.value
                tr.io_enq_req_5_bits_dirtyVs.value = self._xpins['io_enq_req_5_bits_dirtyVs'].xdata.value
                tr.io_enq_req_5_bits_traceBlockInPipe_itype.value = self._xpins['io_enq_req_5_bits_traceBlockInPipe_itype'].xdata.value
                tr.io_enq_req_5_bits_traceBlockInPipe_iretire.value = self._xpins['io_enq_req_5_bits_traceBlockInPipe_iretire'].xdata.value
                tr.io_enq_req_5_bits_traceBlockInPipe_ilastsize.value = self._xpins['io_enq_req_5_bits_traceBlockInPipe_ilastsize'].xdata.value
                tr.io_enq_req_5_bits_eliminatedMove.value = self._xpins['io_enq_req_5_bits_eliminatedMove'].xdata.value
                tr.io_enq_req_5_bits_snapshot.value = self._xpins['io_enq_req_5_bits_snapshot'].xdata.value
                tr.io_enq_req_5_bits_lqIdx_value.value = self._xpins['io_enq_req_5_bits_lqIdx_value'].xdata.value
                tr.io_enq_req_5_bits_sqIdx_value.value = self._xpins['io_enq_req_5_bits_sqIdx_value'].xdata.value
                tr.io_enq_req_5_bits_singleStep.value = self._xpins['io_enq_req_5_bits_singleStep'].xdata.value
                tr.io_enq_req_5_bits_debug_sim_trig.value = self._xpins['io_enq_req_5_bits_debug_sim_trig'].xdata.value
                tr.compare.value = self._xpins['compare'].xdata.value
                tr.rename_in_agent_xaction.value = self._xpins['rename_in_agent_xaction'].xdata.value
                tr.super_result.value = self._xpins['super_result'].xdata.value
                self.agent.drive(tr)
                # Reset dirty flags for pins in this transaction
                self.clock.dirty = False
                self.reset.dirty = False
                self.io_hartId.dirty = False
                self.io_enq_req_0_valid.dirty = False
                self.io_enq_req_0_bits_instr.dirty = False
                self.io_enq_req_0_bits_pc.dirty = False
                self.io_enq_req_0_bits_exceptionVec_0.dirty = False
                self.io_enq_req_0_bits_exceptionVec_1.dirty = False
                self.io_enq_req_0_bits_exceptionVec_2.dirty = False
                self.io_enq_req_0_bits_exceptionVec_3.dirty = False
                self.io_enq_req_0_bits_exceptionVec_12.dirty = False
                self.io_enq_req_0_bits_exceptionVec_20.dirty = False
                self.io_enq_req_0_bits_exceptionVec_22.dirty = False
                self.io_enq_req_0_bits_isFetchMalAddr.dirty = False
                self.io_enq_req_0_bits_hasException.dirty = False
                self.io_enq_req_0_bits_trigger.dirty = False
                self.io_enq_req_0_bits_preDecodeInfo_isRVC.dirty = False
                self.io_enq_req_0_bits_crossPageIPFFix.dirty = False
                self.io_enq_req_0_bits_ftqPtr_flag.dirty = False
                self.io_enq_req_0_bits_ftqPtr_value.dirty = False
                self.io_enq_req_0_bits_ftqOffset.dirty = False
                self.io_enq_req_0_bits_ldest.dirty = False
                self.io_enq_req_0_bits_fuType.dirty = False
                self.io_enq_req_0_bits_fuOpType.dirty = False
                self.io_enq_req_0_bits_rfWen.dirty = False
                self.io_enq_req_0_bits_fpWen.dirty = False
                self.io_enq_req_0_bits_vecWen.dirty = False
                self.io_enq_req_0_bits_v0Wen.dirty = False
                self.io_enq_req_0_bits_vlWen.dirty = False
                self.io_enq_req_0_bits_isXSTrap.dirty = False
                self.io_enq_req_0_bits_waitForward.dirty = False
                self.io_enq_req_0_bits_blockBackward.dirty = False
                self.io_enq_req_0_bits_flushPipe.dirty = False
                self.io_enq_req_0_bits_vpu_vill.dirty = False
                self.io_enq_req_0_bits_vpu_vma.dirty = False
                self.io_enq_req_0_bits_vpu_vta.dirty = False
                self.io_enq_req_0_bits_vpu_vsew.dirty = False
                self.io_enq_req_0_bits_vpu_vlmul.dirty = False
                self.io_enq_req_0_bits_vpu_specVill.dirty = False
                self.io_enq_req_0_bits_vpu_specVma.dirty = False
                self.io_enq_req_0_bits_vpu_specVta.dirty = False
                self.io_enq_req_0_bits_vpu_specVsew.dirty = False
                self.io_enq_req_0_bits_vpu_specVlmul.dirty = False
                self.io_enq_req_0_bits_vlsInstr.dirty = False
                self.io_enq_req_0_bits_wfflags.dirty = False
                self.io_enq_req_0_bits_isMove.dirty = False
                self.io_enq_req_0_bits_isVset.dirty = False
                self.io_enq_req_0_bits_firstUop.dirty = False
                self.io_enq_req_0_bits_lastUop.dirty = False
                self.io_enq_req_0_bits_numWB.dirty = False
                self.io_enq_req_0_bits_commitType.dirty = False
                self.io_enq_req_0_bits_pdest.dirty = False
                self.io_enq_req_0_bits_robIdx_flag.dirty = False
                self.io_enq_req_0_bits_robIdx_value.dirty = False
                self.io_enq_req_0_bits_instrSize.dirty = False
                self.io_enq_req_0_bits_dirtyFs.dirty = False
                self.io_enq_req_0_bits_dirtyVs.dirty = False
                self.io_enq_req_0_bits_traceBlockInPipe_itype.dirty = False
                self.io_enq_req_0_bits_traceBlockInPipe_iretire.dirty = False
                self.io_enq_req_0_bits_traceBlockInPipe_ilastsize.dirty = False
                self.io_enq_req_0_bits_eliminatedMove.dirty = False
                self.io_enq_req_0_bits_snapshot.dirty = False
                self.io_enq_req_0_bits_lqIdx_value.dirty = False
                self.io_enq_req_0_bits_sqIdx_value.dirty = False
                self.io_enq_req_0_bits_singleStep.dirty = False
                self.io_enq_req_0_bits_debug_sim_trig.dirty = False
                self.io_enq_req_1_valid.dirty = False
                self.io_enq_req_1_bits_instr.dirty = False
                self.io_enq_req_1_bits_pc.dirty = False
                self.io_enq_req_1_bits_exceptionVec_0.dirty = False
                self.io_enq_req_1_bits_exceptionVec_1.dirty = False
                self.io_enq_req_1_bits_exceptionVec_2.dirty = False
                self.io_enq_req_1_bits_exceptionVec_3.dirty = False
                self.io_enq_req_1_bits_exceptionVec_12.dirty = False
                self.io_enq_req_1_bits_exceptionVec_20.dirty = False
                self.io_enq_req_1_bits_exceptionVec_22.dirty = False
                self.io_enq_req_1_bits_isFetchMalAddr.dirty = False
                self.io_enq_req_1_bits_hasException.dirty = False
                self.io_enq_req_1_bits_trigger.dirty = False
                self.io_enq_req_1_bits_preDecodeInfo_isRVC.dirty = False
                self.io_enq_req_1_bits_crossPageIPFFix.dirty = False
                self.io_enq_req_1_bits_ftqPtr_flag.dirty = False
                self.io_enq_req_1_bits_ftqPtr_value.dirty = False
                self.io_enq_req_1_bits_ftqOffset.dirty = False
                self.io_enq_req_1_bits_ldest.dirty = False
                self.io_enq_req_1_bits_fuType.dirty = False
                self.io_enq_req_1_bits_fuOpType.dirty = False
                self.io_enq_req_1_bits_rfWen.dirty = False
                self.io_enq_req_1_bits_fpWen.dirty = False
                self.io_enq_req_1_bits_vecWen.dirty = False
                self.io_enq_req_1_bits_v0Wen.dirty = False
                self.io_enq_req_1_bits_vlWen.dirty = False
                self.io_enq_req_1_bits_isXSTrap.dirty = False
                self.io_enq_req_1_bits_waitForward.dirty = False
                self.io_enq_req_1_bits_blockBackward.dirty = False
                self.io_enq_req_1_bits_flushPipe.dirty = False
                self.io_enq_req_1_bits_vpu_vill.dirty = False
                self.io_enq_req_1_bits_vpu_vma.dirty = False
                self.io_enq_req_1_bits_vpu_vta.dirty = False
                self.io_enq_req_1_bits_vpu_vsew.dirty = False
                self.io_enq_req_1_bits_vpu_vlmul.dirty = False
                self.io_enq_req_1_bits_vpu_specVill.dirty = False
                self.io_enq_req_1_bits_vpu_specVma.dirty = False
                self.io_enq_req_1_bits_vpu_specVta.dirty = False
                self.io_enq_req_1_bits_vpu_specVsew.dirty = False
                self.io_enq_req_1_bits_vpu_specVlmul.dirty = False
                self.io_enq_req_1_bits_vlsInstr.dirty = False
                self.io_enq_req_1_bits_wfflags.dirty = False
                self.io_enq_req_1_bits_isMove.dirty = False
                self.io_enq_req_1_bits_isVset.dirty = False
                self.io_enq_req_1_bits_firstUop.dirty = False
                self.io_enq_req_1_bits_lastUop.dirty = False
                self.io_enq_req_1_bits_numWB.dirty = False
                self.io_enq_req_1_bits_commitType.dirty = False
                self.io_enq_req_1_bits_pdest.dirty = False
                self.io_enq_req_1_bits_robIdx_flag.dirty = False
                self.io_enq_req_1_bits_robIdx_value.dirty = False
                self.io_enq_req_1_bits_instrSize.dirty = False
                self.io_enq_req_1_bits_dirtyFs.dirty = False
                self.io_enq_req_1_bits_dirtyVs.dirty = False
                self.io_enq_req_1_bits_traceBlockInPipe_itype.dirty = False
                self.io_enq_req_1_bits_traceBlockInPipe_iretire.dirty = False
                self.io_enq_req_1_bits_traceBlockInPipe_ilastsize.dirty = False
                self.io_enq_req_1_bits_eliminatedMove.dirty = False
                self.io_enq_req_1_bits_snapshot.dirty = False
                self.io_enq_req_1_bits_lqIdx_value.dirty = False
                self.io_enq_req_1_bits_sqIdx_value.dirty = False
                self.io_enq_req_1_bits_singleStep.dirty = False
                self.io_enq_req_1_bits_debug_sim_trig.dirty = False
                self.io_enq_req_2_valid.dirty = False
                self.io_enq_req_2_bits_instr.dirty = False
                self.io_enq_req_2_bits_pc.dirty = False
                self.io_enq_req_2_bits_exceptionVec_0.dirty = False
                self.io_enq_req_2_bits_exceptionVec_1.dirty = False
                self.io_enq_req_2_bits_exceptionVec_2.dirty = False
                self.io_enq_req_2_bits_exceptionVec_3.dirty = False
                self.io_enq_req_2_bits_exceptionVec_12.dirty = False
                self.io_enq_req_2_bits_exceptionVec_20.dirty = False
                self.io_enq_req_2_bits_exceptionVec_22.dirty = False
                self.io_enq_req_2_bits_isFetchMalAddr.dirty = False
                self.io_enq_req_2_bits_hasException.dirty = False
                self.io_enq_req_2_bits_trigger.dirty = False
                self.io_enq_req_2_bits_preDecodeInfo_isRVC.dirty = False
                self.io_enq_req_2_bits_crossPageIPFFix.dirty = False
                self.io_enq_req_2_bits_ftqPtr_flag.dirty = False
                self.io_enq_req_2_bits_ftqPtr_value.dirty = False
                self.io_enq_req_2_bits_ftqOffset.dirty = False
                self.io_enq_req_2_bits_ldest.dirty = False
                self.io_enq_req_2_bits_fuType.dirty = False
                self.io_enq_req_2_bits_fuOpType.dirty = False
                self.io_enq_req_2_bits_rfWen.dirty = False
                self.io_enq_req_2_bits_fpWen.dirty = False
                self.io_enq_req_2_bits_vecWen.dirty = False
                self.io_enq_req_2_bits_v0Wen.dirty = False
                self.io_enq_req_2_bits_vlWen.dirty = False
                self.io_enq_req_2_bits_isXSTrap.dirty = False
                self.io_enq_req_2_bits_waitForward.dirty = False
                self.io_enq_req_2_bits_blockBackward.dirty = False
                self.io_enq_req_2_bits_flushPipe.dirty = False
                self.io_enq_req_2_bits_vpu_vill.dirty = False
                self.io_enq_req_2_bits_vpu_vma.dirty = False
                self.io_enq_req_2_bits_vpu_vta.dirty = False
                self.io_enq_req_2_bits_vpu_vsew.dirty = False
                self.io_enq_req_2_bits_vpu_vlmul.dirty = False
                self.io_enq_req_2_bits_vpu_specVill.dirty = False
                self.io_enq_req_2_bits_vpu_specVma.dirty = False
                self.io_enq_req_2_bits_vpu_specVta.dirty = False
                self.io_enq_req_2_bits_vpu_specVsew.dirty = False
                self.io_enq_req_2_bits_vpu_specVlmul.dirty = False
                self.io_enq_req_2_bits_vlsInstr.dirty = False
                self.io_enq_req_2_bits_wfflags.dirty = False
                self.io_enq_req_2_bits_isMove.dirty = False
                self.io_enq_req_2_bits_isVset.dirty = False
                self.io_enq_req_2_bits_firstUop.dirty = False
                self.io_enq_req_2_bits_lastUop.dirty = False
                self.io_enq_req_2_bits_numWB.dirty = False
                self.io_enq_req_2_bits_commitType.dirty = False
                self.io_enq_req_2_bits_pdest.dirty = False
                self.io_enq_req_2_bits_robIdx_flag.dirty = False
                self.io_enq_req_2_bits_robIdx_value.dirty = False
                self.io_enq_req_2_bits_instrSize.dirty = False
                self.io_enq_req_2_bits_dirtyFs.dirty = False
                self.io_enq_req_2_bits_dirtyVs.dirty = False
                self.io_enq_req_2_bits_traceBlockInPipe_itype.dirty = False
                self.io_enq_req_2_bits_traceBlockInPipe_iretire.dirty = False
                self.io_enq_req_2_bits_traceBlockInPipe_ilastsize.dirty = False
                self.io_enq_req_2_bits_eliminatedMove.dirty = False
                self.io_enq_req_2_bits_snapshot.dirty = False
                self.io_enq_req_2_bits_lqIdx_value.dirty = False
                self.io_enq_req_2_bits_sqIdx_value.dirty = False
                self.io_enq_req_2_bits_singleStep.dirty = False
                self.io_enq_req_2_bits_debug_sim_trig.dirty = False
                self.io_enq_req_3_valid.dirty = False
                self.io_enq_req_3_bits_instr.dirty = False
                self.io_enq_req_3_bits_pc.dirty = False
                self.io_enq_req_3_bits_exceptionVec_0.dirty = False
                self.io_enq_req_3_bits_exceptionVec_1.dirty = False
                self.io_enq_req_3_bits_exceptionVec_2.dirty = False
                self.io_enq_req_3_bits_exceptionVec_3.dirty = False
                self.io_enq_req_3_bits_exceptionVec_12.dirty = False
                self.io_enq_req_3_bits_exceptionVec_20.dirty = False
                self.io_enq_req_3_bits_exceptionVec_22.dirty = False
                self.io_enq_req_3_bits_isFetchMalAddr.dirty = False
                self.io_enq_req_3_bits_hasException.dirty = False
                self.io_enq_req_3_bits_trigger.dirty = False
                self.io_enq_req_3_bits_preDecodeInfo_isRVC.dirty = False
                self.io_enq_req_3_bits_crossPageIPFFix.dirty = False
                self.io_enq_req_3_bits_ftqPtr_flag.dirty = False
                self.io_enq_req_3_bits_ftqPtr_value.dirty = False
                self.io_enq_req_3_bits_ftqOffset.dirty = False
                self.io_enq_req_3_bits_ldest.dirty = False
                self.io_enq_req_3_bits_fuType.dirty = False
                self.io_enq_req_3_bits_fuOpType.dirty = False
                self.io_enq_req_3_bits_rfWen.dirty = False
                self.io_enq_req_3_bits_fpWen.dirty = False
                self.io_enq_req_3_bits_vecWen.dirty = False
                self.io_enq_req_3_bits_v0Wen.dirty = False
                self.io_enq_req_3_bits_vlWen.dirty = False
                self.io_enq_req_3_bits_isXSTrap.dirty = False
                self.io_enq_req_3_bits_waitForward.dirty = False
                self.io_enq_req_3_bits_blockBackward.dirty = False
                self.io_enq_req_3_bits_flushPipe.dirty = False
                self.io_enq_req_3_bits_vpu_vill.dirty = False
                self.io_enq_req_3_bits_vpu_vma.dirty = False
                self.io_enq_req_3_bits_vpu_vta.dirty = False
                self.io_enq_req_3_bits_vpu_vsew.dirty = False
                self.io_enq_req_3_bits_vpu_vlmul.dirty = False
                self.io_enq_req_3_bits_vpu_specVill.dirty = False
                self.io_enq_req_3_bits_vpu_specVma.dirty = False
                self.io_enq_req_3_bits_vpu_specVta.dirty = False
                self.io_enq_req_3_bits_vpu_specVsew.dirty = False
                self.io_enq_req_3_bits_vpu_specVlmul.dirty = False
                self.io_enq_req_3_bits_vlsInstr.dirty = False
                self.io_enq_req_3_bits_wfflags.dirty = False
                self.io_enq_req_3_bits_isMove.dirty = False
                self.io_enq_req_3_bits_isVset.dirty = False
                self.io_enq_req_3_bits_firstUop.dirty = False
                self.io_enq_req_3_bits_lastUop.dirty = False
                self.io_enq_req_3_bits_numWB.dirty = False
                self.io_enq_req_3_bits_commitType.dirty = False
                self.io_enq_req_3_bits_pdest.dirty = False
                self.io_enq_req_3_bits_robIdx_flag.dirty = False
                self.io_enq_req_3_bits_robIdx_value.dirty = False
                self.io_enq_req_3_bits_instrSize.dirty = False
                self.io_enq_req_3_bits_dirtyFs.dirty = False
                self.io_enq_req_3_bits_dirtyVs.dirty = False
                self.io_enq_req_3_bits_traceBlockInPipe_itype.dirty = False
                self.io_enq_req_3_bits_traceBlockInPipe_iretire.dirty = False
                self.io_enq_req_3_bits_traceBlockInPipe_ilastsize.dirty = False
                self.io_enq_req_3_bits_eliminatedMove.dirty = False
                self.io_enq_req_3_bits_snapshot.dirty = False
                self.io_enq_req_3_bits_lqIdx_value.dirty = False
                self.io_enq_req_3_bits_sqIdx_value.dirty = False
                self.io_enq_req_3_bits_singleStep.dirty = False
                self.io_enq_req_3_bits_debug_sim_trig.dirty = False
                self.io_enq_req_4_valid.dirty = False
                self.io_enq_req_4_bits_instr.dirty = False
                self.io_enq_req_4_bits_pc.dirty = False
                self.io_enq_req_4_bits_exceptionVec_0.dirty = False
                self.io_enq_req_4_bits_exceptionVec_1.dirty = False
                self.io_enq_req_4_bits_exceptionVec_2.dirty = False
                self.io_enq_req_4_bits_exceptionVec_3.dirty = False
                self.io_enq_req_4_bits_exceptionVec_12.dirty = False
                self.io_enq_req_4_bits_exceptionVec_20.dirty = False
                self.io_enq_req_4_bits_exceptionVec_22.dirty = False
                self.io_enq_req_4_bits_isFetchMalAddr.dirty = False
                self.io_enq_req_4_bits_hasException.dirty = False
                self.io_enq_req_4_bits_trigger.dirty = False
                self.io_enq_req_4_bits_preDecodeInfo_isRVC.dirty = False
                self.io_enq_req_4_bits_crossPageIPFFix.dirty = False
                self.io_enq_req_4_bits_ftqPtr_flag.dirty = False
                self.io_enq_req_4_bits_ftqPtr_value.dirty = False
                self.io_enq_req_4_bits_ftqOffset.dirty = False
                self.io_enq_req_4_bits_ldest.dirty = False
                self.io_enq_req_4_bits_fuType.dirty = False
                self.io_enq_req_4_bits_fuOpType.dirty = False
                self.io_enq_req_4_bits_rfWen.dirty = False
                self.io_enq_req_4_bits_fpWen.dirty = False
                self.io_enq_req_4_bits_vecWen.dirty = False
                self.io_enq_req_4_bits_v0Wen.dirty = False
                self.io_enq_req_4_bits_vlWen.dirty = False
                self.io_enq_req_4_bits_isXSTrap.dirty = False
                self.io_enq_req_4_bits_waitForward.dirty = False
                self.io_enq_req_4_bits_blockBackward.dirty = False
                self.io_enq_req_4_bits_flushPipe.dirty = False
                self.io_enq_req_4_bits_vpu_vill.dirty = False
                self.io_enq_req_4_bits_vpu_vma.dirty = False
                self.io_enq_req_4_bits_vpu_vta.dirty = False
                self.io_enq_req_4_bits_vpu_vsew.dirty = False
                self.io_enq_req_4_bits_vpu_vlmul.dirty = False
                self.io_enq_req_4_bits_vpu_specVill.dirty = False
                self.io_enq_req_4_bits_vpu_specVma.dirty = False
                self.io_enq_req_4_bits_vpu_specVta.dirty = False
                self.io_enq_req_4_bits_vpu_specVsew.dirty = False
                self.io_enq_req_4_bits_vpu_specVlmul.dirty = False
                self.io_enq_req_4_bits_vlsInstr.dirty = False
                self.io_enq_req_4_bits_wfflags.dirty = False
                self.io_enq_req_4_bits_isMove.dirty = False
                self.io_enq_req_4_bits_isVset.dirty = False
                self.io_enq_req_4_bits_firstUop.dirty = False
                self.io_enq_req_4_bits_lastUop.dirty = False
                self.io_enq_req_4_bits_numWB.dirty = False
                self.io_enq_req_4_bits_commitType.dirty = False
                self.io_enq_req_4_bits_pdest.dirty = False
                self.io_enq_req_4_bits_robIdx_flag.dirty = False
                self.io_enq_req_4_bits_robIdx_value.dirty = False
                self.io_enq_req_4_bits_instrSize.dirty = False
                self.io_enq_req_4_bits_dirtyFs.dirty = False
                self.io_enq_req_4_bits_dirtyVs.dirty = False
                self.io_enq_req_4_bits_traceBlockInPipe_itype.dirty = False
                self.io_enq_req_4_bits_traceBlockInPipe_iretire.dirty = False
                self.io_enq_req_4_bits_traceBlockInPipe_ilastsize.dirty = False
                self.io_enq_req_4_bits_eliminatedMove.dirty = False
                self.io_enq_req_4_bits_snapshot.dirty = False
                self.io_enq_req_4_bits_lqIdx_value.dirty = False
                self.io_enq_req_4_bits_sqIdx_value.dirty = False
                self.io_enq_req_4_bits_singleStep.dirty = False
                self.io_enq_req_4_bits_debug_sim_trig.dirty = False
                self.io_enq_req_5_valid.dirty = False
                self.io_enq_req_5_bits_instr.dirty = False
                self.io_enq_req_5_bits_pc.dirty = False
                self.io_enq_req_5_bits_exceptionVec_0.dirty = False
                self.io_enq_req_5_bits_exceptionVec_1.dirty = False
                self.io_enq_req_5_bits_exceptionVec_2.dirty = False
                self.io_enq_req_5_bits_exceptionVec_3.dirty = False
                self.io_enq_req_5_bits_exceptionVec_12.dirty = False
                self.io_enq_req_5_bits_exceptionVec_20.dirty = False
                self.io_enq_req_5_bits_exceptionVec_22.dirty = False
                self.io_enq_req_5_bits_isFetchMalAddr.dirty = False
                self.io_enq_req_5_bits_hasException.dirty = False
                self.io_enq_req_5_bits_trigger.dirty = False
                self.io_enq_req_5_bits_preDecodeInfo_isRVC.dirty = False
                self.io_enq_req_5_bits_crossPageIPFFix.dirty = False
                self.io_enq_req_5_bits_ftqPtr_flag.dirty = False
                self.io_enq_req_5_bits_ftqPtr_value.dirty = False
                self.io_enq_req_5_bits_ftqOffset.dirty = False
                self.io_enq_req_5_bits_ldest.dirty = False
                self.io_enq_req_5_bits_fuType.dirty = False
                self.io_enq_req_5_bits_fuOpType.dirty = False
                self.io_enq_req_5_bits_rfWen.dirty = False
                self.io_enq_req_5_bits_fpWen.dirty = False
                self.io_enq_req_5_bits_vecWen.dirty = False
                self.io_enq_req_5_bits_v0Wen.dirty = False
                self.io_enq_req_5_bits_vlWen.dirty = False
                self.io_enq_req_5_bits_isXSTrap.dirty = False
                self.io_enq_req_5_bits_waitForward.dirty = False
                self.io_enq_req_5_bits_blockBackward.dirty = False
                self.io_enq_req_5_bits_flushPipe.dirty = False
                self.io_enq_req_5_bits_vpu_vill.dirty = False
                self.io_enq_req_5_bits_vpu_vma.dirty = False
                self.io_enq_req_5_bits_vpu_vta.dirty = False
                self.io_enq_req_5_bits_vpu_vsew.dirty = False
                self.io_enq_req_5_bits_vpu_vlmul.dirty = False
                self.io_enq_req_5_bits_vpu_specVill.dirty = False
                self.io_enq_req_5_bits_vpu_specVma.dirty = False
                self.io_enq_req_5_bits_vpu_specVta.dirty = False
                self.io_enq_req_5_bits_vpu_specVsew.dirty = False
                self.io_enq_req_5_bits_vpu_specVlmul.dirty = False
                self.io_enq_req_5_bits_vlsInstr.dirty = False
                self.io_enq_req_5_bits_wfflags.dirty = False
                self.io_enq_req_5_bits_isMove.dirty = False
                self.io_enq_req_5_bits_isVset.dirty = False
                self.io_enq_req_5_bits_firstUop.dirty = False
                self.io_enq_req_5_bits_lastUop.dirty = False
                self.io_enq_req_5_bits_numWB.dirty = False
                self.io_enq_req_5_bits_commitType.dirty = False
                self.io_enq_req_5_bits_pdest.dirty = False
                self.io_enq_req_5_bits_robIdx_flag.dirty = False
                self.io_enq_req_5_bits_robIdx_value.dirty = False
                self.io_enq_req_5_bits_instrSize.dirty = False
                self.io_enq_req_5_bits_dirtyFs.dirty = False
                self.io_enq_req_5_bits_dirtyVs.dirty = False
                self.io_enq_req_5_bits_traceBlockInPipe_itype.dirty = False
                self.io_enq_req_5_bits_traceBlockInPipe_iretire.dirty = False
                self.io_enq_req_5_bits_traceBlockInPipe_ilastsize.dirty = False
                self.io_enq_req_5_bits_eliminatedMove.dirty = False
                self.io_enq_req_5_bits_snapshot.dirty = False
                self.io_enq_req_5_bits_lqIdx_value.dirty = False
                self.io_enq_req_5_bits_sqIdx_value.dirty = False
                self.io_enq_req_5_bits_singleStep.dirty = False
                self.io_enq_req_5_bits_debug_sim_trig.dirty = False
                self.compare.dirty = False
                self.rename_in_agent_xaction.dirty = False
                self.super_result.dirty = False
                # Check if WriteBack_in_agent_xaction is dirty
            _is_WriteBack_in_agent_xaction_dirty = self._is_first_step or any([
                self.io_writeback_24_valid.dirty,
                self.io_writeback_24_bits_data_0.dirty,
                self.io_writeback_24_bits_pdest.dirty,
                self.io_writeback_24_bits_robIdx_flag.dirty,
                self.io_writeback_24_bits_robIdx_value.dirty,
                self.io_writeback_24_bits_vecWen.dirty,
                self.io_writeback_24_bits_v0Wen.dirty,
                self.io_writeback_24_bits_vlWen.dirty,
                self.io_writeback_24_bits_exceptionVec_0.dirty,
                self.io_writeback_24_bits_exceptionVec_1.dirty,
                self.io_writeback_24_bits_exceptionVec_2.dirty,
                self.io_writeback_24_bits_exceptionVec_3.dirty,
                self.io_writeback_24_bits_exceptionVec_4.dirty,
                self.io_writeback_24_bits_exceptionVec_5.dirty,
                self.io_writeback_24_bits_exceptionVec_6.dirty,
                self.io_writeback_24_bits_exceptionVec_7.dirty,
                self.io_writeback_24_bits_exceptionVec_8.dirty,
                self.io_writeback_24_bits_exceptionVec_9.dirty,
                self.io_writeback_24_bits_exceptionVec_10.dirty,
                self.io_writeback_24_bits_exceptionVec_11.dirty,
                self.io_writeback_24_bits_exceptionVec_12.dirty,
                self.io_writeback_24_bits_exceptionVec_13.dirty,
                self.io_writeback_24_bits_exceptionVec_14.dirty,
                self.io_writeback_24_bits_exceptionVec_15.dirty,
                self.io_writeback_24_bits_exceptionVec_16.dirty,
                self.io_writeback_24_bits_exceptionVec_17.dirty,
                self.io_writeback_24_bits_exceptionVec_18.dirty,
                self.io_writeback_24_bits_exceptionVec_19.dirty,
                self.io_writeback_24_bits_exceptionVec_20.dirty,
                self.io_writeback_24_bits_exceptionVec_21.dirty,
                self.io_writeback_24_bits_exceptionVec_22.dirty,
                self.io_writeback_24_bits_exceptionVec_23.dirty,
                self.io_writeback_24_bits_flushPipe.dirty,
                self.io_writeback_24_bits_replay.dirty,
                self.io_writeback_24_bits_trigger.dirty,
                self.io_writeback_24_bits_vls_vpu_vill.dirty,
                self.io_writeback_24_bits_vls_vpu_vma.dirty,
                self.io_writeback_24_bits_vls_vpu_vta.dirty,
                self.io_writeback_24_bits_vls_vpu_vsew.dirty,
                self.io_writeback_24_bits_vls_vpu_vlmul.dirty,
                self.io_writeback_24_bits_vls_vpu_specVill.dirty,
                self.io_writeback_24_bits_vls_vpu_specVma.dirty,
                self.io_writeback_24_bits_vls_vpu_specVta.dirty,
                self.io_writeback_24_bits_vls_vpu_specVsew.dirty,
                self.io_writeback_24_bits_vls_vpu_specVlmul.dirty,
                self.io_writeback_24_bits_vls_vpu_vm.dirty,
                self.io_writeback_24_bits_vls_vpu_vstart.dirty,
                self.io_writeback_24_bits_vls_vpu_frm.dirty,
                self.io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst.dirty,
                self.io_writeback_24_bits_vls_vpu_fpu_isFP32Instr.dirty,
                self.io_writeback_24_bits_vls_vpu_fpu_isFP64Instr.dirty,
                self.io_writeback_24_bits_vls_vpu_fpu_isReduction.dirty,
                self.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2.dirty,
                self.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4.dirty,
                self.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8.dirty,
                self.io_writeback_24_bits_vls_vpu_vxrm.dirty,
                self.io_writeback_24_bits_vls_vpu_vuopIdx.dirty,
                self.io_writeback_24_bits_vls_vpu_lastUop.dirty,
                self.io_writeback_24_bits_vls_vpu_vmask.dirty,
                self.io_writeback_24_bits_vls_vpu_vl.dirty,
                self.io_writeback_24_bits_vls_vpu_nf.dirty,
                self.io_writeback_24_bits_vls_vpu_veew.dirty,
                self.io_writeback_24_bits_vls_vpu_isReverse.dirty,
                self.io_writeback_24_bits_vls_vpu_isExt.dirty,
                self.io_writeback_24_bits_vls_vpu_isNarrow.dirty,
                self.io_writeback_24_bits_vls_vpu_isDstMask.dirty,
                self.io_writeback_24_bits_vls_vpu_isOpMask.dirty,
                self.io_writeback_24_bits_vls_vpu_isMove.dirty,
                self.io_writeback_24_bits_vls_vpu_isDependOldVd.dirty,
                self.io_writeback_24_bits_vls_vpu_isWritePartVd.dirty,
                self.io_writeback_24_bits_vls_vpu_isVleff.dirty,
                self.io_writeback_24_bits_vls_oldVdPsrc.dirty,
                self.io_writeback_24_bits_vls_vdIdx.dirty,
                self.io_writeback_24_bits_vls_vdIdxInField.dirty,
                self.io_writeback_24_bits_vls_isIndexed.dirty,
                self.io_writeback_24_bits_vls_isMasked.dirty,
                self.io_writeback_24_bits_vls_isStrided.dirty,
                self.io_writeback_24_bits_vls_isWhole.dirty,
                self.io_writeback_24_bits_vls_isVecLoad.dirty,
                self.io_writeback_24_bits_vls_isVlm.dirty,
                self.io_writeback_24_bits_debug_isMMIO.dirty,
                self.io_writeback_24_bits_debug_isNCIO.dirty,
                self.io_writeback_24_bits_debug_isPerfCnt.dirty,
                self.io_writeback_24_bits_debug_paddr.dirty,
                self.io_writeback_24_bits_debug_vaddr.dirty,
                self.io_writeback_24_bits_debugInfo_eliminatedMove.dirty,
                self.io_writeback_24_bits_debugInfo_renameTime.dirty,
                self.io_writeback_24_bits_debugInfo_dispatchTime.dirty,
                self.io_writeback_24_bits_debugInfo_enqRsTime.dirty,
                self.io_writeback_24_bits_debugInfo_selectTime.dirty,
                self.io_writeback_24_bits_debugInfo_issueTime.dirty,
                self.io_writeback_24_bits_debugInfo_writebackTime.dirty,
                self.io_writeback_24_bits_debugInfo_runahead_checkpoint_id.dirty,
                self.io_writeback_24_bits_debugInfo_tlbFirstReqTime.dirty,
                self.io_writeback_24_bits_debugInfo_tlbRespTime.dirty,
                self.io_writeback_24_bits_debug_seqNum.dirty,
                self.io_writeback_23_valid.dirty,
                self.io_writeback_23_bits_data_0.dirty,
                self.io_writeback_23_bits_pdest.dirty,
                self.io_writeback_23_bits_robIdx_flag.dirty,
                self.io_writeback_23_bits_robIdx_value.dirty,
                self.io_writeback_23_bits_vecWen.dirty,
                self.io_writeback_23_bits_v0Wen.dirty,
                self.io_writeback_23_bits_vlWen.dirty,
                self.io_writeback_23_bits_exceptionVec_0.dirty,
                self.io_writeback_23_bits_exceptionVec_1.dirty,
                self.io_writeback_23_bits_exceptionVec_2.dirty,
                self.io_writeback_23_bits_exceptionVec_3.dirty,
                self.io_writeback_23_bits_exceptionVec_4.dirty,
                self.io_writeback_23_bits_exceptionVec_5.dirty,
                self.io_writeback_23_bits_exceptionVec_6.dirty,
                self.io_writeback_23_bits_exceptionVec_7.dirty,
                self.io_writeback_23_bits_exceptionVec_8.dirty,
                self.io_writeback_23_bits_exceptionVec_9.dirty,
                self.io_writeback_23_bits_exceptionVec_10.dirty,
                self.io_writeback_23_bits_exceptionVec_11.dirty,
                self.io_writeback_23_bits_exceptionVec_12.dirty,
                self.io_writeback_23_bits_exceptionVec_13.dirty,
                self.io_writeback_23_bits_exceptionVec_14.dirty,
                self.io_writeback_23_bits_exceptionVec_15.dirty,
                self.io_writeback_23_bits_exceptionVec_16.dirty,
                self.io_writeback_23_bits_exceptionVec_17.dirty,
                self.io_writeback_23_bits_exceptionVec_18.dirty,
                self.io_writeback_23_bits_exceptionVec_19.dirty,
                self.io_writeback_23_bits_exceptionVec_20.dirty,
                self.io_writeback_23_bits_exceptionVec_21.dirty,
                self.io_writeback_23_bits_exceptionVec_22.dirty,
                self.io_writeback_23_bits_exceptionVec_23.dirty,
                self.io_writeback_23_bits_flushPipe.dirty,
                self.io_writeback_23_bits_replay.dirty,
                self.io_writeback_23_bits_trigger.dirty,
                self.io_writeback_23_bits_vls_vpu_vill.dirty,
                self.io_writeback_23_bits_vls_vpu_vma.dirty,
                self.io_writeback_23_bits_vls_vpu_vta.dirty,
                self.io_writeback_23_bits_vls_vpu_vsew.dirty,
                self.io_writeback_23_bits_vls_vpu_vlmul.dirty,
                self.io_writeback_23_bits_vls_vpu_specVill.dirty,
                self.io_writeback_23_bits_vls_vpu_specVma.dirty,
                self.io_writeback_23_bits_vls_vpu_specVta.dirty,
                self.io_writeback_23_bits_vls_vpu_specVsew.dirty,
                self.io_writeback_23_bits_vls_vpu_specVlmul.dirty,
                self.io_writeback_23_bits_vls_vpu_vm.dirty,
                self.io_writeback_23_bits_vls_vpu_vstart.dirty,
                self.io_writeback_23_bits_vls_vpu_frm.dirty,
                self.io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst.dirty,
                self.io_writeback_23_bits_vls_vpu_fpu_isFP32Instr.dirty,
                self.io_writeback_23_bits_vls_vpu_fpu_isFP64Instr.dirty,
                self.io_writeback_23_bits_vls_vpu_fpu_isReduction.dirty,
                self.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2.dirty,
                self.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4.dirty,
                self.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8.dirty,
                self.io_writeback_23_bits_vls_vpu_vxrm.dirty,
                self.io_writeback_23_bits_vls_vpu_vuopIdx.dirty,
                self.io_writeback_23_bits_vls_vpu_lastUop.dirty,
                self.io_writeback_23_bits_vls_vpu_vmask.dirty,
                self.io_writeback_23_bits_vls_vpu_vl.dirty,
                self.io_writeback_23_bits_vls_vpu_nf.dirty,
                self.io_writeback_23_bits_vls_vpu_veew.dirty,
                self.io_writeback_23_bits_vls_vpu_isReverse.dirty,
                self.io_writeback_23_bits_vls_vpu_isExt.dirty,
                self.io_writeback_23_bits_vls_vpu_isNarrow.dirty,
                self.io_writeback_23_bits_vls_vpu_isDstMask.dirty,
                self.io_writeback_23_bits_vls_vpu_isOpMask.dirty,
                self.io_writeback_23_bits_vls_vpu_isMove.dirty,
                self.io_writeback_23_bits_vls_vpu_isDependOldVd.dirty,
                self.io_writeback_23_bits_vls_vpu_isWritePartVd.dirty,
                self.io_writeback_23_bits_vls_vpu_isVleff.dirty,
                self.io_writeback_23_bits_vls_oldVdPsrc.dirty,
                self.io_writeback_23_bits_vls_vdIdx.dirty,
                self.io_writeback_23_bits_vls_vdIdxInField.dirty,
                self.io_writeback_23_bits_vls_isIndexed.dirty,
                self.io_writeback_23_bits_vls_isMasked.dirty,
                self.io_writeback_23_bits_vls_isStrided.dirty,
                self.io_writeback_23_bits_vls_isWhole.dirty,
                self.io_writeback_23_bits_vls_isVecLoad.dirty,
                self.io_writeback_23_bits_vls_isVlm.dirty,
                self.io_writeback_23_bits_debug_isMMIO.dirty,
                self.io_writeback_23_bits_debug_isNCIO.dirty,
                self.io_writeback_23_bits_debug_isPerfCnt.dirty,
                self.io_writeback_23_bits_debug_paddr.dirty,
                self.io_writeback_23_bits_debug_vaddr.dirty,
                self.io_writeback_23_bits_debugInfo_eliminatedMove.dirty,
                self.io_writeback_23_bits_debugInfo_renameTime.dirty,
                self.io_writeback_23_bits_debugInfo_dispatchTime.dirty,
                self.io_writeback_23_bits_debugInfo_enqRsTime.dirty,
                self.io_writeback_23_bits_debugInfo_selectTime.dirty,
                self.io_writeback_23_bits_debugInfo_issueTime.dirty,
                self.io_writeback_23_bits_debugInfo_writebackTime.dirty,
                self.io_writeback_23_bits_debugInfo_runahead_checkpoint_id.dirty,
                self.io_writeback_23_bits_debugInfo_tlbFirstReqTime.dirty,
                self.io_writeback_23_bits_debugInfo_tlbRespTime.dirty,
                self.io_writeback_23_bits_debug_seqNum.dirty,
                self.io_writeback_22_valid.dirty,
                self.io_writeback_22_bits_data_0.dirty,
                self.io_writeback_22_bits_pdest.dirty,
                self.io_writeback_22_bits_robIdx_flag.dirty,
                self.io_writeback_22_bits_robIdx_value.dirty,
                self.io_writeback_22_bits_intWen.dirty,
                self.io_writeback_22_bits_fpWen.dirty,
                self.io_writeback_22_bits_exceptionVec_0.dirty,
                self.io_writeback_22_bits_exceptionVec_1.dirty,
                self.io_writeback_22_bits_exceptionVec_2.dirty,
                self.io_writeback_22_bits_exceptionVec_3.dirty,
                self.io_writeback_22_bits_exceptionVec_4.dirty,
                self.io_writeback_22_bits_exceptionVec_5.dirty,
                self.io_writeback_22_bits_exceptionVec_6.dirty,
                self.io_writeback_22_bits_exceptionVec_7.dirty,
                self.io_writeback_22_bits_exceptionVec_8.dirty,
                self.io_writeback_22_bits_exceptionVec_9.dirty,
                self.io_writeback_22_bits_exceptionVec_10.dirty,
                self.io_writeback_22_bits_exceptionVec_11.dirty,
                self.io_writeback_22_bits_exceptionVec_12.dirty,
                self.io_writeback_22_bits_exceptionVec_13.dirty,
                self.io_writeback_22_bits_exceptionVec_14.dirty,
                self.io_writeback_22_bits_exceptionVec_15.dirty,
                self.io_writeback_22_bits_exceptionVec_16.dirty,
                self.io_writeback_22_bits_exceptionVec_17.dirty,
                self.io_writeback_22_bits_exceptionVec_18.dirty,
                self.io_writeback_22_bits_exceptionVec_19.dirty,
                self.io_writeback_22_bits_exceptionVec_20.dirty,
                self.io_writeback_22_bits_exceptionVec_21.dirty,
                self.io_writeback_22_bits_exceptionVec_22.dirty,
                self.io_writeback_22_bits_exceptionVec_23.dirty,
                self.io_writeback_22_bits_flushPipe.dirty,
                self.io_writeback_22_bits_replay.dirty,
                self.io_writeback_22_bits_lqIdx_flag.dirty,
                self.io_writeback_22_bits_lqIdx_value.dirty,
                self.io_writeback_22_bits_trigger.dirty,
                self.io_writeback_22_bits_predecodeInfo_valid.dirty,
                self.io_writeback_22_bits_predecodeInfo_isRVC.dirty,
                self.io_writeback_22_bits_predecodeInfo_brType.dirty,
                self.io_writeback_22_bits_predecodeInfo_isCall.dirty,
                self.io_writeback_22_bits_predecodeInfo_isRet.dirty,
                self.io_writeback_22_bits_debug_isMMIO.dirty,
                self.io_writeback_22_bits_debug_isNCIO.dirty,
                self.io_writeback_22_bits_debug_isPerfCnt.dirty,
                self.io_writeback_22_bits_debug_paddr.dirty,
                self.io_writeback_22_bits_debug_vaddr.dirty,
                self.io_writeback_22_bits_debugInfo_eliminatedMove.dirty,
                self.io_writeback_22_bits_debugInfo_renameTime.dirty,
                self.io_writeback_22_bits_debugInfo_dispatchTime.dirty,
                self.io_writeback_22_bits_debugInfo_enqRsTime.dirty,
                self.io_writeback_22_bits_debugInfo_selectTime.dirty,
                self.io_writeback_22_bits_debugInfo_issueTime.dirty,
                self.io_writeback_22_bits_debugInfo_writebackTime.dirty,
                self.io_writeback_22_bits_debugInfo_runahead_checkpoint_id.dirty,
                self.io_writeback_22_bits_debugInfo_tlbFirstReqTime.dirty,
                self.io_writeback_22_bits_debugInfo_tlbRespTime.dirty,
                self.io_writeback_22_bits_debug_seqNum.dirty,
                self.io_writeback_21_valid.dirty,
                self.io_writeback_21_bits_data_0.dirty,
                self.io_writeback_21_bits_pdest.dirty,
                self.io_writeback_21_bits_robIdx_flag.dirty,
                self.io_writeback_21_bits_robIdx_value.dirty,
                self.io_writeback_21_bits_intWen.dirty,
                self.io_writeback_21_bits_fpWen.dirty,
                self.io_writeback_21_bits_exceptionVec_0.dirty,
                self.io_writeback_21_bits_exceptionVec_1.dirty,
                self.io_writeback_21_bits_exceptionVec_2.dirty,
                self.io_writeback_21_bits_exceptionVec_3.dirty,
                self.io_writeback_21_bits_exceptionVec_4.dirty,
                self.io_writeback_21_bits_exceptionVec_5.dirty,
                self.io_writeback_21_bits_exceptionVec_6.dirty,
                self.io_writeback_21_bits_exceptionVec_7.dirty,
                self.io_writeback_21_bits_exceptionVec_8.dirty,
                self.io_writeback_21_bits_exceptionVec_9.dirty,
                self.io_writeback_21_bits_exceptionVec_10.dirty,
                self.io_writeback_21_bits_exceptionVec_11.dirty,
                self.io_writeback_21_bits_exceptionVec_12.dirty,
                self.io_writeback_21_bits_exceptionVec_13.dirty,
                self.io_writeback_21_bits_exceptionVec_14.dirty,
                self.io_writeback_21_bits_exceptionVec_15.dirty,
                self.io_writeback_21_bits_exceptionVec_16.dirty,
                self.io_writeback_21_bits_exceptionVec_17.dirty,
                self.io_writeback_21_bits_exceptionVec_18.dirty,
                self.io_writeback_21_bits_exceptionVec_19.dirty,
                self.io_writeback_21_bits_exceptionVec_20.dirty,
                self.io_writeback_21_bits_exceptionVec_21.dirty,
                self.io_writeback_21_bits_exceptionVec_22.dirty,
                self.io_writeback_21_bits_exceptionVec_23.dirty,
                self.io_writeback_21_bits_flushPipe.dirty,
                self.io_writeback_21_bits_replay.dirty,
                self.io_writeback_21_bits_lqIdx_flag.dirty,
                self.io_writeback_21_bits_lqIdx_value.dirty,
                self.io_writeback_21_bits_trigger.dirty,
                self.io_writeback_21_bits_predecodeInfo_valid.dirty,
                self.io_writeback_21_bits_predecodeInfo_isRVC.dirty,
                self.io_writeback_21_bits_predecodeInfo_brType.dirty,
                self.io_writeback_21_bits_predecodeInfo_isCall.dirty,
                self.io_writeback_21_bits_predecodeInfo_isRet.dirty,
                self.io_writeback_21_bits_debug_isMMIO.dirty,
                self.io_writeback_21_bits_debug_isNCIO.dirty,
                self.io_writeback_21_bits_debug_isPerfCnt.dirty,
                self.io_writeback_21_bits_debug_paddr.dirty,
                self.io_writeback_21_bits_debug_vaddr.dirty,
                self.io_writeback_21_bits_debugInfo_eliminatedMove.dirty,
                self.io_writeback_21_bits_debugInfo_renameTime.dirty,
                self.io_writeback_21_bits_debugInfo_dispatchTime.dirty,
                self.io_writeback_21_bits_debugInfo_enqRsTime.dirty,
                self.io_writeback_21_bits_debugInfo_selectTime.dirty,
                self.io_writeback_21_bits_debugInfo_issueTime.dirty,
                self.io_writeback_21_bits_debugInfo_writebackTime.dirty,
                self.io_writeback_21_bits_debugInfo_runahead_checkpoint_id.dirty,
                self.io_writeback_21_bits_debugInfo_tlbFirstReqTime.dirty,
                self.io_writeback_21_bits_debugInfo_tlbRespTime.dirty,
                self.io_writeback_21_bits_debug_seqNum.dirty,
                self.io_writeback_20_valid.dirty,
                self.io_writeback_20_bits_data_0.dirty,
                self.io_writeback_20_bits_pdest.dirty,
                self.io_writeback_20_bits_robIdx_flag.dirty,
                self.io_writeback_20_bits_robIdx_value.dirty,
                self.io_writeback_20_bits_intWen.dirty,
                self.io_writeback_20_bits_fpWen.dirty,
                self.io_writeback_20_bits_exceptionVec_0.dirty,
                self.io_writeback_20_bits_exceptionVec_1.dirty,
                self.io_writeback_20_bits_exceptionVec_2.dirty,
                self.io_writeback_20_bits_exceptionVec_3.dirty,
                self.io_writeback_20_bits_exceptionVec_4.dirty,
                self.io_writeback_20_bits_exceptionVec_5.dirty,
                self.io_writeback_20_bits_exceptionVec_6.dirty,
                self.io_writeback_20_bits_exceptionVec_7.dirty,
                self.io_writeback_20_bits_exceptionVec_8.dirty,
                self.io_writeback_20_bits_exceptionVec_9.dirty,
                self.io_writeback_20_bits_exceptionVec_10.dirty,
                self.io_writeback_20_bits_exceptionVec_11.dirty,
                self.io_writeback_20_bits_exceptionVec_12.dirty,
                self.io_writeback_20_bits_exceptionVec_13.dirty,
                self.io_writeback_20_bits_exceptionVec_14.dirty,
                self.io_writeback_20_bits_exceptionVec_15.dirty,
                self.io_writeback_20_bits_exceptionVec_16.dirty,
                self.io_writeback_20_bits_exceptionVec_17.dirty,
                self.io_writeback_20_bits_exceptionVec_18.dirty,
                self.io_writeback_20_bits_exceptionVec_19.dirty,
                self.io_writeback_20_bits_exceptionVec_20.dirty,
                self.io_writeback_20_bits_exceptionVec_21.dirty,
                self.io_writeback_20_bits_exceptionVec_22.dirty,
                self.io_writeback_20_bits_exceptionVec_23.dirty,
                self.io_writeback_20_bits_flushPipe.dirty,
                self.io_writeback_20_bits_replay.dirty,
                self.io_writeback_20_bits_lqIdx_flag.dirty,
                self.io_writeback_20_bits_lqIdx_value.dirty,
                self.io_writeback_20_bits_trigger.dirty,
                self.io_writeback_20_bits_predecodeInfo_valid.dirty,
                self.io_writeback_20_bits_predecodeInfo_isRVC.dirty,
                self.io_writeback_20_bits_predecodeInfo_brType.dirty,
                self.io_writeback_20_bits_predecodeInfo_isCall.dirty,
                self.io_writeback_20_bits_predecodeInfo_isRet.dirty,
                self.io_writeback_20_bits_debug_isMMIO.dirty,
                self.io_writeback_20_bits_debug_isNCIO.dirty,
                self.io_writeback_20_bits_debug_isPerfCnt.dirty,
                self.io_writeback_20_bits_debug_paddr.dirty,
                self.io_writeback_20_bits_debug_vaddr.dirty,
                self.io_writeback_20_bits_debugInfo_eliminatedMove.dirty,
                self.io_writeback_20_bits_debugInfo_renameTime.dirty,
                self.io_writeback_20_bits_debugInfo_dispatchTime.dirty,
                self.io_writeback_20_bits_debugInfo_enqRsTime.dirty,
                self.io_writeback_20_bits_debugInfo_selectTime.dirty,
                self.io_writeback_20_bits_debugInfo_issueTime.dirty,
                self.io_writeback_20_bits_debugInfo_writebackTime.dirty,
                self.io_writeback_20_bits_debugInfo_runahead_checkpoint_id.dirty,
                self.io_writeback_20_bits_debugInfo_tlbFirstReqTime.dirty,
                self.io_writeback_20_bits_debugInfo_tlbRespTime.dirty,
                self.io_writeback_20_bits_debug_seqNum.dirty,
                self.io_writeback_19_valid.dirty,
                self.io_writeback_19_bits_data_0.dirty,
                self.io_writeback_19_bits_pdest.dirty,
                self.io_writeback_19_bits_robIdx_flag.dirty,
                self.io_writeback_19_bits_robIdx_value.dirty,
                self.io_writeback_19_bits_intWen.dirty,
                self.io_writeback_19_bits_exceptionVec_0.dirty,
                self.io_writeback_19_bits_exceptionVec_1.dirty,
                self.io_writeback_19_bits_exceptionVec_2.dirty,
                self.io_writeback_19_bits_exceptionVec_3.dirty,
                self.io_writeback_19_bits_exceptionVec_4.dirty,
                self.io_writeback_19_bits_exceptionVec_5.dirty,
                self.io_writeback_19_bits_exceptionVec_6.dirty,
                self.io_writeback_19_bits_exceptionVec_7.dirty,
                self.io_writeback_19_bits_exceptionVec_8.dirty,
                self.io_writeback_19_bits_exceptionVec_9.dirty,
                self.io_writeback_19_bits_exceptionVec_10.dirty,
                self.io_writeback_19_bits_exceptionVec_11.dirty,
                self.io_writeback_19_bits_exceptionVec_12.dirty,
                self.io_writeback_19_bits_exceptionVec_13.dirty,
                self.io_writeback_19_bits_exceptionVec_14.dirty,
                self.io_writeback_19_bits_exceptionVec_15.dirty,
                self.io_writeback_19_bits_exceptionVec_16.dirty,
                self.io_writeback_19_bits_exceptionVec_17.dirty,
                self.io_writeback_19_bits_exceptionVec_18.dirty,
                self.io_writeback_19_bits_exceptionVec_19.dirty,
                self.io_writeback_19_bits_exceptionVec_20.dirty,
                self.io_writeback_19_bits_exceptionVec_21.dirty,
                self.io_writeback_19_bits_exceptionVec_22.dirty,
                self.io_writeback_19_bits_exceptionVec_23.dirty,
                self.io_writeback_19_bits_flushPipe.dirty,
                self.io_writeback_19_bits_sqIdx_flag.dirty,
                self.io_writeback_19_bits_sqIdx_value.dirty,
                self.io_writeback_19_bits_trigger.dirty,
                self.io_writeback_19_bits_debug_isMMIO.dirty,
                self.io_writeback_19_bits_debug_isNCIO.dirty,
                self.io_writeback_19_bits_debug_isPerfCnt.dirty,
                self.io_writeback_19_bits_debug_paddr.dirty,
                self.io_writeback_19_bits_debug_vaddr.dirty,
                self.io_writeback_19_bits_debugInfo_eliminatedMove.dirty,
                self.io_writeback_19_bits_debugInfo_renameTime.dirty,
                self.io_writeback_19_bits_debugInfo_dispatchTime.dirty,
                self.io_writeback_19_bits_debugInfo_enqRsTime.dirty,
                self.io_writeback_19_bits_debugInfo_selectTime.dirty,
                self.io_writeback_19_bits_debugInfo_issueTime.dirty,
                self.io_writeback_19_bits_debugInfo_writebackTime.dirty,
                self.io_writeback_19_bits_debugInfo_runahead_checkpoint_id.dirty,
                self.io_writeback_19_bits_debugInfo_tlbFirstReqTime.dirty,
                self.io_writeback_19_bits_debugInfo_tlbRespTime.dirty,
                self.io_writeback_19_bits_debug_seqNum.dirty,
                self.io_writeback_18_valid.dirty,
                self.io_writeback_18_bits_data_0.dirty,
                self.io_writeback_18_bits_pdest.dirty,
                self.io_writeback_18_bits_robIdx_flag.dirty,
                self.io_writeback_18_bits_robIdx_value.dirty,
                self.io_writeback_18_bits_intWen.dirty,
                self.io_writeback_18_bits_exceptionVec_0.dirty,
                self.io_writeback_18_bits_exceptionVec_1.dirty,
                self.io_writeback_18_bits_exceptionVec_2.dirty,
                self.io_writeback_18_bits_exceptionVec_3.dirty,
                self.io_writeback_18_bits_exceptionVec_4.dirty,
                self.io_writeback_18_bits_exceptionVec_5.dirty,
                self.io_writeback_18_bits_exceptionVec_6.dirty,
                self.io_writeback_18_bits_exceptionVec_7.dirty,
                self.io_writeback_18_bits_exceptionVec_8.dirty,
                self.io_writeback_18_bits_exceptionVec_9.dirty,
                self.io_writeback_18_bits_exceptionVec_10.dirty,
                self.io_writeback_18_bits_exceptionVec_11.dirty,
                self.io_writeback_18_bits_exceptionVec_12.dirty,
                self.io_writeback_18_bits_exceptionVec_13.dirty,
                self.io_writeback_18_bits_exceptionVec_14.dirty,
                self.io_writeback_18_bits_exceptionVec_15.dirty,
                self.io_writeback_18_bits_exceptionVec_16.dirty,
                self.io_writeback_18_bits_exceptionVec_17.dirty,
                self.io_writeback_18_bits_exceptionVec_18.dirty,
                self.io_writeback_18_bits_exceptionVec_19.dirty,
                self.io_writeback_18_bits_exceptionVec_20.dirty,
                self.io_writeback_18_bits_exceptionVec_21.dirty,
                self.io_writeback_18_bits_exceptionVec_22.dirty,
                self.io_writeback_18_bits_exceptionVec_23.dirty,
                self.io_writeback_18_bits_flushPipe.dirty,
                self.io_writeback_18_bits_sqIdx_flag.dirty,
                self.io_writeback_18_bits_sqIdx_value.dirty,
                self.io_writeback_18_bits_trigger.dirty,
                self.io_writeback_18_bits_debug_isMMIO.dirty,
                self.io_writeback_18_bits_debug_isNCIO.dirty,
                self.io_writeback_18_bits_debug_isPerfCnt.dirty,
                self.io_writeback_18_bits_debug_paddr.dirty,
                self.io_writeback_18_bits_debug_vaddr.dirty,
                self.io_writeback_18_bits_debugInfo_eliminatedMove.dirty,
                self.io_writeback_18_bits_debugInfo_renameTime.dirty,
                self.io_writeback_18_bits_debugInfo_dispatchTime.dirty,
                self.io_writeback_18_bits_debugInfo_enqRsTime.dirty,
                self.io_writeback_18_bits_debugInfo_selectTime.dirty,
                self.io_writeback_18_bits_debugInfo_issueTime.dirty,
                self.io_writeback_18_bits_debugInfo_writebackTime.dirty,
                self.io_writeback_18_bits_debugInfo_runahead_checkpoint_id.dirty,
                self.io_writeback_18_bits_debugInfo_tlbFirstReqTime.dirty,
                self.io_writeback_18_bits_debugInfo_tlbRespTime.dirty,
                self.io_writeback_18_bits_debug_seqNum.dirty,
                self.io_writeback_17_valid.dirty,
                self.io_writeback_17_bits_data_0.dirty,
                self.io_writeback_17_bits_data_1.dirty,
                self.io_writeback_17_bits_data_2.dirty,
                self.io_writeback_17_bits_pdest.dirty,
                self.io_writeback_17_bits_robIdx_flag.dirty,
                self.io_writeback_17_bits_robIdx_value.dirty,
                self.io_writeback_17_bits_vecWen.dirty,
                self.io_writeback_17_bits_v0Wen.dirty,
                self.io_writeback_17_bits_fflags.dirty,
                self.io_writeback_17_bits_wflags.dirty,
                self.io_writeback_17_bits_debugInfo_eliminatedMove.dirty,
                self.io_writeback_17_bits_debugInfo_renameTime.dirty,
                self.io_writeback_17_bits_debugInfo_dispatchTime.dirty,
                self.io_writeback_17_bits_debugInfo_enqRsTime.dirty,
                self.io_writeback_17_bits_debugInfo_selectTime.dirty,
                self.io_writeback_17_bits_debugInfo_issueTime.dirty,
                self.io_writeback_17_bits_debugInfo_writebackTime.dirty,
                self.io_writeback_17_bits_debugInfo_runahead_checkpoint_id.dirty,
                self.io_writeback_17_bits_debugInfo_tlbFirstReqTime.dirty,
                self.io_writeback_17_bits_debugInfo_tlbRespTime.dirty,
                self.io_writeback_17_bits_debug_seqNum.dirty,
                self.io_writeback_16_valid.dirty,
                self.io_writeback_16_bits_data_0.dirty,
                self.io_writeback_16_bits_data_1.dirty,
                self.io_writeback_16_bits_data_2.dirty,
                self.io_writeback_16_bits_data_3.dirty,
                self.io_writeback_16_bits_pdest.dirty,
                self.io_writeback_16_bits_robIdx_flag.dirty,
                self.io_writeback_16_bits_robIdx_value.dirty,
                self.io_writeback_16_bits_fpWen.dirty,
                self.io_writeback_16_bits_vecWen.dirty,
                self.io_writeback_16_bits_v0Wen.dirty,
                self.io_writeback_16_bits_fflags.dirty,
                self.io_writeback_16_bits_wflags.dirty,
                self.io_writeback_16_bits_debugInfo_eliminatedMove.dirty,
                self.io_writeback_16_bits_debugInfo_renameTime.dirty,
                self.io_writeback_16_bits_debugInfo_dispatchTime.dirty,
                self.io_writeback_16_bits_debugInfo_enqRsTime.dirty,
                self.io_writeback_16_bits_debugInfo_selectTime.dirty,
                self.io_writeback_16_bits_debugInfo_issueTime.dirty,
                self.io_writeback_16_bits_debugInfo_writebackTime.dirty,
                self.io_writeback_16_bits_debugInfo_runahead_checkpoint_id.dirty,
                self.io_writeback_16_bits_debugInfo_tlbFirstReqTime.dirty,
                self.io_writeback_16_bits_debugInfo_tlbRespTime.dirty,
                self.io_writeback_16_bits_debug_seqNum.dirty,
                self.io_writeback_15_valid.dirty,
                self.io_writeback_15_bits_data_0.dirty,
                self.io_writeback_15_bits_data_1.dirty,
                self.io_writeback_15_bits_data_2.dirty,
                self.io_writeback_15_bits_pdest.dirty,
                self.io_writeback_15_bits_robIdx_flag.dirty,
                self.io_writeback_15_bits_robIdx_value.dirty,
                self.io_writeback_15_bits_vecWen.dirty,
                self.io_writeback_15_bits_v0Wen.dirty,
                self.io_writeback_15_bits_fflags.dirty,
                self.io_writeback_15_bits_wflags.dirty,
                self.io_writeback_15_bits_vxsat.dirty,
                self.io_writeback_15_bits_debugInfo_eliminatedMove.dirty,
                self.io_writeback_15_bits_debugInfo_renameTime.dirty,
                self.io_writeback_15_bits_debugInfo_dispatchTime.dirty,
                self.io_writeback_15_bits_debugInfo_enqRsTime.dirty,
                self.io_writeback_15_bits_debugInfo_selectTime.dirty,
                self.io_writeback_15_bits_debugInfo_issueTime.dirty,
                self.io_writeback_15_bits_debugInfo_writebackTime.dirty,
                self.io_writeback_15_bits_debugInfo_runahead_checkpoint_id.dirty,
                self.io_writeback_15_bits_debugInfo_tlbFirstReqTime.dirty,
                self.io_writeback_15_bits_debugInfo_tlbRespTime.dirty,
                self.io_writeback_15_bits_debug_seqNum.dirty,
                self.io_writeback_14_valid.dirty,
                self.io_writeback_14_bits_data_0.dirty,
                self.io_writeback_14_bits_data_1.dirty,
                self.io_writeback_14_bits_data_2.dirty,
                self.io_writeback_14_bits_data_3.dirty,
                self.io_writeback_14_bits_data_4.dirty,
                self.io_writeback_14_bits_data_5.dirty,
                self.io_writeback_14_bits_pdest.dirty,
                self.io_writeback_14_bits_robIdx_flag.dirty,
                self.io_writeback_14_bits_robIdx_value.dirty,
                self.io_writeback_14_bits_intWen.dirty,
                self.io_writeback_14_bits_fpWen.dirty,
                self.io_writeback_14_bits_vecWen.dirty,
                self.io_writeback_14_bits_v0Wen.dirty,
                self.io_writeback_14_bits_vlWen.dirty,
                self.io_writeback_14_bits_fflags.dirty,
                self.io_writeback_14_bits_wflags.dirty,
                self.io_writeback_14_bits_exceptionVec_2.dirty,
                self.io_writeback_14_bits_debugInfo_eliminatedMove.dirty,
                self.io_writeback_14_bits_debugInfo_renameTime.dirty,
                self.io_writeback_14_bits_debugInfo_dispatchTime.dirty,
                self.io_writeback_14_bits_debugInfo_enqRsTime.dirty,
                self.io_writeback_14_bits_debugInfo_selectTime.dirty,
                self.io_writeback_14_bits_debugInfo_issueTime.dirty,
                self.io_writeback_14_bits_debugInfo_writebackTime.dirty,
                self.io_writeback_14_bits_debugInfo_runahead_checkpoint_id.dirty,
                self.io_writeback_14_bits_debugInfo_tlbFirstReqTime.dirty,
                self.io_writeback_14_bits_debugInfo_tlbRespTime.dirty,
                self.io_writeback_14_bits_debug_seqNum.dirty,
                self.io_writeback_13_valid.dirty,
                self.io_writeback_13_bits_data_0.dirty,
                self.io_writeback_13_bits_data_1.dirty,
                self.io_writeback_13_bits_data_2.dirty,
                self.io_writeback_13_bits_pdest.dirty,
                self.io_writeback_13_bits_robIdx_flag.dirty,
                self.io_writeback_13_bits_robIdx_value.dirty,
                self.io_writeback_13_bits_vecWen.dirty,
                self.io_writeback_13_bits_v0Wen.dirty,
                self.io_writeback_13_bits_fflags.dirty,
                self.io_writeback_13_bits_wflags.dirty,
                self.io_writeback_13_bits_vxsat.dirty,
                self.io_writeback_13_bits_exceptionVec_2.dirty,
                self.io_writeback_13_bits_debugInfo_eliminatedMove.dirty,
                self.io_writeback_13_bits_debugInfo_renameTime.dirty,
                self.io_writeback_13_bits_debugInfo_dispatchTime.dirty,
                self.io_writeback_13_bits_debugInfo_enqRsTime.dirty,
                self.io_writeback_13_bits_debugInfo_selectTime.dirty,
                self.io_writeback_13_bits_debugInfo_issueTime.dirty,
                self.io_writeback_13_bits_debugInfo_writebackTime.dirty,
                self.io_writeback_13_bits_debugInfo_runahead_checkpoint_id.dirty,
                self.io_writeback_13_bits_debugInfo_tlbFirstReqTime.dirty,
                self.io_writeback_13_bits_debugInfo_tlbRespTime.dirty,
                self.io_writeback_13_bits_debug_seqNum.dirty,
                self.io_writeback_7_valid.dirty,
                self.io_writeback_7_bits_data_0.dirty,
                self.io_writeback_7_bits_data_1.dirty,
                self.io_writeback_7_bits_pdest.dirty,
                self.io_writeback_7_bits_robIdx_flag.dirty,
                self.io_writeback_7_bits_robIdx_value.dirty,
                self.io_writeback_7_bits_intWen.dirty,
                self.io_writeback_7_bits_redirect_valid.dirty,
                self.io_writeback_7_bits_redirect_bits_isRVC.dirty,
                self.io_writeback_7_bits_redirect_bits_robIdx_flag.dirty,
                self.io_writeback_7_bits_redirect_bits_robIdx_value.dirty,
                self.io_writeback_7_bits_redirect_bits_ftqIdx_flag.dirty,
                self.io_writeback_7_bits_redirect_bits_ftqIdx_value.dirty,
                self.io_writeback_7_bits_redirect_bits_ftqOffset.dirty,
                self.io_writeback_7_bits_redirect_bits_level.dirty,
                self.io_writeback_7_bits_redirect_bits_interrupt.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_pc.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_ssp.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_sctr.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_ghr.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_target.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_taken.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_shift.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF.dirty,
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF.dirty,
                self.io_writeback_7_bits_redirect_bits_fullTarget.dirty,
                self.io_writeback_7_bits_redirect_bits_stFtqIdx_flag.dirty,
                self.io_writeback_7_bits_redirect_bits_stFtqIdx_value.dirty,
                self.io_writeback_7_bits_redirect_bits_stFtqOffset.dirty,
                self.io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id.dirty,
                self.io_writeback_7_bits_redirect_bits_debugIsCtrl.dirty,
                self.io_writeback_7_bits_redirect_bits_debugIsMemVio.dirty,
                self.io_writeback_7_bits_exceptionVec_2.dirty,
                self.io_writeback_7_bits_exceptionVec_3.dirty,
                self.io_writeback_7_bits_exceptionVec_8.dirty,
                self.io_writeback_7_bits_exceptionVec_9.dirty,
                self.io_writeback_7_bits_exceptionVec_10.dirty,
                self.io_writeback_7_bits_exceptionVec_11.dirty,
                self.io_writeback_7_bits_exceptionVec_22.dirty,
                self.io_writeback_7_bits_flushPipe.dirty,
                self.io_writeback_7_bits_predecodeInfo_valid.dirty,
                self.io_writeback_7_bits_predecodeInfo_isRVC.dirty,
                self.io_writeback_7_bits_predecodeInfo_brType.dirty,
                self.io_writeback_7_bits_predecodeInfo_isCall.dirty,
                self.io_writeback_7_bits_predecodeInfo_isRet.dirty,
                self.io_writeback_7_bits_debug_isPerfCnt.dirty,
                self.io_writeback_7_bits_debugInfo_eliminatedMove.dirty,
                self.io_writeback_7_bits_debugInfo_renameTime.dirty,
                self.io_writeback_7_bits_debugInfo_dispatchTime.dirty,
                self.io_writeback_7_bits_debugInfo_enqRsTime.dirty,
                self.io_writeback_7_bits_debugInfo_selectTime.dirty,
                self.io_writeback_7_bits_debugInfo_issueTime.dirty,
                self.io_writeback_7_bits_debugInfo_writebackTime.dirty,
                self.io_writeback_7_bits_debugInfo_runahead_checkpoint_id.dirty,
                self.io_writeback_7_bits_debugInfo_tlbFirstReqTime.dirty,
                self.io_writeback_7_bits_debugInfo_tlbRespTime.dirty,
                self.io_writeback_7_bits_debug_seqNum.dirty,
                self.io_writeback_5_valid.dirty,
                self.io_writeback_5_bits_redirect_valid.dirty,
                self.io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred.dirty,
                self.io_writeback_3_valid.dirty,
                self.io_writeback_3_bits_redirect_valid.dirty,
                self.io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred.dirty,
                self.io_writeback_1_valid.dirty,
                self.io_writeback_1_bits_redirect_valid.dirty,
                self.io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred.dirty,
                self.io_exuWriteback_26_valid.dirty,
                self.io_exuWriteback_26_bits_robIdx_value.dirty,
                self.io_exuWriteback_25_valid.dirty,
                self.io_exuWriteback_25_bits_robIdx_value.dirty,
                self.io_exuWriteback_24_valid.dirty,
                self.io_exuWriteback_24_bits_data_0.dirty,
                self.io_exuWriteback_24_bits_pdest.dirty,
                self.io_exuWriteback_24_bits_robIdx_value.dirty,
                self.io_exuWriteback_24_bits_vecWen.dirty,
                self.io_exuWriteback_24_bits_v0Wen.dirty,
                self.io_exuWriteback_24_bits_vls_vdIdx.dirty,
                self.io_exuWriteback_24_bits_debug_isMMIO.dirty,
                self.io_exuWriteback_24_bits_debug_isNCIO.dirty,
                self.io_exuWriteback_24_bits_debug_isPerfCnt.dirty,
                self.io_exuWriteback_24_bits_debug_paddr.dirty,
                self.io_exuWriteback_23_valid.dirty,
                self.io_exuWriteback_23_bits_data_0.dirty,
                self.io_exuWriteback_23_bits_pdest.dirty,
                self.io_exuWriteback_23_bits_robIdx_value.dirty,
                self.io_exuWriteback_23_bits_vecWen.dirty,
                self.io_exuWriteback_23_bits_v0Wen.dirty,
                self.io_exuWriteback_23_bits_vls_vdIdx.dirty,
                self.io_exuWriteback_23_bits_debug_isMMIO.dirty,
                self.io_exuWriteback_23_bits_debug_isNCIO.dirty,
                self.io_exuWriteback_23_bits_debug_isPerfCnt.dirty,
                self.io_exuWriteback_23_bits_debug_paddr.dirty,
                self.io_exuWriteback_22_valid.dirty,
                self.io_exuWriteback_22_bits_data_0.dirty,
                self.io_exuWriteback_22_bits_robIdx_value.dirty,
                self.io_exuWriteback_22_bits_lqIdx_value.dirty,
                self.io_exuWriteback_22_bits_debug_isMMIO.dirty,
                self.io_exuWriteback_22_bits_debug_isNCIO.dirty,
                self.io_exuWriteback_22_bits_debug_isPerfCnt.dirty,
                self.io_exuWriteback_22_bits_debug_paddr.dirty,
                self.io_exuWriteback_21_valid.dirty,
                self.io_exuWriteback_21_bits_data_0.dirty,
                self.io_exuWriteback_21_bits_robIdx_value.dirty,
                self.io_exuWriteback_21_bits_lqIdx_value.dirty,
                self.io_exuWriteback_21_bits_debug_isMMIO.dirty,
                self.io_exuWriteback_21_bits_debug_isNCIO.dirty,
                self.io_exuWriteback_21_bits_debug_isPerfCnt.dirty,
                self.io_exuWriteback_21_bits_debug_paddr.dirty,
                self.io_exuWriteback_20_valid.dirty,
                self.io_exuWriteback_20_bits_data_0.dirty,
                self.io_exuWriteback_20_bits_robIdx_value.dirty,
                self.io_exuWriteback_20_bits_lqIdx_value.dirty,
                self.io_exuWriteback_20_bits_debug_isMMIO.dirty,
                self.io_exuWriteback_20_bits_debug_isNCIO.dirty,
                self.io_exuWriteback_20_bits_debug_isPerfCnt.dirty,
                self.io_exuWriteback_20_bits_debug_paddr.dirty,
                self.io_exuWriteback_19_valid.dirty,
                self.io_exuWriteback_19_bits_data_0.dirty,
                self.io_exuWriteback_19_bits_robIdx_value.dirty,
                self.io_exuWriteback_19_bits_sqIdx_value.dirty,
                self.io_exuWriteback_19_bits_debug_isMMIO.dirty,
                self.io_exuWriteback_19_bits_debug_isNCIO.dirty,
                self.io_exuWriteback_19_bits_debug_isPerfCnt.dirty,
                self.io_exuWriteback_19_bits_debug_paddr.dirty,
                self.io_exuWriteback_18_valid.dirty,
                self.io_exuWriteback_18_bits_data_0.dirty,
                self.io_exuWriteback_18_bits_robIdx_value.dirty,
                self.io_exuWriteback_18_bits_sqIdx_value.dirty,
                self.io_exuWriteback_18_bits_debug_isMMIO.dirty,
                self.io_exuWriteback_18_bits_debug_isNCIO.dirty,
                self.io_exuWriteback_18_bits_debug_isPerfCnt.dirty,
                self.io_exuWriteback_18_bits_debug_paddr.dirty,
                self.io_exuWriteback_17_valid.dirty,
                self.io_exuWriteback_17_bits_data_0.dirty,
                self.io_exuWriteback_17_bits_robIdx_value.dirty,
                self.io_exuWriteback_17_bits_fflags.dirty,
                self.io_exuWriteback_17_bits_wflags.dirty,
                self.io_exuWriteback_16_valid.dirty,
                self.io_exuWriteback_16_bits_data_0.dirty,
                self.io_exuWriteback_16_bits_robIdx_value.dirty,
                self.io_exuWriteback_16_bits_fflags.dirty,
                self.io_exuWriteback_16_bits_wflags.dirty,
                self.io_exuWriteback_15_valid.dirty,
                self.io_exuWriteback_15_bits_data_0.dirty,
                self.io_exuWriteback_15_bits_robIdx_value.dirty,
                self.io_exuWriteback_15_bits_fflags.dirty,
                self.io_exuWriteback_15_bits_wflags.dirty,
                self.io_exuWriteback_15_bits_vxsat.dirty,
                self.io_exuWriteback_14_valid.dirty,
                self.io_exuWriteback_14_bits_data_0.dirty,
                self.io_exuWriteback_14_bits_robIdx_value.dirty,
                self.io_exuWriteback_14_bits_fflags.dirty,
                self.io_exuWriteback_14_bits_wflags.dirty,
                self.io_exuWriteback_13_valid.dirty,
                self.io_exuWriteback_13_bits_data_0.dirty,
                self.io_exuWriteback_13_bits_robIdx_value.dirty,
                self.io_exuWriteback_13_bits_fflags.dirty,
                self.io_exuWriteback_13_bits_wflags.dirty,
                self.io_exuWriteback_13_bits_vxsat.dirty,
                self.io_exuWriteback_12_valid.dirty,
                self.io_exuWriteback_12_bits_data_0.dirty,
                self.io_exuWriteback_12_bits_robIdx_value.dirty,
                self.io_exuWriteback_12_bits_fflags.dirty,
                self.io_exuWriteback_12_bits_wflags.dirty,
                self.io_exuWriteback_11_valid.dirty,
                self.io_exuWriteback_11_bits_data_0.dirty,
                self.io_exuWriteback_11_bits_robIdx_value.dirty,
                self.io_exuWriteback_11_bits_fflags.dirty,
                self.io_exuWriteback_11_bits_wflags.dirty,
                self.io_exuWriteback_10_valid.dirty,
                self.io_exuWriteback_10_bits_data_0.dirty,
                self.io_exuWriteback_10_bits_robIdx_value.dirty,
                self.io_exuWriteback_10_bits_fflags.dirty,
                self.io_exuWriteback_10_bits_wflags.dirty,
                self.io_exuWriteback_9_valid.dirty,
                self.io_exuWriteback_9_bits_data_0.dirty,
                self.io_exuWriteback_9_bits_robIdx_value.dirty,
                self.io_exuWriteback_9_bits_fflags.dirty,
                self.io_exuWriteback_9_bits_wflags.dirty,
                self.io_exuWriteback_8_valid.dirty,
                self.io_exuWriteback_8_bits_data_0.dirty,
                self.io_exuWriteback_8_bits_robIdx_value.dirty,
                self.io_exuWriteback_8_bits_fflags.dirty,
                self.io_exuWriteback_8_bits_wflags.dirty,
                self.io_exuWriteback_7_valid.dirty,
                self.io_exuWriteback_7_bits_data_0.dirty,
                self.io_exuWriteback_7_bits_robIdx_value.dirty,
                self.io_exuWriteback_7_bits_debug_isPerfCnt.dirty,
                self.io_exuWriteback_6_valid.dirty,
                self.io_exuWriteback_6_bits_data_0.dirty,
                self.io_exuWriteback_6_bits_robIdx_value.dirty,
                self.io_exuWriteback_5_valid.dirty,
                self.io_exuWriteback_5_bits_data_0.dirty,
                self.io_exuWriteback_5_bits_robIdx_value.dirty,
                self.io_exuWriteback_5_bits_redirect_valid.dirty,
                self.io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken.dirty,
                self.io_exuWriteback_5_bits_fflags.dirty,
                self.io_exuWriteback_5_bits_wflags.dirty,
                self.io_exuWriteback_4_valid.dirty,
                self.io_exuWriteback_4_bits_data_0.dirty,
                self.io_exuWriteback_4_bits_robIdx_value.dirty,
                self.io_exuWriteback_3_valid.dirty,
                self.io_exuWriteback_3_bits_data_0.dirty,
                self.io_exuWriteback_3_bits_robIdx_value.dirty,
                self.io_exuWriteback_3_bits_redirect_valid.dirty,
                self.io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken.dirty,
                self.io_exuWriteback_2_valid.dirty,
                self.io_exuWriteback_2_bits_data_0.dirty,
                self.io_exuWriteback_2_bits_robIdx_value.dirty,
                self.io_exuWriteback_1_valid.dirty,
                self.io_exuWriteback_1_bits_data_0.dirty,
                self.io_exuWriteback_1_bits_robIdx_value.dirty,
                self.io_exuWriteback_1_bits_redirect_valid.dirty,
                self.io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken.dirty,
                self.io_exuWriteback_0_valid.dirty,
                self.io_exuWriteback_0_bits_data_0.dirty,
                self.io_exuWriteback_0_bits_robIdx_value.dirty,
                self.io_writebackNums_0_bits.dirty,
                self.io_writebackNums_1_bits.dirty,
                self.io_writebackNums_2_bits.dirty,
                self.io_writebackNums_3_bits.dirty,
                self.io_writebackNums_4_bits.dirty,
                self.io_writebackNums_5_bits.dirty,
                self.io_writebackNums_6_bits.dirty,
                self.io_writebackNums_7_bits.dirty,
                self.io_writebackNums_8_bits.dirty,
                self.io_writebackNums_9_bits.dirty,
                self.io_writebackNums_10_bits.dirty,
                self.io_writebackNums_11_bits.dirty,
                self.io_writebackNums_12_bits.dirty,
                self.io_writebackNums_13_bits.dirty,
                self.io_writebackNums_14_bits.dirty,
                self.io_writebackNums_15_bits.dirty,
                self.io_writebackNums_16_bits.dirty,
                self.io_writebackNums_17_bits.dirty,
                self.io_writebackNums_18_bits.dirty,
                self.io_writebackNums_19_bits.dirty,
                self.io_writebackNums_20_bits.dirty,
                self.io_writebackNums_21_bits.dirty,
                self.io_writebackNums_22_bits.dirty,
                self.io_writebackNums_23_bits.dirty,
                self.io_writebackNums_24_bits.dirty,
                self.io_writebackNeedFlush_0.dirty,
                self.io_writebackNeedFlush_1.dirty,
                self.io_writebackNeedFlush_2.dirty,
                self.io_writebackNeedFlush_6.dirty,
                self.io_writebackNeedFlush_7.dirty,
                self.io_writebackNeedFlush_8.dirty,
                self.io_writebackNeedFlush_9.dirty,
                self.io_writebackNeedFlush_10.dirty,
                self.io_writebackNeedFlush_11.dirty,
                self.io_writebackNeedFlush_12.dirty,
                self.compare.dirty,
                self.WriteBack_in_agent_xaction.dirty,
                self.super_result.dirty,
                ])

            if _is_WriteBack_in_agent_xaction_dirty:
                tr = WriteBack_in_agent_xaction()
                tr.io_writeback_24_valid.value = self._xpins['io_writeback_24_valid'].xdata.value
                tr.io_writeback_24_bits_data_0.value = self._xpins['io_writeback_24_bits_data_0'].xdata.value
                tr.io_writeback_24_bits_pdest.value = self._xpins['io_writeback_24_bits_pdest'].xdata.value
                tr.io_writeback_24_bits_robIdx_flag.value = self._xpins['io_writeback_24_bits_robIdx_flag'].xdata.value
                tr.io_writeback_24_bits_robIdx_value.value = self._xpins['io_writeback_24_bits_robIdx_value'].xdata.value
                tr.io_writeback_24_bits_vecWen.value = self._xpins['io_writeback_24_bits_vecWen'].xdata.value
                tr.io_writeback_24_bits_v0Wen.value = self._xpins['io_writeback_24_bits_v0Wen'].xdata.value
                tr.io_writeback_24_bits_vlWen.value = self._xpins['io_writeback_24_bits_vlWen'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_0.value = self._xpins['io_writeback_24_bits_exceptionVec_0'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_1.value = self._xpins['io_writeback_24_bits_exceptionVec_1'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_2.value = self._xpins['io_writeback_24_bits_exceptionVec_2'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_3.value = self._xpins['io_writeback_24_bits_exceptionVec_3'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_4.value = self._xpins['io_writeback_24_bits_exceptionVec_4'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_5.value = self._xpins['io_writeback_24_bits_exceptionVec_5'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_6.value = self._xpins['io_writeback_24_bits_exceptionVec_6'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_7.value = self._xpins['io_writeback_24_bits_exceptionVec_7'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_8.value = self._xpins['io_writeback_24_bits_exceptionVec_8'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_9.value = self._xpins['io_writeback_24_bits_exceptionVec_9'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_10.value = self._xpins['io_writeback_24_bits_exceptionVec_10'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_11.value = self._xpins['io_writeback_24_bits_exceptionVec_11'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_12.value = self._xpins['io_writeback_24_bits_exceptionVec_12'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_13.value = self._xpins['io_writeback_24_bits_exceptionVec_13'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_14.value = self._xpins['io_writeback_24_bits_exceptionVec_14'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_15.value = self._xpins['io_writeback_24_bits_exceptionVec_15'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_16.value = self._xpins['io_writeback_24_bits_exceptionVec_16'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_17.value = self._xpins['io_writeback_24_bits_exceptionVec_17'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_18.value = self._xpins['io_writeback_24_bits_exceptionVec_18'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_19.value = self._xpins['io_writeback_24_bits_exceptionVec_19'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_20.value = self._xpins['io_writeback_24_bits_exceptionVec_20'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_21.value = self._xpins['io_writeback_24_bits_exceptionVec_21'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_22.value = self._xpins['io_writeback_24_bits_exceptionVec_22'].xdata.value
                tr.io_writeback_24_bits_exceptionVec_23.value = self._xpins['io_writeback_24_bits_exceptionVec_23'].xdata.value
                tr.io_writeback_24_bits_flushPipe.value = self._xpins['io_writeback_24_bits_flushPipe'].xdata.value
                tr.io_writeback_24_bits_replay.value = self._xpins['io_writeback_24_bits_replay'].xdata.value
                tr.io_writeback_24_bits_trigger.value = self._xpins['io_writeback_24_bits_trigger'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_vill.value = self._xpins['io_writeback_24_bits_vls_vpu_vill'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_vma.value = self._xpins['io_writeback_24_bits_vls_vpu_vma'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_vta.value = self._xpins['io_writeback_24_bits_vls_vpu_vta'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_vsew.value = self._xpins['io_writeback_24_bits_vls_vpu_vsew'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_vlmul.value = self._xpins['io_writeback_24_bits_vls_vpu_vlmul'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_specVill.value = self._xpins['io_writeback_24_bits_vls_vpu_specVill'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_specVma.value = self._xpins['io_writeback_24_bits_vls_vpu_specVma'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_specVta.value = self._xpins['io_writeback_24_bits_vls_vpu_specVta'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_specVsew.value = self._xpins['io_writeback_24_bits_vls_vpu_specVsew'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_specVlmul.value = self._xpins['io_writeback_24_bits_vls_vpu_specVlmul'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_vm.value = self._xpins['io_writeback_24_bits_vls_vpu_vm'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_vstart.value = self._xpins['io_writeback_24_bits_vls_vpu_vstart'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_frm.value = self._xpins['io_writeback_24_bits_vls_vpu_frm'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst.value = self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_fpu_isFP32Instr.value = self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP32Instr'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_fpu_isFP64Instr.value = self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP64Instr'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_fpu_isReduction.value = self._xpins['io_writeback_24_bits_vls_vpu_fpu_isReduction'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2.value = self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4.value = self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8.value = self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_vxrm.value = self._xpins['io_writeback_24_bits_vls_vpu_vxrm'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_vuopIdx.value = self._xpins['io_writeback_24_bits_vls_vpu_vuopIdx'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_lastUop.value = self._xpins['io_writeback_24_bits_vls_vpu_lastUop'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_vmask.value = self._xpins['io_writeback_24_bits_vls_vpu_vmask'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_vl.value = self._xpins['io_writeback_24_bits_vls_vpu_vl'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_nf.value = self._xpins['io_writeback_24_bits_vls_vpu_nf'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_veew.value = self._xpins['io_writeback_24_bits_vls_vpu_veew'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_isReverse.value = self._xpins['io_writeback_24_bits_vls_vpu_isReverse'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_isExt.value = self._xpins['io_writeback_24_bits_vls_vpu_isExt'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_isNarrow.value = self._xpins['io_writeback_24_bits_vls_vpu_isNarrow'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_isDstMask.value = self._xpins['io_writeback_24_bits_vls_vpu_isDstMask'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_isOpMask.value = self._xpins['io_writeback_24_bits_vls_vpu_isOpMask'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_isMove.value = self._xpins['io_writeback_24_bits_vls_vpu_isMove'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_isDependOldVd.value = self._xpins['io_writeback_24_bits_vls_vpu_isDependOldVd'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_isWritePartVd.value = self._xpins['io_writeback_24_bits_vls_vpu_isWritePartVd'].xdata.value
                tr.io_writeback_24_bits_vls_vpu_isVleff.value = self._xpins['io_writeback_24_bits_vls_vpu_isVleff'].xdata.value
                tr.io_writeback_24_bits_vls_oldVdPsrc.value = self._xpins['io_writeback_24_bits_vls_oldVdPsrc'].xdata.value
                tr.io_writeback_24_bits_vls_vdIdx.value = self._xpins['io_writeback_24_bits_vls_vdIdx'].xdata.value
                tr.io_writeback_24_bits_vls_vdIdxInField.value = self._xpins['io_writeback_24_bits_vls_vdIdxInField'].xdata.value
                tr.io_writeback_24_bits_vls_isIndexed.value = self._xpins['io_writeback_24_bits_vls_isIndexed'].xdata.value
                tr.io_writeback_24_bits_vls_isMasked.value = self._xpins['io_writeback_24_bits_vls_isMasked'].xdata.value
                tr.io_writeback_24_bits_vls_isStrided.value = self._xpins['io_writeback_24_bits_vls_isStrided'].xdata.value
                tr.io_writeback_24_bits_vls_isWhole.value = self._xpins['io_writeback_24_bits_vls_isWhole'].xdata.value
                tr.io_writeback_24_bits_vls_isVecLoad.value = self._xpins['io_writeback_24_bits_vls_isVecLoad'].xdata.value
                tr.io_writeback_24_bits_vls_isVlm.value = self._xpins['io_writeback_24_bits_vls_isVlm'].xdata.value
                tr.io_writeback_24_bits_debug_isMMIO.value = self._xpins['io_writeback_24_bits_debug_isMMIO'].xdata.value
                tr.io_writeback_24_bits_debug_isNCIO.value = self._xpins['io_writeback_24_bits_debug_isNCIO'].xdata.value
                tr.io_writeback_24_bits_debug_isPerfCnt.value = self._xpins['io_writeback_24_bits_debug_isPerfCnt'].xdata.value
                tr.io_writeback_24_bits_debug_paddr.value = self._xpins['io_writeback_24_bits_debug_paddr'].xdata.value
                tr.io_writeback_24_bits_debug_vaddr.value = self._xpins['io_writeback_24_bits_debug_vaddr'].xdata.value
                tr.io_writeback_24_bits_debugInfo_eliminatedMove.value = self._xpins['io_writeback_24_bits_debugInfo_eliminatedMove'].xdata.value
                tr.io_writeback_24_bits_debugInfo_renameTime.value = self._xpins['io_writeback_24_bits_debugInfo_renameTime'].xdata.value
                tr.io_writeback_24_bits_debugInfo_dispatchTime.value = self._xpins['io_writeback_24_bits_debugInfo_dispatchTime'].xdata.value
                tr.io_writeback_24_bits_debugInfo_enqRsTime.value = self._xpins['io_writeback_24_bits_debugInfo_enqRsTime'].xdata.value
                tr.io_writeback_24_bits_debugInfo_selectTime.value = self._xpins['io_writeback_24_bits_debugInfo_selectTime'].xdata.value
                tr.io_writeback_24_bits_debugInfo_issueTime.value = self._xpins['io_writeback_24_bits_debugInfo_issueTime'].xdata.value
                tr.io_writeback_24_bits_debugInfo_writebackTime.value = self._xpins['io_writeback_24_bits_debugInfo_writebackTime'].xdata.value
                tr.io_writeback_24_bits_debugInfo_runahead_checkpoint_id.value = self._xpins['io_writeback_24_bits_debugInfo_runahead_checkpoint_id'].xdata.value
                tr.io_writeback_24_bits_debugInfo_tlbFirstReqTime.value = self._xpins['io_writeback_24_bits_debugInfo_tlbFirstReqTime'].xdata.value
                tr.io_writeback_24_bits_debugInfo_tlbRespTime.value = self._xpins['io_writeback_24_bits_debugInfo_tlbRespTime'].xdata.value
                tr.io_writeback_24_bits_debug_seqNum.value = self._xpins['io_writeback_24_bits_debug_seqNum'].xdata.value
                tr.io_writeback_23_valid.value = self._xpins['io_writeback_23_valid'].xdata.value
                tr.io_writeback_23_bits_data_0.value = self._xpins['io_writeback_23_bits_data_0'].xdata.value
                tr.io_writeback_23_bits_pdest.value = self._xpins['io_writeback_23_bits_pdest'].xdata.value
                tr.io_writeback_23_bits_robIdx_flag.value = self._xpins['io_writeback_23_bits_robIdx_flag'].xdata.value
                tr.io_writeback_23_bits_robIdx_value.value = self._xpins['io_writeback_23_bits_robIdx_value'].xdata.value
                tr.io_writeback_23_bits_vecWen.value = self._xpins['io_writeback_23_bits_vecWen'].xdata.value
                tr.io_writeback_23_bits_v0Wen.value = self._xpins['io_writeback_23_bits_v0Wen'].xdata.value
                tr.io_writeback_23_bits_vlWen.value = self._xpins['io_writeback_23_bits_vlWen'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_0.value = self._xpins['io_writeback_23_bits_exceptionVec_0'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_1.value = self._xpins['io_writeback_23_bits_exceptionVec_1'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_2.value = self._xpins['io_writeback_23_bits_exceptionVec_2'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_3.value = self._xpins['io_writeback_23_bits_exceptionVec_3'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_4.value = self._xpins['io_writeback_23_bits_exceptionVec_4'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_5.value = self._xpins['io_writeback_23_bits_exceptionVec_5'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_6.value = self._xpins['io_writeback_23_bits_exceptionVec_6'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_7.value = self._xpins['io_writeback_23_bits_exceptionVec_7'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_8.value = self._xpins['io_writeback_23_bits_exceptionVec_8'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_9.value = self._xpins['io_writeback_23_bits_exceptionVec_9'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_10.value = self._xpins['io_writeback_23_bits_exceptionVec_10'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_11.value = self._xpins['io_writeback_23_bits_exceptionVec_11'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_12.value = self._xpins['io_writeback_23_bits_exceptionVec_12'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_13.value = self._xpins['io_writeback_23_bits_exceptionVec_13'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_14.value = self._xpins['io_writeback_23_bits_exceptionVec_14'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_15.value = self._xpins['io_writeback_23_bits_exceptionVec_15'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_16.value = self._xpins['io_writeback_23_bits_exceptionVec_16'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_17.value = self._xpins['io_writeback_23_bits_exceptionVec_17'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_18.value = self._xpins['io_writeback_23_bits_exceptionVec_18'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_19.value = self._xpins['io_writeback_23_bits_exceptionVec_19'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_20.value = self._xpins['io_writeback_23_bits_exceptionVec_20'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_21.value = self._xpins['io_writeback_23_bits_exceptionVec_21'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_22.value = self._xpins['io_writeback_23_bits_exceptionVec_22'].xdata.value
                tr.io_writeback_23_bits_exceptionVec_23.value = self._xpins['io_writeback_23_bits_exceptionVec_23'].xdata.value
                tr.io_writeback_23_bits_flushPipe.value = self._xpins['io_writeback_23_bits_flushPipe'].xdata.value
                tr.io_writeback_23_bits_replay.value = self._xpins['io_writeback_23_bits_replay'].xdata.value
                tr.io_writeback_23_bits_trigger.value = self._xpins['io_writeback_23_bits_trigger'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_vill.value = self._xpins['io_writeback_23_bits_vls_vpu_vill'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_vma.value = self._xpins['io_writeback_23_bits_vls_vpu_vma'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_vta.value = self._xpins['io_writeback_23_bits_vls_vpu_vta'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_vsew.value = self._xpins['io_writeback_23_bits_vls_vpu_vsew'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_vlmul.value = self._xpins['io_writeback_23_bits_vls_vpu_vlmul'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_specVill.value = self._xpins['io_writeback_23_bits_vls_vpu_specVill'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_specVma.value = self._xpins['io_writeback_23_bits_vls_vpu_specVma'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_specVta.value = self._xpins['io_writeback_23_bits_vls_vpu_specVta'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_specVsew.value = self._xpins['io_writeback_23_bits_vls_vpu_specVsew'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_specVlmul.value = self._xpins['io_writeback_23_bits_vls_vpu_specVlmul'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_vm.value = self._xpins['io_writeback_23_bits_vls_vpu_vm'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_vstart.value = self._xpins['io_writeback_23_bits_vls_vpu_vstart'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_frm.value = self._xpins['io_writeback_23_bits_vls_vpu_frm'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst.value = self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_fpu_isFP32Instr.value = self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP32Instr'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_fpu_isFP64Instr.value = self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP64Instr'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_fpu_isReduction.value = self._xpins['io_writeback_23_bits_vls_vpu_fpu_isReduction'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2.value = self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4.value = self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8.value = self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_vxrm.value = self._xpins['io_writeback_23_bits_vls_vpu_vxrm'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_vuopIdx.value = self._xpins['io_writeback_23_bits_vls_vpu_vuopIdx'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_lastUop.value = self._xpins['io_writeback_23_bits_vls_vpu_lastUop'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_vmask.value = self._xpins['io_writeback_23_bits_vls_vpu_vmask'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_vl.value = self._xpins['io_writeback_23_bits_vls_vpu_vl'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_nf.value = self._xpins['io_writeback_23_bits_vls_vpu_nf'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_veew.value = self._xpins['io_writeback_23_bits_vls_vpu_veew'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_isReverse.value = self._xpins['io_writeback_23_bits_vls_vpu_isReverse'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_isExt.value = self._xpins['io_writeback_23_bits_vls_vpu_isExt'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_isNarrow.value = self._xpins['io_writeback_23_bits_vls_vpu_isNarrow'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_isDstMask.value = self._xpins['io_writeback_23_bits_vls_vpu_isDstMask'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_isOpMask.value = self._xpins['io_writeback_23_bits_vls_vpu_isOpMask'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_isMove.value = self._xpins['io_writeback_23_bits_vls_vpu_isMove'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_isDependOldVd.value = self._xpins['io_writeback_23_bits_vls_vpu_isDependOldVd'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_isWritePartVd.value = self._xpins['io_writeback_23_bits_vls_vpu_isWritePartVd'].xdata.value
                tr.io_writeback_23_bits_vls_vpu_isVleff.value = self._xpins['io_writeback_23_bits_vls_vpu_isVleff'].xdata.value
                tr.io_writeback_23_bits_vls_oldVdPsrc.value = self._xpins['io_writeback_23_bits_vls_oldVdPsrc'].xdata.value
                tr.io_writeback_23_bits_vls_vdIdx.value = self._xpins['io_writeback_23_bits_vls_vdIdx'].xdata.value
                tr.io_writeback_23_bits_vls_vdIdxInField.value = self._xpins['io_writeback_23_bits_vls_vdIdxInField'].xdata.value
                tr.io_writeback_23_bits_vls_isIndexed.value = self._xpins['io_writeback_23_bits_vls_isIndexed'].xdata.value
                tr.io_writeback_23_bits_vls_isMasked.value = self._xpins['io_writeback_23_bits_vls_isMasked'].xdata.value
                tr.io_writeback_23_bits_vls_isStrided.value = self._xpins['io_writeback_23_bits_vls_isStrided'].xdata.value
                tr.io_writeback_23_bits_vls_isWhole.value = self._xpins['io_writeback_23_bits_vls_isWhole'].xdata.value
                tr.io_writeback_23_bits_vls_isVecLoad.value = self._xpins['io_writeback_23_bits_vls_isVecLoad'].xdata.value
                tr.io_writeback_23_bits_vls_isVlm.value = self._xpins['io_writeback_23_bits_vls_isVlm'].xdata.value
                tr.io_writeback_23_bits_debug_isMMIO.value = self._xpins['io_writeback_23_bits_debug_isMMIO'].xdata.value
                tr.io_writeback_23_bits_debug_isNCIO.value = self._xpins['io_writeback_23_bits_debug_isNCIO'].xdata.value
                tr.io_writeback_23_bits_debug_isPerfCnt.value = self._xpins['io_writeback_23_bits_debug_isPerfCnt'].xdata.value
                tr.io_writeback_23_bits_debug_paddr.value = self._xpins['io_writeback_23_bits_debug_paddr'].xdata.value
                tr.io_writeback_23_bits_debug_vaddr.value = self._xpins['io_writeback_23_bits_debug_vaddr'].xdata.value
                tr.io_writeback_23_bits_debugInfo_eliminatedMove.value = self._xpins['io_writeback_23_bits_debugInfo_eliminatedMove'].xdata.value
                tr.io_writeback_23_bits_debugInfo_renameTime.value = self._xpins['io_writeback_23_bits_debugInfo_renameTime'].xdata.value
                tr.io_writeback_23_bits_debugInfo_dispatchTime.value = self._xpins['io_writeback_23_bits_debugInfo_dispatchTime'].xdata.value
                tr.io_writeback_23_bits_debugInfo_enqRsTime.value = self._xpins['io_writeback_23_bits_debugInfo_enqRsTime'].xdata.value
                tr.io_writeback_23_bits_debugInfo_selectTime.value = self._xpins['io_writeback_23_bits_debugInfo_selectTime'].xdata.value
                tr.io_writeback_23_bits_debugInfo_issueTime.value = self._xpins['io_writeback_23_bits_debugInfo_issueTime'].xdata.value
                tr.io_writeback_23_bits_debugInfo_writebackTime.value = self._xpins['io_writeback_23_bits_debugInfo_writebackTime'].xdata.value
                tr.io_writeback_23_bits_debugInfo_runahead_checkpoint_id.value = self._xpins['io_writeback_23_bits_debugInfo_runahead_checkpoint_id'].xdata.value
                tr.io_writeback_23_bits_debugInfo_tlbFirstReqTime.value = self._xpins['io_writeback_23_bits_debugInfo_tlbFirstReqTime'].xdata.value
                tr.io_writeback_23_bits_debugInfo_tlbRespTime.value = self._xpins['io_writeback_23_bits_debugInfo_tlbRespTime'].xdata.value
                tr.io_writeback_23_bits_debug_seqNum.value = self._xpins['io_writeback_23_bits_debug_seqNum'].xdata.value
                tr.io_writeback_22_valid.value = self._xpins['io_writeback_22_valid'].xdata.value
                tr.io_writeback_22_bits_data_0.value = self._xpins['io_writeback_22_bits_data_0'].xdata.value
                tr.io_writeback_22_bits_pdest.value = self._xpins['io_writeback_22_bits_pdest'].xdata.value
                tr.io_writeback_22_bits_robIdx_flag.value = self._xpins['io_writeback_22_bits_robIdx_flag'].xdata.value
                tr.io_writeback_22_bits_robIdx_value.value = self._xpins['io_writeback_22_bits_robIdx_value'].xdata.value
                tr.io_writeback_22_bits_intWen.value = self._xpins['io_writeback_22_bits_intWen'].xdata.value
                tr.io_writeback_22_bits_fpWen.value = self._xpins['io_writeback_22_bits_fpWen'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_0.value = self._xpins['io_writeback_22_bits_exceptionVec_0'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_1.value = self._xpins['io_writeback_22_bits_exceptionVec_1'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_2.value = self._xpins['io_writeback_22_bits_exceptionVec_2'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_3.value = self._xpins['io_writeback_22_bits_exceptionVec_3'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_4.value = self._xpins['io_writeback_22_bits_exceptionVec_4'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_5.value = self._xpins['io_writeback_22_bits_exceptionVec_5'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_6.value = self._xpins['io_writeback_22_bits_exceptionVec_6'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_7.value = self._xpins['io_writeback_22_bits_exceptionVec_7'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_8.value = self._xpins['io_writeback_22_bits_exceptionVec_8'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_9.value = self._xpins['io_writeback_22_bits_exceptionVec_9'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_10.value = self._xpins['io_writeback_22_bits_exceptionVec_10'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_11.value = self._xpins['io_writeback_22_bits_exceptionVec_11'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_12.value = self._xpins['io_writeback_22_bits_exceptionVec_12'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_13.value = self._xpins['io_writeback_22_bits_exceptionVec_13'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_14.value = self._xpins['io_writeback_22_bits_exceptionVec_14'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_15.value = self._xpins['io_writeback_22_bits_exceptionVec_15'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_16.value = self._xpins['io_writeback_22_bits_exceptionVec_16'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_17.value = self._xpins['io_writeback_22_bits_exceptionVec_17'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_18.value = self._xpins['io_writeback_22_bits_exceptionVec_18'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_19.value = self._xpins['io_writeback_22_bits_exceptionVec_19'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_20.value = self._xpins['io_writeback_22_bits_exceptionVec_20'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_21.value = self._xpins['io_writeback_22_bits_exceptionVec_21'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_22.value = self._xpins['io_writeback_22_bits_exceptionVec_22'].xdata.value
                tr.io_writeback_22_bits_exceptionVec_23.value = self._xpins['io_writeback_22_bits_exceptionVec_23'].xdata.value
                tr.io_writeback_22_bits_flushPipe.value = self._xpins['io_writeback_22_bits_flushPipe'].xdata.value
                tr.io_writeback_22_bits_replay.value = self._xpins['io_writeback_22_bits_replay'].xdata.value
                tr.io_writeback_22_bits_lqIdx_flag.value = self._xpins['io_writeback_22_bits_lqIdx_flag'].xdata.value
                tr.io_writeback_22_bits_lqIdx_value.value = self._xpins['io_writeback_22_bits_lqIdx_value'].xdata.value
                tr.io_writeback_22_bits_trigger.value = self._xpins['io_writeback_22_bits_trigger'].xdata.value
                tr.io_writeback_22_bits_predecodeInfo_valid.value = self._xpins['io_writeback_22_bits_predecodeInfo_valid'].xdata.value
                tr.io_writeback_22_bits_predecodeInfo_isRVC.value = self._xpins['io_writeback_22_bits_predecodeInfo_isRVC'].xdata.value
                tr.io_writeback_22_bits_predecodeInfo_brType.value = self._xpins['io_writeback_22_bits_predecodeInfo_brType'].xdata.value
                tr.io_writeback_22_bits_predecodeInfo_isCall.value = self._xpins['io_writeback_22_bits_predecodeInfo_isCall'].xdata.value
                tr.io_writeback_22_bits_predecodeInfo_isRet.value = self._xpins['io_writeback_22_bits_predecodeInfo_isRet'].xdata.value
                tr.io_writeback_22_bits_debug_isMMIO.value = self._xpins['io_writeback_22_bits_debug_isMMIO'].xdata.value
                tr.io_writeback_22_bits_debug_isNCIO.value = self._xpins['io_writeback_22_bits_debug_isNCIO'].xdata.value
                tr.io_writeback_22_bits_debug_isPerfCnt.value = self._xpins['io_writeback_22_bits_debug_isPerfCnt'].xdata.value
                tr.io_writeback_22_bits_debug_paddr.value = self._xpins['io_writeback_22_bits_debug_paddr'].xdata.value
                tr.io_writeback_22_bits_debug_vaddr.value = self._xpins['io_writeback_22_bits_debug_vaddr'].xdata.value
                tr.io_writeback_22_bits_debugInfo_eliminatedMove.value = self._xpins['io_writeback_22_bits_debugInfo_eliminatedMove'].xdata.value
                tr.io_writeback_22_bits_debugInfo_renameTime.value = self._xpins['io_writeback_22_bits_debugInfo_renameTime'].xdata.value
                tr.io_writeback_22_bits_debugInfo_dispatchTime.value = self._xpins['io_writeback_22_bits_debugInfo_dispatchTime'].xdata.value
                tr.io_writeback_22_bits_debugInfo_enqRsTime.value = self._xpins['io_writeback_22_bits_debugInfo_enqRsTime'].xdata.value
                tr.io_writeback_22_bits_debugInfo_selectTime.value = self._xpins['io_writeback_22_bits_debugInfo_selectTime'].xdata.value
                tr.io_writeback_22_bits_debugInfo_issueTime.value = self._xpins['io_writeback_22_bits_debugInfo_issueTime'].xdata.value
                tr.io_writeback_22_bits_debugInfo_writebackTime.value = self._xpins['io_writeback_22_bits_debugInfo_writebackTime'].xdata.value
                tr.io_writeback_22_bits_debugInfo_runahead_checkpoint_id.value = self._xpins['io_writeback_22_bits_debugInfo_runahead_checkpoint_id'].xdata.value
                tr.io_writeback_22_bits_debugInfo_tlbFirstReqTime.value = self._xpins['io_writeback_22_bits_debugInfo_tlbFirstReqTime'].xdata.value
                tr.io_writeback_22_bits_debugInfo_tlbRespTime.value = self._xpins['io_writeback_22_bits_debugInfo_tlbRespTime'].xdata.value
                tr.io_writeback_22_bits_debug_seqNum.value = self._xpins['io_writeback_22_bits_debug_seqNum'].xdata.value
                tr.io_writeback_21_valid.value = self._xpins['io_writeback_21_valid'].xdata.value
                tr.io_writeback_21_bits_data_0.value = self._xpins['io_writeback_21_bits_data_0'].xdata.value
                tr.io_writeback_21_bits_pdest.value = self._xpins['io_writeback_21_bits_pdest'].xdata.value
                tr.io_writeback_21_bits_robIdx_flag.value = self._xpins['io_writeback_21_bits_robIdx_flag'].xdata.value
                tr.io_writeback_21_bits_robIdx_value.value = self._xpins['io_writeback_21_bits_robIdx_value'].xdata.value
                tr.io_writeback_21_bits_intWen.value = self._xpins['io_writeback_21_bits_intWen'].xdata.value
                tr.io_writeback_21_bits_fpWen.value = self._xpins['io_writeback_21_bits_fpWen'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_0.value = self._xpins['io_writeback_21_bits_exceptionVec_0'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_1.value = self._xpins['io_writeback_21_bits_exceptionVec_1'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_2.value = self._xpins['io_writeback_21_bits_exceptionVec_2'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_3.value = self._xpins['io_writeback_21_bits_exceptionVec_3'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_4.value = self._xpins['io_writeback_21_bits_exceptionVec_4'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_5.value = self._xpins['io_writeback_21_bits_exceptionVec_5'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_6.value = self._xpins['io_writeback_21_bits_exceptionVec_6'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_7.value = self._xpins['io_writeback_21_bits_exceptionVec_7'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_8.value = self._xpins['io_writeback_21_bits_exceptionVec_8'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_9.value = self._xpins['io_writeback_21_bits_exceptionVec_9'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_10.value = self._xpins['io_writeback_21_bits_exceptionVec_10'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_11.value = self._xpins['io_writeback_21_bits_exceptionVec_11'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_12.value = self._xpins['io_writeback_21_bits_exceptionVec_12'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_13.value = self._xpins['io_writeback_21_bits_exceptionVec_13'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_14.value = self._xpins['io_writeback_21_bits_exceptionVec_14'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_15.value = self._xpins['io_writeback_21_bits_exceptionVec_15'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_16.value = self._xpins['io_writeback_21_bits_exceptionVec_16'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_17.value = self._xpins['io_writeback_21_bits_exceptionVec_17'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_18.value = self._xpins['io_writeback_21_bits_exceptionVec_18'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_19.value = self._xpins['io_writeback_21_bits_exceptionVec_19'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_20.value = self._xpins['io_writeback_21_bits_exceptionVec_20'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_21.value = self._xpins['io_writeback_21_bits_exceptionVec_21'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_22.value = self._xpins['io_writeback_21_bits_exceptionVec_22'].xdata.value
                tr.io_writeback_21_bits_exceptionVec_23.value = self._xpins['io_writeback_21_bits_exceptionVec_23'].xdata.value
                tr.io_writeback_21_bits_flushPipe.value = self._xpins['io_writeback_21_bits_flushPipe'].xdata.value
                tr.io_writeback_21_bits_replay.value = self._xpins['io_writeback_21_bits_replay'].xdata.value
                tr.io_writeback_21_bits_lqIdx_flag.value = self._xpins['io_writeback_21_bits_lqIdx_flag'].xdata.value
                tr.io_writeback_21_bits_lqIdx_value.value = self._xpins['io_writeback_21_bits_lqIdx_value'].xdata.value
                tr.io_writeback_21_bits_trigger.value = self._xpins['io_writeback_21_bits_trigger'].xdata.value
                tr.io_writeback_21_bits_predecodeInfo_valid.value = self._xpins['io_writeback_21_bits_predecodeInfo_valid'].xdata.value
                tr.io_writeback_21_bits_predecodeInfo_isRVC.value = self._xpins['io_writeback_21_bits_predecodeInfo_isRVC'].xdata.value
                tr.io_writeback_21_bits_predecodeInfo_brType.value = self._xpins['io_writeback_21_bits_predecodeInfo_brType'].xdata.value
                tr.io_writeback_21_bits_predecodeInfo_isCall.value = self._xpins['io_writeback_21_bits_predecodeInfo_isCall'].xdata.value
                tr.io_writeback_21_bits_predecodeInfo_isRet.value = self._xpins['io_writeback_21_bits_predecodeInfo_isRet'].xdata.value
                tr.io_writeback_21_bits_debug_isMMIO.value = self._xpins['io_writeback_21_bits_debug_isMMIO'].xdata.value
                tr.io_writeback_21_bits_debug_isNCIO.value = self._xpins['io_writeback_21_bits_debug_isNCIO'].xdata.value
                tr.io_writeback_21_bits_debug_isPerfCnt.value = self._xpins['io_writeback_21_bits_debug_isPerfCnt'].xdata.value
                tr.io_writeback_21_bits_debug_paddr.value = self._xpins['io_writeback_21_bits_debug_paddr'].xdata.value
                tr.io_writeback_21_bits_debug_vaddr.value = self._xpins['io_writeback_21_bits_debug_vaddr'].xdata.value
                tr.io_writeback_21_bits_debugInfo_eliminatedMove.value = self._xpins['io_writeback_21_bits_debugInfo_eliminatedMove'].xdata.value
                tr.io_writeback_21_bits_debugInfo_renameTime.value = self._xpins['io_writeback_21_bits_debugInfo_renameTime'].xdata.value
                tr.io_writeback_21_bits_debugInfo_dispatchTime.value = self._xpins['io_writeback_21_bits_debugInfo_dispatchTime'].xdata.value
                tr.io_writeback_21_bits_debugInfo_enqRsTime.value = self._xpins['io_writeback_21_bits_debugInfo_enqRsTime'].xdata.value
                tr.io_writeback_21_bits_debugInfo_selectTime.value = self._xpins['io_writeback_21_bits_debugInfo_selectTime'].xdata.value
                tr.io_writeback_21_bits_debugInfo_issueTime.value = self._xpins['io_writeback_21_bits_debugInfo_issueTime'].xdata.value
                tr.io_writeback_21_bits_debugInfo_writebackTime.value = self._xpins['io_writeback_21_bits_debugInfo_writebackTime'].xdata.value
                tr.io_writeback_21_bits_debugInfo_runahead_checkpoint_id.value = self._xpins['io_writeback_21_bits_debugInfo_runahead_checkpoint_id'].xdata.value
                tr.io_writeback_21_bits_debugInfo_tlbFirstReqTime.value = self._xpins['io_writeback_21_bits_debugInfo_tlbFirstReqTime'].xdata.value
                tr.io_writeback_21_bits_debugInfo_tlbRespTime.value = self._xpins['io_writeback_21_bits_debugInfo_tlbRespTime'].xdata.value
                tr.io_writeback_21_bits_debug_seqNum.value = self._xpins['io_writeback_21_bits_debug_seqNum'].xdata.value
                tr.io_writeback_20_valid.value = self._xpins['io_writeback_20_valid'].xdata.value
                tr.io_writeback_20_bits_data_0.value = self._xpins['io_writeback_20_bits_data_0'].xdata.value
                tr.io_writeback_20_bits_pdest.value = self._xpins['io_writeback_20_bits_pdest'].xdata.value
                tr.io_writeback_20_bits_robIdx_flag.value = self._xpins['io_writeback_20_bits_robIdx_flag'].xdata.value
                tr.io_writeback_20_bits_robIdx_value.value = self._xpins['io_writeback_20_bits_robIdx_value'].xdata.value
                tr.io_writeback_20_bits_intWen.value = self._xpins['io_writeback_20_bits_intWen'].xdata.value
                tr.io_writeback_20_bits_fpWen.value = self._xpins['io_writeback_20_bits_fpWen'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_0.value = self._xpins['io_writeback_20_bits_exceptionVec_0'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_1.value = self._xpins['io_writeback_20_bits_exceptionVec_1'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_2.value = self._xpins['io_writeback_20_bits_exceptionVec_2'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_3.value = self._xpins['io_writeback_20_bits_exceptionVec_3'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_4.value = self._xpins['io_writeback_20_bits_exceptionVec_4'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_5.value = self._xpins['io_writeback_20_bits_exceptionVec_5'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_6.value = self._xpins['io_writeback_20_bits_exceptionVec_6'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_7.value = self._xpins['io_writeback_20_bits_exceptionVec_7'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_8.value = self._xpins['io_writeback_20_bits_exceptionVec_8'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_9.value = self._xpins['io_writeback_20_bits_exceptionVec_9'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_10.value = self._xpins['io_writeback_20_bits_exceptionVec_10'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_11.value = self._xpins['io_writeback_20_bits_exceptionVec_11'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_12.value = self._xpins['io_writeback_20_bits_exceptionVec_12'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_13.value = self._xpins['io_writeback_20_bits_exceptionVec_13'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_14.value = self._xpins['io_writeback_20_bits_exceptionVec_14'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_15.value = self._xpins['io_writeback_20_bits_exceptionVec_15'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_16.value = self._xpins['io_writeback_20_bits_exceptionVec_16'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_17.value = self._xpins['io_writeback_20_bits_exceptionVec_17'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_18.value = self._xpins['io_writeback_20_bits_exceptionVec_18'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_19.value = self._xpins['io_writeback_20_bits_exceptionVec_19'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_20.value = self._xpins['io_writeback_20_bits_exceptionVec_20'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_21.value = self._xpins['io_writeback_20_bits_exceptionVec_21'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_22.value = self._xpins['io_writeback_20_bits_exceptionVec_22'].xdata.value
                tr.io_writeback_20_bits_exceptionVec_23.value = self._xpins['io_writeback_20_bits_exceptionVec_23'].xdata.value
                tr.io_writeback_20_bits_flushPipe.value = self._xpins['io_writeback_20_bits_flushPipe'].xdata.value
                tr.io_writeback_20_bits_replay.value = self._xpins['io_writeback_20_bits_replay'].xdata.value
                tr.io_writeback_20_bits_lqIdx_flag.value = self._xpins['io_writeback_20_bits_lqIdx_flag'].xdata.value
                tr.io_writeback_20_bits_lqIdx_value.value = self._xpins['io_writeback_20_bits_lqIdx_value'].xdata.value
                tr.io_writeback_20_bits_trigger.value = self._xpins['io_writeback_20_bits_trigger'].xdata.value
                tr.io_writeback_20_bits_predecodeInfo_valid.value = self._xpins['io_writeback_20_bits_predecodeInfo_valid'].xdata.value
                tr.io_writeback_20_bits_predecodeInfo_isRVC.value = self._xpins['io_writeback_20_bits_predecodeInfo_isRVC'].xdata.value
                tr.io_writeback_20_bits_predecodeInfo_brType.value = self._xpins['io_writeback_20_bits_predecodeInfo_brType'].xdata.value
                tr.io_writeback_20_bits_predecodeInfo_isCall.value = self._xpins['io_writeback_20_bits_predecodeInfo_isCall'].xdata.value
                tr.io_writeback_20_bits_predecodeInfo_isRet.value = self._xpins['io_writeback_20_bits_predecodeInfo_isRet'].xdata.value
                tr.io_writeback_20_bits_debug_isMMIO.value = self._xpins['io_writeback_20_bits_debug_isMMIO'].xdata.value
                tr.io_writeback_20_bits_debug_isNCIO.value = self._xpins['io_writeback_20_bits_debug_isNCIO'].xdata.value
                tr.io_writeback_20_bits_debug_isPerfCnt.value = self._xpins['io_writeback_20_bits_debug_isPerfCnt'].xdata.value
                tr.io_writeback_20_bits_debug_paddr.value = self._xpins['io_writeback_20_bits_debug_paddr'].xdata.value
                tr.io_writeback_20_bits_debug_vaddr.value = self._xpins['io_writeback_20_bits_debug_vaddr'].xdata.value
                tr.io_writeback_20_bits_debugInfo_eliminatedMove.value = self._xpins['io_writeback_20_bits_debugInfo_eliminatedMove'].xdata.value
                tr.io_writeback_20_bits_debugInfo_renameTime.value = self._xpins['io_writeback_20_bits_debugInfo_renameTime'].xdata.value
                tr.io_writeback_20_bits_debugInfo_dispatchTime.value = self._xpins['io_writeback_20_bits_debugInfo_dispatchTime'].xdata.value
                tr.io_writeback_20_bits_debugInfo_enqRsTime.value = self._xpins['io_writeback_20_bits_debugInfo_enqRsTime'].xdata.value
                tr.io_writeback_20_bits_debugInfo_selectTime.value = self._xpins['io_writeback_20_bits_debugInfo_selectTime'].xdata.value
                tr.io_writeback_20_bits_debugInfo_issueTime.value = self._xpins['io_writeback_20_bits_debugInfo_issueTime'].xdata.value
                tr.io_writeback_20_bits_debugInfo_writebackTime.value = self._xpins['io_writeback_20_bits_debugInfo_writebackTime'].xdata.value
                tr.io_writeback_20_bits_debugInfo_runahead_checkpoint_id.value = self._xpins['io_writeback_20_bits_debugInfo_runahead_checkpoint_id'].xdata.value
                tr.io_writeback_20_bits_debugInfo_tlbFirstReqTime.value = self._xpins['io_writeback_20_bits_debugInfo_tlbFirstReqTime'].xdata.value
                tr.io_writeback_20_bits_debugInfo_tlbRespTime.value = self._xpins['io_writeback_20_bits_debugInfo_tlbRespTime'].xdata.value
                tr.io_writeback_20_bits_debug_seqNum.value = self._xpins['io_writeback_20_bits_debug_seqNum'].xdata.value
                tr.io_writeback_19_valid.value = self._xpins['io_writeback_19_valid'].xdata.value
                tr.io_writeback_19_bits_data_0.value = self._xpins['io_writeback_19_bits_data_0'].xdata.value
                tr.io_writeback_19_bits_pdest.value = self._xpins['io_writeback_19_bits_pdest'].xdata.value
                tr.io_writeback_19_bits_robIdx_flag.value = self._xpins['io_writeback_19_bits_robIdx_flag'].xdata.value
                tr.io_writeback_19_bits_robIdx_value.value = self._xpins['io_writeback_19_bits_robIdx_value'].xdata.value
                tr.io_writeback_19_bits_intWen.value = self._xpins['io_writeback_19_bits_intWen'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_0.value = self._xpins['io_writeback_19_bits_exceptionVec_0'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_1.value = self._xpins['io_writeback_19_bits_exceptionVec_1'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_2.value = self._xpins['io_writeback_19_bits_exceptionVec_2'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_3.value = self._xpins['io_writeback_19_bits_exceptionVec_3'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_4.value = self._xpins['io_writeback_19_bits_exceptionVec_4'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_5.value = self._xpins['io_writeback_19_bits_exceptionVec_5'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_6.value = self._xpins['io_writeback_19_bits_exceptionVec_6'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_7.value = self._xpins['io_writeback_19_bits_exceptionVec_7'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_8.value = self._xpins['io_writeback_19_bits_exceptionVec_8'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_9.value = self._xpins['io_writeback_19_bits_exceptionVec_9'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_10.value = self._xpins['io_writeback_19_bits_exceptionVec_10'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_11.value = self._xpins['io_writeback_19_bits_exceptionVec_11'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_12.value = self._xpins['io_writeback_19_bits_exceptionVec_12'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_13.value = self._xpins['io_writeback_19_bits_exceptionVec_13'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_14.value = self._xpins['io_writeback_19_bits_exceptionVec_14'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_15.value = self._xpins['io_writeback_19_bits_exceptionVec_15'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_16.value = self._xpins['io_writeback_19_bits_exceptionVec_16'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_17.value = self._xpins['io_writeback_19_bits_exceptionVec_17'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_18.value = self._xpins['io_writeback_19_bits_exceptionVec_18'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_19.value = self._xpins['io_writeback_19_bits_exceptionVec_19'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_20.value = self._xpins['io_writeback_19_bits_exceptionVec_20'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_21.value = self._xpins['io_writeback_19_bits_exceptionVec_21'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_22.value = self._xpins['io_writeback_19_bits_exceptionVec_22'].xdata.value
                tr.io_writeback_19_bits_exceptionVec_23.value = self._xpins['io_writeback_19_bits_exceptionVec_23'].xdata.value
                tr.io_writeback_19_bits_flushPipe.value = self._xpins['io_writeback_19_bits_flushPipe'].xdata.value
                tr.io_writeback_19_bits_sqIdx_flag.value = self._xpins['io_writeback_19_bits_sqIdx_flag'].xdata.value
                tr.io_writeback_19_bits_sqIdx_value.value = self._xpins['io_writeback_19_bits_sqIdx_value'].xdata.value
                tr.io_writeback_19_bits_trigger.value = self._xpins['io_writeback_19_bits_trigger'].xdata.value
                tr.io_writeback_19_bits_debug_isMMIO.value = self._xpins['io_writeback_19_bits_debug_isMMIO'].xdata.value
                tr.io_writeback_19_bits_debug_isNCIO.value = self._xpins['io_writeback_19_bits_debug_isNCIO'].xdata.value
                tr.io_writeback_19_bits_debug_isPerfCnt.value = self._xpins['io_writeback_19_bits_debug_isPerfCnt'].xdata.value
                tr.io_writeback_19_bits_debug_paddr.value = self._xpins['io_writeback_19_bits_debug_paddr'].xdata.value
                tr.io_writeback_19_bits_debug_vaddr.value = self._xpins['io_writeback_19_bits_debug_vaddr'].xdata.value
                tr.io_writeback_19_bits_debugInfo_eliminatedMove.value = self._xpins['io_writeback_19_bits_debugInfo_eliminatedMove'].xdata.value
                tr.io_writeback_19_bits_debugInfo_renameTime.value = self._xpins['io_writeback_19_bits_debugInfo_renameTime'].xdata.value
                tr.io_writeback_19_bits_debugInfo_dispatchTime.value = self._xpins['io_writeback_19_bits_debugInfo_dispatchTime'].xdata.value
                tr.io_writeback_19_bits_debugInfo_enqRsTime.value = self._xpins['io_writeback_19_bits_debugInfo_enqRsTime'].xdata.value
                tr.io_writeback_19_bits_debugInfo_selectTime.value = self._xpins['io_writeback_19_bits_debugInfo_selectTime'].xdata.value
                tr.io_writeback_19_bits_debugInfo_issueTime.value = self._xpins['io_writeback_19_bits_debugInfo_issueTime'].xdata.value
                tr.io_writeback_19_bits_debugInfo_writebackTime.value = self._xpins['io_writeback_19_bits_debugInfo_writebackTime'].xdata.value
                tr.io_writeback_19_bits_debugInfo_runahead_checkpoint_id.value = self._xpins['io_writeback_19_bits_debugInfo_runahead_checkpoint_id'].xdata.value
                tr.io_writeback_19_bits_debugInfo_tlbFirstReqTime.value = self._xpins['io_writeback_19_bits_debugInfo_tlbFirstReqTime'].xdata.value
                tr.io_writeback_19_bits_debugInfo_tlbRespTime.value = self._xpins['io_writeback_19_bits_debugInfo_tlbRespTime'].xdata.value
                tr.io_writeback_19_bits_debug_seqNum.value = self._xpins['io_writeback_19_bits_debug_seqNum'].xdata.value
                tr.io_writeback_18_valid.value = self._xpins['io_writeback_18_valid'].xdata.value
                tr.io_writeback_18_bits_data_0.value = self._xpins['io_writeback_18_bits_data_0'].xdata.value
                tr.io_writeback_18_bits_pdest.value = self._xpins['io_writeback_18_bits_pdest'].xdata.value
                tr.io_writeback_18_bits_robIdx_flag.value = self._xpins['io_writeback_18_bits_robIdx_flag'].xdata.value
                tr.io_writeback_18_bits_robIdx_value.value = self._xpins['io_writeback_18_bits_robIdx_value'].xdata.value
                tr.io_writeback_18_bits_intWen.value = self._xpins['io_writeback_18_bits_intWen'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_0.value = self._xpins['io_writeback_18_bits_exceptionVec_0'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_1.value = self._xpins['io_writeback_18_bits_exceptionVec_1'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_2.value = self._xpins['io_writeback_18_bits_exceptionVec_2'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_3.value = self._xpins['io_writeback_18_bits_exceptionVec_3'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_4.value = self._xpins['io_writeback_18_bits_exceptionVec_4'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_5.value = self._xpins['io_writeback_18_bits_exceptionVec_5'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_6.value = self._xpins['io_writeback_18_bits_exceptionVec_6'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_7.value = self._xpins['io_writeback_18_bits_exceptionVec_7'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_8.value = self._xpins['io_writeback_18_bits_exceptionVec_8'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_9.value = self._xpins['io_writeback_18_bits_exceptionVec_9'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_10.value = self._xpins['io_writeback_18_bits_exceptionVec_10'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_11.value = self._xpins['io_writeback_18_bits_exceptionVec_11'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_12.value = self._xpins['io_writeback_18_bits_exceptionVec_12'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_13.value = self._xpins['io_writeback_18_bits_exceptionVec_13'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_14.value = self._xpins['io_writeback_18_bits_exceptionVec_14'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_15.value = self._xpins['io_writeback_18_bits_exceptionVec_15'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_16.value = self._xpins['io_writeback_18_bits_exceptionVec_16'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_17.value = self._xpins['io_writeback_18_bits_exceptionVec_17'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_18.value = self._xpins['io_writeback_18_bits_exceptionVec_18'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_19.value = self._xpins['io_writeback_18_bits_exceptionVec_19'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_20.value = self._xpins['io_writeback_18_bits_exceptionVec_20'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_21.value = self._xpins['io_writeback_18_bits_exceptionVec_21'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_22.value = self._xpins['io_writeback_18_bits_exceptionVec_22'].xdata.value
                tr.io_writeback_18_bits_exceptionVec_23.value = self._xpins['io_writeback_18_bits_exceptionVec_23'].xdata.value
                tr.io_writeback_18_bits_flushPipe.value = self._xpins['io_writeback_18_bits_flushPipe'].xdata.value
                tr.io_writeback_18_bits_sqIdx_flag.value = self._xpins['io_writeback_18_bits_sqIdx_flag'].xdata.value
                tr.io_writeback_18_bits_sqIdx_value.value = self._xpins['io_writeback_18_bits_sqIdx_value'].xdata.value
                tr.io_writeback_18_bits_trigger.value = self._xpins['io_writeback_18_bits_trigger'].xdata.value
                tr.io_writeback_18_bits_debug_isMMIO.value = self._xpins['io_writeback_18_bits_debug_isMMIO'].xdata.value
                tr.io_writeback_18_bits_debug_isNCIO.value = self._xpins['io_writeback_18_bits_debug_isNCIO'].xdata.value
                tr.io_writeback_18_bits_debug_isPerfCnt.value = self._xpins['io_writeback_18_bits_debug_isPerfCnt'].xdata.value
                tr.io_writeback_18_bits_debug_paddr.value = self._xpins['io_writeback_18_bits_debug_paddr'].xdata.value
                tr.io_writeback_18_bits_debug_vaddr.value = self._xpins['io_writeback_18_bits_debug_vaddr'].xdata.value
                tr.io_writeback_18_bits_debugInfo_eliminatedMove.value = self._xpins['io_writeback_18_bits_debugInfo_eliminatedMove'].xdata.value
                tr.io_writeback_18_bits_debugInfo_renameTime.value = self._xpins['io_writeback_18_bits_debugInfo_renameTime'].xdata.value
                tr.io_writeback_18_bits_debugInfo_dispatchTime.value = self._xpins['io_writeback_18_bits_debugInfo_dispatchTime'].xdata.value
                tr.io_writeback_18_bits_debugInfo_enqRsTime.value = self._xpins['io_writeback_18_bits_debugInfo_enqRsTime'].xdata.value
                tr.io_writeback_18_bits_debugInfo_selectTime.value = self._xpins['io_writeback_18_bits_debugInfo_selectTime'].xdata.value
                tr.io_writeback_18_bits_debugInfo_issueTime.value = self._xpins['io_writeback_18_bits_debugInfo_issueTime'].xdata.value
                tr.io_writeback_18_bits_debugInfo_writebackTime.value = self._xpins['io_writeback_18_bits_debugInfo_writebackTime'].xdata.value
                tr.io_writeback_18_bits_debugInfo_runahead_checkpoint_id.value = self._xpins['io_writeback_18_bits_debugInfo_runahead_checkpoint_id'].xdata.value
                tr.io_writeback_18_bits_debugInfo_tlbFirstReqTime.value = self._xpins['io_writeback_18_bits_debugInfo_tlbFirstReqTime'].xdata.value
                tr.io_writeback_18_bits_debugInfo_tlbRespTime.value = self._xpins['io_writeback_18_bits_debugInfo_tlbRespTime'].xdata.value
                tr.io_writeback_18_bits_debug_seqNum.value = self._xpins['io_writeback_18_bits_debug_seqNum'].xdata.value
                tr.io_writeback_17_valid.value = self._xpins['io_writeback_17_valid'].xdata.value
                tr.io_writeback_17_bits_data_0.value = self._xpins['io_writeback_17_bits_data_0'].xdata.value
                tr.io_writeback_17_bits_data_1.value = self._xpins['io_writeback_17_bits_data_1'].xdata.value
                tr.io_writeback_17_bits_data_2.value = self._xpins['io_writeback_17_bits_data_2'].xdata.value
                tr.io_writeback_17_bits_pdest.value = self._xpins['io_writeback_17_bits_pdest'].xdata.value
                tr.io_writeback_17_bits_robIdx_flag.value = self._xpins['io_writeback_17_bits_robIdx_flag'].xdata.value
                tr.io_writeback_17_bits_robIdx_value.value = self._xpins['io_writeback_17_bits_robIdx_value'].xdata.value
                tr.io_writeback_17_bits_vecWen.value = self._xpins['io_writeback_17_bits_vecWen'].xdata.value
                tr.io_writeback_17_bits_v0Wen.value = self._xpins['io_writeback_17_bits_v0Wen'].xdata.value
                tr.io_writeback_17_bits_fflags.value = self._xpins['io_writeback_17_bits_fflags'].xdata.value
                tr.io_writeback_17_bits_wflags.value = self._xpins['io_writeback_17_bits_wflags'].xdata.value
                tr.io_writeback_17_bits_debugInfo_eliminatedMove.value = self._xpins['io_writeback_17_bits_debugInfo_eliminatedMove'].xdata.value
                tr.io_writeback_17_bits_debugInfo_renameTime.value = self._xpins['io_writeback_17_bits_debugInfo_renameTime'].xdata.value
                tr.io_writeback_17_bits_debugInfo_dispatchTime.value = self._xpins['io_writeback_17_bits_debugInfo_dispatchTime'].xdata.value
                tr.io_writeback_17_bits_debugInfo_enqRsTime.value = self._xpins['io_writeback_17_bits_debugInfo_enqRsTime'].xdata.value
                tr.io_writeback_17_bits_debugInfo_selectTime.value = self._xpins['io_writeback_17_bits_debugInfo_selectTime'].xdata.value
                tr.io_writeback_17_bits_debugInfo_issueTime.value = self._xpins['io_writeback_17_bits_debugInfo_issueTime'].xdata.value
                tr.io_writeback_17_bits_debugInfo_writebackTime.value = self._xpins['io_writeback_17_bits_debugInfo_writebackTime'].xdata.value
                tr.io_writeback_17_bits_debugInfo_runahead_checkpoint_id.value = self._xpins['io_writeback_17_bits_debugInfo_runahead_checkpoint_id'].xdata.value
                tr.io_writeback_17_bits_debugInfo_tlbFirstReqTime.value = self._xpins['io_writeback_17_bits_debugInfo_tlbFirstReqTime'].xdata.value
                tr.io_writeback_17_bits_debugInfo_tlbRespTime.value = self._xpins['io_writeback_17_bits_debugInfo_tlbRespTime'].xdata.value
                tr.io_writeback_17_bits_debug_seqNum.value = self._xpins['io_writeback_17_bits_debug_seqNum'].xdata.value
                tr.io_writeback_16_valid.value = self._xpins['io_writeback_16_valid'].xdata.value
                tr.io_writeback_16_bits_data_0.value = self._xpins['io_writeback_16_bits_data_0'].xdata.value
                tr.io_writeback_16_bits_data_1.value = self._xpins['io_writeback_16_bits_data_1'].xdata.value
                tr.io_writeback_16_bits_data_2.value = self._xpins['io_writeback_16_bits_data_2'].xdata.value
                tr.io_writeback_16_bits_data_3.value = self._xpins['io_writeback_16_bits_data_3'].xdata.value
                tr.io_writeback_16_bits_pdest.value = self._xpins['io_writeback_16_bits_pdest'].xdata.value
                tr.io_writeback_16_bits_robIdx_flag.value = self._xpins['io_writeback_16_bits_robIdx_flag'].xdata.value
                tr.io_writeback_16_bits_robIdx_value.value = self._xpins['io_writeback_16_bits_robIdx_value'].xdata.value
                tr.io_writeback_16_bits_fpWen.value = self._xpins['io_writeback_16_bits_fpWen'].xdata.value
                tr.io_writeback_16_bits_vecWen.value = self._xpins['io_writeback_16_bits_vecWen'].xdata.value
                tr.io_writeback_16_bits_v0Wen.value = self._xpins['io_writeback_16_bits_v0Wen'].xdata.value
                tr.io_writeback_16_bits_fflags.value = self._xpins['io_writeback_16_bits_fflags'].xdata.value
                tr.io_writeback_16_bits_wflags.value = self._xpins['io_writeback_16_bits_wflags'].xdata.value
                tr.io_writeback_16_bits_debugInfo_eliminatedMove.value = self._xpins['io_writeback_16_bits_debugInfo_eliminatedMove'].xdata.value
                tr.io_writeback_16_bits_debugInfo_renameTime.value = self._xpins['io_writeback_16_bits_debugInfo_renameTime'].xdata.value
                tr.io_writeback_16_bits_debugInfo_dispatchTime.value = self._xpins['io_writeback_16_bits_debugInfo_dispatchTime'].xdata.value
                tr.io_writeback_16_bits_debugInfo_enqRsTime.value = self._xpins['io_writeback_16_bits_debugInfo_enqRsTime'].xdata.value
                tr.io_writeback_16_bits_debugInfo_selectTime.value = self._xpins['io_writeback_16_bits_debugInfo_selectTime'].xdata.value
                tr.io_writeback_16_bits_debugInfo_issueTime.value = self._xpins['io_writeback_16_bits_debugInfo_issueTime'].xdata.value
                tr.io_writeback_16_bits_debugInfo_writebackTime.value = self._xpins['io_writeback_16_bits_debugInfo_writebackTime'].xdata.value
                tr.io_writeback_16_bits_debugInfo_runahead_checkpoint_id.value = self._xpins['io_writeback_16_bits_debugInfo_runahead_checkpoint_id'].xdata.value
                tr.io_writeback_16_bits_debugInfo_tlbFirstReqTime.value = self._xpins['io_writeback_16_bits_debugInfo_tlbFirstReqTime'].xdata.value
                tr.io_writeback_16_bits_debugInfo_tlbRespTime.value = self._xpins['io_writeback_16_bits_debugInfo_tlbRespTime'].xdata.value
                tr.io_writeback_16_bits_debug_seqNum.value = self._xpins['io_writeback_16_bits_debug_seqNum'].xdata.value
                tr.io_writeback_15_valid.value = self._xpins['io_writeback_15_valid'].xdata.value
                tr.io_writeback_15_bits_data_0.value = self._xpins['io_writeback_15_bits_data_0'].xdata.value
                tr.io_writeback_15_bits_data_1.value = self._xpins['io_writeback_15_bits_data_1'].xdata.value
                tr.io_writeback_15_bits_data_2.value = self._xpins['io_writeback_15_bits_data_2'].xdata.value
                tr.io_writeback_15_bits_pdest.value = self._xpins['io_writeback_15_bits_pdest'].xdata.value
                tr.io_writeback_15_bits_robIdx_flag.value = self._xpins['io_writeback_15_bits_robIdx_flag'].xdata.value
                tr.io_writeback_15_bits_robIdx_value.value = self._xpins['io_writeback_15_bits_robIdx_value'].xdata.value
                tr.io_writeback_15_bits_vecWen.value = self._xpins['io_writeback_15_bits_vecWen'].xdata.value
                tr.io_writeback_15_bits_v0Wen.value = self._xpins['io_writeback_15_bits_v0Wen'].xdata.value
                tr.io_writeback_15_bits_fflags.value = self._xpins['io_writeback_15_bits_fflags'].xdata.value
                tr.io_writeback_15_bits_wflags.value = self._xpins['io_writeback_15_bits_wflags'].xdata.value
                tr.io_writeback_15_bits_vxsat.value = self._xpins['io_writeback_15_bits_vxsat'].xdata.value
                tr.io_writeback_15_bits_debugInfo_eliminatedMove.value = self._xpins['io_writeback_15_bits_debugInfo_eliminatedMove'].xdata.value
                tr.io_writeback_15_bits_debugInfo_renameTime.value = self._xpins['io_writeback_15_bits_debugInfo_renameTime'].xdata.value
                tr.io_writeback_15_bits_debugInfo_dispatchTime.value = self._xpins['io_writeback_15_bits_debugInfo_dispatchTime'].xdata.value
                tr.io_writeback_15_bits_debugInfo_enqRsTime.value = self._xpins['io_writeback_15_bits_debugInfo_enqRsTime'].xdata.value
                tr.io_writeback_15_bits_debugInfo_selectTime.value = self._xpins['io_writeback_15_bits_debugInfo_selectTime'].xdata.value
                tr.io_writeback_15_bits_debugInfo_issueTime.value = self._xpins['io_writeback_15_bits_debugInfo_issueTime'].xdata.value
                tr.io_writeback_15_bits_debugInfo_writebackTime.value = self._xpins['io_writeback_15_bits_debugInfo_writebackTime'].xdata.value
                tr.io_writeback_15_bits_debugInfo_runahead_checkpoint_id.value = self._xpins['io_writeback_15_bits_debugInfo_runahead_checkpoint_id'].xdata.value
                tr.io_writeback_15_bits_debugInfo_tlbFirstReqTime.value = self._xpins['io_writeback_15_bits_debugInfo_tlbFirstReqTime'].xdata.value
                tr.io_writeback_15_bits_debugInfo_tlbRespTime.value = self._xpins['io_writeback_15_bits_debugInfo_tlbRespTime'].xdata.value
                tr.io_writeback_15_bits_debug_seqNum.value = self._xpins['io_writeback_15_bits_debug_seqNum'].xdata.value
                tr.io_writeback_14_valid.value = self._xpins['io_writeback_14_valid'].xdata.value
                tr.io_writeback_14_bits_data_0.value = self._xpins['io_writeback_14_bits_data_0'].xdata.value
                tr.io_writeback_14_bits_data_1.value = self._xpins['io_writeback_14_bits_data_1'].xdata.value
                tr.io_writeback_14_bits_data_2.value = self._xpins['io_writeback_14_bits_data_2'].xdata.value
                tr.io_writeback_14_bits_data_3.value = self._xpins['io_writeback_14_bits_data_3'].xdata.value
                tr.io_writeback_14_bits_data_4.value = self._xpins['io_writeback_14_bits_data_4'].xdata.value
                tr.io_writeback_14_bits_data_5.value = self._xpins['io_writeback_14_bits_data_5'].xdata.value
                tr.io_writeback_14_bits_pdest.value = self._xpins['io_writeback_14_bits_pdest'].xdata.value
                tr.io_writeback_14_bits_robIdx_flag.value = self._xpins['io_writeback_14_bits_robIdx_flag'].xdata.value
                tr.io_writeback_14_bits_robIdx_value.value = self._xpins['io_writeback_14_bits_robIdx_value'].xdata.value
                tr.io_writeback_14_bits_intWen.value = self._xpins['io_writeback_14_bits_intWen'].xdata.value
                tr.io_writeback_14_bits_fpWen.value = self._xpins['io_writeback_14_bits_fpWen'].xdata.value
                tr.io_writeback_14_bits_vecWen.value = self._xpins['io_writeback_14_bits_vecWen'].xdata.value
                tr.io_writeback_14_bits_v0Wen.value = self._xpins['io_writeback_14_bits_v0Wen'].xdata.value
                tr.io_writeback_14_bits_vlWen.value = self._xpins['io_writeback_14_bits_vlWen'].xdata.value
                tr.io_writeback_14_bits_fflags.value = self._xpins['io_writeback_14_bits_fflags'].xdata.value
                tr.io_writeback_14_bits_wflags.value = self._xpins['io_writeback_14_bits_wflags'].xdata.value
                tr.io_writeback_14_bits_exceptionVec_2.value = self._xpins['io_writeback_14_bits_exceptionVec_2'].xdata.value
                tr.io_writeback_14_bits_debugInfo_eliminatedMove.value = self._xpins['io_writeback_14_bits_debugInfo_eliminatedMove'].xdata.value
                tr.io_writeback_14_bits_debugInfo_renameTime.value = self._xpins['io_writeback_14_bits_debugInfo_renameTime'].xdata.value
                tr.io_writeback_14_bits_debugInfo_dispatchTime.value = self._xpins['io_writeback_14_bits_debugInfo_dispatchTime'].xdata.value
                tr.io_writeback_14_bits_debugInfo_enqRsTime.value = self._xpins['io_writeback_14_bits_debugInfo_enqRsTime'].xdata.value
                tr.io_writeback_14_bits_debugInfo_selectTime.value = self._xpins['io_writeback_14_bits_debugInfo_selectTime'].xdata.value
                tr.io_writeback_14_bits_debugInfo_issueTime.value = self._xpins['io_writeback_14_bits_debugInfo_issueTime'].xdata.value
                tr.io_writeback_14_bits_debugInfo_writebackTime.value = self._xpins['io_writeback_14_bits_debugInfo_writebackTime'].xdata.value
                tr.io_writeback_14_bits_debugInfo_runahead_checkpoint_id.value = self._xpins['io_writeback_14_bits_debugInfo_runahead_checkpoint_id'].xdata.value
                tr.io_writeback_14_bits_debugInfo_tlbFirstReqTime.value = self._xpins['io_writeback_14_bits_debugInfo_tlbFirstReqTime'].xdata.value
                tr.io_writeback_14_bits_debugInfo_tlbRespTime.value = self._xpins['io_writeback_14_bits_debugInfo_tlbRespTime'].xdata.value
                tr.io_writeback_14_bits_debug_seqNum.value = self._xpins['io_writeback_14_bits_debug_seqNum'].xdata.value
                tr.io_writeback_13_valid.value = self._xpins['io_writeback_13_valid'].xdata.value
                tr.io_writeback_13_bits_data_0.value = self._xpins['io_writeback_13_bits_data_0'].xdata.value
                tr.io_writeback_13_bits_data_1.value = self._xpins['io_writeback_13_bits_data_1'].xdata.value
                tr.io_writeback_13_bits_data_2.value = self._xpins['io_writeback_13_bits_data_2'].xdata.value
                tr.io_writeback_13_bits_pdest.value = self._xpins['io_writeback_13_bits_pdest'].xdata.value
                tr.io_writeback_13_bits_robIdx_flag.value = self._xpins['io_writeback_13_bits_robIdx_flag'].xdata.value
                tr.io_writeback_13_bits_robIdx_value.value = self._xpins['io_writeback_13_bits_robIdx_value'].xdata.value
                tr.io_writeback_13_bits_vecWen.value = self._xpins['io_writeback_13_bits_vecWen'].xdata.value
                tr.io_writeback_13_bits_v0Wen.value = self._xpins['io_writeback_13_bits_v0Wen'].xdata.value
                tr.io_writeback_13_bits_fflags.value = self._xpins['io_writeback_13_bits_fflags'].xdata.value
                tr.io_writeback_13_bits_wflags.value = self._xpins['io_writeback_13_bits_wflags'].xdata.value
                tr.io_writeback_13_bits_vxsat.value = self._xpins['io_writeback_13_bits_vxsat'].xdata.value
                tr.io_writeback_13_bits_exceptionVec_2.value = self._xpins['io_writeback_13_bits_exceptionVec_2'].xdata.value
                tr.io_writeback_13_bits_debugInfo_eliminatedMove.value = self._xpins['io_writeback_13_bits_debugInfo_eliminatedMove'].xdata.value
                tr.io_writeback_13_bits_debugInfo_renameTime.value = self._xpins['io_writeback_13_bits_debugInfo_renameTime'].xdata.value
                tr.io_writeback_13_bits_debugInfo_dispatchTime.value = self._xpins['io_writeback_13_bits_debugInfo_dispatchTime'].xdata.value
                tr.io_writeback_13_bits_debugInfo_enqRsTime.value = self._xpins['io_writeback_13_bits_debugInfo_enqRsTime'].xdata.value
                tr.io_writeback_13_bits_debugInfo_selectTime.value = self._xpins['io_writeback_13_bits_debugInfo_selectTime'].xdata.value
                tr.io_writeback_13_bits_debugInfo_issueTime.value = self._xpins['io_writeback_13_bits_debugInfo_issueTime'].xdata.value
                tr.io_writeback_13_bits_debugInfo_writebackTime.value = self._xpins['io_writeback_13_bits_debugInfo_writebackTime'].xdata.value
                tr.io_writeback_13_bits_debugInfo_runahead_checkpoint_id.value = self._xpins['io_writeback_13_bits_debugInfo_runahead_checkpoint_id'].xdata.value
                tr.io_writeback_13_bits_debugInfo_tlbFirstReqTime.value = self._xpins['io_writeback_13_bits_debugInfo_tlbFirstReqTime'].xdata.value
                tr.io_writeback_13_bits_debugInfo_tlbRespTime.value = self._xpins['io_writeback_13_bits_debugInfo_tlbRespTime'].xdata.value
                tr.io_writeback_13_bits_debug_seqNum.value = self._xpins['io_writeback_13_bits_debug_seqNum'].xdata.value
                tr.io_writeback_7_valid.value = self._xpins['io_writeback_7_valid'].xdata.value
                tr.io_writeback_7_bits_data_0.value = self._xpins['io_writeback_7_bits_data_0'].xdata.value
                tr.io_writeback_7_bits_data_1.value = self._xpins['io_writeback_7_bits_data_1'].xdata.value
                tr.io_writeback_7_bits_pdest.value = self._xpins['io_writeback_7_bits_pdest'].xdata.value
                tr.io_writeback_7_bits_robIdx_flag.value = self._xpins['io_writeback_7_bits_robIdx_flag'].xdata.value
                tr.io_writeback_7_bits_robIdx_value.value = self._xpins['io_writeback_7_bits_robIdx_value'].xdata.value
                tr.io_writeback_7_bits_intWen.value = self._xpins['io_writeback_7_bits_intWen'].xdata.value
                tr.io_writeback_7_bits_redirect_valid.value = self._xpins['io_writeback_7_bits_redirect_valid'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_isRVC.value = self._xpins['io_writeback_7_bits_redirect_bits_isRVC'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_robIdx_flag.value = self._xpins['io_writeback_7_bits_redirect_bits_robIdx_flag'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_robIdx_value.value = self._xpins['io_writeback_7_bits_redirect_bits_robIdx_value'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_ftqIdx_flag.value = self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_flag'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_ftqIdx_value.value = self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_value'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_ftqOffset.value = self._xpins['io_writeback_7_bits_redirect_bits_ftqOffset'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_level.value = self._xpins['io_writeback_7_bits_redirect_bits_level'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_interrupt.value = self._xpins['io_writeback_7_bits_redirect_bits_interrupt'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_pc.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pc'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_ssp.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ssp'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_sctr.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sctr'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_ghr.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ghr'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_target.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_target'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_taken.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_taken'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_shift.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_shift'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF.value = self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_fullTarget.value = self._xpins['io_writeback_7_bits_redirect_bits_fullTarget'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_stFtqIdx_flag.value = self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_flag'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_stFtqIdx_value.value = self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_value'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_stFtqOffset.value = self._xpins['io_writeback_7_bits_redirect_bits_stFtqOffset'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id.value = self._xpins['io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_debugIsCtrl.value = self._xpins['io_writeback_7_bits_redirect_bits_debugIsCtrl'].xdata.value
                tr.io_writeback_7_bits_redirect_bits_debugIsMemVio.value = self._xpins['io_writeback_7_bits_redirect_bits_debugIsMemVio'].xdata.value
                tr.io_writeback_7_bits_exceptionVec_2.value = self._xpins['io_writeback_7_bits_exceptionVec_2'].xdata.value
                tr.io_writeback_7_bits_exceptionVec_3.value = self._xpins['io_writeback_7_bits_exceptionVec_3'].xdata.value
                tr.io_writeback_7_bits_exceptionVec_8.value = self._xpins['io_writeback_7_bits_exceptionVec_8'].xdata.value
                tr.io_writeback_7_bits_exceptionVec_9.value = self._xpins['io_writeback_7_bits_exceptionVec_9'].xdata.value
                tr.io_writeback_7_bits_exceptionVec_10.value = self._xpins['io_writeback_7_bits_exceptionVec_10'].xdata.value
                tr.io_writeback_7_bits_exceptionVec_11.value = self._xpins['io_writeback_7_bits_exceptionVec_11'].xdata.value
                tr.io_writeback_7_bits_exceptionVec_22.value = self._xpins['io_writeback_7_bits_exceptionVec_22'].xdata.value
                tr.io_writeback_7_bits_flushPipe.value = self._xpins['io_writeback_7_bits_flushPipe'].xdata.value
                tr.io_writeback_7_bits_predecodeInfo_valid.value = self._xpins['io_writeback_7_bits_predecodeInfo_valid'].xdata.value
                tr.io_writeback_7_bits_predecodeInfo_isRVC.value = self._xpins['io_writeback_7_bits_predecodeInfo_isRVC'].xdata.value
                tr.io_writeback_7_bits_predecodeInfo_brType.value = self._xpins['io_writeback_7_bits_predecodeInfo_brType'].xdata.value
                tr.io_writeback_7_bits_predecodeInfo_isCall.value = self._xpins['io_writeback_7_bits_predecodeInfo_isCall'].xdata.value
                tr.io_writeback_7_bits_predecodeInfo_isRet.value = self._xpins['io_writeback_7_bits_predecodeInfo_isRet'].xdata.value
                tr.io_writeback_7_bits_debug_isPerfCnt.value = self._xpins['io_writeback_7_bits_debug_isPerfCnt'].xdata.value
                tr.io_writeback_7_bits_debugInfo_eliminatedMove.value = self._xpins['io_writeback_7_bits_debugInfo_eliminatedMove'].xdata.value
                tr.io_writeback_7_bits_debugInfo_renameTime.value = self._xpins['io_writeback_7_bits_debugInfo_renameTime'].xdata.value
                tr.io_writeback_7_bits_debugInfo_dispatchTime.value = self._xpins['io_writeback_7_bits_debugInfo_dispatchTime'].xdata.value
                tr.io_writeback_7_bits_debugInfo_enqRsTime.value = self._xpins['io_writeback_7_bits_debugInfo_enqRsTime'].xdata.value
                tr.io_writeback_7_bits_debugInfo_selectTime.value = self._xpins['io_writeback_7_bits_debugInfo_selectTime'].xdata.value
                tr.io_writeback_7_bits_debugInfo_issueTime.value = self._xpins['io_writeback_7_bits_debugInfo_issueTime'].xdata.value
                tr.io_writeback_7_bits_debugInfo_writebackTime.value = self._xpins['io_writeback_7_bits_debugInfo_writebackTime'].xdata.value
                tr.io_writeback_7_bits_debugInfo_runahead_checkpoint_id.value = self._xpins['io_writeback_7_bits_debugInfo_runahead_checkpoint_id'].xdata.value
                tr.io_writeback_7_bits_debugInfo_tlbFirstReqTime.value = self._xpins['io_writeback_7_bits_debugInfo_tlbFirstReqTime'].xdata.value
                tr.io_writeback_7_bits_debugInfo_tlbRespTime.value = self._xpins['io_writeback_7_bits_debugInfo_tlbRespTime'].xdata.value
                tr.io_writeback_7_bits_debug_seqNum.value = self._xpins['io_writeback_7_bits_debug_seqNum'].xdata.value
                tr.io_writeback_5_valid.value = self._xpins['io_writeback_5_valid'].xdata.value
                tr.io_writeback_5_bits_redirect_valid.value = self._xpins['io_writeback_5_bits_redirect_valid'].xdata.value
                tr.io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred.value = self._xpins['io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value
                tr.io_writeback_3_valid.value = self._xpins['io_writeback_3_valid'].xdata.value
                tr.io_writeback_3_bits_redirect_valid.value = self._xpins['io_writeback_3_bits_redirect_valid'].xdata.value
                tr.io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred.value = self._xpins['io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value
                tr.io_writeback_1_valid.value = self._xpins['io_writeback_1_valid'].xdata.value
                tr.io_writeback_1_bits_redirect_valid.value = self._xpins['io_writeback_1_bits_redirect_valid'].xdata.value
                tr.io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred.value = self._xpins['io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value
                tr.io_exuWriteback_26_valid.value = self._xpins['io_exuWriteback_26_valid'].xdata.value
                tr.io_exuWriteback_26_bits_robIdx_value.value = self._xpins['io_exuWriteback_26_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_25_valid.value = self._xpins['io_exuWriteback_25_valid'].xdata.value
                tr.io_exuWriteback_25_bits_robIdx_value.value = self._xpins['io_exuWriteback_25_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_24_valid.value = self._xpins['io_exuWriteback_24_valid'].xdata.value
                tr.io_exuWriteback_24_bits_data_0.value = self._xpins['io_exuWriteback_24_bits_data_0'].xdata.value
                tr.io_exuWriteback_24_bits_pdest.value = self._xpins['io_exuWriteback_24_bits_pdest'].xdata.value
                tr.io_exuWriteback_24_bits_robIdx_value.value = self._xpins['io_exuWriteback_24_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_24_bits_vecWen.value = self._xpins['io_exuWriteback_24_bits_vecWen'].xdata.value
                tr.io_exuWriteback_24_bits_v0Wen.value = self._xpins['io_exuWriteback_24_bits_v0Wen'].xdata.value
                tr.io_exuWriteback_24_bits_vls_vdIdx.value = self._xpins['io_exuWriteback_24_bits_vls_vdIdx'].xdata.value
                tr.io_exuWriteback_24_bits_debug_isMMIO.value = self._xpins['io_exuWriteback_24_bits_debug_isMMIO'].xdata.value
                tr.io_exuWriteback_24_bits_debug_isNCIO.value = self._xpins['io_exuWriteback_24_bits_debug_isNCIO'].xdata.value
                tr.io_exuWriteback_24_bits_debug_isPerfCnt.value = self._xpins['io_exuWriteback_24_bits_debug_isPerfCnt'].xdata.value
                tr.io_exuWriteback_24_bits_debug_paddr.value = self._xpins['io_exuWriteback_24_bits_debug_paddr'].xdata.value
                tr.io_exuWriteback_23_valid.value = self._xpins['io_exuWriteback_23_valid'].xdata.value
                tr.io_exuWriteback_23_bits_data_0.value = self._xpins['io_exuWriteback_23_bits_data_0'].xdata.value
                tr.io_exuWriteback_23_bits_pdest.value = self._xpins['io_exuWriteback_23_bits_pdest'].xdata.value
                tr.io_exuWriteback_23_bits_robIdx_value.value = self._xpins['io_exuWriteback_23_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_23_bits_vecWen.value = self._xpins['io_exuWriteback_23_bits_vecWen'].xdata.value
                tr.io_exuWriteback_23_bits_v0Wen.value = self._xpins['io_exuWriteback_23_bits_v0Wen'].xdata.value
                tr.io_exuWriteback_23_bits_vls_vdIdx.value = self._xpins['io_exuWriteback_23_bits_vls_vdIdx'].xdata.value
                tr.io_exuWriteback_23_bits_debug_isMMIO.value = self._xpins['io_exuWriteback_23_bits_debug_isMMIO'].xdata.value
                tr.io_exuWriteback_23_bits_debug_isNCIO.value = self._xpins['io_exuWriteback_23_bits_debug_isNCIO'].xdata.value
                tr.io_exuWriteback_23_bits_debug_isPerfCnt.value = self._xpins['io_exuWriteback_23_bits_debug_isPerfCnt'].xdata.value
                tr.io_exuWriteback_23_bits_debug_paddr.value = self._xpins['io_exuWriteback_23_bits_debug_paddr'].xdata.value
                tr.io_exuWriteback_22_valid.value = self._xpins['io_exuWriteback_22_valid'].xdata.value
                tr.io_exuWriteback_22_bits_data_0.value = self._xpins['io_exuWriteback_22_bits_data_0'].xdata.value
                tr.io_exuWriteback_22_bits_robIdx_value.value = self._xpins['io_exuWriteback_22_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_22_bits_lqIdx_value.value = self._xpins['io_exuWriteback_22_bits_lqIdx_value'].xdata.value
                tr.io_exuWriteback_22_bits_debug_isMMIO.value = self._xpins['io_exuWriteback_22_bits_debug_isMMIO'].xdata.value
                tr.io_exuWriteback_22_bits_debug_isNCIO.value = self._xpins['io_exuWriteback_22_bits_debug_isNCIO'].xdata.value
                tr.io_exuWriteback_22_bits_debug_isPerfCnt.value = self._xpins['io_exuWriteback_22_bits_debug_isPerfCnt'].xdata.value
                tr.io_exuWriteback_22_bits_debug_paddr.value = self._xpins['io_exuWriteback_22_bits_debug_paddr'].xdata.value
                tr.io_exuWriteback_21_valid.value = self._xpins['io_exuWriteback_21_valid'].xdata.value
                tr.io_exuWriteback_21_bits_data_0.value = self._xpins['io_exuWriteback_21_bits_data_0'].xdata.value
                tr.io_exuWriteback_21_bits_robIdx_value.value = self._xpins['io_exuWriteback_21_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_21_bits_lqIdx_value.value = self._xpins['io_exuWriteback_21_bits_lqIdx_value'].xdata.value
                tr.io_exuWriteback_21_bits_debug_isMMIO.value = self._xpins['io_exuWriteback_21_bits_debug_isMMIO'].xdata.value
                tr.io_exuWriteback_21_bits_debug_isNCIO.value = self._xpins['io_exuWriteback_21_bits_debug_isNCIO'].xdata.value
                tr.io_exuWriteback_21_bits_debug_isPerfCnt.value = self._xpins['io_exuWriteback_21_bits_debug_isPerfCnt'].xdata.value
                tr.io_exuWriteback_21_bits_debug_paddr.value = self._xpins['io_exuWriteback_21_bits_debug_paddr'].xdata.value
                tr.io_exuWriteback_20_valid.value = self._xpins['io_exuWriteback_20_valid'].xdata.value
                tr.io_exuWriteback_20_bits_data_0.value = self._xpins['io_exuWriteback_20_bits_data_0'].xdata.value
                tr.io_exuWriteback_20_bits_robIdx_value.value = self._xpins['io_exuWriteback_20_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_20_bits_lqIdx_value.value = self._xpins['io_exuWriteback_20_bits_lqIdx_value'].xdata.value
                tr.io_exuWriteback_20_bits_debug_isMMIO.value = self._xpins['io_exuWriteback_20_bits_debug_isMMIO'].xdata.value
                tr.io_exuWriteback_20_bits_debug_isNCIO.value = self._xpins['io_exuWriteback_20_bits_debug_isNCIO'].xdata.value
                tr.io_exuWriteback_20_bits_debug_isPerfCnt.value = self._xpins['io_exuWriteback_20_bits_debug_isPerfCnt'].xdata.value
                tr.io_exuWriteback_20_bits_debug_paddr.value = self._xpins['io_exuWriteback_20_bits_debug_paddr'].xdata.value
                tr.io_exuWriteback_19_valid.value = self._xpins['io_exuWriteback_19_valid'].xdata.value
                tr.io_exuWriteback_19_bits_data_0.value = self._xpins['io_exuWriteback_19_bits_data_0'].xdata.value
                tr.io_exuWriteback_19_bits_robIdx_value.value = self._xpins['io_exuWriteback_19_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_19_bits_sqIdx_value.value = self._xpins['io_exuWriteback_19_bits_sqIdx_value'].xdata.value
                tr.io_exuWriteback_19_bits_debug_isMMIO.value = self._xpins['io_exuWriteback_19_bits_debug_isMMIO'].xdata.value
                tr.io_exuWriteback_19_bits_debug_isNCIO.value = self._xpins['io_exuWriteback_19_bits_debug_isNCIO'].xdata.value
                tr.io_exuWriteback_19_bits_debug_isPerfCnt.value = self._xpins['io_exuWriteback_19_bits_debug_isPerfCnt'].xdata.value
                tr.io_exuWriteback_19_bits_debug_paddr.value = self._xpins['io_exuWriteback_19_bits_debug_paddr'].xdata.value
                tr.io_exuWriteback_18_valid.value = self._xpins['io_exuWriteback_18_valid'].xdata.value
                tr.io_exuWriteback_18_bits_data_0.value = self._xpins['io_exuWriteback_18_bits_data_0'].xdata.value
                tr.io_exuWriteback_18_bits_robIdx_value.value = self._xpins['io_exuWriteback_18_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_18_bits_sqIdx_value.value = self._xpins['io_exuWriteback_18_bits_sqIdx_value'].xdata.value
                tr.io_exuWriteback_18_bits_debug_isMMIO.value = self._xpins['io_exuWriteback_18_bits_debug_isMMIO'].xdata.value
                tr.io_exuWriteback_18_bits_debug_isNCIO.value = self._xpins['io_exuWriteback_18_bits_debug_isNCIO'].xdata.value
                tr.io_exuWriteback_18_bits_debug_isPerfCnt.value = self._xpins['io_exuWriteback_18_bits_debug_isPerfCnt'].xdata.value
                tr.io_exuWriteback_18_bits_debug_paddr.value = self._xpins['io_exuWriteback_18_bits_debug_paddr'].xdata.value
                tr.io_exuWriteback_17_valid.value = self._xpins['io_exuWriteback_17_valid'].xdata.value
                tr.io_exuWriteback_17_bits_data_0.value = self._xpins['io_exuWriteback_17_bits_data_0'].xdata.value
                tr.io_exuWriteback_17_bits_robIdx_value.value = self._xpins['io_exuWriteback_17_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_17_bits_fflags.value = self._xpins['io_exuWriteback_17_bits_fflags'].xdata.value
                tr.io_exuWriteback_17_bits_wflags.value = self._xpins['io_exuWriteback_17_bits_wflags'].xdata.value
                tr.io_exuWriteback_16_valid.value = self._xpins['io_exuWriteback_16_valid'].xdata.value
                tr.io_exuWriteback_16_bits_data_0.value = self._xpins['io_exuWriteback_16_bits_data_0'].xdata.value
                tr.io_exuWriteback_16_bits_robIdx_value.value = self._xpins['io_exuWriteback_16_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_16_bits_fflags.value = self._xpins['io_exuWriteback_16_bits_fflags'].xdata.value
                tr.io_exuWriteback_16_bits_wflags.value = self._xpins['io_exuWriteback_16_bits_wflags'].xdata.value
                tr.io_exuWriteback_15_valid.value = self._xpins['io_exuWriteback_15_valid'].xdata.value
                tr.io_exuWriteback_15_bits_data_0.value = self._xpins['io_exuWriteback_15_bits_data_0'].xdata.value
                tr.io_exuWriteback_15_bits_robIdx_value.value = self._xpins['io_exuWriteback_15_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_15_bits_fflags.value = self._xpins['io_exuWriteback_15_bits_fflags'].xdata.value
                tr.io_exuWriteback_15_bits_wflags.value = self._xpins['io_exuWriteback_15_bits_wflags'].xdata.value
                tr.io_exuWriteback_15_bits_vxsat.value = self._xpins['io_exuWriteback_15_bits_vxsat'].xdata.value
                tr.io_exuWriteback_14_valid.value = self._xpins['io_exuWriteback_14_valid'].xdata.value
                tr.io_exuWriteback_14_bits_data_0.value = self._xpins['io_exuWriteback_14_bits_data_0'].xdata.value
                tr.io_exuWriteback_14_bits_robIdx_value.value = self._xpins['io_exuWriteback_14_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_14_bits_fflags.value = self._xpins['io_exuWriteback_14_bits_fflags'].xdata.value
                tr.io_exuWriteback_14_bits_wflags.value = self._xpins['io_exuWriteback_14_bits_wflags'].xdata.value
                tr.io_exuWriteback_13_valid.value = self._xpins['io_exuWriteback_13_valid'].xdata.value
                tr.io_exuWriteback_13_bits_data_0.value = self._xpins['io_exuWriteback_13_bits_data_0'].xdata.value
                tr.io_exuWriteback_13_bits_robIdx_value.value = self._xpins['io_exuWriteback_13_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_13_bits_fflags.value = self._xpins['io_exuWriteback_13_bits_fflags'].xdata.value
                tr.io_exuWriteback_13_bits_wflags.value = self._xpins['io_exuWriteback_13_bits_wflags'].xdata.value
                tr.io_exuWriteback_13_bits_vxsat.value = self._xpins['io_exuWriteback_13_bits_vxsat'].xdata.value
                tr.io_exuWriteback_12_valid.value = self._xpins['io_exuWriteback_12_valid'].xdata.value
                tr.io_exuWriteback_12_bits_data_0.value = self._xpins['io_exuWriteback_12_bits_data_0'].xdata.value
                tr.io_exuWriteback_12_bits_robIdx_value.value = self._xpins['io_exuWriteback_12_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_12_bits_fflags.value = self._xpins['io_exuWriteback_12_bits_fflags'].xdata.value
                tr.io_exuWriteback_12_bits_wflags.value = self._xpins['io_exuWriteback_12_bits_wflags'].xdata.value
                tr.io_exuWriteback_11_valid.value = self._xpins['io_exuWriteback_11_valid'].xdata.value
                tr.io_exuWriteback_11_bits_data_0.value = self._xpins['io_exuWriteback_11_bits_data_0'].xdata.value
                tr.io_exuWriteback_11_bits_robIdx_value.value = self._xpins['io_exuWriteback_11_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_11_bits_fflags.value = self._xpins['io_exuWriteback_11_bits_fflags'].xdata.value
                tr.io_exuWriteback_11_bits_wflags.value = self._xpins['io_exuWriteback_11_bits_wflags'].xdata.value
                tr.io_exuWriteback_10_valid.value = self._xpins['io_exuWriteback_10_valid'].xdata.value
                tr.io_exuWriteback_10_bits_data_0.value = self._xpins['io_exuWriteback_10_bits_data_0'].xdata.value
                tr.io_exuWriteback_10_bits_robIdx_value.value = self._xpins['io_exuWriteback_10_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_10_bits_fflags.value = self._xpins['io_exuWriteback_10_bits_fflags'].xdata.value
                tr.io_exuWriteback_10_bits_wflags.value = self._xpins['io_exuWriteback_10_bits_wflags'].xdata.value
                tr.io_exuWriteback_9_valid.value = self._xpins['io_exuWriteback_9_valid'].xdata.value
                tr.io_exuWriteback_9_bits_data_0.value = self._xpins['io_exuWriteback_9_bits_data_0'].xdata.value
                tr.io_exuWriteback_9_bits_robIdx_value.value = self._xpins['io_exuWriteback_9_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_9_bits_fflags.value = self._xpins['io_exuWriteback_9_bits_fflags'].xdata.value
                tr.io_exuWriteback_9_bits_wflags.value = self._xpins['io_exuWriteback_9_bits_wflags'].xdata.value
                tr.io_exuWriteback_8_valid.value = self._xpins['io_exuWriteback_8_valid'].xdata.value
                tr.io_exuWriteback_8_bits_data_0.value = self._xpins['io_exuWriteback_8_bits_data_0'].xdata.value
                tr.io_exuWriteback_8_bits_robIdx_value.value = self._xpins['io_exuWriteback_8_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_8_bits_fflags.value = self._xpins['io_exuWriteback_8_bits_fflags'].xdata.value
                tr.io_exuWriteback_8_bits_wflags.value = self._xpins['io_exuWriteback_8_bits_wflags'].xdata.value
                tr.io_exuWriteback_7_valid.value = self._xpins['io_exuWriteback_7_valid'].xdata.value
                tr.io_exuWriteback_7_bits_data_0.value = self._xpins['io_exuWriteback_7_bits_data_0'].xdata.value
                tr.io_exuWriteback_7_bits_robIdx_value.value = self._xpins['io_exuWriteback_7_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_7_bits_debug_isPerfCnt.value = self._xpins['io_exuWriteback_7_bits_debug_isPerfCnt'].xdata.value
                tr.io_exuWriteback_6_valid.value = self._xpins['io_exuWriteback_6_valid'].xdata.value
                tr.io_exuWriteback_6_bits_data_0.value = self._xpins['io_exuWriteback_6_bits_data_0'].xdata.value
                tr.io_exuWriteback_6_bits_robIdx_value.value = self._xpins['io_exuWriteback_6_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_5_valid.value = self._xpins['io_exuWriteback_5_valid'].xdata.value
                tr.io_exuWriteback_5_bits_data_0.value = self._xpins['io_exuWriteback_5_bits_data_0'].xdata.value
                tr.io_exuWriteback_5_bits_robIdx_value.value = self._xpins['io_exuWriteback_5_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_5_bits_redirect_valid.value = self._xpins['io_exuWriteback_5_bits_redirect_valid'].xdata.value
                tr.io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken.value = self._xpins['io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken'].xdata.value
                tr.io_exuWriteback_5_bits_fflags.value = self._xpins['io_exuWriteback_5_bits_fflags'].xdata.value
                tr.io_exuWriteback_5_bits_wflags.value = self._xpins['io_exuWriteback_5_bits_wflags'].xdata.value
                tr.io_exuWriteback_4_valid.value = self._xpins['io_exuWriteback_4_valid'].xdata.value
                tr.io_exuWriteback_4_bits_data_0.value = self._xpins['io_exuWriteback_4_bits_data_0'].xdata.value
                tr.io_exuWriteback_4_bits_robIdx_value.value = self._xpins['io_exuWriteback_4_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_3_valid.value = self._xpins['io_exuWriteback_3_valid'].xdata.value
                tr.io_exuWriteback_3_bits_data_0.value = self._xpins['io_exuWriteback_3_bits_data_0'].xdata.value
                tr.io_exuWriteback_3_bits_robIdx_value.value = self._xpins['io_exuWriteback_3_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_3_bits_redirect_valid.value = self._xpins['io_exuWriteback_3_bits_redirect_valid'].xdata.value
                tr.io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken.value = self._xpins['io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken'].xdata.value
                tr.io_exuWriteback_2_valid.value = self._xpins['io_exuWriteback_2_valid'].xdata.value
                tr.io_exuWriteback_2_bits_data_0.value = self._xpins['io_exuWriteback_2_bits_data_0'].xdata.value
                tr.io_exuWriteback_2_bits_robIdx_value.value = self._xpins['io_exuWriteback_2_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_1_valid.value = self._xpins['io_exuWriteback_1_valid'].xdata.value
                tr.io_exuWriteback_1_bits_data_0.value = self._xpins['io_exuWriteback_1_bits_data_0'].xdata.value
                tr.io_exuWriteback_1_bits_robIdx_value.value = self._xpins['io_exuWriteback_1_bits_robIdx_value'].xdata.value
                tr.io_exuWriteback_1_bits_redirect_valid.value = self._xpins['io_exuWriteback_1_bits_redirect_valid'].xdata.value
                tr.io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken.value = self._xpins['io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken'].xdata.value
                tr.io_exuWriteback_0_valid.value = self._xpins['io_exuWriteback_0_valid'].xdata.value
                tr.io_exuWriteback_0_bits_data_0.value = self._xpins['io_exuWriteback_0_bits_data_0'].xdata.value
                tr.io_exuWriteback_0_bits_robIdx_value.value = self._xpins['io_exuWriteback_0_bits_robIdx_value'].xdata.value
                tr.io_writebackNums_0_bits.value = self._xpins['io_writebackNums_0_bits'].xdata.value
                tr.io_writebackNums_1_bits.value = self._xpins['io_writebackNums_1_bits'].xdata.value
                tr.io_writebackNums_2_bits.value = self._xpins['io_writebackNums_2_bits'].xdata.value
                tr.io_writebackNums_3_bits.value = self._xpins['io_writebackNums_3_bits'].xdata.value
                tr.io_writebackNums_4_bits.value = self._xpins['io_writebackNums_4_bits'].xdata.value
                tr.io_writebackNums_5_bits.value = self._xpins['io_writebackNums_5_bits'].xdata.value
                tr.io_writebackNums_6_bits.value = self._xpins['io_writebackNums_6_bits'].xdata.value
                tr.io_writebackNums_7_bits.value = self._xpins['io_writebackNums_7_bits'].xdata.value
                tr.io_writebackNums_8_bits.value = self._xpins['io_writebackNums_8_bits'].xdata.value
                tr.io_writebackNums_9_bits.value = self._xpins['io_writebackNums_9_bits'].xdata.value
                tr.io_writebackNums_10_bits.value = self._xpins['io_writebackNums_10_bits'].xdata.value
                tr.io_writebackNums_11_bits.value = self._xpins['io_writebackNums_11_bits'].xdata.value
                tr.io_writebackNums_12_bits.value = self._xpins['io_writebackNums_12_bits'].xdata.value
                tr.io_writebackNums_13_bits.value = self._xpins['io_writebackNums_13_bits'].xdata.value
                tr.io_writebackNums_14_bits.value = self._xpins['io_writebackNums_14_bits'].xdata.value
                tr.io_writebackNums_15_bits.value = self._xpins['io_writebackNums_15_bits'].xdata.value
                tr.io_writebackNums_16_bits.value = self._xpins['io_writebackNums_16_bits'].xdata.value
                tr.io_writebackNums_17_bits.value = self._xpins['io_writebackNums_17_bits'].xdata.value
                tr.io_writebackNums_18_bits.value = self._xpins['io_writebackNums_18_bits'].xdata.value
                tr.io_writebackNums_19_bits.value = self._xpins['io_writebackNums_19_bits'].xdata.value
                tr.io_writebackNums_20_bits.value = self._xpins['io_writebackNums_20_bits'].xdata.value
                tr.io_writebackNums_21_bits.value = self._xpins['io_writebackNums_21_bits'].xdata.value
                tr.io_writebackNums_22_bits.value = self._xpins['io_writebackNums_22_bits'].xdata.value
                tr.io_writebackNums_23_bits.value = self._xpins['io_writebackNums_23_bits'].xdata.value
                tr.io_writebackNums_24_bits.value = self._xpins['io_writebackNums_24_bits'].xdata.value
                tr.io_writebackNeedFlush_0.value = self._xpins['io_writebackNeedFlush_0'].xdata.value
                tr.io_writebackNeedFlush_1.value = self._xpins['io_writebackNeedFlush_1'].xdata.value
                tr.io_writebackNeedFlush_2.value = self._xpins['io_writebackNeedFlush_2'].xdata.value
                tr.io_writebackNeedFlush_6.value = self._xpins['io_writebackNeedFlush_6'].xdata.value
                tr.io_writebackNeedFlush_7.value = self._xpins['io_writebackNeedFlush_7'].xdata.value
                tr.io_writebackNeedFlush_8.value = self._xpins['io_writebackNeedFlush_8'].xdata.value
                tr.io_writebackNeedFlush_9.value = self._xpins['io_writebackNeedFlush_9'].xdata.value
                tr.io_writebackNeedFlush_10.value = self._xpins['io_writebackNeedFlush_10'].xdata.value
                tr.io_writebackNeedFlush_11.value = self._xpins['io_writebackNeedFlush_11'].xdata.value
                tr.io_writebackNeedFlush_12.value = self._xpins['io_writebackNeedFlush_12'].xdata.value
                tr.compare.value = self._xpins['compare'].xdata.value
                tr.WriteBack_in_agent_xaction.value = self._xpins['WriteBack_in_agent_xaction'].xdata.value
                tr.super_result.value = self._xpins['super_result'].xdata.value
                self.agent.drive(tr)
                # Reset dirty flags for pins in this transaction
                self.io_writeback_24_valid.dirty = False
                self.io_writeback_24_bits_data_0.dirty = False
                self.io_writeback_24_bits_pdest.dirty = False
                self.io_writeback_24_bits_robIdx_flag.dirty = False
                self.io_writeback_24_bits_robIdx_value.dirty = False
                self.io_writeback_24_bits_vecWen.dirty = False
                self.io_writeback_24_bits_v0Wen.dirty = False
                self.io_writeback_24_bits_vlWen.dirty = False
                self.io_writeback_24_bits_exceptionVec_0.dirty = False
                self.io_writeback_24_bits_exceptionVec_1.dirty = False
                self.io_writeback_24_bits_exceptionVec_2.dirty = False
                self.io_writeback_24_bits_exceptionVec_3.dirty = False
                self.io_writeback_24_bits_exceptionVec_4.dirty = False
                self.io_writeback_24_bits_exceptionVec_5.dirty = False
                self.io_writeback_24_bits_exceptionVec_6.dirty = False
                self.io_writeback_24_bits_exceptionVec_7.dirty = False
                self.io_writeback_24_bits_exceptionVec_8.dirty = False
                self.io_writeback_24_bits_exceptionVec_9.dirty = False
                self.io_writeback_24_bits_exceptionVec_10.dirty = False
                self.io_writeback_24_bits_exceptionVec_11.dirty = False
                self.io_writeback_24_bits_exceptionVec_12.dirty = False
                self.io_writeback_24_bits_exceptionVec_13.dirty = False
                self.io_writeback_24_bits_exceptionVec_14.dirty = False
                self.io_writeback_24_bits_exceptionVec_15.dirty = False
                self.io_writeback_24_bits_exceptionVec_16.dirty = False
                self.io_writeback_24_bits_exceptionVec_17.dirty = False
                self.io_writeback_24_bits_exceptionVec_18.dirty = False
                self.io_writeback_24_bits_exceptionVec_19.dirty = False
                self.io_writeback_24_bits_exceptionVec_20.dirty = False
                self.io_writeback_24_bits_exceptionVec_21.dirty = False
                self.io_writeback_24_bits_exceptionVec_22.dirty = False
                self.io_writeback_24_bits_exceptionVec_23.dirty = False
                self.io_writeback_24_bits_flushPipe.dirty = False
                self.io_writeback_24_bits_replay.dirty = False
                self.io_writeback_24_bits_trigger.dirty = False
                self.io_writeback_24_bits_vls_vpu_vill.dirty = False
                self.io_writeback_24_bits_vls_vpu_vma.dirty = False
                self.io_writeback_24_bits_vls_vpu_vta.dirty = False
                self.io_writeback_24_bits_vls_vpu_vsew.dirty = False
                self.io_writeback_24_bits_vls_vpu_vlmul.dirty = False
                self.io_writeback_24_bits_vls_vpu_specVill.dirty = False
                self.io_writeback_24_bits_vls_vpu_specVma.dirty = False
                self.io_writeback_24_bits_vls_vpu_specVta.dirty = False
                self.io_writeback_24_bits_vls_vpu_specVsew.dirty = False
                self.io_writeback_24_bits_vls_vpu_specVlmul.dirty = False
                self.io_writeback_24_bits_vls_vpu_vm.dirty = False
                self.io_writeback_24_bits_vls_vpu_vstart.dirty = False
                self.io_writeback_24_bits_vls_vpu_frm.dirty = False
                self.io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst.dirty = False
                self.io_writeback_24_bits_vls_vpu_fpu_isFP32Instr.dirty = False
                self.io_writeback_24_bits_vls_vpu_fpu_isFP64Instr.dirty = False
                self.io_writeback_24_bits_vls_vpu_fpu_isReduction.dirty = False
                self.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2.dirty = False
                self.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4.dirty = False
                self.io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8.dirty = False
                self.io_writeback_24_bits_vls_vpu_vxrm.dirty = False
                self.io_writeback_24_bits_vls_vpu_vuopIdx.dirty = False
                self.io_writeback_24_bits_vls_vpu_lastUop.dirty = False
                self.io_writeback_24_bits_vls_vpu_vmask.dirty = False
                self.io_writeback_24_bits_vls_vpu_vl.dirty = False
                self.io_writeback_24_bits_vls_vpu_nf.dirty = False
                self.io_writeback_24_bits_vls_vpu_veew.dirty = False
                self.io_writeback_24_bits_vls_vpu_isReverse.dirty = False
                self.io_writeback_24_bits_vls_vpu_isExt.dirty = False
                self.io_writeback_24_bits_vls_vpu_isNarrow.dirty = False
                self.io_writeback_24_bits_vls_vpu_isDstMask.dirty = False
                self.io_writeback_24_bits_vls_vpu_isOpMask.dirty = False
                self.io_writeback_24_bits_vls_vpu_isMove.dirty = False
                self.io_writeback_24_bits_vls_vpu_isDependOldVd.dirty = False
                self.io_writeback_24_bits_vls_vpu_isWritePartVd.dirty = False
                self.io_writeback_24_bits_vls_vpu_isVleff.dirty = False
                self.io_writeback_24_bits_vls_oldVdPsrc.dirty = False
                self.io_writeback_24_bits_vls_vdIdx.dirty = False
                self.io_writeback_24_bits_vls_vdIdxInField.dirty = False
                self.io_writeback_24_bits_vls_isIndexed.dirty = False
                self.io_writeback_24_bits_vls_isMasked.dirty = False
                self.io_writeback_24_bits_vls_isStrided.dirty = False
                self.io_writeback_24_bits_vls_isWhole.dirty = False
                self.io_writeback_24_bits_vls_isVecLoad.dirty = False
                self.io_writeback_24_bits_vls_isVlm.dirty = False
                self.io_writeback_24_bits_debug_isMMIO.dirty = False
                self.io_writeback_24_bits_debug_isNCIO.dirty = False
                self.io_writeback_24_bits_debug_isPerfCnt.dirty = False
                self.io_writeback_24_bits_debug_paddr.dirty = False
                self.io_writeback_24_bits_debug_vaddr.dirty = False
                self.io_writeback_24_bits_debugInfo_eliminatedMove.dirty = False
                self.io_writeback_24_bits_debugInfo_renameTime.dirty = False
                self.io_writeback_24_bits_debugInfo_dispatchTime.dirty = False
                self.io_writeback_24_bits_debugInfo_enqRsTime.dirty = False
                self.io_writeback_24_bits_debugInfo_selectTime.dirty = False
                self.io_writeback_24_bits_debugInfo_issueTime.dirty = False
                self.io_writeback_24_bits_debugInfo_writebackTime.dirty = False
                self.io_writeback_24_bits_debugInfo_runahead_checkpoint_id.dirty = False
                self.io_writeback_24_bits_debugInfo_tlbFirstReqTime.dirty = False
                self.io_writeback_24_bits_debugInfo_tlbRespTime.dirty = False
                self.io_writeback_24_bits_debug_seqNum.dirty = False
                self.io_writeback_23_valid.dirty = False
                self.io_writeback_23_bits_data_0.dirty = False
                self.io_writeback_23_bits_pdest.dirty = False
                self.io_writeback_23_bits_robIdx_flag.dirty = False
                self.io_writeback_23_bits_robIdx_value.dirty = False
                self.io_writeback_23_bits_vecWen.dirty = False
                self.io_writeback_23_bits_v0Wen.dirty = False
                self.io_writeback_23_bits_vlWen.dirty = False
                self.io_writeback_23_bits_exceptionVec_0.dirty = False
                self.io_writeback_23_bits_exceptionVec_1.dirty = False
                self.io_writeback_23_bits_exceptionVec_2.dirty = False
                self.io_writeback_23_bits_exceptionVec_3.dirty = False
                self.io_writeback_23_bits_exceptionVec_4.dirty = False
                self.io_writeback_23_bits_exceptionVec_5.dirty = False
                self.io_writeback_23_bits_exceptionVec_6.dirty = False
                self.io_writeback_23_bits_exceptionVec_7.dirty = False
                self.io_writeback_23_bits_exceptionVec_8.dirty = False
                self.io_writeback_23_bits_exceptionVec_9.dirty = False
                self.io_writeback_23_bits_exceptionVec_10.dirty = False
                self.io_writeback_23_bits_exceptionVec_11.dirty = False
                self.io_writeback_23_bits_exceptionVec_12.dirty = False
                self.io_writeback_23_bits_exceptionVec_13.dirty = False
                self.io_writeback_23_bits_exceptionVec_14.dirty = False
                self.io_writeback_23_bits_exceptionVec_15.dirty = False
                self.io_writeback_23_bits_exceptionVec_16.dirty = False
                self.io_writeback_23_bits_exceptionVec_17.dirty = False
                self.io_writeback_23_bits_exceptionVec_18.dirty = False
                self.io_writeback_23_bits_exceptionVec_19.dirty = False
                self.io_writeback_23_bits_exceptionVec_20.dirty = False
                self.io_writeback_23_bits_exceptionVec_21.dirty = False
                self.io_writeback_23_bits_exceptionVec_22.dirty = False
                self.io_writeback_23_bits_exceptionVec_23.dirty = False
                self.io_writeback_23_bits_flushPipe.dirty = False
                self.io_writeback_23_bits_replay.dirty = False
                self.io_writeback_23_bits_trigger.dirty = False
                self.io_writeback_23_bits_vls_vpu_vill.dirty = False
                self.io_writeback_23_bits_vls_vpu_vma.dirty = False
                self.io_writeback_23_bits_vls_vpu_vta.dirty = False
                self.io_writeback_23_bits_vls_vpu_vsew.dirty = False
                self.io_writeback_23_bits_vls_vpu_vlmul.dirty = False
                self.io_writeback_23_bits_vls_vpu_specVill.dirty = False
                self.io_writeback_23_bits_vls_vpu_specVma.dirty = False
                self.io_writeback_23_bits_vls_vpu_specVta.dirty = False
                self.io_writeback_23_bits_vls_vpu_specVsew.dirty = False
                self.io_writeback_23_bits_vls_vpu_specVlmul.dirty = False
                self.io_writeback_23_bits_vls_vpu_vm.dirty = False
                self.io_writeback_23_bits_vls_vpu_vstart.dirty = False
                self.io_writeback_23_bits_vls_vpu_frm.dirty = False
                self.io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst.dirty = False
                self.io_writeback_23_bits_vls_vpu_fpu_isFP32Instr.dirty = False
                self.io_writeback_23_bits_vls_vpu_fpu_isFP64Instr.dirty = False
                self.io_writeback_23_bits_vls_vpu_fpu_isReduction.dirty = False
                self.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2.dirty = False
                self.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4.dirty = False
                self.io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8.dirty = False
                self.io_writeback_23_bits_vls_vpu_vxrm.dirty = False
                self.io_writeback_23_bits_vls_vpu_vuopIdx.dirty = False
                self.io_writeback_23_bits_vls_vpu_lastUop.dirty = False
                self.io_writeback_23_bits_vls_vpu_vmask.dirty = False
                self.io_writeback_23_bits_vls_vpu_vl.dirty = False
                self.io_writeback_23_bits_vls_vpu_nf.dirty = False
                self.io_writeback_23_bits_vls_vpu_veew.dirty = False
                self.io_writeback_23_bits_vls_vpu_isReverse.dirty = False
                self.io_writeback_23_bits_vls_vpu_isExt.dirty = False
                self.io_writeback_23_bits_vls_vpu_isNarrow.dirty = False
                self.io_writeback_23_bits_vls_vpu_isDstMask.dirty = False
                self.io_writeback_23_bits_vls_vpu_isOpMask.dirty = False
                self.io_writeback_23_bits_vls_vpu_isMove.dirty = False
                self.io_writeback_23_bits_vls_vpu_isDependOldVd.dirty = False
                self.io_writeback_23_bits_vls_vpu_isWritePartVd.dirty = False
                self.io_writeback_23_bits_vls_vpu_isVleff.dirty = False
                self.io_writeback_23_bits_vls_oldVdPsrc.dirty = False
                self.io_writeback_23_bits_vls_vdIdx.dirty = False
                self.io_writeback_23_bits_vls_vdIdxInField.dirty = False
                self.io_writeback_23_bits_vls_isIndexed.dirty = False
                self.io_writeback_23_bits_vls_isMasked.dirty = False
                self.io_writeback_23_bits_vls_isStrided.dirty = False
                self.io_writeback_23_bits_vls_isWhole.dirty = False
                self.io_writeback_23_bits_vls_isVecLoad.dirty = False
                self.io_writeback_23_bits_vls_isVlm.dirty = False
                self.io_writeback_23_bits_debug_isMMIO.dirty = False
                self.io_writeback_23_bits_debug_isNCIO.dirty = False
                self.io_writeback_23_bits_debug_isPerfCnt.dirty = False
                self.io_writeback_23_bits_debug_paddr.dirty = False
                self.io_writeback_23_bits_debug_vaddr.dirty = False
                self.io_writeback_23_bits_debugInfo_eliminatedMove.dirty = False
                self.io_writeback_23_bits_debugInfo_renameTime.dirty = False
                self.io_writeback_23_bits_debugInfo_dispatchTime.dirty = False
                self.io_writeback_23_bits_debugInfo_enqRsTime.dirty = False
                self.io_writeback_23_bits_debugInfo_selectTime.dirty = False
                self.io_writeback_23_bits_debugInfo_issueTime.dirty = False
                self.io_writeback_23_bits_debugInfo_writebackTime.dirty = False
                self.io_writeback_23_bits_debugInfo_runahead_checkpoint_id.dirty = False
                self.io_writeback_23_bits_debugInfo_tlbFirstReqTime.dirty = False
                self.io_writeback_23_bits_debugInfo_tlbRespTime.dirty = False
                self.io_writeback_23_bits_debug_seqNum.dirty = False
                self.io_writeback_22_valid.dirty = False
                self.io_writeback_22_bits_data_0.dirty = False
                self.io_writeback_22_bits_pdest.dirty = False
                self.io_writeback_22_bits_robIdx_flag.dirty = False
                self.io_writeback_22_bits_robIdx_value.dirty = False
                self.io_writeback_22_bits_intWen.dirty = False
                self.io_writeback_22_bits_fpWen.dirty = False
                self.io_writeback_22_bits_exceptionVec_0.dirty = False
                self.io_writeback_22_bits_exceptionVec_1.dirty = False
                self.io_writeback_22_bits_exceptionVec_2.dirty = False
                self.io_writeback_22_bits_exceptionVec_3.dirty = False
                self.io_writeback_22_bits_exceptionVec_4.dirty = False
                self.io_writeback_22_bits_exceptionVec_5.dirty = False
                self.io_writeback_22_bits_exceptionVec_6.dirty = False
                self.io_writeback_22_bits_exceptionVec_7.dirty = False
                self.io_writeback_22_bits_exceptionVec_8.dirty = False
                self.io_writeback_22_bits_exceptionVec_9.dirty = False
                self.io_writeback_22_bits_exceptionVec_10.dirty = False
                self.io_writeback_22_bits_exceptionVec_11.dirty = False
                self.io_writeback_22_bits_exceptionVec_12.dirty = False
                self.io_writeback_22_bits_exceptionVec_13.dirty = False
                self.io_writeback_22_bits_exceptionVec_14.dirty = False
                self.io_writeback_22_bits_exceptionVec_15.dirty = False
                self.io_writeback_22_bits_exceptionVec_16.dirty = False
                self.io_writeback_22_bits_exceptionVec_17.dirty = False
                self.io_writeback_22_bits_exceptionVec_18.dirty = False
                self.io_writeback_22_bits_exceptionVec_19.dirty = False
                self.io_writeback_22_bits_exceptionVec_20.dirty = False
                self.io_writeback_22_bits_exceptionVec_21.dirty = False
                self.io_writeback_22_bits_exceptionVec_22.dirty = False
                self.io_writeback_22_bits_exceptionVec_23.dirty = False
                self.io_writeback_22_bits_flushPipe.dirty = False
                self.io_writeback_22_bits_replay.dirty = False
                self.io_writeback_22_bits_lqIdx_flag.dirty = False
                self.io_writeback_22_bits_lqIdx_value.dirty = False
                self.io_writeback_22_bits_trigger.dirty = False
                self.io_writeback_22_bits_predecodeInfo_valid.dirty = False
                self.io_writeback_22_bits_predecodeInfo_isRVC.dirty = False
                self.io_writeback_22_bits_predecodeInfo_brType.dirty = False
                self.io_writeback_22_bits_predecodeInfo_isCall.dirty = False
                self.io_writeback_22_bits_predecodeInfo_isRet.dirty = False
                self.io_writeback_22_bits_debug_isMMIO.dirty = False
                self.io_writeback_22_bits_debug_isNCIO.dirty = False
                self.io_writeback_22_bits_debug_isPerfCnt.dirty = False
                self.io_writeback_22_bits_debug_paddr.dirty = False
                self.io_writeback_22_bits_debug_vaddr.dirty = False
                self.io_writeback_22_bits_debugInfo_eliminatedMove.dirty = False
                self.io_writeback_22_bits_debugInfo_renameTime.dirty = False
                self.io_writeback_22_bits_debugInfo_dispatchTime.dirty = False
                self.io_writeback_22_bits_debugInfo_enqRsTime.dirty = False
                self.io_writeback_22_bits_debugInfo_selectTime.dirty = False
                self.io_writeback_22_bits_debugInfo_issueTime.dirty = False
                self.io_writeback_22_bits_debugInfo_writebackTime.dirty = False
                self.io_writeback_22_bits_debugInfo_runahead_checkpoint_id.dirty = False
                self.io_writeback_22_bits_debugInfo_tlbFirstReqTime.dirty = False
                self.io_writeback_22_bits_debugInfo_tlbRespTime.dirty = False
                self.io_writeback_22_bits_debug_seqNum.dirty = False
                self.io_writeback_21_valid.dirty = False
                self.io_writeback_21_bits_data_0.dirty = False
                self.io_writeback_21_bits_pdest.dirty = False
                self.io_writeback_21_bits_robIdx_flag.dirty = False
                self.io_writeback_21_bits_robIdx_value.dirty = False
                self.io_writeback_21_bits_intWen.dirty = False
                self.io_writeback_21_bits_fpWen.dirty = False
                self.io_writeback_21_bits_exceptionVec_0.dirty = False
                self.io_writeback_21_bits_exceptionVec_1.dirty = False
                self.io_writeback_21_bits_exceptionVec_2.dirty = False
                self.io_writeback_21_bits_exceptionVec_3.dirty = False
                self.io_writeback_21_bits_exceptionVec_4.dirty = False
                self.io_writeback_21_bits_exceptionVec_5.dirty = False
                self.io_writeback_21_bits_exceptionVec_6.dirty = False
                self.io_writeback_21_bits_exceptionVec_7.dirty = False
                self.io_writeback_21_bits_exceptionVec_8.dirty = False
                self.io_writeback_21_bits_exceptionVec_9.dirty = False
                self.io_writeback_21_bits_exceptionVec_10.dirty = False
                self.io_writeback_21_bits_exceptionVec_11.dirty = False
                self.io_writeback_21_bits_exceptionVec_12.dirty = False
                self.io_writeback_21_bits_exceptionVec_13.dirty = False
                self.io_writeback_21_bits_exceptionVec_14.dirty = False
                self.io_writeback_21_bits_exceptionVec_15.dirty = False
                self.io_writeback_21_bits_exceptionVec_16.dirty = False
                self.io_writeback_21_bits_exceptionVec_17.dirty = False
                self.io_writeback_21_bits_exceptionVec_18.dirty = False
                self.io_writeback_21_bits_exceptionVec_19.dirty = False
                self.io_writeback_21_bits_exceptionVec_20.dirty = False
                self.io_writeback_21_bits_exceptionVec_21.dirty = False
                self.io_writeback_21_bits_exceptionVec_22.dirty = False
                self.io_writeback_21_bits_exceptionVec_23.dirty = False
                self.io_writeback_21_bits_flushPipe.dirty = False
                self.io_writeback_21_bits_replay.dirty = False
                self.io_writeback_21_bits_lqIdx_flag.dirty = False
                self.io_writeback_21_bits_lqIdx_value.dirty = False
                self.io_writeback_21_bits_trigger.dirty = False
                self.io_writeback_21_bits_predecodeInfo_valid.dirty = False
                self.io_writeback_21_bits_predecodeInfo_isRVC.dirty = False
                self.io_writeback_21_bits_predecodeInfo_brType.dirty = False
                self.io_writeback_21_bits_predecodeInfo_isCall.dirty = False
                self.io_writeback_21_bits_predecodeInfo_isRet.dirty = False
                self.io_writeback_21_bits_debug_isMMIO.dirty = False
                self.io_writeback_21_bits_debug_isNCIO.dirty = False
                self.io_writeback_21_bits_debug_isPerfCnt.dirty = False
                self.io_writeback_21_bits_debug_paddr.dirty = False
                self.io_writeback_21_bits_debug_vaddr.dirty = False
                self.io_writeback_21_bits_debugInfo_eliminatedMove.dirty = False
                self.io_writeback_21_bits_debugInfo_renameTime.dirty = False
                self.io_writeback_21_bits_debugInfo_dispatchTime.dirty = False
                self.io_writeback_21_bits_debugInfo_enqRsTime.dirty = False
                self.io_writeback_21_bits_debugInfo_selectTime.dirty = False
                self.io_writeback_21_bits_debugInfo_issueTime.dirty = False
                self.io_writeback_21_bits_debugInfo_writebackTime.dirty = False
                self.io_writeback_21_bits_debugInfo_runahead_checkpoint_id.dirty = False
                self.io_writeback_21_bits_debugInfo_tlbFirstReqTime.dirty = False
                self.io_writeback_21_bits_debugInfo_tlbRespTime.dirty = False
                self.io_writeback_21_bits_debug_seqNum.dirty = False
                self.io_writeback_20_valid.dirty = False
                self.io_writeback_20_bits_data_0.dirty = False
                self.io_writeback_20_bits_pdest.dirty = False
                self.io_writeback_20_bits_robIdx_flag.dirty = False
                self.io_writeback_20_bits_robIdx_value.dirty = False
                self.io_writeback_20_bits_intWen.dirty = False
                self.io_writeback_20_bits_fpWen.dirty = False
                self.io_writeback_20_bits_exceptionVec_0.dirty = False
                self.io_writeback_20_bits_exceptionVec_1.dirty = False
                self.io_writeback_20_bits_exceptionVec_2.dirty = False
                self.io_writeback_20_bits_exceptionVec_3.dirty = False
                self.io_writeback_20_bits_exceptionVec_4.dirty = False
                self.io_writeback_20_bits_exceptionVec_5.dirty = False
                self.io_writeback_20_bits_exceptionVec_6.dirty = False
                self.io_writeback_20_bits_exceptionVec_7.dirty = False
                self.io_writeback_20_bits_exceptionVec_8.dirty = False
                self.io_writeback_20_bits_exceptionVec_9.dirty = False
                self.io_writeback_20_bits_exceptionVec_10.dirty = False
                self.io_writeback_20_bits_exceptionVec_11.dirty = False
                self.io_writeback_20_bits_exceptionVec_12.dirty = False
                self.io_writeback_20_bits_exceptionVec_13.dirty = False
                self.io_writeback_20_bits_exceptionVec_14.dirty = False
                self.io_writeback_20_bits_exceptionVec_15.dirty = False
                self.io_writeback_20_bits_exceptionVec_16.dirty = False
                self.io_writeback_20_bits_exceptionVec_17.dirty = False
                self.io_writeback_20_bits_exceptionVec_18.dirty = False
                self.io_writeback_20_bits_exceptionVec_19.dirty = False
                self.io_writeback_20_bits_exceptionVec_20.dirty = False
                self.io_writeback_20_bits_exceptionVec_21.dirty = False
                self.io_writeback_20_bits_exceptionVec_22.dirty = False
                self.io_writeback_20_bits_exceptionVec_23.dirty = False
                self.io_writeback_20_bits_flushPipe.dirty = False
                self.io_writeback_20_bits_replay.dirty = False
                self.io_writeback_20_bits_lqIdx_flag.dirty = False
                self.io_writeback_20_bits_lqIdx_value.dirty = False
                self.io_writeback_20_bits_trigger.dirty = False
                self.io_writeback_20_bits_predecodeInfo_valid.dirty = False
                self.io_writeback_20_bits_predecodeInfo_isRVC.dirty = False
                self.io_writeback_20_bits_predecodeInfo_brType.dirty = False
                self.io_writeback_20_bits_predecodeInfo_isCall.dirty = False
                self.io_writeback_20_bits_predecodeInfo_isRet.dirty = False
                self.io_writeback_20_bits_debug_isMMIO.dirty = False
                self.io_writeback_20_bits_debug_isNCIO.dirty = False
                self.io_writeback_20_bits_debug_isPerfCnt.dirty = False
                self.io_writeback_20_bits_debug_paddr.dirty = False
                self.io_writeback_20_bits_debug_vaddr.dirty = False
                self.io_writeback_20_bits_debugInfo_eliminatedMove.dirty = False
                self.io_writeback_20_bits_debugInfo_renameTime.dirty = False
                self.io_writeback_20_bits_debugInfo_dispatchTime.dirty = False
                self.io_writeback_20_bits_debugInfo_enqRsTime.dirty = False
                self.io_writeback_20_bits_debugInfo_selectTime.dirty = False
                self.io_writeback_20_bits_debugInfo_issueTime.dirty = False
                self.io_writeback_20_bits_debugInfo_writebackTime.dirty = False
                self.io_writeback_20_bits_debugInfo_runahead_checkpoint_id.dirty = False
                self.io_writeback_20_bits_debugInfo_tlbFirstReqTime.dirty = False
                self.io_writeback_20_bits_debugInfo_tlbRespTime.dirty = False
                self.io_writeback_20_bits_debug_seqNum.dirty = False
                self.io_writeback_19_valid.dirty = False
                self.io_writeback_19_bits_data_0.dirty = False
                self.io_writeback_19_bits_pdest.dirty = False
                self.io_writeback_19_bits_robIdx_flag.dirty = False
                self.io_writeback_19_bits_robIdx_value.dirty = False
                self.io_writeback_19_bits_intWen.dirty = False
                self.io_writeback_19_bits_exceptionVec_0.dirty = False
                self.io_writeback_19_bits_exceptionVec_1.dirty = False
                self.io_writeback_19_bits_exceptionVec_2.dirty = False
                self.io_writeback_19_bits_exceptionVec_3.dirty = False
                self.io_writeback_19_bits_exceptionVec_4.dirty = False
                self.io_writeback_19_bits_exceptionVec_5.dirty = False
                self.io_writeback_19_bits_exceptionVec_6.dirty = False
                self.io_writeback_19_bits_exceptionVec_7.dirty = False
                self.io_writeback_19_bits_exceptionVec_8.dirty = False
                self.io_writeback_19_bits_exceptionVec_9.dirty = False
                self.io_writeback_19_bits_exceptionVec_10.dirty = False
                self.io_writeback_19_bits_exceptionVec_11.dirty = False
                self.io_writeback_19_bits_exceptionVec_12.dirty = False
                self.io_writeback_19_bits_exceptionVec_13.dirty = False
                self.io_writeback_19_bits_exceptionVec_14.dirty = False
                self.io_writeback_19_bits_exceptionVec_15.dirty = False
                self.io_writeback_19_bits_exceptionVec_16.dirty = False
                self.io_writeback_19_bits_exceptionVec_17.dirty = False
                self.io_writeback_19_bits_exceptionVec_18.dirty = False
                self.io_writeback_19_bits_exceptionVec_19.dirty = False
                self.io_writeback_19_bits_exceptionVec_20.dirty = False
                self.io_writeback_19_bits_exceptionVec_21.dirty = False
                self.io_writeback_19_bits_exceptionVec_22.dirty = False
                self.io_writeback_19_bits_exceptionVec_23.dirty = False
                self.io_writeback_19_bits_flushPipe.dirty = False
                self.io_writeback_19_bits_sqIdx_flag.dirty = False
                self.io_writeback_19_bits_sqIdx_value.dirty = False
                self.io_writeback_19_bits_trigger.dirty = False
                self.io_writeback_19_bits_debug_isMMIO.dirty = False
                self.io_writeback_19_bits_debug_isNCIO.dirty = False
                self.io_writeback_19_bits_debug_isPerfCnt.dirty = False
                self.io_writeback_19_bits_debug_paddr.dirty = False
                self.io_writeback_19_bits_debug_vaddr.dirty = False
                self.io_writeback_19_bits_debugInfo_eliminatedMove.dirty = False
                self.io_writeback_19_bits_debugInfo_renameTime.dirty = False
                self.io_writeback_19_bits_debugInfo_dispatchTime.dirty = False
                self.io_writeback_19_bits_debugInfo_enqRsTime.dirty = False
                self.io_writeback_19_bits_debugInfo_selectTime.dirty = False
                self.io_writeback_19_bits_debugInfo_issueTime.dirty = False
                self.io_writeback_19_bits_debugInfo_writebackTime.dirty = False
                self.io_writeback_19_bits_debugInfo_runahead_checkpoint_id.dirty = False
                self.io_writeback_19_bits_debugInfo_tlbFirstReqTime.dirty = False
                self.io_writeback_19_bits_debugInfo_tlbRespTime.dirty = False
                self.io_writeback_19_bits_debug_seqNum.dirty = False
                self.io_writeback_18_valid.dirty = False
                self.io_writeback_18_bits_data_0.dirty = False
                self.io_writeback_18_bits_pdest.dirty = False
                self.io_writeback_18_bits_robIdx_flag.dirty = False
                self.io_writeback_18_bits_robIdx_value.dirty = False
                self.io_writeback_18_bits_intWen.dirty = False
                self.io_writeback_18_bits_exceptionVec_0.dirty = False
                self.io_writeback_18_bits_exceptionVec_1.dirty = False
                self.io_writeback_18_bits_exceptionVec_2.dirty = False
                self.io_writeback_18_bits_exceptionVec_3.dirty = False
                self.io_writeback_18_bits_exceptionVec_4.dirty = False
                self.io_writeback_18_bits_exceptionVec_5.dirty = False
                self.io_writeback_18_bits_exceptionVec_6.dirty = False
                self.io_writeback_18_bits_exceptionVec_7.dirty = False
                self.io_writeback_18_bits_exceptionVec_8.dirty = False
                self.io_writeback_18_bits_exceptionVec_9.dirty = False
                self.io_writeback_18_bits_exceptionVec_10.dirty = False
                self.io_writeback_18_bits_exceptionVec_11.dirty = False
                self.io_writeback_18_bits_exceptionVec_12.dirty = False
                self.io_writeback_18_bits_exceptionVec_13.dirty = False
                self.io_writeback_18_bits_exceptionVec_14.dirty = False
                self.io_writeback_18_bits_exceptionVec_15.dirty = False
                self.io_writeback_18_bits_exceptionVec_16.dirty = False
                self.io_writeback_18_bits_exceptionVec_17.dirty = False
                self.io_writeback_18_bits_exceptionVec_18.dirty = False
                self.io_writeback_18_bits_exceptionVec_19.dirty = False
                self.io_writeback_18_bits_exceptionVec_20.dirty = False
                self.io_writeback_18_bits_exceptionVec_21.dirty = False
                self.io_writeback_18_bits_exceptionVec_22.dirty = False
                self.io_writeback_18_bits_exceptionVec_23.dirty = False
                self.io_writeback_18_bits_flushPipe.dirty = False
                self.io_writeback_18_bits_sqIdx_flag.dirty = False
                self.io_writeback_18_bits_sqIdx_value.dirty = False
                self.io_writeback_18_bits_trigger.dirty = False
                self.io_writeback_18_bits_debug_isMMIO.dirty = False
                self.io_writeback_18_bits_debug_isNCIO.dirty = False
                self.io_writeback_18_bits_debug_isPerfCnt.dirty = False
                self.io_writeback_18_bits_debug_paddr.dirty = False
                self.io_writeback_18_bits_debug_vaddr.dirty = False
                self.io_writeback_18_bits_debugInfo_eliminatedMove.dirty = False
                self.io_writeback_18_bits_debugInfo_renameTime.dirty = False
                self.io_writeback_18_bits_debugInfo_dispatchTime.dirty = False
                self.io_writeback_18_bits_debugInfo_enqRsTime.dirty = False
                self.io_writeback_18_bits_debugInfo_selectTime.dirty = False
                self.io_writeback_18_bits_debugInfo_issueTime.dirty = False
                self.io_writeback_18_bits_debugInfo_writebackTime.dirty = False
                self.io_writeback_18_bits_debugInfo_runahead_checkpoint_id.dirty = False
                self.io_writeback_18_bits_debugInfo_tlbFirstReqTime.dirty = False
                self.io_writeback_18_bits_debugInfo_tlbRespTime.dirty = False
                self.io_writeback_18_bits_debug_seqNum.dirty = False
                self.io_writeback_17_valid.dirty = False
                self.io_writeback_17_bits_data_0.dirty = False
                self.io_writeback_17_bits_data_1.dirty = False
                self.io_writeback_17_bits_data_2.dirty = False
                self.io_writeback_17_bits_pdest.dirty = False
                self.io_writeback_17_bits_robIdx_flag.dirty = False
                self.io_writeback_17_bits_robIdx_value.dirty = False
                self.io_writeback_17_bits_vecWen.dirty = False
                self.io_writeback_17_bits_v0Wen.dirty = False
                self.io_writeback_17_bits_fflags.dirty = False
                self.io_writeback_17_bits_wflags.dirty = False
                self.io_writeback_17_bits_debugInfo_eliminatedMove.dirty = False
                self.io_writeback_17_bits_debugInfo_renameTime.dirty = False
                self.io_writeback_17_bits_debugInfo_dispatchTime.dirty = False
                self.io_writeback_17_bits_debugInfo_enqRsTime.dirty = False
                self.io_writeback_17_bits_debugInfo_selectTime.dirty = False
                self.io_writeback_17_bits_debugInfo_issueTime.dirty = False
                self.io_writeback_17_bits_debugInfo_writebackTime.dirty = False
                self.io_writeback_17_bits_debugInfo_runahead_checkpoint_id.dirty = False
                self.io_writeback_17_bits_debugInfo_tlbFirstReqTime.dirty = False
                self.io_writeback_17_bits_debugInfo_tlbRespTime.dirty = False
                self.io_writeback_17_bits_debug_seqNum.dirty = False
                self.io_writeback_16_valid.dirty = False
                self.io_writeback_16_bits_data_0.dirty = False
                self.io_writeback_16_bits_data_1.dirty = False
                self.io_writeback_16_bits_data_2.dirty = False
                self.io_writeback_16_bits_data_3.dirty = False
                self.io_writeback_16_bits_pdest.dirty = False
                self.io_writeback_16_bits_robIdx_flag.dirty = False
                self.io_writeback_16_bits_robIdx_value.dirty = False
                self.io_writeback_16_bits_fpWen.dirty = False
                self.io_writeback_16_bits_vecWen.dirty = False
                self.io_writeback_16_bits_v0Wen.dirty = False
                self.io_writeback_16_bits_fflags.dirty = False
                self.io_writeback_16_bits_wflags.dirty = False
                self.io_writeback_16_bits_debugInfo_eliminatedMove.dirty = False
                self.io_writeback_16_bits_debugInfo_renameTime.dirty = False
                self.io_writeback_16_bits_debugInfo_dispatchTime.dirty = False
                self.io_writeback_16_bits_debugInfo_enqRsTime.dirty = False
                self.io_writeback_16_bits_debugInfo_selectTime.dirty = False
                self.io_writeback_16_bits_debugInfo_issueTime.dirty = False
                self.io_writeback_16_bits_debugInfo_writebackTime.dirty = False
                self.io_writeback_16_bits_debugInfo_runahead_checkpoint_id.dirty = False
                self.io_writeback_16_bits_debugInfo_tlbFirstReqTime.dirty = False
                self.io_writeback_16_bits_debugInfo_tlbRespTime.dirty = False
                self.io_writeback_16_bits_debug_seqNum.dirty = False
                self.io_writeback_15_valid.dirty = False
                self.io_writeback_15_bits_data_0.dirty = False
                self.io_writeback_15_bits_data_1.dirty = False
                self.io_writeback_15_bits_data_2.dirty = False
                self.io_writeback_15_bits_pdest.dirty = False
                self.io_writeback_15_bits_robIdx_flag.dirty = False
                self.io_writeback_15_bits_robIdx_value.dirty = False
                self.io_writeback_15_bits_vecWen.dirty = False
                self.io_writeback_15_bits_v0Wen.dirty = False
                self.io_writeback_15_bits_fflags.dirty = False
                self.io_writeback_15_bits_wflags.dirty = False
                self.io_writeback_15_bits_vxsat.dirty = False
                self.io_writeback_15_bits_debugInfo_eliminatedMove.dirty = False
                self.io_writeback_15_bits_debugInfo_renameTime.dirty = False
                self.io_writeback_15_bits_debugInfo_dispatchTime.dirty = False
                self.io_writeback_15_bits_debugInfo_enqRsTime.dirty = False
                self.io_writeback_15_bits_debugInfo_selectTime.dirty = False
                self.io_writeback_15_bits_debugInfo_issueTime.dirty = False
                self.io_writeback_15_bits_debugInfo_writebackTime.dirty = False
                self.io_writeback_15_bits_debugInfo_runahead_checkpoint_id.dirty = False
                self.io_writeback_15_bits_debugInfo_tlbFirstReqTime.dirty = False
                self.io_writeback_15_bits_debugInfo_tlbRespTime.dirty = False
                self.io_writeback_15_bits_debug_seqNum.dirty = False
                self.io_writeback_14_valid.dirty = False
                self.io_writeback_14_bits_data_0.dirty = False
                self.io_writeback_14_bits_data_1.dirty = False
                self.io_writeback_14_bits_data_2.dirty = False
                self.io_writeback_14_bits_data_3.dirty = False
                self.io_writeback_14_bits_data_4.dirty = False
                self.io_writeback_14_bits_data_5.dirty = False
                self.io_writeback_14_bits_pdest.dirty = False
                self.io_writeback_14_bits_robIdx_flag.dirty = False
                self.io_writeback_14_bits_robIdx_value.dirty = False
                self.io_writeback_14_bits_intWen.dirty = False
                self.io_writeback_14_bits_fpWen.dirty = False
                self.io_writeback_14_bits_vecWen.dirty = False
                self.io_writeback_14_bits_v0Wen.dirty = False
                self.io_writeback_14_bits_vlWen.dirty = False
                self.io_writeback_14_bits_fflags.dirty = False
                self.io_writeback_14_bits_wflags.dirty = False
                self.io_writeback_14_bits_exceptionVec_2.dirty = False
                self.io_writeback_14_bits_debugInfo_eliminatedMove.dirty = False
                self.io_writeback_14_bits_debugInfo_renameTime.dirty = False
                self.io_writeback_14_bits_debugInfo_dispatchTime.dirty = False
                self.io_writeback_14_bits_debugInfo_enqRsTime.dirty = False
                self.io_writeback_14_bits_debugInfo_selectTime.dirty = False
                self.io_writeback_14_bits_debugInfo_issueTime.dirty = False
                self.io_writeback_14_bits_debugInfo_writebackTime.dirty = False
                self.io_writeback_14_bits_debugInfo_runahead_checkpoint_id.dirty = False
                self.io_writeback_14_bits_debugInfo_tlbFirstReqTime.dirty = False
                self.io_writeback_14_bits_debugInfo_tlbRespTime.dirty = False
                self.io_writeback_14_bits_debug_seqNum.dirty = False
                self.io_writeback_13_valid.dirty = False
                self.io_writeback_13_bits_data_0.dirty = False
                self.io_writeback_13_bits_data_1.dirty = False
                self.io_writeback_13_bits_data_2.dirty = False
                self.io_writeback_13_bits_pdest.dirty = False
                self.io_writeback_13_bits_robIdx_flag.dirty = False
                self.io_writeback_13_bits_robIdx_value.dirty = False
                self.io_writeback_13_bits_vecWen.dirty = False
                self.io_writeback_13_bits_v0Wen.dirty = False
                self.io_writeback_13_bits_fflags.dirty = False
                self.io_writeback_13_bits_wflags.dirty = False
                self.io_writeback_13_bits_vxsat.dirty = False
                self.io_writeback_13_bits_exceptionVec_2.dirty = False
                self.io_writeback_13_bits_debugInfo_eliminatedMove.dirty = False
                self.io_writeback_13_bits_debugInfo_renameTime.dirty = False
                self.io_writeback_13_bits_debugInfo_dispatchTime.dirty = False
                self.io_writeback_13_bits_debugInfo_enqRsTime.dirty = False
                self.io_writeback_13_bits_debugInfo_selectTime.dirty = False
                self.io_writeback_13_bits_debugInfo_issueTime.dirty = False
                self.io_writeback_13_bits_debugInfo_writebackTime.dirty = False
                self.io_writeback_13_bits_debugInfo_runahead_checkpoint_id.dirty = False
                self.io_writeback_13_bits_debugInfo_tlbFirstReqTime.dirty = False
                self.io_writeback_13_bits_debugInfo_tlbRespTime.dirty = False
                self.io_writeback_13_bits_debug_seqNum.dirty = False
                self.io_writeback_7_valid.dirty = False
                self.io_writeback_7_bits_data_0.dirty = False
                self.io_writeback_7_bits_data_1.dirty = False
                self.io_writeback_7_bits_pdest.dirty = False
                self.io_writeback_7_bits_robIdx_flag.dirty = False
                self.io_writeback_7_bits_robIdx_value.dirty = False
                self.io_writeback_7_bits_intWen.dirty = False
                self.io_writeback_7_bits_redirect_valid.dirty = False
                self.io_writeback_7_bits_redirect_bits_isRVC.dirty = False
                self.io_writeback_7_bits_redirect_bits_robIdx_flag.dirty = False
                self.io_writeback_7_bits_redirect_bits_robIdx_value.dirty = False
                self.io_writeback_7_bits_redirect_bits_ftqIdx_flag.dirty = False
                self.io_writeback_7_bits_redirect_bits_ftqIdx_value.dirty = False
                self.io_writeback_7_bits_redirect_bits_ftqOffset.dirty = False
                self.io_writeback_7_bits_redirect_bits_level.dirty = False
                self.io_writeback_7_bits_redirect_bits_interrupt.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_pc.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_ssp.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_sctr.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_ghr.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_target.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_taken.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_shift.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF.dirty = False
                self.io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF.dirty = False
                self.io_writeback_7_bits_redirect_bits_fullTarget.dirty = False
                self.io_writeback_7_bits_redirect_bits_stFtqIdx_flag.dirty = False
                self.io_writeback_7_bits_redirect_bits_stFtqIdx_value.dirty = False
                self.io_writeback_7_bits_redirect_bits_stFtqOffset.dirty = False
                self.io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id.dirty = False
                self.io_writeback_7_bits_redirect_bits_debugIsCtrl.dirty = False
                self.io_writeback_7_bits_redirect_bits_debugIsMemVio.dirty = False
                self.io_writeback_7_bits_exceptionVec_2.dirty = False
                self.io_writeback_7_bits_exceptionVec_3.dirty = False
                self.io_writeback_7_bits_exceptionVec_8.dirty = False
                self.io_writeback_7_bits_exceptionVec_9.dirty = False
                self.io_writeback_7_bits_exceptionVec_10.dirty = False
                self.io_writeback_7_bits_exceptionVec_11.dirty = False
                self.io_writeback_7_bits_exceptionVec_22.dirty = False
                self.io_writeback_7_bits_flushPipe.dirty = False
                self.io_writeback_7_bits_predecodeInfo_valid.dirty = False
                self.io_writeback_7_bits_predecodeInfo_isRVC.dirty = False
                self.io_writeback_7_bits_predecodeInfo_brType.dirty = False
                self.io_writeback_7_bits_predecodeInfo_isCall.dirty = False
                self.io_writeback_7_bits_predecodeInfo_isRet.dirty = False
                self.io_writeback_7_bits_debug_isPerfCnt.dirty = False
                self.io_writeback_7_bits_debugInfo_eliminatedMove.dirty = False
                self.io_writeback_7_bits_debugInfo_renameTime.dirty = False
                self.io_writeback_7_bits_debugInfo_dispatchTime.dirty = False
                self.io_writeback_7_bits_debugInfo_enqRsTime.dirty = False
                self.io_writeback_7_bits_debugInfo_selectTime.dirty = False
                self.io_writeback_7_bits_debugInfo_issueTime.dirty = False
                self.io_writeback_7_bits_debugInfo_writebackTime.dirty = False
                self.io_writeback_7_bits_debugInfo_runahead_checkpoint_id.dirty = False
                self.io_writeback_7_bits_debugInfo_tlbFirstReqTime.dirty = False
                self.io_writeback_7_bits_debugInfo_tlbRespTime.dirty = False
                self.io_writeback_7_bits_debug_seqNum.dirty = False
                self.io_writeback_5_valid.dirty = False
                self.io_writeback_5_bits_redirect_valid.dirty = False
                self.io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred.dirty = False
                self.io_writeback_3_valid.dirty = False
                self.io_writeback_3_bits_redirect_valid.dirty = False
                self.io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred.dirty = False
                self.io_writeback_1_valid.dirty = False
                self.io_writeback_1_bits_redirect_valid.dirty = False
                self.io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred.dirty = False
                self.io_exuWriteback_26_valid.dirty = False
                self.io_exuWriteback_26_bits_robIdx_value.dirty = False
                self.io_exuWriteback_25_valid.dirty = False
                self.io_exuWriteback_25_bits_robIdx_value.dirty = False
                self.io_exuWriteback_24_valid.dirty = False
                self.io_exuWriteback_24_bits_data_0.dirty = False
                self.io_exuWriteback_24_bits_pdest.dirty = False
                self.io_exuWriteback_24_bits_robIdx_value.dirty = False
                self.io_exuWriteback_24_bits_vecWen.dirty = False
                self.io_exuWriteback_24_bits_v0Wen.dirty = False
                self.io_exuWriteback_24_bits_vls_vdIdx.dirty = False
                self.io_exuWriteback_24_bits_debug_isMMIO.dirty = False
                self.io_exuWriteback_24_bits_debug_isNCIO.dirty = False
                self.io_exuWriteback_24_bits_debug_isPerfCnt.dirty = False
                self.io_exuWriteback_24_bits_debug_paddr.dirty = False
                self.io_exuWriteback_23_valid.dirty = False
                self.io_exuWriteback_23_bits_data_0.dirty = False
                self.io_exuWriteback_23_bits_pdest.dirty = False
                self.io_exuWriteback_23_bits_robIdx_value.dirty = False
                self.io_exuWriteback_23_bits_vecWen.dirty = False
                self.io_exuWriteback_23_bits_v0Wen.dirty = False
                self.io_exuWriteback_23_bits_vls_vdIdx.dirty = False
                self.io_exuWriteback_23_bits_debug_isMMIO.dirty = False
                self.io_exuWriteback_23_bits_debug_isNCIO.dirty = False
                self.io_exuWriteback_23_bits_debug_isPerfCnt.dirty = False
                self.io_exuWriteback_23_bits_debug_paddr.dirty = False
                self.io_exuWriteback_22_valid.dirty = False
                self.io_exuWriteback_22_bits_data_0.dirty = False
                self.io_exuWriteback_22_bits_robIdx_value.dirty = False
                self.io_exuWriteback_22_bits_lqIdx_value.dirty = False
                self.io_exuWriteback_22_bits_debug_isMMIO.dirty = False
                self.io_exuWriteback_22_bits_debug_isNCIO.dirty = False
                self.io_exuWriteback_22_bits_debug_isPerfCnt.dirty = False
                self.io_exuWriteback_22_bits_debug_paddr.dirty = False
                self.io_exuWriteback_21_valid.dirty = False
                self.io_exuWriteback_21_bits_data_0.dirty = False
                self.io_exuWriteback_21_bits_robIdx_value.dirty = False
                self.io_exuWriteback_21_bits_lqIdx_value.dirty = False
                self.io_exuWriteback_21_bits_debug_isMMIO.dirty = False
                self.io_exuWriteback_21_bits_debug_isNCIO.dirty = False
                self.io_exuWriteback_21_bits_debug_isPerfCnt.dirty = False
                self.io_exuWriteback_21_bits_debug_paddr.dirty = False
                self.io_exuWriteback_20_valid.dirty = False
                self.io_exuWriteback_20_bits_data_0.dirty = False
                self.io_exuWriteback_20_bits_robIdx_value.dirty = False
                self.io_exuWriteback_20_bits_lqIdx_value.dirty = False
                self.io_exuWriteback_20_bits_debug_isMMIO.dirty = False
                self.io_exuWriteback_20_bits_debug_isNCIO.dirty = False
                self.io_exuWriteback_20_bits_debug_isPerfCnt.dirty = False
                self.io_exuWriteback_20_bits_debug_paddr.dirty = False
                self.io_exuWriteback_19_valid.dirty = False
                self.io_exuWriteback_19_bits_data_0.dirty = False
                self.io_exuWriteback_19_bits_robIdx_value.dirty = False
                self.io_exuWriteback_19_bits_sqIdx_value.dirty = False
                self.io_exuWriteback_19_bits_debug_isMMIO.dirty = False
                self.io_exuWriteback_19_bits_debug_isNCIO.dirty = False
                self.io_exuWriteback_19_bits_debug_isPerfCnt.dirty = False
                self.io_exuWriteback_19_bits_debug_paddr.dirty = False
                self.io_exuWriteback_18_valid.dirty = False
                self.io_exuWriteback_18_bits_data_0.dirty = False
                self.io_exuWriteback_18_bits_robIdx_value.dirty = False
                self.io_exuWriteback_18_bits_sqIdx_value.dirty = False
                self.io_exuWriteback_18_bits_debug_isMMIO.dirty = False
                self.io_exuWriteback_18_bits_debug_isNCIO.dirty = False
                self.io_exuWriteback_18_bits_debug_isPerfCnt.dirty = False
                self.io_exuWriteback_18_bits_debug_paddr.dirty = False
                self.io_exuWriteback_17_valid.dirty = False
                self.io_exuWriteback_17_bits_data_0.dirty = False
                self.io_exuWriteback_17_bits_robIdx_value.dirty = False
                self.io_exuWriteback_17_bits_fflags.dirty = False
                self.io_exuWriteback_17_bits_wflags.dirty = False
                self.io_exuWriteback_16_valid.dirty = False
                self.io_exuWriteback_16_bits_data_0.dirty = False
                self.io_exuWriteback_16_bits_robIdx_value.dirty = False
                self.io_exuWriteback_16_bits_fflags.dirty = False
                self.io_exuWriteback_16_bits_wflags.dirty = False
                self.io_exuWriteback_15_valid.dirty = False
                self.io_exuWriteback_15_bits_data_0.dirty = False
                self.io_exuWriteback_15_bits_robIdx_value.dirty = False
                self.io_exuWriteback_15_bits_fflags.dirty = False
                self.io_exuWriteback_15_bits_wflags.dirty = False
                self.io_exuWriteback_15_bits_vxsat.dirty = False
                self.io_exuWriteback_14_valid.dirty = False
                self.io_exuWriteback_14_bits_data_0.dirty = False
                self.io_exuWriteback_14_bits_robIdx_value.dirty = False
                self.io_exuWriteback_14_bits_fflags.dirty = False
                self.io_exuWriteback_14_bits_wflags.dirty = False
                self.io_exuWriteback_13_valid.dirty = False
                self.io_exuWriteback_13_bits_data_0.dirty = False
                self.io_exuWriteback_13_bits_robIdx_value.dirty = False
                self.io_exuWriteback_13_bits_fflags.dirty = False
                self.io_exuWriteback_13_bits_wflags.dirty = False
                self.io_exuWriteback_13_bits_vxsat.dirty = False
                self.io_exuWriteback_12_valid.dirty = False
                self.io_exuWriteback_12_bits_data_0.dirty = False
                self.io_exuWriteback_12_bits_robIdx_value.dirty = False
                self.io_exuWriteback_12_bits_fflags.dirty = False
                self.io_exuWriteback_12_bits_wflags.dirty = False
                self.io_exuWriteback_11_valid.dirty = False
                self.io_exuWriteback_11_bits_data_0.dirty = False
                self.io_exuWriteback_11_bits_robIdx_value.dirty = False
                self.io_exuWriteback_11_bits_fflags.dirty = False
                self.io_exuWriteback_11_bits_wflags.dirty = False
                self.io_exuWriteback_10_valid.dirty = False
                self.io_exuWriteback_10_bits_data_0.dirty = False
                self.io_exuWriteback_10_bits_robIdx_value.dirty = False
                self.io_exuWriteback_10_bits_fflags.dirty = False
                self.io_exuWriteback_10_bits_wflags.dirty = False
                self.io_exuWriteback_9_valid.dirty = False
                self.io_exuWriteback_9_bits_data_0.dirty = False
                self.io_exuWriteback_9_bits_robIdx_value.dirty = False
                self.io_exuWriteback_9_bits_fflags.dirty = False
                self.io_exuWriteback_9_bits_wflags.dirty = False
                self.io_exuWriteback_8_valid.dirty = False
                self.io_exuWriteback_8_bits_data_0.dirty = False
                self.io_exuWriteback_8_bits_robIdx_value.dirty = False
                self.io_exuWriteback_8_bits_fflags.dirty = False
                self.io_exuWriteback_8_bits_wflags.dirty = False
                self.io_exuWriteback_7_valid.dirty = False
                self.io_exuWriteback_7_bits_data_0.dirty = False
                self.io_exuWriteback_7_bits_robIdx_value.dirty = False
                self.io_exuWriteback_7_bits_debug_isPerfCnt.dirty = False
                self.io_exuWriteback_6_valid.dirty = False
                self.io_exuWriteback_6_bits_data_0.dirty = False
                self.io_exuWriteback_6_bits_robIdx_value.dirty = False
                self.io_exuWriteback_5_valid.dirty = False
                self.io_exuWriteback_5_bits_data_0.dirty = False
                self.io_exuWriteback_5_bits_robIdx_value.dirty = False
                self.io_exuWriteback_5_bits_redirect_valid.dirty = False
                self.io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken.dirty = False
                self.io_exuWriteback_5_bits_fflags.dirty = False
                self.io_exuWriteback_5_bits_wflags.dirty = False
                self.io_exuWriteback_4_valid.dirty = False
                self.io_exuWriteback_4_bits_data_0.dirty = False
                self.io_exuWriteback_4_bits_robIdx_value.dirty = False
                self.io_exuWriteback_3_valid.dirty = False
                self.io_exuWriteback_3_bits_data_0.dirty = False
                self.io_exuWriteback_3_bits_robIdx_value.dirty = False
                self.io_exuWriteback_3_bits_redirect_valid.dirty = False
                self.io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken.dirty = False
                self.io_exuWriteback_2_valid.dirty = False
                self.io_exuWriteback_2_bits_data_0.dirty = False
                self.io_exuWriteback_2_bits_robIdx_value.dirty = False
                self.io_exuWriteback_1_valid.dirty = False
                self.io_exuWriteback_1_bits_data_0.dirty = False
                self.io_exuWriteback_1_bits_robIdx_value.dirty = False
                self.io_exuWriteback_1_bits_redirect_valid.dirty = False
                self.io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken.dirty = False
                self.io_exuWriteback_0_valid.dirty = False
                self.io_exuWriteback_0_bits_data_0.dirty = False
                self.io_exuWriteback_0_bits_robIdx_value.dirty = False
                self.io_writebackNums_0_bits.dirty = False
                self.io_writebackNums_1_bits.dirty = False
                self.io_writebackNums_2_bits.dirty = False
                self.io_writebackNums_3_bits.dirty = False
                self.io_writebackNums_4_bits.dirty = False
                self.io_writebackNums_5_bits.dirty = False
                self.io_writebackNums_6_bits.dirty = False
                self.io_writebackNums_7_bits.dirty = False
                self.io_writebackNums_8_bits.dirty = False
                self.io_writebackNums_9_bits.dirty = False
                self.io_writebackNums_10_bits.dirty = False
                self.io_writebackNums_11_bits.dirty = False
                self.io_writebackNums_12_bits.dirty = False
                self.io_writebackNums_13_bits.dirty = False
                self.io_writebackNums_14_bits.dirty = False
                self.io_writebackNums_15_bits.dirty = False
                self.io_writebackNums_16_bits.dirty = False
                self.io_writebackNums_17_bits.dirty = False
                self.io_writebackNums_18_bits.dirty = False
                self.io_writebackNums_19_bits.dirty = False
                self.io_writebackNums_20_bits.dirty = False
                self.io_writebackNums_21_bits.dirty = False
                self.io_writebackNums_22_bits.dirty = False
                self.io_writebackNums_23_bits.dirty = False
                self.io_writebackNums_24_bits.dirty = False
                self.io_writebackNeedFlush_0.dirty = False
                self.io_writebackNeedFlush_1.dirty = False
                self.io_writebackNeedFlush_2.dirty = False
                self.io_writebackNeedFlush_6.dirty = False
                self.io_writebackNeedFlush_7.dirty = False
                self.io_writebackNeedFlush_8.dirty = False
                self.io_writebackNeedFlush_9.dirty = False
                self.io_writebackNeedFlush_10.dirty = False
                self.io_writebackNeedFlush_11.dirty = False
                self.io_writebackNeedFlush_12.dirty = False
                self.compare.dirty = False
                self.WriteBack_in_agent_xaction.dirty = False
                self.super_result.dirty = False
                self._is_first_step = False
            self._callback_pending = False

            # Run 1 cycle WITHOUT triggering callbacks yet
            self.agent.run(1, count_cycles=False)

            # Run extra cycles for monitor feedback without counting
            self.agent.run(self._monitor_extra_cycles, count_cycles=False)

            # Wait for monitor callback (without counting cycles)
            wait_count = 0
            while not self._callback_pending and wait_count < 10:
                self.agent.run(1, count_cycles=False)
                wait_count += 1

            # Trigger user callback
            if self._callback_pending and self._user_callback:
                self._user_callback(self)
                self._callback_pending = False

            # NOW increment cycle and trigger callbacks after monitor update
            if self.agent._clock_enabled:
                self.agent._cycle_count += 1
                for callback in self.agent._posedge_callbacks:
                    callback(self.agent._cycle_count)

    def SetUpdateCallback(self, callback: Optional[Callable[['DUTrob'], None]]):
        """Register callback after monitor updates."""
        self._user_callback = callback

    def SetZero(self):
        """Set all pins to zero."""
        self._xpins['io_lsq_mmio_0'].xdata.value = 0
        self._xpins['io_lsq_mmio_1'].xdata.value = 0
        self._xpins['io_lsq_mmio_2'].xdata.value = 0
        self._xpins['io_lsq_uop_0_robIdx_value'].xdata.value = 0
        self._xpins['io_lsq_uop_1_robIdx_value'].xdata.value = 0
        self._xpins['io_lsq_uop_2_robIdx_value'].xdata.value = 0
        self._xpins['compare'].xdata.value = 0
        self._xpins['Mem_in_agent_xaction'].xdata.value = 0
        self._xpins['super_result'].xdata.value = 0
        self._xpins['clock'].xdata.value = 0
        self._xpins['reset'].xdata.value = 0
        self._xpins['io_hartId'].xdata.value = 0
        self._xpins['io_enq_req_0_valid'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_instr'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_pc'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_exceptionVec_0'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_exceptionVec_1'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_exceptionVec_3'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_exceptionVec_12'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_exceptionVec_20'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_exceptionVec_22'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_isFetchMalAddr'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_hasException'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_trigger'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_preDecodeInfo_isRVC'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_crossPageIPFFix'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_ftqPtr_flag'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_ftqPtr_value'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_ftqOffset'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_ldest'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_fuType'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_fuOpType'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_rfWen'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_fpWen'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_vecWen'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_v0Wen'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_vlWen'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_isXSTrap'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_waitForward'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_blockBackward'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_flushPipe'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_vpu_vill'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_vpu_vma'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_vpu_vta'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_vpu_vsew'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_vpu_vlmul'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_vpu_specVill'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_vpu_specVma'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_vpu_specVta'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_vpu_specVsew'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_vpu_specVlmul'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_vlsInstr'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_wfflags'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_isMove'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_isVset'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_firstUop'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_lastUop'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_numWB'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_commitType'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_pdest'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_instrSize'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_dirtyFs'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_dirtyVs'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_traceBlockInPipe_itype'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_traceBlockInPipe_iretire'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_traceBlockInPipe_ilastsize'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_eliminatedMove'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_snapshot'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_lqIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_sqIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_singleStep'].xdata.value = 0
        self._xpins['io_enq_req_0_bits_debug_sim_trig'].xdata.value = 0
        self._xpins['io_enq_req_1_valid'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_instr'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_pc'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_exceptionVec_0'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_exceptionVec_1'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_exceptionVec_3'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_exceptionVec_12'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_exceptionVec_20'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_exceptionVec_22'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_isFetchMalAddr'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_hasException'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_trigger'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_preDecodeInfo_isRVC'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_crossPageIPFFix'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_ftqPtr_flag'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_ftqPtr_value'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_ftqOffset'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_ldest'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_fuType'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_fuOpType'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_rfWen'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_fpWen'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_vecWen'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_v0Wen'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_vlWen'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_isXSTrap'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_waitForward'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_blockBackward'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_flushPipe'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_vpu_vill'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_vpu_vma'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_vpu_vta'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_vpu_vsew'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_vpu_vlmul'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_vpu_specVill'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_vpu_specVma'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_vpu_specVta'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_vpu_specVsew'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_vpu_specVlmul'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_vlsInstr'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_wfflags'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_isMove'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_isVset'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_firstUop'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_lastUop'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_numWB'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_commitType'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_pdest'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_instrSize'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_dirtyFs'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_dirtyVs'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_traceBlockInPipe_itype'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_traceBlockInPipe_iretire'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_traceBlockInPipe_ilastsize'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_eliminatedMove'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_snapshot'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_lqIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_sqIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_singleStep'].xdata.value = 0
        self._xpins['io_enq_req_1_bits_debug_sim_trig'].xdata.value = 0
        self._xpins['io_enq_req_2_valid'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_instr'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_pc'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_exceptionVec_0'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_exceptionVec_1'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_exceptionVec_3'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_exceptionVec_12'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_exceptionVec_20'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_exceptionVec_22'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_isFetchMalAddr'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_hasException'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_trigger'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_preDecodeInfo_isRVC'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_crossPageIPFFix'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_ftqPtr_flag'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_ftqPtr_value'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_ftqOffset'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_ldest'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_fuType'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_fuOpType'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_rfWen'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_fpWen'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_vecWen'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_v0Wen'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_vlWen'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_isXSTrap'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_waitForward'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_blockBackward'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_flushPipe'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_vpu_vill'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_vpu_vma'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_vpu_vta'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_vpu_vsew'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_vpu_vlmul'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_vpu_specVill'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_vpu_specVma'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_vpu_specVta'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_vpu_specVsew'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_vpu_specVlmul'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_vlsInstr'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_wfflags'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_isMove'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_isVset'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_firstUop'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_lastUop'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_numWB'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_commitType'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_pdest'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_instrSize'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_dirtyFs'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_dirtyVs'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_traceBlockInPipe_itype'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_traceBlockInPipe_iretire'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_traceBlockInPipe_ilastsize'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_eliminatedMove'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_snapshot'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_lqIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_sqIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_singleStep'].xdata.value = 0
        self._xpins['io_enq_req_2_bits_debug_sim_trig'].xdata.value = 0
        self._xpins['io_enq_req_3_valid'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_instr'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_pc'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_exceptionVec_0'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_exceptionVec_1'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_exceptionVec_3'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_exceptionVec_12'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_exceptionVec_20'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_exceptionVec_22'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_isFetchMalAddr'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_hasException'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_trigger'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_preDecodeInfo_isRVC'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_crossPageIPFFix'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_ftqPtr_flag'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_ftqPtr_value'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_ftqOffset'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_ldest'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_fuType'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_fuOpType'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_rfWen'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_fpWen'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_vecWen'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_v0Wen'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_vlWen'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_isXSTrap'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_waitForward'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_blockBackward'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_flushPipe'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_vpu_vill'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_vpu_vma'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_vpu_vta'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_vpu_vsew'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_vpu_vlmul'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_vpu_specVill'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_vpu_specVma'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_vpu_specVta'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_vpu_specVsew'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_vpu_specVlmul'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_vlsInstr'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_wfflags'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_isMove'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_isVset'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_firstUop'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_lastUop'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_numWB'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_commitType'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_pdest'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_instrSize'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_dirtyFs'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_dirtyVs'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_traceBlockInPipe_itype'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_traceBlockInPipe_iretire'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_traceBlockInPipe_ilastsize'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_eliminatedMove'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_snapshot'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_lqIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_sqIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_singleStep'].xdata.value = 0
        self._xpins['io_enq_req_3_bits_debug_sim_trig'].xdata.value = 0
        self._xpins['io_enq_req_4_valid'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_instr'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_pc'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_exceptionVec_0'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_exceptionVec_1'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_exceptionVec_3'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_exceptionVec_12'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_exceptionVec_20'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_exceptionVec_22'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_isFetchMalAddr'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_hasException'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_trigger'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_preDecodeInfo_isRVC'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_crossPageIPFFix'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_ftqPtr_flag'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_ftqPtr_value'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_ftqOffset'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_ldest'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_fuType'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_fuOpType'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_rfWen'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_fpWen'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_vecWen'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_v0Wen'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_vlWen'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_isXSTrap'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_waitForward'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_blockBackward'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_flushPipe'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_vpu_vill'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_vpu_vma'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_vpu_vta'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_vpu_vsew'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_vpu_vlmul'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_vpu_specVill'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_vpu_specVma'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_vpu_specVta'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_vpu_specVsew'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_vpu_specVlmul'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_vlsInstr'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_wfflags'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_isMove'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_isVset'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_firstUop'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_lastUop'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_numWB'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_commitType'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_pdest'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_instrSize'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_dirtyFs'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_dirtyVs'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_traceBlockInPipe_itype'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_traceBlockInPipe_iretire'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_traceBlockInPipe_ilastsize'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_eliminatedMove'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_snapshot'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_lqIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_sqIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_singleStep'].xdata.value = 0
        self._xpins['io_enq_req_4_bits_debug_sim_trig'].xdata.value = 0
        self._xpins['io_enq_req_5_valid'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_instr'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_pc'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_exceptionVec_0'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_exceptionVec_1'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_exceptionVec_3'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_exceptionVec_12'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_exceptionVec_20'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_exceptionVec_22'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_isFetchMalAddr'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_hasException'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_trigger'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_preDecodeInfo_isRVC'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_crossPageIPFFix'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_ftqPtr_flag'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_ftqPtr_value'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_ftqOffset'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_ldest'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_fuType'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_fuOpType'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_rfWen'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_fpWen'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_vecWen'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_v0Wen'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_vlWen'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_isXSTrap'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_waitForward'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_blockBackward'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_flushPipe'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_vpu_vill'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_vpu_vma'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_vpu_vta'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_vpu_vsew'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_vpu_vlmul'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_vpu_specVill'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_vpu_specVma'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_vpu_specVta'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_vpu_specVsew'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_vpu_specVlmul'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_vlsInstr'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_wfflags'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_isMove'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_isVset'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_firstUop'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_lastUop'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_numWB'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_commitType'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_pdest'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_instrSize'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_dirtyFs'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_dirtyVs'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_traceBlockInPipe_itype'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_traceBlockInPipe_iretire'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_traceBlockInPipe_ilastsize'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_eliminatedMove'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_snapshot'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_lqIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_sqIdx_value'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_singleStep'].xdata.value = 0
        self._xpins['io_enq_req_5_bits_debug_sim_trig'].xdata.value = 0
        self._xpins['compare'].xdata.value = 0
        self._xpins['rename_in_agent_xaction'].xdata.value = 0
        self._xpins['super_result'].xdata.value = 0
        self._xpins['io_writeback_24_valid'].xdata.value = 0
        self._xpins['io_writeback_24_bits_data_0'].xdata.value = 0
        self._xpins['io_writeback_24_bits_pdest'].xdata.value = 0
        self._xpins['io_writeback_24_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_24_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vecWen'].xdata.value = 0
        self._xpins['io_writeback_24_bits_v0Wen'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vlWen'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_0'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_1'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_3'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_4'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_5'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_6'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_7'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_8'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_9'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_10'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_11'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_12'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_13'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_14'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_15'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_16'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_17'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_18'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_19'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_20'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_21'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_22'].xdata.value = 0
        self._xpins['io_writeback_24_bits_exceptionVec_23'].xdata.value = 0
        self._xpins['io_writeback_24_bits_flushPipe'].xdata.value = 0
        self._xpins['io_writeback_24_bits_replay'].xdata.value = 0
        self._xpins['io_writeback_24_bits_trigger'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_vill'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_vma'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_vta'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_vsew'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_vlmul'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_specVill'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_specVma'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_specVta'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_specVsew'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_specVlmul'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_vm'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_vstart'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_frm'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP32Instr'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP64Instr'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isReduction'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_vxrm'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_vuopIdx'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_lastUop'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_vmask'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_vl'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_nf'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_veew'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_isReverse'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_isExt'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_isNarrow'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_isDstMask'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_isOpMask'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_isMove'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_isDependOldVd'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_isWritePartVd'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vpu_isVleff'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_oldVdPsrc'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vdIdx'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_vdIdxInField'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_isIndexed'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_isMasked'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_isStrided'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_isWhole'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_isVecLoad'].xdata.value = 0
        self._xpins['io_writeback_24_bits_vls_isVlm'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debug_isMMIO'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debug_isNCIO'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debug_paddr'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debug_vaddr'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debugInfo_eliminatedMove'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debugInfo_renameTime'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debugInfo_dispatchTime'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debugInfo_enqRsTime'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debugInfo_selectTime'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debugInfo_issueTime'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debugInfo_writebackTime'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debugInfo_runahead_checkpoint_id'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debugInfo_tlbFirstReqTime'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debugInfo_tlbRespTime'].xdata.value = 0
        self._xpins['io_writeback_24_bits_debug_seqNum'].xdata.value = 0
        self._xpins['io_writeback_23_valid'].xdata.value = 0
        self._xpins['io_writeback_23_bits_data_0'].xdata.value = 0
        self._xpins['io_writeback_23_bits_pdest'].xdata.value = 0
        self._xpins['io_writeback_23_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_23_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vecWen'].xdata.value = 0
        self._xpins['io_writeback_23_bits_v0Wen'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vlWen'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_0'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_1'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_3'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_4'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_5'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_6'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_7'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_8'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_9'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_10'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_11'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_12'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_13'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_14'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_15'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_16'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_17'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_18'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_19'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_20'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_21'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_22'].xdata.value = 0
        self._xpins['io_writeback_23_bits_exceptionVec_23'].xdata.value = 0
        self._xpins['io_writeback_23_bits_flushPipe'].xdata.value = 0
        self._xpins['io_writeback_23_bits_replay'].xdata.value = 0
        self._xpins['io_writeback_23_bits_trigger'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_vill'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_vma'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_vta'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_vsew'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_vlmul'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_specVill'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_specVma'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_specVta'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_specVsew'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_specVlmul'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_vm'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_vstart'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_frm'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP32Instr'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP64Instr'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isReduction'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_vxrm'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_vuopIdx'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_lastUop'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_vmask'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_vl'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_nf'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_veew'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_isReverse'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_isExt'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_isNarrow'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_isDstMask'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_isOpMask'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_isMove'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_isDependOldVd'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_isWritePartVd'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vpu_isVleff'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_oldVdPsrc'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vdIdx'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_vdIdxInField'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_isIndexed'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_isMasked'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_isStrided'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_isWhole'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_isVecLoad'].xdata.value = 0
        self._xpins['io_writeback_23_bits_vls_isVlm'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debug_isMMIO'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debug_isNCIO'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debug_paddr'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debug_vaddr'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debugInfo_eliminatedMove'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debugInfo_renameTime'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debugInfo_dispatchTime'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debugInfo_enqRsTime'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debugInfo_selectTime'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debugInfo_issueTime'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debugInfo_writebackTime'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debugInfo_runahead_checkpoint_id'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debugInfo_tlbFirstReqTime'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debugInfo_tlbRespTime'].xdata.value = 0
        self._xpins['io_writeback_23_bits_debug_seqNum'].xdata.value = 0
        self._xpins['io_writeback_22_valid'].xdata.value = 0
        self._xpins['io_writeback_22_bits_data_0'].xdata.value = 0
        self._xpins['io_writeback_22_bits_pdest'].xdata.value = 0
        self._xpins['io_writeback_22_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_22_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writeback_22_bits_intWen'].xdata.value = 0
        self._xpins['io_writeback_22_bits_fpWen'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_0'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_1'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_3'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_4'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_5'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_6'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_7'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_8'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_9'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_10'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_11'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_12'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_13'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_14'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_15'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_16'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_17'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_18'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_19'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_20'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_21'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_22'].xdata.value = 0
        self._xpins['io_writeback_22_bits_exceptionVec_23'].xdata.value = 0
        self._xpins['io_writeback_22_bits_flushPipe'].xdata.value = 0
        self._xpins['io_writeback_22_bits_replay'].xdata.value = 0
        self._xpins['io_writeback_22_bits_lqIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_22_bits_lqIdx_value'].xdata.value = 0
        self._xpins['io_writeback_22_bits_trigger'].xdata.value = 0
        self._xpins['io_writeback_22_bits_predecodeInfo_valid'].xdata.value = 0
        self._xpins['io_writeback_22_bits_predecodeInfo_isRVC'].xdata.value = 0
        self._xpins['io_writeback_22_bits_predecodeInfo_brType'].xdata.value = 0
        self._xpins['io_writeback_22_bits_predecodeInfo_isCall'].xdata.value = 0
        self._xpins['io_writeback_22_bits_predecodeInfo_isRet'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debug_isMMIO'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debug_isNCIO'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debug_paddr'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debug_vaddr'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debugInfo_eliminatedMove'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debugInfo_renameTime'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debugInfo_dispatchTime'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debugInfo_enqRsTime'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debugInfo_selectTime'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debugInfo_issueTime'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debugInfo_writebackTime'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debugInfo_runahead_checkpoint_id'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debugInfo_tlbFirstReqTime'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debugInfo_tlbRespTime'].xdata.value = 0
        self._xpins['io_writeback_22_bits_debug_seqNum'].xdata.value = 0
        self._xpins['io_writeback_21_valid'].xdata.value = 0
        self._xpins['io_writeback_21_bits_data_0'].xdata.value = 0
        self._xpins['io_writeback_21_bits_pdest'].xdata.value = 0
        self._xpins['io_writeback_21_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_21_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writeback_21_bits_intWen'].xdata.value = 0
        self._xpins['io_writeback_21_bits_fpWen'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_0'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_1'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_3'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_4'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_5'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_6'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_7'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_8'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_9'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_10'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_11'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_12'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_13'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_14'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_15'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_16'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_17'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_18'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_19'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_20'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_21'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_22'].xdata.value = 0
        self._xpins['io_writeback_21_bits_exceptionVec_23'].xdata.value = 0
        self._xpins['io_writeback_21_bits_flushPipe'].xdata.value = 0
        self._xpins['io_writeback_21_bits_replay'].xdata.value = 0
        self._xpins['io_writeback_21_bits_lqIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_21_bits_lqIdx_value'].xdata.value = 0
        self._xpins['io_writeback_21_bits_trigger'].xdata.value = 0
        self._xpins['io_writeback_21_bits_predecodeInfo_valid'].xdata.value = 0
        self._xpins['io_writeback_21_bits_predecodeInfo_isRVC'].xdata.value = 0
        self._xpins['io_writeback_21_bits_predecodeInfo_brType'].xdata.value = 0
        self._xpins['io_writeback_21_bits_predecodeInfo_isCall'].xdata.value = 0
        self._xpins['io_writeback_21_bits_predecodeInfo_isRet'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debug_isMMIO'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debug_isNCIO'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debug_paddr'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debug_vaddr'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debugInfo_eliminatedMove'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debugInfo_renameTime'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debugInfo_dispatchTime'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debugInfo_enqRsTime'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debugInfo_selectTime'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debugInfo_issueTime'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debugInfo_writebackTime'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debugInfo_runahead_checkpoint_id'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debugInfo_tlbFirstReqTime'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debugInfo_tlbRespTime'].xdata.value = 0
        self._xpins['io_writeback_21_bits_debug_seqNum'].xdata.value = 0
        self._xpins['io_writeback_20_valid'].xdata.value = 0
        self._xpins['io_writeback_20_bits_data_0'].xdata.value = 0
        self._xpins['io_writeback_20_bits_pdest'].xdata.value = 0
        self._xpins['io_writeback_20_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_20_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writeback_20_bits_intWen'].xdata.value = 0
        self._xpins['io_writeback_20_bits_fpWen'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_0'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_1'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_3'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_4'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_5'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_6'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_7'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_8'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_9'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_10'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_11'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_12'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_13'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_14'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_15'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_16'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_17'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_18'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_19'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_20'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_21'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_22'].xdata.value = 0
        self._xpins['io_writeback_20_bits_exceptionVec_23'].xdata.value = 0
        self._xpins['io_writeback_20_bits_flushPipe'].xdata.value = 0
        self._xpins['io_writeback_20_bits_replay'].xdata.value = 0
        self._xpins['io_writeback_20_bits_lqIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_20_bits_lqIdx_value'].xdata.value = 0
        self._xpins['io_writeback_20_bits_trigger'].xdata.value = 0
        self._xpins['io_writeback_20_bits_predecodeInfo_valid'].xdata.value = 0
        self._xpins['io_writeback_20_bits_predecodeInfo_isRVC'].xdata.value = 0
        self._xpins['io_writeback_20_bits_predecodeInfo_brType'].xdata.value = 0
        self._xpins['io_writeback_20_bits_predecodeInfo_isCall'].xdata.value = 0
        self._xpins['io_writeback_20_bits_predecodeInfo_isRet'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debug_isMMIO'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debug_isNCIO'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debug_paddr'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debug_vaddr'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debugInfo_eliminatedMove'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debugInfo_renameTime'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debugInfo_dispatchTime'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debugInfo_enqRsTime'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debugInfo_selectTime'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debugInfo_issueTime'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debugInfo_writebackTime'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debugInfo_runahead_checkpoint_id'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debugInfo_tlbFirstReqTime'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debugInfo_tlbRespTime'].xdata.value = 0
        self._xpins['io_writeback_20_bits_debug_seqNum'].xdata.value = 0
        self._xpins['io_writeback_19_valid'].xdata.value = 0
        self._xpins['io_writeback_19_bits_data_0'].xdata.value = 0
        self._xpins['io_writeback_19_bits_pdest'].xdata.value = 0
        self._xpins['io_writeback_19_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_19_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writeback_19_bits_intWen'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_0'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_1'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_3'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_4'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_5'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_6'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_7'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_8'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_9'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_10'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_11'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_12'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_13'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_14'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_15'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_16'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_17'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_18'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_19'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_20'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_21'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_22'].xdata.value = 0
        self._xpins['io_writeback_19_bits_exceptionVec_23'].xdata.value = 0
        self._xpins['io_writeback_19_bits_flushPipe'].xdata.value = 0
        self._xpins['io_writeback_19_bits_sqIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_19_bits_sqIdx_value'].xdata.value = 0
        self._xpins['io_writeback_19_bits_trigger'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debug_isMMIO'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debug_isNCIO'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debug_paddr'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debug_vaddr'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debugInfo_eliminatedMove'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debugInfo_renameTime'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debugInfo_dispatchTime'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debugInfo_enqRsTime'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debugInfo_selectTime'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debugInfo_issueTime'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debugInfo_writebackTime'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debugInfo_runahead_checkpoint_id'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debugInfo_tlbFirstReqTime'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debugInfo_tlbRespTime'].xdata.value = 0
        self._xpins['io_writeback_19_bits_debug_seqNum'].xdata.value = 0
        self._xpins['io_writeback_18_valid'].xdata.value = 0
        self._xpins['io_writeback_18_bits_data_0'].xdata.value = 0
        self._xpins['io_writeback_18_bits_pdest'].xdata.value = 0
        self._xpins['io_writeback_18_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_18_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writeback_18_bits_intWen'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_0'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_1'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_3'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_4'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_5'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_6'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_7'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_8'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_9'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_10'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_11'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_12'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_13'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_14'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_15'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_16'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_17'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_18'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_19'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_20'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_21'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_22'].xdata.value = 0
        self._xpins['io_writeback_18_bits_exceptionVec_23'].xdata.value = 0
        self._xpins['io_writeback_18_bits_flushPipe'].xdata.value = 0
        self._xpins['io_writeback_18_bits_sqIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_18_bits_sqIdx_value'].xdata.value = 0
        self._xpins['io_writeback_18_bits_trigger'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debug_isMMIO'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debug_isNCIO'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debug_paddr'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debug_vaddr'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debugInfo_eliminatedMove'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debugInfo_renameTime'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debugInfo_dispatchTime'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debugInfo_enqRsTime'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debugInfo_selectTime'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debugInfo_issueTime'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debugInfo_writebackTime'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debugInfo_runahead_checkpoint_id'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debugInfo_tlbFirstReqTime'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debugInfo_tlbRespTime'].xdata.value = 0
        self._xpins['io_writeback_18_bits_debug_seqNum'].xdata.value = 0
        self._xpins['io_writeback_17_valid'].xdata.value = 0
        self._xpins['io_writeback_17_bits_data_0'].xdata.value = 0
        self._xpins['io_writeback_17_bits_data_1'].xdata.value = 0
        self._xpins['io_writeback_17_bits_data_2'].xdata.value = 0
        self._xpins['io_writeback_17_bits_pdest'].xdata.value = 0
        self._xpins['io_writeback_17_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_17_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writeback_17_bits_vecWen'].xdata.value = 0
        self._xpins['io_writeback_17_bits_v0Wen'].xdata.value = 0
        self._xpins['io_writeback_17_bits_fflags'].xdata.value = 0
        self._xpins['io_writeback_17_bits_wflags'].xdata.value = 0
        self._xpins['io_writeback_17_bits_debugInfo_eliminatedMove'].xdata.value = 0
        self._xpins['io_writeback_17_bits_debugInfo_renameTime'].xdata.value = 0
        self._xpins['io_writeback_17_bits_debugInfo_dispatchTime'].xdata.value = 0
        self._xpins['io_writeback_17_bits_debugInfo_enqRsTime'].xdata.value = 0
        self._xpins['io_writeback_17_bits_debugInfo_selectTime'].xdata.value = 0
        self._xpins['io_writeback_17_bits_debugInfo_issueTime'].xdata.value = 0
        self._xpins['io_writeback_17_bits_debugInfo_writebackTime'].xdata.value = 0
        self._xpins['io_writeback_17_bits_debugInfo_runahead_checkpoint_id'].xdata.value = 0
        self._xpins['io_writeback_17_bits_debugInfo_tlbFirstReqTime'].xdata.value = 0
        self._xpins['io_writeback_17_bits_debugInfo_tlbRespTime'].xdata.value = 0
        self._xpins['io_writeback_17_bits_debug_seqNum'].xdata.value = 0
        self._xpins['io_writeback_16_valid'].xdata.value = 0
        self._xpins['io_writeback_16_bits_data_0'].xdata.value = 0
        self._xpins['io_writeback_16_bits_data_1'].xdata.value = 0
        self._xpins['io_writeback_16_bits_data_2'].xdata.value = 0
        self._xpins['io_writeback_16_bits_data_3'].xdata.value = 0
        self._xpins['io_writeback_16_bits_pdest'].xdata.value = 0
        self._xpins['io_writeback_16_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_16_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writeback_16_bits_fpWen'].xdata.value = 0
        self._xpins['io_writeback_16_bits_vecWen'].xdata.value = 0
        self._xpins['io_writeback_16_bits_v0Wen'].xdata.value = 0
        self._xpins['io_writeback_16_bits_fflags'].xdata.value = 0
        self._xpins['io_writeback_16_bits_wflags'].xdata.value = 0
        self._xpins['io_writeback_16_bits_debugInfo_eliminatedMove'].xdata.value = 0
        self._xpins['io_writeback_16_bits_debugInfo_renameTime'].xdata.value = 0
        self._xpins['io_writeback_16_bits_debugInfo_dispatchTime'].xdata.value = 0
        self._xpins['io_writeback_16_bits_debugInfo_enqRsTime'].xdata.value = 0
        self._xpins['io_writeback_16_bits_debugInfo_selectTime'].xdata.value = 0
        self._xpins['io_writeback_16_bits_debugInfo_issueTime'].xdata.value = 0
        self._xpins['io_writeback_16_bits_debugInfo_writebackTime'].xdata.value = 0
        self._xpins['io_writeback_16_bits_debugInfo_runahead_checkpoint_id'].xdata.value = 0
        self._xpins['io_writeback_16_bits_debugInfo_tlbFirstReqTime'].xdata.value = 0
        self._xpins['io_writeback_16_bits_debugInfo_tlbRespTime'].xdata.value = 0
        self._xpins['io_writeback_16_bits_debug_seqNum'].xdata.value = 0
        self._xpins['io_writeback_15_valid'].xdata.value = 0
        self._xpins['io_writeback_15_bits_data_0'].xdata.value = 0
        self._xpins['io_writeback_15_bits_data_1'].xdata.value = 0
        self._xpins['io_writeback_15_bits_data_2'].xdata.value = 0
        self._xpins['io_writeback_15_bits_pdest'].xdata.value = 0
        self._xpins['io_writeback_15_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_15_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writeback_15_bits_vecWen'].xdata.value = 0
        self._xpins['io_writeback_15_bits_v0Wen'].xdata.value = 0
        self._xpins['io_writeback_15_bits_fflags'].xdata.value = 0
        self._xpins['io_writeback_15_bits_wflags'].xdata.value = 0
        self._xpins['io_writeback_15_bits_vxsat'].xdata.value = 0
        self._xpins['io_writeback_15_bits_debugInfo_eliminatedMove'].xdata.value = 0
        self._xpins['io_writeback_15_bits_debugInfo_renameTime'].xdata.value = 0
        self._xpins['io_writeback_15_bits_debugInfo_dispatchTime'].xdata.value = 0
        self._xpins['io_writeback_15_bits_debugInfo_enqRsTime'].xdata.value = 0
        self._xpins['io_writeback_15_bits_debugInfo_selectTime'].xdata.value = 0
        self._xpins['io_writeback_15_bits_debugInfo_issueTime'].xdata.value = 0
        self._xpins['io_writeback_15_bits_debugInfo_writebackTime'].xdata.value = 0
        self._xpins['io_writeback_15_bits_debugInfo_runahead_checkpoint_id'].xdata.value = 0
        self._xpins['io_writeback_15_bits_debugInfo_tlbFirstReqTime'].xdata.value = 0
        self._xpins['io_writeback_15_bits_debugInfo_tlbRespTime'].xdata.value = 0
        self._xpins['io_writeback_15_bits_debug_seqNum'].xdata.value = 0
        self._xpins['io_writeback_14_valid'].xdata.value = 0
        self._xpins['io_writeback_14_bits_data_0'].xdata.value = 0
        self._xpins['io_writeback_14_bits_data_1'].xdata.value = 0
        self._xpins['io_writeback_14_bits_data_2'].xdata.value = 0
        self._xpins['io_writeback_14_bits_data_3'].xdata.value = 0
        self._xpins['io_writeback_14_bits_data_4'].xdata.value = 0
        self._xpins['io_writeback_14_bits_data_5'].xdata.value = 0
        self._xpins['io_writeback_14_bits_pdest'].xdata.value = 0
        self._xpins['io_writeback_14_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_14_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writeback_14_bits_intWen'].xdata.value = 0
        self._xpins['io_writeback_14_bits_fpWen'].xdata.value = 0
        self._xpins['io_writeback_14_bits_vecWen'].xdata.value = 0
        self._xpins['io_writeback_14_bits_v0Wen'].xdata.value = 0
        self._xpins['io_writeback_14_bits_vlWen'].xdata.value = 0
        self._xpins['io_writeback_14_bits_fflags'].xdata.value = 0
        self._xpins['io_writeback_14_bits_wflags'].xdata.value = 0
        self._xpins['io_writeback_14_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_writeback_14_bits_debugInfo_eliminatedMove'].xdata.value = 0
        self._xpins['io_writeback_14_bits_debugInfo_renameTime'].xdata.value = 0
        self._xpins['io_writeback_14_bits_debugInfo_dispatchTime'].xdata.value = 0
        self._xpins['io_writeback_14_bits_debugInfo_enqRsTime'].xdata.value = 0
        self._xpins['io_writeback_14_bits_debugInfo_selectTime'].xdata.value = 0
        self._xpins['io_writeback_14_bits_debugInfo_issueTime'].xdata.value = 0
        self._xpins['io_writeback_14_bits_debugInfo_writebackTime'].xdata.value = 0
        self._xpins['io_writeback_14_bits_debugInfo_runahead_checkpoint_id'].xdata.value = 0
        self._xpins['io_writeback_14_bits_debugInfo_tlbFirstReqTime'].xdata.value = 0
        self._xpins['io_writeback_14_bits_debugInfo_tlbRespTime'].xdata.value = 0
        self._xpins['io_writeback_14_bits_debug_seqNum'].xdata.value = 0
        self._xpins['io_writeback_13_valid'].xdata.value = 0
        self._xpins['io_writeback_13_bits_data_0'].xdata.value = 0
        self._xpins['io_writeback_13_bits_data_1'].xdata.value = 0
        self._xpins['io_writeback_13_bits_data_2'].xdata.value = 0
        self._xpins['io_writeback_13_bits_pdest'].xdata.value = 0
        self._xpins['io_writeback_13_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_13_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writeback_13_bits_vecWen'].xdata.value = 0
        self._xpins['io_writeback_13_bits_v0Wen'].xdata.value = 0
        self._xpins['io_writeback_13_bits_fflags'].xdata.value = 0
        self._xpins['io_writeback_13_bits_wflags'].xdata.value = 0
        self._xpins['io_writeback_13_bits_vxsat'].xdata.value = 0
        self._xpins['io_writeback_13_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_writeback_13_bits_debugInfo_eliminatedMove'].xdata.value = 0
        self._xpins['io_writeback_13_bits_debugInfo_renameTime'].xdata.value = 0
        self._xpins['io_writeback_13_bits_debugInfo_dispatchTime'].xdata.value = 0
        self._xpins['io_writeback_13_bits_debugInfo_enqRsTime'].xdata.value = 0
        self._xpins['io_writeback_13_bits_debugInfo_selectTime'].xdata.value = 0
        self._xpins['io_writeback_13_bits_debugInfo_issueTime'].xdata.value = 0
        self._xpins['io_writeback_13_bits_debugInfo_writebackTime'].xdata.value = 0
        self._xpins['io_writeback_13_bits_debugInfo_runahead_checkpoint_id'].xdata.value = 0
        self._xpins['io_writeback_13_bits_debugInfo_tlbFirstReqTime'].xdata.value = 0
        self._xpins['io_writeback_13_bits_debugInfo_tlbRespTime'].xdata.value = 0
        self._xpins['io_writeback_13_bits_debug_seqNum'].xdata.value = 0
        self._xpins['io_writeback_7_valid'].xdata.value = 0
        self._xpins['io_writeback_7_bits_data_0'].xdata.value = 0
        self._xpins['io_writeback_7_bits_data_1'].xdata.value = 0
        self._xpins['io_writeback_7_bits_pdest'].xdata.value = 0
        self._xpins['io_writeback_7_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_7_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writeback_7_bits_intWen'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_valid'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_isRVC'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_robIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_value'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_ftqOffset'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_level'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_interrupt'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pc'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ssp'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sctr'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ghr'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_target'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_taken'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_shift'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_fullTarget'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_flag'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_value'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_stFtqOffset'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_debugIsCtrl'].xdata.value = 0
        self._xpins['io_writeback_7_bits_redirect_bits_debugIsMemVio'].xdata.value = 0
        self._xpins['io_writeback_7_bits_exceptionVec_2'].xdata.value = 0
        self._xpins['io_writeback_7_bits_exceptionVec_3'].xdata.value = 0
        self._xpins['io_writeback_7_bits_exceptionVec_8'].xdata.value = 0
        self._xpins['io_writeback_7_bits_exceptionVec_9'].xdata.value = 0
        self._xpins['io_writeback_7_bits_exceptionVec_10'].xdata.value = 0
        self._xpins['io_writeback_7_bits_exceptionVec_11'].xdata.value = 0
        self._xpins['io_writeback_7_bits_exceptionVec_22'].xdata.value = 0
        self._xpins['io_writeback_7_bits_flushPipe'].xdata.value = 0
        self._xpins['io_writeback_7_bits_predecodeInfo_valid'].xdata.value = 0
        self._xpins['io_writeback_7_bits_predecodeInfo_isRVC'].xdata.value = 0
        self._xpins['io_writeback_7_bits_predecodeInfo_brType'].xdata.value = 0
        self._xpins['io_writeback_7_bits_predecodeInfo_isCall'].xdata.value = 0
        self._xpins['io_writeback_7_bits_predecodeInfo_isRet'].xdata.value = 0
        self._xpins['io_writeback_7_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_writeback_7_bits_debugInfo_eliminatedMove'].xdata.value = 0
        self._xpins['io_writeback_7_bits_debugInfo_renameTime'].xdata.value = 0
        self._xpins['io_writeback_7_bits_debugInfo_dispatchTime'].xdata.value = 0
        self._xpins['io_writeback_7_bits_debugInfo_enqRsTime'].xdata.value = 0
        self._xpins['io_writeback_7_bits_debugInfo_selectTime'].xdata.value = 0
        self._xpins['io_writeback_7_bits_debugInfo_issueTime'].xdata.value = 0
        self._xpins['io_writeback_7_bits_debugInfo_writebackTime'].xdata.value = 0
        self._xpins['io_writeback_7_bits_debugInfo_runahead_checkpoint_id'].xdata.value = 0
        self._xpins['io_writeback_7_bits_debugInfo_tlbFirstReqTime'].xdata.value = 0
        self._xpins['io_writeback_7_bits_debugInfo_tlbRespTime'].xdata.value = 0
        self._xpins['io_writeback_7_bits_debug_seqNum'].xdata.value = 0
        self._xpins['io_writeback_5_valid'].xdata.value = 0
        self._xpins['io_writeback_5_bits_redirect_valid'].xdata.value = 0
        self._xpins['io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value = 0
        self._xpins['io_writeback_3_valid'].xdata.value = 0
        self._xpins['io_writeback_3_bits_redirect_valid'].xdata.value = 0
        self._xpins['io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value = 0
        self._xpins['io_writeback_1_valid'].xdata.value = 0
        self._xpins['io_writeback_1_bits_redirect_valid'].xdata.value = 0
        self._xpins['io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value = 0
        self._xpins['io_exuWriteback_26_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_26_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_25_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_25_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_24_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_24_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_24_bits_pdest'].xdata.value = 0
        self._xpins['io_exuWriteback_24_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_24_bits_vecWen'].xdata.value = 0
        self._xpins['io_exuWriteback_24_bits_v0Wen'].xdata.value = 0
        self._xpins['io_exuWriteback_24_bits_vls_vdIdx'].xdata.value = 0
        self._xpins['io_exuWriteback_24_bits_debug_isMMIO'].xdata.value = 0
        self._xpins['io_exuWriteback_24_bits_debug_isNCIO'].xdata.value = 0
        self._xpins['io_exuWriteback_24_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_exuWriteback_24_bits_debug_paddr'].xdata.value = 0
        self._xpins['io_exuWriteback_23_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_23_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_23_bits_pdest'].xdata.value = 0
        self._xpins['io_exuWriteback_23_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_23_bits_vecWen'].xdata.value = 0
        self._xpins['io_exuWriteback_23_bits_v0Wen'].xdata.value = 0
        self._xpins['io_exuWriteback_23_bits_vls_vdIdx'].xdata.value = 0
        self._xpins['io_exuWriteback_23_bits_debug_isMMIO'].xdata.value = 0
        self._xpins['io_exuWriteback_23_bits_debug_isNCIO'].xdata.value = 0
        self._xpins['io_exuWriteback_23_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_exuWriteback_23_bits_debug_paddr'].xdata.value = 0
        self._xpins['io_exuWriteback_22_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_22_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_22_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_22_bits_lqIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_22_bits_debug_isMMIO'].xdata.value = 0
        self._xpins['io_exuWriteback_22_bits_debug_isNCIO'].xdata.value = 0
        self._xpins['io_exuWriteback_22_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_exuWriteback_22_bits_debug_paddr'].xdata.value = 0
        self._xpins['io_exuWriteback_21_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_21_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_21_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_21_bits_lqIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_21_bits_debug_isMMIO'].xdata.value = 0
        self._xpins['io_exuWriteback_21_bits_debug_isNCIO'].xdata.value = 0
        self._xpins['io_exuWriteback_21_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_exuWriteback_21_bits_debug_paddr'].xdata.value = 0
        self._xpins['io_exuWriteback_20_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_20_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_20_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_20_bits_lqIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_20_bits_debug_isMMIO'].xdata.value = 0
        self._xpins['io_exuWriteback_20_bits_debug_isNCIO'].xdata.value = 0
        self._xpins['io_exuWriteback_20_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_exuWriteback_20_bits_debug_paddr'].xdata.value = 0
        self._xpins['io_exuWriteback_19_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_19_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_19_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_19_bits_sqIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_19_bits_debug_isMMIO'].xdata.value = 0
        self._xpins['io_exuWriteback_19_bits_debug_isNCIO'].xdata.value = 0
        self._xpins['io_exuWriteback_19_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_exuWriteback_19_bits_debug_paddr'].xdata.value = 0
        self._xpins['io_exuWriteback_18_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_18_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_18_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_18_bits_sqIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_18_bits_debug_isMMIO'].xdata.value = 0
        self._xpins['io_exuWriteback_18_bits_debug_isNCIO'].xdata.value = 0
        self._xpins['io_exuWriteback_18_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_exuWriteback_18_bits_debug_paddr'].xdata.value = 0
        self._xpins['io_exuWriteback_17_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_17_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_17_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_17_bits_fflags'].xdata.value = 0
        self._xpins['io_exuWriteback_17_bits_wflags'].xdata.value = 0
        self._xpins['io_exuWriteback_16_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_16_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_16_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_16_bits_fflags'].xdata.value = 0
        self._xpins['io_exuWriteback_16_bits_wflags'].xdata.value = 0
        self._xpins['io_exuWriteback_15_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_15_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_15_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_15_bits_fflags'].xdata.value = 0
        self._xpins['io_exuWriteback_15_bits_wflags'].xdata.value = 0
        self._xpins['io_exuWriteback_15_bits_vxsat'].xdata.value = 0
        self._xpins['io_exuWriteback_14_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_14_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_14_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_14_bits_fflags'].xdata.value = 0
        self._xpins['io_exuWriteback_14_bits_wflags'].xdata.value = 0
        self._xpins['io_exuWriteback_13_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_13_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_13_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_13_bits_fflags'].xdata.value = 0
        self._xpins['io_exuWriteback_13_bits_wflags'].xdata.value = 0
        self._xpins['io_exuWriteback_13_bits_vxsat'].xdata.value = 0
        self._xpins['io_exuWriteback_12_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_12_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_12_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_12_bits_fflags'].xdata.value = 0
        self._xpins['io_exuWriteback_12_bits_wflags'].xdata.value = 0
        self._xpins['io_exuWriteback_11_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_11_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_11_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_11_bits_fflags'].xdata.value = 0
        self._xpins['io_exuWriteback_11_bits_wflags'].xdata.value = 0
        self._xpins['io_exuWriteback_10_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_10_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_10_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_10_bits_fflags'].xdata.value = 0
        self._xpins['io_exuWriteback_10_bits_wflags'].xdata.value = 0
        self._xpins['io_exuWriteback_9_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_9_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_9_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_9_bits_fflags'].xdata.value = 0
        self._xpins['io_exuWriteback_9_bits_wflags'].xdata.value = 0
        self._xpins['io_exuWriteback_8_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_8_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_8_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_8_bits_fflags'].xdata.value = 0
        self._xpins['io_exuWriteback_8_bits_wflags'].xdata.value = 0
        self._xpins['io_exuWriteback_7_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_7_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_7_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_7_bits_debug_isPerfCnt'].xdata.value = 0
        self._xpins['io_exuWriteback_6_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_6_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_6_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_5_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_5_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_5_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_5_bits_redirect_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken'].xdata.value = 0
        self._xpins['io_exuWriteback_5_bits_fflags'].xdata.value = 0
        self._xpins['io_exuWriteback_5_bits_wflags'].xdata.value = 0
        self._xpins['io_exuWriteback_4_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_4_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_4_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_3_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_3_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_3_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_3_bits_redirect_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken'].xdata.value = 0
        self._xpins['io_exuWriteback_2_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_2_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_2_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_1_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_1_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_1_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_exuWriteback_1_bits_redirect_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken'].xdata.value = 0
        self._xpins['io_exuWriteback_0_valid'].xdata.value = 0
        self._xpins['io_exuWriteback_0_bits_data_0'].xdata.value = 0
        self._xpins['io_exuWriteback_0_bits_robIdx_value'].xdata.value = 0
        self._xpins['io_writebackNums_0_bits'].xdata.value = 0
        self._xpins['io_writebackNums_1_bits'].xdata.value = 0
        self._xpins['io_writebackNums_2_bits'].xdata.value = 0
        self._xpins['io_writebackNums_3_bits'].xdata.value = 0
        self._xpins['io_writebackNums_4_bits'].xdata.value = 0
        self._xpins['io_writebackNums_5_bits'].xdata.value = 0
        self._xpins['io_writebackNums_6_bits'].xdata.value = 0
        self._xpins['io_writebackNums_7_bits'].xdata.value = 0
        self._xpins['io_writebackNums_8_bits'].xdata.value = 0
        self._xpins['io_writebackNums_9_bits'].xdata.value = 0
        self._xpins['io_writebackNums_10_bits'].xdata.value = 0
        self._xpins['io_writebackNums_11_bits'].xdata.value = 0
        self._xpins['io_writebackNums_12_bits'].xdata.value = 0
        self._xpins['io_writebackNums_13_bits'].xdata.value = 0
        self._xpins['io_writebackNums_14_bits'].xdata.value = 0
        self._xpins['io_writebackNums_15_bits'].xdata.value = 0
        self._xpins['io_writebackNums_16_bits'].xdata.value = 0
        self._xpins['io_writebackNums_17_bits'].xdata.value = 0
        self._xpins['io_writebackNums_18_bits'].xdata.value = 0
        self._xpins['io_writebackNums_19_bits'].xdata.value = 0
        self._xpins['io_writebackNums_20_bits'].xdata.value = 0
        self._xpins['io_writebackNums_21_bits'].xdata.value = 0
        self._xpins['io_writebackNums_22_bits'].xdata.value = 0
        self._xpins['io_writebackNums_23_bits'].xdata.value = 0
        self._xpins['io_writebackNums_24_bits'].xdata.value = 0
        self._xpins['io_writebackNeedFlush_0'].xdata.value = 0
        self._xpins['io_writebackNeedFlush_1'].xdata.value = 0
        self._xpins['io_writebackNeedFlush_2'].xdata.value = 0
        self._xpins['io_writebackNeedFlush_6'].xdata.value = 0
        self._xpins['io_writebackNeedFlush_7'].xdata.value = 0
        self._xpins['io_writebackNeedFlush_8'].xdata.value = 0
        self._xpins['io_writebackNeedFlush_9'].xdata.value = 0
        self._xpins['io_writebackNeedFlush_10'].xdata.value = 0
        self._xpins['io_writebackNeedFlush_11'].xdata.value = 0
        self._xpins['io_writebackNeedFlush_12'].xdata.value = 0
        self._xpins['compare'].xdata.value = 0
        self._xpins['WriteBack_in_agent_xaction'].xdata.value = 0
        self._xpins['super_result'].xdata.value = 0
        

    def InitClock(self, clock_pin: Optional[str] = None, domain: str = "default", frequency: Optional[float] = None):
        """
        Initialize clock tracking and management.

        Args:
            clock_pin: Name of the clock pin (optional, for validation only)
                      If None, clock tracking works without pin validation
            domain: Clock domain name for documentation (default: "default")
            frequency: Optional clock frequency in Hz

        Example:
            dut.InitClock()  # Simple cycle counting
            dut.InitClock("clk")  # Validate clock pin exists
            dut.InitClock("clk", domain="sys_clk", frequency=100e6)
        """
        if clock_pin is not None and clock_pin not in self._xpins:
            raise ValueError(f"Clock pin '{clock_pin}' not found. Available pins: {list(self._xpins.keys())}")

        # Delegate to Agent
        self.agent.InitClock(domain=domain, frequency=frequency)

    def StepRis(self, callback: Callable[[int], None]):
        """
        Register callback for clock rising edge.

        Args:
            callback: Function that takes cycle number as argument

        Example:
            def on_posedge(cycle):
                print(f"Cycle {cycle}: value = {dut.pin.value}")

            dut.StepRis(on_posedge)
        """
        # Delegate to Agent
        self.agent.StepRis(callback)

    def StepFal(self, callback: Callable[[int], None]):
        """
        Register callback for clock falling edge.

        Args:
            callback: Function that takes cycle number as argument

        Note: Currently falling edge callbacks are not triggered in Pack mode
              as the clock is managed by SystemVerilog testbench.
        """
        # Delegate to Agent
        self.agent.StepFal(callback)

    def GetCycleCount(self) -> int:
        """
        Get current simulation cycle count.

        Returns:
            Number of cycles executed since InitClock

        Example:
            cycle = dut.GetCycleCount()
            print(f"Current cycle: {cycle}")
        """
        # Delegate to Agent
        return self.agent.GetCycleCount()

    def Finish(self):
        """
        Finish simulation and cleanup.

        Example:
            dut.Finish()
        """
        print(f"[Finish] Simulation completed. Total cycles: {self.agent.GetCycleCount()}")

    def GetAgent(self):
        """Get underlying Agent object."""
        return self.agent

    def __repr__(self):
        fields = []
        fields.append(f"io_lsq_mmio_0={self._xpins['io_lsq_mmio_0'].xdata.value}")
        fields.append(f"io_lsq_mmio_1={self._xpins['io_lsq_mmio_1'].xdata.value}")
        fields.append(f"io_lsq_mmio_2={self._xpins['io_lsq_mmio_2'].xdata.value}")
        fields.append(f"io_lsq_uop_0_robIdx_value={self._xpins['io_lsq_uop_0_robIdx_value'].xdata.value}")
        fields.append(f"io_lsq_uop_1_robIdx_value={self._xpins['io_lsq_uop_1_robIdx_value'].xdata.value}")
        fields.append(f"io_lsq_uop_2_robIdx_value={self._xpins['io_lsq_uop_2_robIdx_value'].xdata.value}")
        fields.append(f"compare={self._xpins['compare'].xdata.value}")
        fields.append(f"Mem_in_agent_xaction={self._xpins['Mem_in_agent_xaction'].xdata.value}")
        fields.append(f"super_result={self._xpins['super_result'].xdata.value}")
        fields.append(f"clock={self._xpins['clock'].xdata.value}")
        fields.append(f"reset={self._xpins['reset'].xdata.value}")
        fields.append(f"io_hartId={self._xpins['io_hartId'].xdata.value}")
        fields.append(f"io_enq_req_0_valid={self._xpins['io_enq_req_0_valid'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_instr={self._xpins['io_enq_req_0_bits_instr'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_pc={self._xpins['io_enq_req_0_bits_pc'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_exceptionVec_0={self._xpins['io_enq_req_0_bits_exceptionVec_0'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_exceptionVec_1={self._xpins['io_enq_req_0_bits_exceptionVec_1'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_exceptionVec_2={self._xpins['io_enq_req_0_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_exceptionVec_3={self._xpins['io_enq_req_0_bits_exceptionVec_3'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_exceptionVec_12={self._xpins['io_enq_req_0_bits_exceptionVec_12'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_exceptionVec_20={self._xpins['io_enq_req_0_bits_exceptionVec_20'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_exceptionVec_22={self._xpins['io_enq_req_0_bits_exceptionVec_22'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_isFetchMalAddr={self._xpins['io_enq_req_0_bits_isFetchMalAddr'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_hasException={self._xpins['io_enq_req_0_bits_hasException'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_trigger={self._xpins['io_enq_req_0_bits_trigger'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_preDecodeInfo_isRVC={self._xpins['io_enq_req_0_bits_preDecodeInfo_isRVC'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_crossPageIPFFix={self._xpins['io_enq_req_0_bits_crossPageIPFFix'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_ftqPtr_flag={self._xpins['io_enq_req_0_bits_ftqPtr_flag'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_ftqPtr_value={self._xpins['io_enq_req_0_bits_ftqPtr_value'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_ftqOffset={self._xpins['io_enq_req_0_bits_ftqOffset'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_ldest={self._xpins['io_enq_req_0_bits_ldest'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_fuType={self._xpins['io_enq_req_0_bits_fuType'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_fuOpType={self._xpins['io_enq_req_0_bits_fuOpType'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_rfWen={self._xpins['io_enq_req_0_bits_rfWen'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_fpWen={self._xpins['io_enq_req_0_bits_fpWen'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_vecWen={self._xpins['io_enq_req_0_bits_vecWen'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_v0Wen={self._xpins['io_enq_req_0_bits_v0Wen'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_vlWen={self._xpins['io_enq_req_0_bits_vlWen'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_isXSTrap={self._xpins['io_enq_req_0_bits_isXSTrap'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_waitForward={self._xpins['io_enq_req_0_bits_waitForward'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_blockBackward={self._xpins['io_enq_req_0_bits_blockBackward'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_flushPipe={self._xpins['io_enq_req_0_bits_flushPipe'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_vpu_vill={self._xpins['io_enq_req_0_bits_vpu_vill'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_vpu_vma={self._xpins['io_enq_req_0_bits_vpu_vma'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_vpu_vta={self._xpins['io_enq_req_0_bits_vpu_vta'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_vpu_vsew={self._xpins['io_enq_req_0_bits_vpu_vsew'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_vpu_vlmul={self._xpins['io_enq_req_0_bits_vpu_vlmul'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_vpu_specVill={self._xpins['io_enq_req_0_bits_vpu_specVill'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_vpu_specVma={self._xpins['io_enq_req_0_bits_vpu_specVma'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_vpu_specVta={self._xpins['io_enq_req_0_bits_vpu_specVta'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_vpu_specVsew={self._xpins['io_enq_req_0_bits_vpu_specVsew'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_vpu_specVlmul={self._xpins['io_enq_req_0_bits_vpu_specVlmul'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_vlsInstr={self._xpins['io_enq_req_0_bits_vlsInstr'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_wfflags={self._xpins['io_enq_req_0_bits_wfflags'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_isMove={self._xpins['io_enq_req_0_bits_isMove'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_isVset={self._xpins['io_enq_req_0_bits_isVset'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_firstUop={self._xpins['io_enq_req_0_bits_firstUop'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_lastUop={self._xpins['io_enq_req_0_bits_lastUop'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_numWB={self._xpins['io_enq_req_0_bits_numWB'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_commitType={self._xpins['io_enq_req_0_bits_commitType'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_pdest={self._xpins['io_enq_req_0_bits_pdest'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_robIdx_flag={self._xpins['io_enq_req_0_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_robIdx_value={self._xpins['io_enq_req_0_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_instrSize={self._xpins['io_enq_req_0_bits_instrSize'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_dirtyFs={self._xpins['io_enq_req_0_bits_dirtyFs'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_dirtyVs={self._xpins['io_enq_req_0_bits_dirtyVs'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_traceBlockInPipe_itype={self._xpins['io_enq_req_0_bits_traceBlockInPipe_itype'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_traceBlockInPipe_iretire={self._xpins['io_enq_req_0_bits_traceBlockInPipe_iretire'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_traceBlockInPipe_ilastsize={self._xpins['io_enq_req_0_bits_traceBlockInPipe_ilastsize'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_eliminatedMove={self._xpins['io_enq_req_0_bits_eliminatedMove'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_snapshot={self._xpins['io_enq_req_0_bits_snapshot'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_lqIdx_value={self._xpins['io_enq_req_0_bits_lqIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_sqIdx_value={self._xpins['io_enq_req_0_bits_sqIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_singleStep={self._xpins['io_enq_req_0_bits_singleStep'].xdata.value}")
        fields.append(f"io_enq_req_0_bits_debug_sim_trig={self._xpins['io_enq_req_0_bits_debug_sim_trig'].xdata.value}")
        fields.append(f"io_enq_req_1_valid={self._xpins['io_enq_req_1_valid'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_instr={self._xpins['io_enq_req_1_bits_instr'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_pc={self._xpins['io_enq_req_1_bits_pc'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_exceptionVec_0={self._xpins['io_enq_req_1_bits_exceptionVec_0'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_exceptionVec_1={self._xpins['io_enq_req_1_bits_exceptionVec_1'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_exceptionVec_2={self._xpins['io_enq_req_1_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_exceptionVec_3={self._xpins['io_enq_req_1_bits_exceptionVec_3'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_exceptionVec_12={self._xpins['io_enq_req_1_bits_exceptionVec_12'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_exceptionVec_20={self._xpins['io_enq_req_1_bits_exceptionVec_20'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_exceptionVec_22={self._xpins['io_enq_req_1_bits_exceptionVec_22'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_isFetchMalAddr={self._xpins['io_enq_req_1_bits_isFetchMalAddr'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_hasException={self._xpins['io_enq_req_1_bits_hasException'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_trigger={self._xpins['io_enq_req_1_bits_trigger'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_preDecodeInfo_isRVC={self._xpins['io_enq_req_1_bits_preDecodeInfo_isRVC'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_crossPageIPFFix={self._xpins['io_enq_req_1_bits_crossPageIPFFix'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_ftqPtr_flag={self._xpins['io_enq_req_1_bits_ftqPtr_flag'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_ftqPtr_value={self._xpins['io_enq_req_1_bits_ftqPtr_value'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_ftqOffset={self._xpins['io_enq_req_1_bits_ftqOffset'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_ldest={self._xpins['io_enq_req_1_bits_ldest'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_fuType={self._xpins['io_enq_req_1_bits_fuType'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_fuOpType={self._xpins['io_enq_req_1_bits_fuOpType'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_rfWen={self._xpins['io_enq_req_1_bits_rfWen'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_fpWen={self._xpins['io_enq_req_1_bits_fpWen'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_vecWen={self._xpins['io_enq_req_1_bits_vecWen'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_v0Wen={self._xpins['io_enq_req_1_bits_v0Wen'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_vlWen={self._xpins['io_enq_req_1_bits_vlWen'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_isXSTrap={self._xpins['io_enq_req_1_bits_isXSTrap'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_waitForward={self._xpins['io_enq_req_1_bits_waitForward'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_blockBackward={self._xpins['io_enq_req_1_bits_blockBackward'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_flushPipe={self._xpins['io_enq_req_1_bits_flushPipe'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_vpu_vill={self._xpins['io_enq_req_1_bits_vpu_vill'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_vpu_vma={self._xpins['io_enq_req_1_bits_vpu_vma'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_vpu_vta={self._xpins['io_enq_req_1_bits_vpu_vta'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_vpu_vsew={self._xpins['io_enq_req_1_bits_vpu_vsew'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_vpu_vlmul={self._xpins['io_enq_req_1_bits_vpu_vlmul'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_vpu_specVill={self._xpins['io_enq_req_1_bits_vpu_specVill'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_vpu_specVma={self._xpins['io_enq_req_1_bits_vpu_specVma'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_vpu_specVta={self._xpins['io_enq_req_1_bits_vpu_specVta'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_vpu_specVsew={self._xpins['io_enq_req_1_bits_vpu_specVsew'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_vpu_specVlmul={self._xpins['io_enq_req_1_bits_vpu_specVlmul'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_vlsInstr={self._xpins['io_enq_req_1_bits_vlsInstr'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_wfflags={self._xpins['io_enq_req_1_bits_wfflags'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_isMove={self._xpins['io_enq_req_1_bits_isMove'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_isVset={self._xpins['io_enq_req_1_bits_isVset'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_firstUop={self._xpins['io_enq_req_1_bits_firstUop'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_lastUop={self._xpins['io_enq_req_1_bits_lastUop'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_numWB={self._xpins['io_enq_req_1_bits_numWB'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_commitType={self._xpins['io_enq_req_1_bits_commitType'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_pdest={self._xpins['io_enq_req_1_bits_pdest'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_robIdx_flag={self._xpins['io_enq_req_1_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_robIdx_value={self._xpins['io_enq_req_1_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_instrSize={self._xpins['io_enq_req_1_bits_instrSize'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_dirtyFs={self._xpins['io_enq_req_1_bits_dirtyFs'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_dirtyVs={self._xpins['io_enq_req_1_bits_dirtyVs'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_traceBlockInPipe_itype={self._xpins['io_enq_req_1_bits_traceBlockInPipe_itype'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_traceBlockInPipe_iretire={self._xpins['io_enq_req_1_bits_traceBlockInPipe_iretire'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_traceBlockInPipe_ilastsize={self._xpins['io_enq_req_1_bits_traceBlockInPipe_ilastsize'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_eliminatedMove={self._xpins['io_enq_req_1_bits_eliminatedMove'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_snapshot={self._xpins['io_enq_req_1_bits_snapshot'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_lqIdx_value={self._xpins['io_enq_req_1_bits_lqIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_sqIdx_value={self._xpins['io_enq_req_1_bits_sqIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_singleStep={self._xpins['io_enq_req_1_bits_singleStep'].xdata.value}")
        fields.append(f"io_enq_req_1_bits_debug_sim_trig={self._xpins['io_enq_req_1_bits_debug_sim_trig'].xdata.value}")
        fields.append(f"io_enq_req_2_valid={self._xpins['io_enq_req_2_valid'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_instr={self._xpins['io_enq_req_2_bits_instr'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_pc={self._xpins['io_enq_req_2_bits_pc'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_exceptionVec_0={self._xpins['io_enq_req_2_bits_exceptionVec_0'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_exceptionVec_1={self._xpins['io_enq_req_2_bits_exceptionVec_1'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_exceptionVec_2={self._xpins['io_enq_req_2_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_exceptionVec_3={self._xpins['io_enq_req_2_bits_exceptionVec_3'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_exceptionVec_12={self._xpins['io_enq_req_2_bits_exceptionVec_12'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_exceptionVec_20={self._xpins['io_enq_req_2_bits_exceptionVec_20'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_exceptionVec_22={self._xpins['io_enq_req_2_bits_exceptionVec_22'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_isFetchMalAddr={self._xpins['io_enq_req_2_bits_isFetchMalAddr'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_hasException={self._xpins['io_enq_req_2_bits_hasException'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_trigger={self._xpins['io_enq_req_2_bits_trigger'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_preDecodeInfo_isRVC={self._xpins['io_enq_req_2_bits_preDecodeInfo_isRVC'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_crossPageIPFFix={self._xpins['io_enq_req_2_bits_crossPageIPFFix'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_ftqPtr_flag={self._xpins['io_enq_req_2_bits_ftqPtr_flag'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_ftqPtr_value={self._xpins['io_enq_req_2_bits_ftqPtr_value'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_ftqOffset={self._xpins['io_enq_req_2_bits_ftqOffset'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_ldest={self._xpins['io_enq_req_2_bits_ldest'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_fuType={self._xpins['io_enq_req_2_bits_fuType'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_fuOpType={self._xpins['io_enq_req_2_bits_fuOpType'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_rfWen={self._xpins['io_enq_req_2_bits_rfWen'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_fpWen={self._xpins['io_enq_req_2_bits_fpWen'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_vecWen={self._xpins['io_enq_req_2_bits_vecWen'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_v0Wen={self._xpins['io_enq_req_2_bits_v0Wen'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_vlWen={self._xpins['io_enq_req_2_bits_vlWen'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_isXSTrap={self._xpins['io_enq_req_2_bits_isXSTrap'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_waitForward={self._xpins['io_enq_req_2_bits_waitForward'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_blockBackward={self._xpins['io_enq_req_2_bits_blockBackward'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_flushPipe={self._xpins['io_enq_req_2_bits_flushPipe'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_vpu_vill={self._xpins['io_enq_req_2_bits_vpu_vill'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_vpu_vma={self._xpins['io_enq_req_2_bits_vpu_vma'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_vpu_vta={self._xpins['io_enq_req_2_bits_vpu_vta'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_vpu_vsew={self._xpins['io_enq_req_2_bits_vpu_vsew'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_vpu_vlmul={self._xpins['io_enq_req_2_bits_vpu_vlmul'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_vpu_specVill={self._xpins['io_enq_req_2_bits_vpu_specVill'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_vpu_specVma={self._xpins['io_enq_req_2_bits_vpu_specVma'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_vpu_specVta={self._xpins['io_enq_req_2_bits_vpu_specVta'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_vpu_specVsew={self._xpins['io_enq_req_2_bits_vpu_specVsew'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_vpu_specVlmul={self._xpins['io_enq_req_2_bits_vpu_specVlmul'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_vlsInstr={self._xpins['io_enq_req_2_bits_vlsInstr'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_wfflags={self._xpins['io_enq_req_2_bits_wfflags'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_isMove={self._xpins['io_enq_req_2_bits_isMove'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_isVset={self._xpins['io_enq_req_2_bits_isVset'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_firstUop={self._xpins['io_enq_req_2_bits_firstUop'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_lastUop={self._xpins['io_enq_req_2_bits_lastUop'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_numWB={self._xpins['io_enq_req_2_bits_numWB'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_commitType={self._xpins['io_enq_req_2_bits_commitType'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_pdest={self._xpins['io_enq_req_2_bits_pdest'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_robIdx_flag={self._xpins['io_enq_req_2_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_robIdx_value={self._xpins['io_enq_req_2_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_instrSize={self._xpins['io_enq_req_2_bits_instrSize'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_dirtyFs={self._xpins['io_enq_req_2_bits_dirtyFs'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_dirtyVs={self._xpins['io_enq_req_2_bits_dirtyVs'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_traceBlockInPipe_itype={self._xpins['io_enq_req_2_bits_traceBlockInPipe_itype'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_traceBlockInPipe_iretire={self._xpins['io_enq_req_2_bits_traceBlockInPipe_iretire'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_traceBlockInPipe_ilastsize={self._xpins['io_enq_req_2_bits_traceBlockInPipe_ilastsize'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_eliminatedMove={self._xpins['io_enq_req_2_bits_eliminatedMove'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_snapshot={self._xpins['io_enq_req_2_bits_snapshot'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_lqIdx_value={self._xpins['io_enq_req_2_bits_lqIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_sqIdx_value={self._xpins['io_enq_req_2_bits_sqIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_singleStep={self._xpins['io_enq_req_2_bits_singleStep'].xdata.value}")
        fields.append(f"io_enq_req_2_bits_debug_sim_trig={self._xpins['io_enq_req_2_bits_debug_sim_trig'].xdata.value}")
        fields.append(f"io_enq_req_3_valid={self._xpins['io_enq_req_3_valid'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_instr={self._xpins['io_enq_req_3_bits_instr'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_pc={self._xpins['io_enq_req_3_bits_pc'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_exceptionVec_0={self._xpins['io_enq_req_3_bits_exceptionVec_0'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_exceptionVec_1={self._xpins['io_enq_req_3_bits_exceptionVec_1'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_exceptionVec_2={self._xpins['io_enq_req_3_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_exceptionVec_3={self._xpins['io_enq_req_3_bits_exceptionVec_3'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_exceptionVec_12={self._xpins['io_enq_req_3_bits_exceptionVec_12'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_exceptionVec_20={self._xpins['io_enq_req_3_bits_exceptionVec_20'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_exceptionVec_22={self._xpins['io_enq_req_3_bits_exceptionVec_22'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_isFetchMalAddr={self._xpins['io_enq_req_3_bits_isFetchMalAddr'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_hasException={self._xpins['io_enq_req_3_bits_hasException'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_trigger={self._xpins['io_enq_req_3_bits_trigger'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_preDecodeInfo_isRVC={self._xpins['io_enq_req_3_bits_preDecodeInfo_isRVC'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_crossPageIPFFix={self._xpins['io_enq_req_3_bits_crossPageIPFFix'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_ftqPtr_flag={self._xpins['io_enq_req_3_bits_ftqPtr_flag'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_ftqPtr_value={self._xpins['io_enq_req_3_bits_ftqPtr_value'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_ftqOffset={self._xpins['io_enq_req_3_bits_ftqOffset'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_ldest={self._xpins['io_enq_req_3_bits_ldest'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_fuType={self._xpins['io_enq_req_3_bits_fuType'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_fuOpType={self._xpins['io_enq_req_3_bits_fuOpType'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_rfWen={self._xpins['io_enq_req_3_bits_rfWen'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_fpWen={self._xpins['io_enq_req_3_bits_fpWen'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_vecWen={self._xpins['io_enq_req_3_bits_vecWen'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_v0Wen={self._xpins['io_enq_req_3_bits_v0Wen'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_vlWen={self._xpins['io_enq_req_3_bits_vlWen'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_isXSTrap={self._xpins['io_enq_req_3_bits_isXSTrap'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_waitForward={self._xpins['io_enq_req_3_bits_waitForward'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_blockBackward={self._xpins['io_enq_req_3_bits_blockBackward'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_flushPipe={self._xpins['io_enq_req_3_bits_flushPipe'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_vpu_vill={self._xpins['io_enq_req_3_bits_vpu_vill'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_vpu_vma={self._xpins['io_enq_req_3_bits_vpu_vma'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_vpu_vta={self._xpins['io_enq_req_3_bits_vpu_vta'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_vpu_vsew={self._xpins['io_enq_req_3_bits_vpu_vsew'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_vpu_vlmul={self._xpins['io_enq_req_3_bits_vpu_vlmul'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_vpu_specVill={self._xpins['io_enq_req_3_bits_vpu_specVill'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_vpu_specVma={self._xpins['io_enq_req_3_bits_vpu_specVma'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_vpu_specVta={self._xpins['io_enq_req_3_bits_vpu_specVta'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_vpu_specVsew={self._xpins['io_enq_req_3_bits_vpu_specVsew'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_vpu_specVlmul={self._xpins['io_enq_req_3_bits_vpu_specVlmul'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_vlsInstr={self._xpins['io_enq_req_3_bits_vlsInstr'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_wfflags={self._xpins['io_enq_req_3_bits_wfflags'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_isMove={self._xpins['io_enq_req_3_bits_isMove'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_isVset={self._xpins['io_enq_req_3_bits_isVset'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_firstUop={self._xpins['io_enq_req_3_bits_firstUop'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_lastUop={self._xpins['io_enq_req_3_bits_lastUop'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_numWB={self._xpins['io_enq_req_3_bits_numWB'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_commitType={self._xpins['io_enq_req_3_bits_commitType'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_pdest={self._xpins['io_enq_req_3_bits_pdest'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_robIdx_flag={self._xpins['io_enq_req_3_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_robIdx_value={self._xpins['io_enq_req_3_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_instrSize={self._xpins['io_enq_req_3_bits_instrSize'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_dirtyFs={self._xpins['io_enq_req_3_bits_dirtyFs'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_dirtyVs={self._xpins['io_enq_req_3_bits_dirtyVs'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_traceBlockInPipe_itype={self._xpins['io_enq_req_3_bits_traceBlockInPipe_itype'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_traceBlockInPipe_iretire={self._xpins['io_enq_req_3_bits_traceBlockInPipe_iretire'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_traceBlockInPipe_ilastsize={self._xpins['io_enq_req_3_bits_traceBlockInPipe_ilastsize'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_eliminatedMove={self._xpins['io_enq_req_3_bits_eliminatedMove'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_snapshot={self._xpins['io_enq_req_3_bits_snapshot'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_lqIdx_value={self._xpins['io_enq_req_3_bits_lqIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_sqIdx_value={self._xpins['io_enq_req_3_bits_sqIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_singleStep={self._xpins['io_enq_req_3_bits_singleStep'].xdata.value}")
        fields.append(f"io_enq_req_3_bits_debug_sim_trig={self._xpins['io_enq_req_3_bits_debug_sim_trig'].xdata.value}")
        fields.append(f"io_enq_req_4_valid={self._xpins['io_enq_req_4_valid'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_instr={self._xpins['io_enq_req_4_bits_instr'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_pc={self._xpins['io_enq_req_4_bits_pc'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_exceptionVec_0={self._xpins['io_enq_req_4_bits_exceptionVec_0'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_exceptionVec_1={self._xpins['io_enq_req_4_bits_exceptionVec_1'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_exceptionVec_2={self._xpins['io_enq_req_4_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_exceptionVec_3={self._xpins['io_enq_req_4_bits_exceptionVec_3'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_exceptionVec_12={self._xpins['io_enq_req_4_bits_exceptionVec_12'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_exceptionVec_20={self._xpins['io_enq_req_4_bits_exceptionVec_20'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_exceptionVec_22={self._xpins['io_enq_req_4_bits_exceptionVec_22'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_isFetchMalAddr={self._xpins['io_enq_req_4_bits_isFetchMalAddr'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_hasException={self._xpins['io_enq_req_4_bits_hasException'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_trigger={self._xpins['io_enq_req_4_bits_trigger'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_preDecodeInfo_isRVC={self._xpins['io_enq_req_4_bits_preDecodeInfo_isRVC'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_crossPageIPFFix={self._xpins['io_enq_req_4_bits_crossPageIPFFix'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_ftqPtr_flag={self._xpins['io_enq_req_4_bits_ftqPtr_flag'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_ftqPtr_value={self._xpins['io_enq_req_4_bits_ftqPtr_value'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_ftqOffset={self._xpins['io_enq_req_4_bits_ftqOffset'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_ldest={self._xpins['io_enq_req_4_bits_ldest'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_fuType={self._xpins['io_enq_req_4_bits_fuType'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_fuOpType={self._xpins['io_enq_req_4_bits_fuOpType'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_rfWen={self._xpins['io_enq_req_4_bits_rfWen'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_fpWen={self._xpins['io_enq_req_4_bits_fpWen'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_vecWen={self._xpins['io_enq_req_4_bits_vecWen'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_v0Wen={self._xpins['io_enq_req_4_bits_v0Wen'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_vlWen={self._xpins['io_enq_req_4_bits_vlWen'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_isXSTrap={self._xpins['io_enq_req_4_bits_isXSTrap'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_waitForward={self._xpins['io_enq_req_4_bits_waitForward'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_blockBackward={self._xpins['io_enq_req_4_bits_blockBackward'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_flushPipe={self._xpins['io_enq_req_4_bits_flushPipe'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_vpu_vill={self._xpins['io_enq_req_4_bits_vpu_vill'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_vpu_vma={self._xpins['io_enq_req_4_bits_vpu_vma'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_vpu_vta={self._xpins['io_enq_req_4_bits_vpu_vta'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_vpu_vsew={self._xpins['io_enq_req_4_bits_vpu_vsew'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_vpu_vlmul={self._xpins['io_enq_req_4_bits_vpu_vlmul'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_vpu_specVill={self._xpins['io_enq_req_4_bits_vpu_specVill'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_vpu_specVma={self._xpins['io_enq_req_4_bits_vpu_specVma'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_vpu_specVta={self._xpins['io_enq_req_4_bits_vpu_specVta'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_vpu_specVsew={self._xpins['io_enq_req_4_bits_vpu_specVsew'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_vpu_specVlmul={self._xpins['io_enq_req_4_bits_vpu_specVlmul'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_vlsInstr={self._xpins['io_enq_req_4_bits_vlsInstr'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_wfflags={self._xpins['io_enq_req_4_bits_wfflags'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_isMove={self._xpins['io_enq_req_4_bits_isMove'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_isVset={self._xpins['io_enq_req_4_bits_isVset'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_firstUop={self._xpins['io_enq_req_4_bits_firstUop'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_lastUop={self._xpins['io_enq_req_4_bits_lastUop'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_numWB={self._xpins['io_enq_req_4_bits_numWB'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_commitType={self._xpins['io_enq_req_4_bits_commitType'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_pdest={self._xpins['io_enq_req_4_bits_pdest'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_robIdx_flag={self._xpins['io_enq_req_4_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_robIdx_value={self._xpins['io_enq_req_4_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_instrSize={self._xpins['io_enq_req_4_bits_instrSize'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_dirtyFs={self._xpins['io_enq_req_4_bits_dirtyFs'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_dirtyVs={self._xpins['io_enq_req_4_bits_dirtyVs'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_traceBlockInPipe_itype={self._xpins['io_enq_req_4_bits_traceBlockInPipe_itype'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_traceBlockInPipe_iretire={self._xpins['io_enq_req_4_bits_traceBlockInPipe_iretire'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_traceBlockInPipe_ilastsize={self._xpins['io_enq_req_4_bits_traceBlockInPipe_ilastsize'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_eliminatedMove={self._xpins['io_enq_req_4_bits_eliminatedMove'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_snapshot={self._xpins['io_enq_req_4_bits_snapshot'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_lqIdx_value={self._xpins['io_enq_req_4_bits_lqIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_sqIdx_value={self._xpins['io_enq_req_4_bits_sqIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_singleStep={self._xpins['io_enq_req_4_bits_singleStep'].xdata.value}")
        fields.append(f"io_enq_req_4_bits_debug_sim_trig={self._xpins['io_enq_req_4_bits_debug_sim_trig'].xdata.value}")
        fields.append(f"io_enq_req_5_valid={self._xpins['io_enq_req_5_valid'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_instr={self._xpins['io_enq_req_5_bits_instr'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_pc={self._xpins['io_enq_req_5_bits_pc'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_exceptionVec_0={self._xpins['io_enq_req_5_bits_exceptionVec_0'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_exceptionVec_1={self._xpins['io_enq_req_5_bits_exceptionVec_1'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_exceptionVec_2={self._xpins['io_enq_req_5_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_exceptionVec_3={self._xpins['io_enq_req_5_bits_exceptionVec_3'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_exceptionVec_12={self._xpins['io_enq_req_5_bits_exceptionVec_12'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_exceptionVec_20={self._xpins['io_enq_req_5_bits_exceptionVec_20'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_exceptionVec_22={self._xpins['io_enq_req_5_bits_exceptionVec_22'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_isFetchMalAddr={self._xpins['io_enq_req_5_bits_isFetchMalAddr'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_hasException={self._xpins['io_enq_req_5_bits_hasException'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_trigger={self._xpins['io_enq_req_5_bits_trigger'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_preDecodeInfo_isRVC={self._xpins['io_enq_req_5_bits_preDecodeInfo_isRVC'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_crossPageIPFFix={self._xpins['io_enq_req_5_bits_crossPageIPFFix'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_ftqPtr_flag={self._xpins['io_enq_req_5_bits_ftqPtr_flag'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_ftqPtr_value={self._xpins['io_enq_req_5_bits_ftqPtr_value'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_ftqOffset={self._xpins['io_enq_req_5_bits_ftqOffset'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_ldest={self._xpins['io_enq_req_5_bits_ldest'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_fuType={self._xpins['io_enq_req_5_bits_fuType'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_fuOpType={self._xpins['io_enq_req_5_bits_fuOpType'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_rfWen={self._xpins['io_enq_req_5_bits_rfWen'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_fpWen={self._xpins['io_enq_req_5_bits_fpWen'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_vecWen={self._xpins['io_enq_req_5_bits_vecWen'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_v0Wen={self._xpins['io_enq_req_5_bits_v0Wen'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_vlWen={self._xpins['io_enq_req_5_bits_vlWen'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_isXSTrap={self._xpins['io_enq_req_5_bits_isXSTrap'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_waitForward={self._xpins['io_enq_req_5_bits_waitForward'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_blockBackward={self._xpins['io_enq_req_5_bits_blockBackward'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_flushPipe={self._xpins['io_enq_req_5_bits_flushPipe'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_vpu_vill={self._xpins['io_enq_req_5_bits_vpu_vill'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_vpu_vma={self._xpins['io_enq_req_5_bits_vpu_vma'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_vpu_vta={self._xpins['io_enq_req_5_bits_vpu_vta'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_vpu_vsew={self._xpins['io_enq_req_5_bits_vpu_vsew'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_vpu_vlmul={self._xpins['io_enq_req_5_bits_vpu_vlmul'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_vpu_specVill={self._xpins['io_enq_req_5_bits_vpu_specVill'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_vpu_specVma={self._xpins['io_enq_req_5_bits_vpu_specVma'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_vpu_specVta={self._xpins['io_enq_req_5_bits_vpu_specVta'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_vpu_specVsew={self._xpins['io_enq_req_5_bits_vpu_specVsew'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_vpu_specVlmul={self._xpins['io_enq_req_5_bits_vpu_specVlmul'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_vlsInstr={self._xpins['io_enq_req_5_bits_vlsInstr'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_wfflags={self._xpins['io_enq_req_5_bits_wfflags'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_isMove={self._xpins['io_enq_req_5_bits_isMove'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_isVset={self._xpins['io_enq_req_5_bits_isVset'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_firstUop={self._xpins['io_enq_req_5_bits_firstUop'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_lastUop={self._xpins['io_enq_req_5_bits_lastUop'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_numWB={self._xpins['io_enq_req_5_bits_numWB'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_commitType={self._xpins['io_enq_req_5_bits_commitType'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_pdest={self._xpins['io_enq_req_5_bits_pdest'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_robIdx_flag={self._xpins['io_enq_req_5_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_robIdx_value={self._xpins['io_enq_req_5_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_instrSize={self._xpins['io_enq_req_5_bits_instrSize'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_dirtyFs={self._xpins['io_enq_req_5_bits_dirtyFs'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_dirtyVs={self._xpins['io_enq_req_5_bits_dirtyVs'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_traceBlockInPipe_itype={self._xpins['io_enq_req_5_bits_traceBlockInPipe_itype'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_traceBlockInPipe_iretire={self._xpins['io_enq_req_5_bits_traceBlockInPipe_iretire'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_traceBlockInPipe_ilastsize={self._xpins['io_enq_req_5_bits_traceBlockInPipe_ilastsize'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_eliminatedMove={self._xpins['io_enq_req_5_bits_eliminatedMove'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_snapshot={self._xpins['io_enq_req_5_bits_snapshot'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_lqIdx_value={self._xpins['io_enq_req_5_bits_lqIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_sqIdx_value={self._xpins['io_enq_req_5_bits_sqIdx_value'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_singleStep={self._xpins['io_enq_req_5_bits_singleStep'].xdata.value}")
        fields.append(f"io_enq_req_5_bits_debug_sim_trig={self._xpins['io_enq_req_5_bits_debug_sim_trig'].xdata.value}")
        fields.append(f"compare={self._xpins['compare'].xdata.value}")
        fields.append(f"rename_in_agent_xaction={self._xpins['rename_in_agent_xaction'].xdata.value}")
        fields.append(f"super_result={self._xpins['super_result'].xdata.value}")
        fields.append(f"io_writeback_24_valid={self._xpins['io_writeback_24_valid'].xdata.value}")
        fields.append(f"io_writeback_24_bits_data_0={self._xpins['io_writeback_24_bits_data_0'].xdata.value}")
        fields.append(f"io_writeback_24_bits_pdest={self._xpins['io_writeback_24_bits_pdest'].xdata.value}")
        fields.append(f"io_writeback_24_bits_robIdx_flag={self._xpins['io_writeback_24_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_24_bits_robIdx_value={self._xpins['io_writeback_24_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vecWen={self._xpins['io_writeback_24_bits_vecWen'].xdata.value}")
        fields.append(f"io_writeback_24_bits_v0Wen={self._xpins['io_writeback_24_bits_v0Wen'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vlWen={self._xpins['io_writeback_24_bits_vlWen'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_0={self._xpins['io_writeback_24_bits_exceptionVec_0'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_1={self._xpins['io_writeback_24_bits_exceptionVec_1'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_2={self._xpins['io_writeback_24_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_3={self._xpins['io_writeback_24_bits_exceptionVec_3'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_4={self._xpins['io_writeback_24_bits_exceptionVec_4'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_5={self._xpins['io_writeback_24_bits_exceptionVec_5'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_6={self._xpins['io_writeback_24_bits_exceptionVec_6'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_7={self._xpins['io_writeback_24_bits_exceptionVec_7'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_8={self._xpins['io_writeback_24_bits_exceptionVec_8'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_9={self._xpins['io_writeback_24_bits_exceptionVec_9'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_10={self._xpins['io_writeback_24_bits_exceptionVec_10'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_11={self._xpins['io_writeback_24_bits_exceptionVec_11'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_12={self._xpins['io_writeback_24_bits_exceptionVec_12'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_13={self._xpins['io_writeback_24_bits_exceptionVec_13'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_14={self._xpins['io_writeback_24_bits_exceptionVec_14'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_15={self._xpins['io_writeback_24_bits_exceptionVec_15'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_16={self._xpins['io_writeback_24_bits_exceptionVec_16'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_17={self._xpins['io_writeback_24_bits_exceptionVec_17'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_18={self._xpins['io_writeback_24_bits_exceptionVec_18'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_19={self._xpins['io_writeback_24_bits_exceptionVec_19'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_20={self._xpins['io_writeback_24_bits_exceptionVec_20'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_21={self._xpins['io_writeback_24_bits_exceptionVec_21'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_22={self._xpins['io_writeback_24_bits_exceptionVec_22'].xdata.value}")
        fields.append(f"io_writeback_24_bits_exceptionVec_23={self._xpins['io_writeback_24_bits_exceptionVec_23'].xdata.value}")
        fields.append(f"io_writeback_24_bits_flushPipe={self._xpins['io_writeback_24_bits_flushPipe'].xdata.value}")
        fields.append(f"io_writeback_24_bits_replay={self._xpins['io_writeback_24_bits_replay'].xdata.value}")
        fields.append(f"io_writeback_24_bits_trigger={self._xpins['io_writeback_24_bits_trigger'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_vill={self._xpins['io_writeback_24_bits_vls_vpu_vill'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_vma={self._xpins['io_writeback_24_bits_vls_vpu_vma'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_vta={self._xpins['io_writeback_24_bits_vls_vpu_vta'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_vsew={self._xpins['io_writeback_24_bits_vls_vpu_vsew'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_vlmul={self._xpins['io_writeback_24_bits_vls_vpu_vlmul'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_specVill={self._xpins['io_writeback_24_bits_vls_vpu_specVill'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_specVma={self._xpins['io_writeback_24_bits_vls_vpu_specVma'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_specVta={self._xpins['io_writeback_24_bits_vls_vpu_specVta'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_specVsew={self._xpins['io_writeback_24_bits_vls_vpu_specVsew'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_specVlmul={self._xpins['io_writeback_24_bits_vls_vpu_specVlmul'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_vm={self._xpins['io_writeback_24_bits_vls_vpu_vm'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_vstart={self._xpins['io_writeback_24_bits_vls_vpu_vstart'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_frm={self._xpins['io_writeback_24_bits_vls_vpu_frm'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst={self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFpToVecInst'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_fpu_isFP32Instr={self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP32Instr'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_fpu_isFP64Instr={self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFP64Instr'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_fpu_isReduction={self._xpins['io_writeback_24_bits_vls_vpu_fpu_isReduction'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2={self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_2'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4={self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_4'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8={self._xpins['io_writeback_24_bits_vls_vpu_fpu_isFoldTo1_8'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_vxrm={self._xpins['io_writeback_24_bits_vls_vpu_vxrm'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_vuopIdx={self._xpins['io_writeback_24_bits_vls_vpu_vuopIdx'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_lastUop={self._xpins['io_writeback_24_bits_vls_vpu_lastUop'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_vmask={self._xpins['io_writeback_24_bits_vls_vpu_vmask'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_vl={self._xpins['io_writeback_24_bits_vls_vpu_vl'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_nf={self._xpins['io_writeback_24_bits_vls_vpu_nf'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_veew={self._xpins['io_writeback_24_bits_vls_vpu_veew'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_isReverse={self._xpins['io_writeback_24_bits_vls_vpu_isReverse'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_isExt={self._xpins['io_writeback_24_bits_vls_vpu_isExt'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_isNarrow={self._xpins['io_writeback_24_bits_vls_vpu_isNarrow'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_isDstMask={self._xpins['io_writeback_24_bits_vls_vpu_isDstMask'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_isOpMask={self._xpins['io_writeback_24_bits_vls_vpu_isOpMask'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_isMove={self._xpins['io_writeback_24_bits_vls_vpu_isMove'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_isDependOldVd={self._xpins['io_writeback_24_bits_vls_vpu_isDependOldVd'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_isWritePartVd={self._xpins['io_writeback_24_bits_vls_vpu_isWritePartVd'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vpu_isVleff={self._xpins['io_writeback_24_bits_vls_vpu_isVleff'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_oldVdPsrc={self._xpins['io_writeback_24_bits_vls_oldVdPsrc'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vdIdx={self._xpins['io_writeback_24_bits_vls_vdIdx'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_vdIdxInField={self._xpins['io_writeback_24_bits_vls_vdIdxInField'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_isIndexed={self._xpins['io_writeback_24_bits_vls_isIndexed'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_isMasked={self._xpins['io_writeback_24_bits_vls_isMasked'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_isStrided={self._xpins['io_writeback_24_bits_vls_isStrided'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_isWhole={self._xpins['io_writeback_24_bits_vls_isWhole'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_isVecLoad={self._xpins['io_writeback_24_bits_vls_isVecLoad'].xdata.value}")
        fields.append(f"io_writeback_24_bits_vls_isVlm={self._xpins['io_writeback_24_bits_vls_isVlm'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debug_isMMIO={self._xpins['io_writeback_24_bits_debug_isMMIO'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debug_isNCIO={self._xpins['io_writeback_24_bits_debug_isNCIO'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debug_isPerfCnt={self._xpins['io_writeback_24_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debug_paddr={self._xpins['io_writeback_24_bits_debug_paddr'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debug_vaddr={self._xpins['io_writeback_24_bits_debug_vaddr'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debugInfo_eliminatedMove={self._xpins['io_writeback_24_bits_debugInfo_eliminatedMove'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debugInfo_renameTime={self._xpins['io_writeback_24_bits_debugInfo_renameTime'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debugInfo_dispatchTime={self._xpins['io_writeback_24_bits_debugInfo_dispatchTime'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debugInfo_enqRsTime={self._xpins['io_writeback_24_bits_debugInfo_enqRsTime'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debugInfo_selectTime={self._xpins['io_writeback_24_bits_debugInfo_selectTime'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debugInfo_issueTime={self._xpins['io_writeback_24_bits_debugInfo_issueTime'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debugInfo_writebackTime={self._xpins['io_writeback_24_bits_debugInfo_writebackTime'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debugInfo_runahead_checkpoint_id={self._xpins['io_writeback_24_bits_debugInfo_runahead_checkpoint_id'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debugInfo_tlbFirstReqTime={self._xpins['io_writeback_24_bits_debugInfo_tlbFirstReqTime'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debugInfo_tlbRespTime={self._xpins['io_writeback_24_bits_debugInfo_tlbRespTime'].xdata.value}")
        fields.append(f"io_writeback_24_bits_debug_seqNum={self._xpins['io_writeback_24_bits_debug_seqNum'].xdata.value}")
        fields.append(f"io_writeback_23_valid={self._xpins['io_writeback_23_valid'].xdata.value}")
        fields.append(f"io_writeback_23_bits_data_0={self._xpins['io_writeback_23_bits_data_0'].xdata.value}")
        fields.append(f"io_writeback_23_bits_pdest={self._xpins['io_writeback_23_bits_pdest'].xdata.value}")
        fields.append(f"io_writeback_23_bits_robIdx_flag={self._xpins['io_writeback_23_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_23_bits_robIdx_value={self._xpins['io_writeback_23_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vecWen={self._xpins['io_writeback_23_bits_vecWen'].xdata.value}")
        fields.append(f"io_writeback_23_bits_v0Wen={self._xpins['io_writeback_23_bits_v0Wen'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vlWen={self._xpins['io_writeback_23_bits_vlWen'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_0={self._xpins['io_writeback_23_bits_exceptionVec_0'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_1={self._xpins['io_writeback_23_bits_exceptionVec_1'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_2={self._xpins['io_writeback_23_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_3={self._xpins['io_writeback_23_bits_exceptionVec_3'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_4={self._xpins['io_writeback_23_bits_exceptionVec_4'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_5={self._xpins['io_writeback_23_bits_exceptionVec_5'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_6={self._xpins['io_writeback_23_bits_exceptionVec_6'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_7={self._xpins['io_writeback_23_bits_exceptionVec_7'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_8={self._xpins['io_writeback_23_bits_exceptionVec_8'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_9={self._xpins['io_writeback_23_bits_exceptionVec_9'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_10={self._xpins['io_writeback_23_bits_exceptionVec_10'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_11={self._xpins['io_writeback_23_bits_exceptionVec_11'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_12={self._xpins['io_writeback_23_bits_exceptionVec_12'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_13={self._xpins['io_writeback_23_bits_exceptionVec_13'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_14={self._xpins['io_writeback_23_bits_exceptionVec_14'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_15={self._xpins['io_writeback_23_bits_exceptionVec_15'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_16={self._xpins['io_writeback_23_bits_exceptionVec_16'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_17={self._xpins['io_writeback_23_bits_exceptionVec_17'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_18={self._xpins['io_writeback_23_bits_exceptionVec_18'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_19={self._xpins['io_writeback_23_bits_exceptionVec_19'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_20={self._xpins['io_writeback_23_bits_exceptionVec_20'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_21={self._xpins['io_writeback_23_bits_exceptionVec_21'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_22={self._xpins['io_writeback_23_bits_exceptionVec_22'].xdata.value}")
        fields.append(f"io_writeback_23_bits_exceptionVec_23={self._xpins['io_writeback_23_bits_exceptionVec_23'].xdata.value}")
        fields.append(f"io_writeback_23_bits_flushPipe={self._xpins['io_writeback_23_bits_flushPipe'].xdata.value}")
        fields.append(f"io_writeback_23_bits_replay={self._xpins['io_writeback_23_bits_replay'].xdata.value}")
        fields.append(f"io_writeback_23_bits_trigger={self._xpins['io_writeback_23_bits_trigger'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_vill={self._xpins['io_writeback_23_bits_vls_vpu_vill'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_vma={self._xpins['io_writeback_23_bits_vls_vpu_vma'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_vta={self._xpins['io_writeback_23_bits_vls_vpu_vta'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_vsew={self._xpins['io_writeback_23_bits_vls_vpu_vsew'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_vlmul={self._xpins['io_writeback_23_bits_vls_vpu_vlmul'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_specVill={self._xpins['io_writeback_23_bits_vls_vpu_specVill'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_specVma={self._xpins['io_writeback_23_bits_vls_vpu_specVma'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_specVta={self._xpins['io_writeback_23_bits_vls_vpu_specVta'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_specVsew={self._xpins['io_writeback_23_bits_vls_vpu_specVsew'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_specVlmul={self._xpins['io_writeback_23_bits_vls_vpu_specVlmul'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_vm={self._xpins['io_writeback_23_bits_vls_vpu_vm'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_vstart={self._xpins['io_writeback_23_bits_vls_vpu_vstart'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_frm={self._xpins['io_writeback_23_bits_vls_vpu_frm'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst={self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFpToVecInst'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_fpu_isFP32Instr={self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP32Instr'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_fpu_isFP64Instr={self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFP64Instr'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_fpu_isReduction={self._xpins['io_writeback_23_bits_vls_vpu_fpu_isReduction'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2={self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_2'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4={self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_4'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8={self._xpins['io_writeback_23_bits_vls_vpu_fpu_isFoldTo1_8'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_vxrm={self._xpins['io_writeback_23_bits_vls_vpu_vxrm'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_vuopIdx={self._xpins['io_writeback_23_bits_vls_vpu_vuopIdx'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_lastUop={self._xpins['io_writeback_23_bits_vls_vpu_lastUop'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_vmask={self._xpins['io_writeback_23_bits_vls_vpu_vmask'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_vl={self._xpins['io_writeback_23_bits_vls_vpu_vl'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_nf={self._xpins['io_writeback_23_bits_vls_vpu_nf'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_veew={self._xpins['io_writeback_23_bits_vls_vpu_veew'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_isReverse={self._xpins['io_writeback_23_bits_vls_vpu_isReverse'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_isExt={self._xpins['io_writeback_23_bits_vls_vpu_isExt'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_isNarrow={self._xpins['io_writeback_23_bits_vls_vpu_isNarrow'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_isDstMask={self._xpins['io_writeback_23_bits_vls_vpu_isDstMask'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_isOpMask={self._xpins['io_writeback_23_bits_vls_vpu_isOpMask'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_isMove={self._xpins['io_writeback_23_bits_vls_vpu_isMove'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_isDependOldVd={self._xpins['io_writeback_23_bits_vls_vpu_isDependOldVd'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_isWritePartVd={self._xpins['io_writeback_23_bits_vls_vpu_isWritePartVd'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vpu_isVleff={self._xpins['io_writeback_23_bits_vls_vpu_isVleff'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_oldVdPsrc={self._xpins['io_writeback_23_bits_vls_oldVdPsrc'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vdIdx={self._xpins['io_writeback_23_bits_vls_vdIdx'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_vdIdxInField={self._xpins['io_writeback_23_bits_vls_vdIdxInField'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_isIndexed={self._xpins['io_writeback_23_bits_vls_isIndexed'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_isMasked={self._xpins['io_writeback_23_bits_vls_isMasked'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_isStrided={self._xpins['io_writeback_23_bits_vls_isStrided'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_isWhole={self._xpins['io_writeback_23_bits_vls_isWhole'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_isVecLoad={self._xpins['io_writeback_23_bits_vls_isVecLoad'].xdata.value}")
        fields.append(f"io_writeback_23_bits_vls_isVlm={self._xpins['io_writeback_23_bits_vls_isVlm'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debug_isMMIO={self._xpins['io_writeback_23_bits_debug_isMMIO'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debug_isNCIO={self._xpins['io_writeback_23_bits_debug_isNCIO'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debug_isPerfCnt={self._xpins['io_writeback_23_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debug_paddr={self._xpins['io_writeback_23_bits_debug_paddr'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debug_vaddr={self._xpins['io_writeback_23_bits_debug_vaddr'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debugInfo_eliminatedMove={self._xpins['io_writeback_23_bits_debugInfo_eliminatedMove'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debugInfo_renameTime={self._xpins['io_writeback_23_bits_debugInfo_renameTime'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debugInfo_dispatchTime={self._xpins['io_writeback_23_bits_debugInfo_dispatchTime'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debugInfo_enqRsTime={self._xpins['io_writeback_23_bits_debugInfo_enqRsTime'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debugInfo_selectTime={self._xpins['io_writeback_23_bits_debugInfo_selectTime'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debugInfo_issueTime={self._xpins['io_writeback_23_bits_debugInfo_issueTime'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debugInfo_writebackTime={self._xpins['io_writeback_23_bits_debugInfo_writebackTime'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debugInfo_runahead_checkpoint_id={self._xpins['io_writeback_23_bits_debugInfo_runahead_checkpoint_id'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debugInfo_tlbFirstReqTime={self._xpins['io_writeback_23_bits_debugInfo_tlbFirstReqTime'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debugInfo_tlbRespTime={self._xpins['io_writeback_23_bits_debugInfo_tlbRespTime'].xdata.value}")
        fields.append(f"io_writeback_23_bits_debug_seqNum={self._xpins['io_writeback_23_bits_debug_seqNum'].xdata.value}")
        fields.append(f"io_writeback_22_valid={self._xpins['io_writeback_22_valid'].xdata.value}")
        fields.append(f"io_writeback_22_bits_data_0={self._xpins['io_writeback_22_bits_data_0'].xdata.value}")
        fields.append(f"io_writeback_22_bits_pdest={self._xpins['io_writeback_22_bits_pdest'].xdata.value}")
        fields.append(f"io_writeback_22_bits_robIdx_flag={self._xpins['io_writeback_22_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_22_bits_robIdx_value={self._xpins['io_writeback_22_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writeback_22_bits_intWen={self._xpins['io_writeback_22_bits_intWen'].xdata.value}")
        fields.append(f"io_writeback_22_bits_fpWen={self._xpins['io_writeback_22_bits_fpWen'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_0={self._xpins['io_writeback_22_bits_exceptionVec_0'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_1={self._xpins['io_writeback_22_bits_exceptionVec_1'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_2={self._xpins['io_writeback_22_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_3={self._xpins['io_writeback_22_bits_exceptionVec_3'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_4={self._xpins['io_writeback_22_bits_exceptionVec_4'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_5={self._xpins['io_writeback_22_bits_exceptionVec_5'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_6={self._xpins['io_writeback_22_bits_exceptionVec_6'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_7={self._xpins['io_writeback_22_bits_exceptionVec_7'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_8={self._xpins['io_writeback_22_bits_exceptionVec_8'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_9={self._xpins['io_writeback_22_bits_exceptionVec_9'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_10={self._xpins['io_writeback_22_bits_exceptionVec_10'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_11={self._xpins['io_writeback_22_bits_exceptionVec_11'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_12={self._xpins['io_writeback_22_bits_exceptionVec_12'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_13={self._xpins['io_writeback_22_bits_exceptionVec_13'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_14={self._xpins['io_writeback_22_bits_exceptionVec_14'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_15={self._xpins['io_writeback_22_bits_exceptionVec_15'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_16={self._xpins['io_writeback_22_bits_exceptionVec_16'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_17={self._xpins['io_writeback_22_bits_exceptionVec_17'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_18={self._xpins['io_writeback_22_bits_exceptionVec_18'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_19={self._xpins['io_writeback_22_bits_exceptionVec_19'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_20={self._xpins['io_writeback_22_bits_exceptionVec_20'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_21={self._xpins['io_writeback_22_bits_exceptionVec_21'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_22={self._xpins['io_writeback_22_bits_exceptionVec_22'].xdata.value}")
        fields.append(f"io_writeback_22_bits_exceptionVec_23={self._xpins['io_writeback_22_bits_exceptionVec_23'].xdata.value}")
        fields.append(f"io_writeback_22_bits_flushPipe={self._xpins['io_writeback_22_bits_flushPipe'].xdata.value}")
        fields.append(f"io_writeback_22_bits_replay={self._xpins['io_writeback_22_bits_replay'].xdata.value}")
        fields.append(f"io_writeback_22_bits_lqIdx_flag={self._xpins['io_writeback_22_bits_lqIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_22_bits_lqIdx_value={self._xpins['io_writeback_22_bits_lqIdx_value'].xdata.value}")
        fields.append(f"io_writeback_22_bits_trigger={self._xpins['io_writeback_22_bits_trigger'].xdata.value}")
        fields.append(f"io_writeback_22_bits_predecodeInfo_valid={self._xpins['io_writeback_22_bits_predecodeInfo_valid'].xdata.value}")
        fields.append(f"io_writeback_22_bits_predecodeInfo_isRVC={self._xpins['io_writeback_22_bits_predecodeInfo_isRVC'].xdata.value}")
        fields.append(f"io_writeback_22_bits_predecodeInfo_brType={self._xpins['io_writeback_22_bits_predecodeInfo_brType'].xdata.value}")
        fields.append(f"io_writeback_22_bits_predecodeInfo_isCall={self._xpins['io_writeback_22_bits_predecodeInfo_isCall'].xdata.value}")
        fields.append(f"io_writeback_22_bits_predecodeInfo_isRet={self._xpins['io_writeback_22_bits_predecodeInfo_isRet'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debug_isMMIO={self._xpins['io_writeback_22_bits_debug_isMMIO'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debug_isNCIO={self._xpins['io_writeback_22_bits_debug_isNCIO'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debug_isPerfCnt={self._xpins['io_writeback_22_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debug_paddr={self._xpins['io_writeback_22_bits_debug_paddr'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debug_vaddr={self._xpins['io_writeback_22_bits_debug_vaddr'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debugInfo_eliminatedMove={self._xpins['io_writeback_22_bits_debugInfo_eliminatedMove'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debugInfo_renameTime={self._xpins['io_writeback_22_bits_debugInfo_renameTime'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debugInfo_dispatchTime={self._xpins['io_writeback_22_bits_debugInfo_dispatchTime'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debugInfo_enqRsTime={self._xpins['io_writeback_22_bits_debugInfo_enqRsTime'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debugInfo_selectTime={self._xpins['io_writeback_22_bits_debugInfo_selectTime'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debugInfo_issueTime={self._xpins['io_writeback_22_bits_debugInfo_issueTime'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debugInfo_writebackTime={self._xpins['io_writeback_22_bits_debugInfo_writebackTime'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debugInfo_runahead_checkpoint_id={self._xpins['io_writeback_22_bits_debugInfo_runahead_checkpoint_id'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debugInfo_tlbFirstReqTime={self._xpins['io_writeback_22_bits_debugInfo_tlbFirstReqTime'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debugInfo_tlbRespTime={self._xpins['io_writeback_22_bits_debugInfo_tlbRespTime'].xdata.value}")
        fields.append(f"io_writeback_22_bits_debug_seqNum={self._xpins['io_writeback_22_bits_debug_seqNum'].xdata.value}")
        fields.append(f"io_writeback_21_valid={self._xpins['io_writeback_21_valid'].xdata.value}")
        fields.append(f"io_writeback_21_bits_data_0={self._xpins['io_writeback_21_bits_data_0'].xdata.value}")
        fields.append(f"io_writeback_21_bits_pdest={self._xpins['io_writeback_21_bits_pdest'].xdata.value}")
        fields.append(f"io_writeback_21_bits_robIdx_flag={self._xpins['io_writeback_21_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_21_bits_robIdx_value={self._xpins['io_writeback_21_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writeback_21_bits_intWen={self._xpins['io_writeback_21_bits_intWen'].xdata.value}")
        fields.append(f"io_writeback_21_bits_fpWen={self._xpins['io_writeback_21_bits_fpWen'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_0={self._xpins['io_writeback_21_bits_exceptionVec_0'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_1={self._xpins['io_writeback_21_bits_exceptionVec_1'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_2={self._xpins['io_writeback_21_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_3={self._xpins['io_writeback_21_bits_exceptionVec_3'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_4={self._xpins['io_writeback_21_bits_exceptionVec_4'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_5={self._xpins['io_writeback_21_bits_exceptionVec_5'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_6={self._xpins['io_writeback_21_bits_exceptionVec_6'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_7={self._xpins['io_writeback_21_bits_exceptionVec_7'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_8={self._xpins['io_writeback_21_bits_exceptionVec_8'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_9={self._xpins['io_writeback_21_bits_exceptionVec_9'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_10={self._xpins['io_writeback_21_bits_exceptionVec_10'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_11={self._xpins['io_writeback_21_bits_exceptionVec_11'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_12={self._xpins['io_writeback_21_bits_exceptionVec_12'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_13={self._xpins['io_writeback_21_bits_exceptionVec_13'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_14={self._xpins['io_writeback_21_bits_exceptionVec_14'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_15={self._xpins['io_writeback_21_bits_exceptionVec_15'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_16={self._xpins['io_writeback_21_bits_exceptionVec_16'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_17={self._xpins['io_writeback_21_bits_exceptionVec_17'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_18={self._xpins['io_writeback_21_bits_exceptionVec_18'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_19={self._xpins['io_writeback_21_bits_exceptionVec_19'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_20={self._xpins['io_writeback_21_bits_exceptionVec_20'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_21={self._xpins['io_writeback_21_bits_exceptionVec_21'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_22={self._xpins['io_writeback_21_bits_exceptionVec_22'].xdata.value}")
        fields.append(f"io_writeback_21_bits_exceptionVec_23={self._xpins['io_writeback_21_bits_exceptionVec_23'].xdata.value}")
        fields.append(f"io_writeback_21_bits_flushPipe={self._xpins['io_writeback_21_bits_flushPipe'].xdata.value}")
        fields.append(f"io_writeback_21_bits_replay={self._xpins['io_writeback_21_bits_replay'].xdata.value}")
        fields.append(f"io_writeback_21_bits_lqIdx_flag={self._xpins['io_writeback_21_bits_lqIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_21_bits_lqIdx_value={self._xpins['io_writeback_21_bits_lqIdx_value'].xdata.value}")
        fields.append(f"io_writeback_21_bits_trigger={self._xpins['io_writeback_21_bits_trigger'].xdata.value}")
        fields.append(f"io_writeback_21_bits_predecodeInfo_valid={self._xpins['io_writeback_21_bits_predecodeInfo_valid'].xdata.value}")
        fields.append(f"io_writeback_21_bits_predecodeInfo_isRVC={self._xpins['io_writeback_21_bits_predecodeInfo_isRVC'].xdata.value}")
        fields.append(f"io_writeback_21_bits_predecodeInfo_brType={self._xpins['io_writeback_21_bits_predecodeInfo_brType'].xdata.value}")
        fields.append(f"io_writeback_21_bits_predecodeInfo_isCall={self._xpins['io_writeback_21_bits_predecodeInfo_isCall'].xdata.value}")
        fields.append(f"io_writeback_21_bits_predecodeInfo_isRet={self._xpins['io_writeback_21_bits_predecodeInfo_isRet'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debug_isMMIO={self._xpins['io_writeback_21_bits_debug_isMMIO'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debug_isNCIO={self._xpins['io_writeback_21_bits_debug_isNCIO'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debug_isPerfCnt={self._xpins['io_writeback_21_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debug_paddr={self._xpins['io_writeback_21_bits_debug_paddr'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debug_vaddr={self._xpins['io_writeback_21_bits_debug_vaddr'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debugInfo_eliminatedMove={self._xpins['io_writeback_21_bits_debugInfo_eliminatedMove'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debugInfo_renameTime={self._xpins['io_writeback_21_bits_debugInfo_renameTime'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debugInfo_dispatchTime={self._xpins['io_writeback_21_bits_debugInfo_dispatchTime'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debugInfo_enqRsTime={self._xpins['io_writeback_21_bits_debugInfo_enqRsTime'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debugInfo_selectTime={self._xpins['io_writeback_21_bits_debugInfo_selectTime'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debugInfo_issueTime={self._xpins['io_writeback_21_bits_debugInfo_issueTime'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debugInfo_writebackTime={self._xpins['io_writeback_21_bits_debugInfo_writebackTime'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debugInfo_runahead_checkpoint_id={self._xpins['io_writeback_21_bits_debugInfo_runahead_checkpoint_id'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debugInfo_tlbFirstReqTime={self._xpins['io_writeback_21_bits_debugInfo_tlbFirstReqTime'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debugInfo_tlbRespTime={self._xpins['io_writeback_21_bits_debugInfo_tlbRespTime'].xdata.value}")
        fields.append(f"io_writeback_21_bits_debug_seqNum={self._xpins['io_writeback_21_bits_debug_seqNum'].xdata.value}")
        fields.append(f"io_writeback_20_valid={self._xpins['io_writeback_20_valid'].xdata.value}")
        fields.append(f"io_writeback_20_bits_data_0={self._xpins['io_writeback_20_bits_data_0'].xdata.value}")
        fields.append(f"io_writeback_20_bits_pdest={self._xpins['io_writeback_20_bits_pdest'].xdata.value}")
        fields.append(f"io_writeback_20_bits_robIdx_flag={self._xpins['io_writeback_20_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_20_bits_robIdx_value={self._xpins['io_writeback_20_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writeback_20_bits_intWen={self._xpins['io_writeback_20_bits_intWen'].xdata.value}")
        fields.append(f"io_writeback_20_bits_fpWen={self._xpins['io_writeback_20_bits_fpWen'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_0={self._xpins['io_writeback_20_bits_exceptionVec_0'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_1={self._xpins['io_writeback_20_bits_exceptionVec_1'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_2={self._xpins['io_writeback_20_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_3={self._xpins['io_writeback_20_bits_exceptionVec_3'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_4={self._xpins['io_writeback_20_bits_exceptionVec_4'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_5={self._xpins['io_writeback_20_bits_exceptionVec_5'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_6={self._xpins['io_writeback_20_bits_exceptionVec_6'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_7={self._xpins['io_writeback_20_bits_exceptionVec_7'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_8={self._xpins['io_writeback_20_bits_exceptionVec_8'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_9={self._xpins['io_writeback_20_bits_exceptionVec_9'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_10={self._xpins['io_writeback_20_bits_exceptionVec_10'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_11={self._xpins['io_writeback_20_bits_exceptionVec_11'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_12={self._xpins['io_writeback_20_bits_exceptionVec_12'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_13={self._xpins['io_writeback_20_bits_exceptionVec_13'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_14={self._xpins['io_writeback_20_bits_exceptionVec_14'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_15={self._xpins['io_writeback_20_bits_exceptionVec_15'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_16={self._xpins['io_writeback_20_bits_exceptionVec_16'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_17={self._xpins['io_writeback_20_bits_exceptionVec_17'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_18={self._xpins['io_writeback_20_bits_exceptionVec_18'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_19={self._xpins['io_writeback_20_bits_exceptionVec_19'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_20={self._xpins['io_writeback_20_bits_exceptionVec_20'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_21={self._xpins['io_writeback_20_bits_exceptionVec_21'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_22={self._xpins['io_writeback_20_bits_exceptionVec_22'].xdata.value}")
        fields.append(f"io_writeback_20_bits_exceptionVec_23={self._xpins['io_writeback_20_bits_exceptionVec_23'].xdata.value}")
        fields.append(f"io_writeback_20_bits_flushPipe={self._xpins['io_writeback_20_bits_flushPipe'].xdata.value}")
        fields.append(f"io_writeback_20_bits_replay={self._xpins['io_writeback_20_bits_replay'].xdata.value}")
        fields.append(f"io_writeback_20_bits_lqIdx_flag={self._xpins['io_writeback_20_bits_lqIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_20_bits_lqIdx_value={self._xpins['io_writeback_20_bits_lqIdx_value'].xdata.value}")
        fields.append(f"io_writeback_20_bits_trigger={self._xpins['io_writeback_20_bits_trigger'].xdata.value}")
        fields.append(f"io_writeback_20_bits_predecodeInfo_valid={self._xpins['io_writeback_20_bits_predecodeInfo_valid'].xdata.value}")
        fields.append(f"io_writeback_20_bits_predecodeInfo_isRVC={self._xpins['io_writeback_20_bits_predecodeInfo_isRVC'].xdata.value}")
        fields.append(f"io_writeback_20_bits_predecodeInfo_brType={self._xpins['io_writeback_20_bits_predecodeInfo_brType'].xdata.value}")
        fields.append(f"io_writeback_20_bits_predecodeInfo_isCall={self._xpins['io_writeback_20_bits_predecodeInfo_isCall'].xdata.value}")
        fields.append(f"io_writeback_20_bits_predecodeInfo_isRet={self._xpins['io_writeback_20_bits_predecodeInfo_isRet'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debug_isMMIO={self._xpins['io_writeback_20_bits_debug_isMMIO'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debug_isNCIO={self._xpins['io_writeback_20_bits_debug_isNCIO'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debug_isPerfCnt={self._xpins['io_writeback_20_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debug_paddr={self._xpins['io_writeback_20_bits_debug_paddr'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debug_vaddr={self._xpins['io_writeback_20_bits_debug_vaddr'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debugInfo_eliminatedMove={self._xpins['io_writeback_20_bits_debugInfo_eliminatedMove'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debugInfo_renameTime={self._xpins['io_writeback_20_bits_debugInfo_renameTime'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debugInfo_dispatchTime={self._xpins['io_writeback_20_bits_debugInfo_dispatchTime'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debugInfo_enqRsTime={self._xpins['io_writeback_20_bits_debugInfo_enqRsTime'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debugInfo_selectTime={self._xpins['io_writeback_20_bits_debugInfo_selectTime'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debugInfo_issueTime={self._xpins['io_writeback_20_bits_debugInfo_issueTime'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debugInfo_writebackTime={self._xpins['io_writeback_20_bits_debugInfo_writebackTime'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debugInfo_runahead_checkpoint_id={self._xpins['io_writeback_20_bits_debugInfo_runahead_checkpoint_id'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debugInfo_tlbFirstReqTime={self._xpins['io_writeback_20_bits_debugInfo_tlbFirstReqTime'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debugInfo_tlbRespTime={self._xpins['io_writeback_20_bits_debugInfo_tlbRespTime'].xdata.value}")
        fields.append(f"io_writeback_20_bits_debug_seqNum={self._xpins['io_writeback_20_bits_debug_seqNum'].xdata.value}")
        fields.append(f"io_writeback_19_valid={self._xpins['io_writeback_19_valid'].xdata.value}")
        fields.append(f"io_writeback_19_bits_data_0={self._xpins['io_writeback_19_bits_data_0'].xdata.value}")
        fields.append(f"io_writeback_19_bits_pdest={self._xpins['io_writeback_19_bits_pdest'].xdata.value}")
        fields.append(f"io_writeback_19_bits_robIdx_flag={self._xpins['io_writeback_19_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_19_bits_robIdx_value={self._xpins['io_writeback_19_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writeback_19_bits_intWen={self._xpins['io_writeback_19_bits_intWen'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_0={self._xpins['io_writeback_19_bits_exceptionVec_0'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_1={self._xpins['io_writeback_19_bits_exceptionVec_1'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_2={self._xpins['io_writeback_19_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_3={self._xpins['io_writeback_19_bits_exceptionVec_3'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_4={self._xpins['io_writeback_19_bits_exceptionVec_4'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_5={self._xpins['io_writeback_19_bits_exceptionVec_5'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_6={self._xpins['io_writeback_19_bits_exceptionVec_6'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_7={self._xpins['io_writeback_19_bits_exceptionVec_7'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_8={self._xpins['io_writeback_19_bits_exceptionVec_8'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_9={self._xpins['io_writeback_19_bits_exceptionVec_9'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_10={self._xpins['io_writeback_19_bits_exceptionVec_10'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_11={self._xpins['io_writeback_19_bits_exceptionVec_11'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_12={self._xpins['io_writeback_19_bits_exceptionVec_12'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_13={self._xpins['io_writeback_19_bits_exceptionVec_13'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_14={self._xpins['io_writeback_19_bits_exceptionVec_14'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_15={self._xpins['io_writeback_19_bits_exceptionVec_15'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_16={self._xpins['io_writeback_19_bits_exceptionVec_16'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_17={self._xpins['io_writeback_19_bits_exceptionVec_17'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_18={self._xpins['io_writeback_19_bits_exceptionVec_18'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_19={self._xpins['io_writeback_19_bits_exceptionVec_19'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_20={self._xpins['io_writeback_19_bits_exceptionVec_20'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_21={self._xpins['io_writeback_19_bits_exceptionVec_21'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_22={self._xpins['io_writeback_19_bits_exceptionVec_22'].xdata.value}")
        fields.append(f"io_writeback_19_bits_exceptionVec_23={self._xpins['io_writeback_19_bits_exceptionVec_23'].xdata.value}")
        fields.append(f"io_writeback_19_bits_flushPipe={self._xpins['io_writeback_19_bits_flushPipe'].xdata.value}")
        fields.append(f"io_writeback_19_bits_sqIdx_flag={self._xpins['io_writeback_19_bits_sqIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_19_bits_sqIdx_value={self._xpins['io_writeback_19_bits_sqIdx_value'].xdata.value}")
        fields.append(f"io_writeback_19_bits_trigger={self._xpins['io_writeback_19_bits_trigger'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debug_isMMIO={self._xpins['io_writeback_19_bits_debug_isMMIO'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debug_isNCIO={self._xpins['io_writeback_19_bits_debug_isNCIO'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debug_isPerfCnt={self._xpins['io_writeback_19_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debug_paddr={self._xpins['io_writeback_19_bits_debug_paddr'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debug_vaddr={self._xpins['io_writeback_19_bits_debug_vaddr'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debugInfo_eliminatedMove={self._xpins['io_writeback_19_bits_debugInfo_eliminatedMove'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debugInfo_renameTime={self._xpins['io_writeback_19_bits_debugInfo_renameTime'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debugInfo_dispatchTime={self._xpins['io_writeback_19_bits_debugInfo_dispatchTime'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debugInfo_enqRsTime={self._xpins['io_writeback_19_bits_debugInfo_enqRsTime'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debugInfo_selectTime={self._xpins['io_writeback_19_bits_debugInfo_selectTime'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debugInfo_issueTime={self._xpins['io_writeback_19_bits_debugInfo_issueTime'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debugInfo_writebackTime={self._xpins['io_writeback_19_bits_debugInfo_writebackTime'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debugInfo_runahead_checkpoint_id={self._xpins['io_writeback_19_bits_debugInfo_runahead_checkpoint_id'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debugInfo_tlbFirstReqTime={self._xpins['io_writeback_19_bits_debugInfo_tlbFirstReqTime'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debugInfo_tlbRespTime={self._xpins['io_writeback_19_bits_debugInfo_tlbRespTime'].xdata.value}")
        fields.append(f"io_writeback_19_bits_debug_seqNum={self._xpins['io_writeback_19_bits_debug_seqNum'].xdata.value}")
        fields.append(f"io_writeback_18_valid={self._xpins['io_writeback_18_valid'].xdata.value}")
        fields.append(f"io_writeback_18_bits_data_0={self._xpins['io_writeback_18_bits_data_0'].xdata.value}")
        fields.append(f"io_writeback_18_bits_pdest={self._xpins['io_writeback_18_bits_pdest'].xdata.value}")
        fields.append(f"io_writeback_18_bits_robIdx_flag={self._xpins['io_writeback_18_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_18_bits_robIdx_value={self._xpins['io_writeback_18_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writeback_18_bits_intWen={self._xpins['io_writeback_18_bits_intWen'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_0={self._xpins['io_writeback_18_bits_exceptionVec_0'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_1={self._xpins['io_writeback_18_bits_exceptionVec_1'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_2={self._xpins['io_writeback_18_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_3={self._xpins['io_writeback_18_bits_exceptionVec_3'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_4={self._xpins['io_writeback_18_bits_exceptionVec_4'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_5={self._xpins['io_writeback_18_bits_exceptionVec_5'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_6={self._xpins['io_writeback_18_bits_exceptionVec_6'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_7={self._xpins['io_writeback_18_bits_exceptionVec_7'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_8={self._xpins['io_writeback_18_bits_exceptionVec_8'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_9={self._xpins['io_writeback_18_bits_exceptionVec_9'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_10={self._xpins['io_writeback_18_bits_exceptionVec_10'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_11={self._xpins['io_writeback_18_bits_exceptionVec_11'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_12={self._xpins['io_writeback_18_bits_exceptionVec_12'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_13={self._xpins['io_writeback_18_bits_exceptionVec_13'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_14={self._xpins['io_writeback_18_bits_exceptionVec_14'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_15={self._xpins['io_writeback_18_bits_exceptionVec_15'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_16={self._xpins['io_writeback_18_bits_exceptionVec_16'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_17={self._xpins['io_writeback_18_bits_exceptionVec_17'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_18={self._xpins['io_writeback_18_bits_exceptionVec_18'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_19={self._xpins['io_writeback_18_bits_exceptionVec_19'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_20={self._xpins['io_writeback_18_bits_exceptionVec_20'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_21={self._xpins['io_writeback_18_bits_exceptionVec_21'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_22={self._xpins['io_writeback_18_bits_exceptionVec_22'].xdata.value}")
        fields.append(f"io_writeback_18_bits_exceptionVec_23={self._xpins['io_writeback_18_bits_exceptionVec_23'].xdata.value}")
        fields.append(f"io_writeback_18_bits_flushPipe={self._xpins['io_writeback_18_bits_flushPipe'].xdata.value}")
        fields.append(f"io_writeback_18_bits_sqIdx_flag={self._xpins['io_writeback_18_bits_sqIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_18_bits_sqIdx_value={self._xpins['io_writeback_18_bits_sqIdx_value'].xdata.value}")
        fields.append(f"io_writeback_18_bits_trigger={self._xpins['io_writeback_18_bits_trigger'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debug_isMMIO={self._xpins['io_writeback_18_bits_debug_isMMIO'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debug_isNCIO={self._xpins['io_writeback_18_bits_debug_isNCIO'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debug_isPerfCnt={self._xpins['io_writeback_18_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debug_paddr={self._xpins['io_writeback_18_bits_debug_paddr'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debug_vaddr={self._xpins['io_writeback_18_bits_debug_vaddr'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debugInfo_eliminatedMove={self._xpins['io_writeback_18_bits_debugInfo_eliminatedMove'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debugInfo_renameTime={self._xpins['io_writeback_18_bits_debugInfo_renameTime'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debugInfo_dispatchTime={self._xpins['io_writeback_18_bits_debugInfo_dispatchTime'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debugInfo_enqRsTime={self._xpins['io_writeback_18_bits_debugInfo_enqRsTime'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debugInfo_selectTime={self._xpins['io_writeback_18_bits_debugInfo_selectTime'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debugInfo_issueTime={self._xpins['io_writeback_18_bits_debugInfo_issueTime'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debugInfo_writebackTime={self._xpins['io_writeback_18_bits_debugInfo_writebackTime'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debugInfo_runahead_checkpoint_id={self._xpins['io_writeback_18_bits_debugInfo_runahead_checkpoint_id'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debugInfo_tlbFirstReqTime={self._xpins['io_writeback_18_bits_debugInfo_tlbFirstReqTime'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debugInfo_tlbRespTime={self._xpins['io_writeback_18_bits_debugInfo_tlbRespTime'].xdata.value}")
        fields.append(f"io_writeback_18_bits_debug_seqNum={self._xpins['io_writeback_18_bits_debug_seqNum'].xdata.value}")
        fields.append(f"io_writeback_17_valid={self._xpins['io_writeback_17_valid'].xdata.value}")
        fields.append(f"io_writeback_17_bits_data_0={self._xpins['io_writeback_17_bits_data_0'].xdata.value}")
        fields.append(f"io_writeback_17_bits_data_1={self._xpins['io_writeback_17_bits_data_1'].xdata.value}")
        fields.append(f"io_writeback_17_bits_data_2={self._xpins['io_writeback_17_bits_data_2'].xdata.value}")
        fields.append(f"io_writeback_17_bits_pdest={self._xpins['io_writeback_17_bits_pdest'].xdata.value}")
        fields.append(f"io_writeback_17_bits_robIdx_flag={self._xpins['io_writeback_17_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_17_bits_robIdx_value={self._xpins['io_writeback_17_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writeback_17_bits_vecWen={self._xpins['io_writeback_17_bits_vecWen'].xdata.value}")
        fields.append(f"io_writeback_17_bits_v0Wen={self._xpins['io_writeback_17_bits_v0Wen'].xdata.value}")
        fields.append(f"io_writeback_17_bits_fflags={self._xpins['io_writeback_17_bits_fflags'].xdata.value}")
        fields.append(f"io_writeback_17_bits_wflags={self._xpins['io_writeback_17_bits_wflags'].xdata.value}")
        fields.append(f"io_writeback_17_bits_debugInfo_eliminatedMove={self._xpins['io_writeback_17_bits_debugInfo_eliminatedMove'].xdata.value}")
        fields.append(f"io_writeback_17_bits_debugInfo_renameTime={self._xpins['io_writeback_17_bits_debugInfo_renameTime'].xdata.value}")
        fields.append(f"io_writeback_17_bits_debugInfo_dispatchTime={self._xpins['io_writeback_17_bits_debugInfo_dispatchTime'].xdata.value}")
        fields.append(f"io_writeback_17_bits_debugInfo_enqRsTime={self._xpins['io_writeback_17_bits_debugInfo_enqRsTime'].xdata.value}")
        fields.append(f"io_writeback_17_bits_debugInfo_selectTime={self._xpins['io_writeback_17_bits_debugInfo_selectTime'].xdata.value}")
        fields.append(f"io_writeback_17_bits_debugInfo_issueTime={self._xpins['io_writeback_17_bits_debugInfo_issueTime'].xdata.value}")
        fields.append(f"io_writeback_17_bits_debugInfo_writebackTime={self._xpins['io_writeback_17_bits_debugInfo_writebackTime'].xdata.value}")
        fields.append(f"io_writeback_17_bits_debugInfo_runahead_checkpoint_id={self._xpins['io_writeback_17_bits_debugInfo_runahead_checkpoint_id'].xdata.value}")
        fields.append(f"io_writeback_17_bits_debugInfo_tlbFirstReqTime={self._xpins['io_writeback_17_bits_debugInfo_tlbFirstReqTime'].xdata.value}")
        fields.append(f"io_writeback_17_bits_debugInfo_tlbRespTime={self._xpins['io_writeback_17_bits_debugInfo_tlbRespTime'].xdata.value}")
        fields.append(f"io_writeback_17_bits_debug_seqNum={self._xpins['io_writeback_17_bits_debug_seqNum'].xdata.value}")
        fields.append(f"io_writeback_16_valid={self._xpins['io_writeback_16_valid'].xdata.value}")
        fields.append(f"io_writeback_16_bits_data_0={self._xpins['io_writeback_16_bits_data_0'].xdata.value}")
        fields.append(f"io_writeback_16_bits_data_1={self._xpins['io_writeback_16_bits_data_1'].xdata.value}")
        fields.append(f"io_writeback_16_bits_data_2={self._xpins['io_writeback_16_bits_data_2'].xdata.value}")
        fields.append(f"io_writeback_16_bits_data_3={self._xpins['io_writeback_16_bits_data_3'].xdata.value}")
        fields.append(f"io_writeback_16_bits_pdest={self._xpins['io_writeback_16_bits_pdest'].xdata.value}")
        fields.append(f"io_writeback_16_bits_robIdx_flag={self._xpins['io_writeback_16_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_16_bits_robIdx_value={self._xpins['io_writeback_16_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writeback_16_bits_fpWen={self._xpins['io_writeback_16_bits_fpWen'].xdata.value}")
        fields.append(f"io_writeback_16_bits_vecWen={self._xpins['io_writeback_16_bits_vecWen'].xdata.value}")
        fields.append(f"io_writeback_16_bits_v0Wen={self._xpins['io_writeback_16_bits_v0Wen'].xdata.value}")
        fields.append(f"io_writeback_16_bits_fflags={self._xpins['io_writeback_16_bits_fflags'].xdata.value}")
        fields.append(f"io_writeback_16_bits_wflags={self._xpins['io_writeback_16_bits_wflags'].xdata.value}")
        fields.append(f"io_writeback_16_bits_debugInfo_eliminatedMove={self._xpins['io_writeback_16_bits_debugInfo_eliminatedMove'].xdata.value}")
        fields.append(f"io_writeback_16_bits_debugInfo_renameTime={self._xpins['io_writeback_16_bits_debugInfo_renameTime'].xdata.value}")
        fields.append(f"io_writeback_16_bits_debugInfo_dispatchTime={self._xpins['io_writeback_16_bits_debugInfo_dispatchTime'].xdata.value}")
        fields.append(f"io_writeback_16_bits_debugInfo_enqRsTime={self._xpins['io_writeback_16_bits_debugInfo_enqRsTime'].xdata.value}")
        fields.append(f"io_writeback_16_bits_debugInfo_selectTime={self._xpins['io_writeback_16_bits_debugInfo_selectTime'].xdata.value}")
        fields.append(f"io_writeback_16_bits_debugInfo_issueTime={self._xpins['io_writeback_16_bits_debugInfo_issueTime'].xdata.value}")
        fields.append(f"io_writeback_16_bits_debugInfo_writebackTime={self._xpins['io_writeback_16_bits_debugInfo_writebackTime'].xdata.value}")
        fields.append(f"io_writeback_16_bits_debugInfo_runahead_checkpoint_id={self._xpins['io_writeback_16_bits_debugInfo_runahead_checkpoint_id'].xdata.value}")
        fields.append(f"io_writeback_16_bits_debugInfo_tlbFirstReqTime={self._xpins['io_writeback_16_bits_debugInfo_tlbFirstReqTime'].xdata.value}")
        fields.append(f"io_writeback_16_bits_debugInfo_tlbRespTime={self._xpins['io_writeback_16_bits_debugInfo_tlbRespTime'].xdata.value}")
        fields.append(f"io_writeback_16_bits_debug_seqNum={self._xpins['io_writeback_16_bits_debug_seqNum'].xdata.value}")
        fields.append(f"io_writeback_15_valid={self._xpins['io_writeback_15_valid'].xdata.value}")
        fields.append(f"io_writeback_15_bits_data_0={self._xpins['io_writeback_15_bits_data_0'].xdata.value}")
        fields.append(f"io_writeback_15_bits_data_1={self._xpins['io_writeback_15_bits_data_1'].xdata.value}")
        fields.append(f"io_writeback_15_bits_data_2={self._xpins['io_writeback_15_bits_data_2'].xdata.value}")
        fields.append(f"io_writeback_15_bits_pdest={self._xpins['io_writeback_15_bits_pdest'].xdata.value}")
        fields.append(f"io_writeback_15_bits_robIdx_flag={self._xpins['io_writeback_15_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_15_bits_robIdx_value={self._xpins['io_writeback_15_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writeback_15_bits_vecWen={self._xpins['io_writeback_15_bits_vecWen'].xdata.value}")
        fields.append(f"io_writeback_15_bits_v0Wen={self._xpins['io_writeback_15_bits_v0Wen'].xdata.value}")
        fields.append(f"io_writeback_15_bits_fflags={self._xpins['io_writeback_15_bits_fflags'].xdata.value}")
        fields.append(f"io_writeback_15_bits_wflags={self._xpins['io_writeback_15_bits_wflags'].xdata.value}")
        fields.append(f"io_writeback_15_bits_vxsat={self._xpins['io_writeback_15_bits_vxsat'].xdata.value}")
        fields.append(f"io_writeback_15_bits_debugInfo_eliminatedMove={self._xpins['io_writeback_15_bits_debugInfo_eliminatedMove'].xdata.value}")
        fields.append(f"io_writeback_15_bits_debugInfo_renameTime={self._xpins['io_writeback_15_bits_debugInfo_renameTime'].xdata.value}")
        fields.append(f"io_writeback_15_bits_debugInfo_dispatchTime={self._xpins['io_writeback_15_bits_debugInfo_dispatchTime'].xdata.value}")
        fields.append(f"io_writeback_15_bits_debugInfo_enqRsTime={self._xpins['io_writeback_15_bits_debugInfo_enqRsTime'].xdata.value}")
        fields.append(f"io_writeback_15_bits_debugInfo_selectTime={self._xpins['io_writeback_15_bits_debugInfo_selectTime'].xdata.value}")
        fields.append(f"io_writeback_15_bits_debugInfo_issueTime={self._xpins['io_writeback_15_bits_debugInfo_issueTime'].xdata.value}")
        fields.append(f"io_writeback_15_bits_debugInfo_writebackTime={self._xpins['io_writeback_15_bits_debugInfo_writebackTime'].xdata.value}")
        fields.append(f"io_writeback_15_bits_debugInfo_runahead_checkpoint_id={self._xpins['io_writeback_15_bits_debugInfo_runahead_checkpoint_id'].xdata.value}")
        fields.append(f"io_writeback_15_bits_debugInfo_tlbFirstReqTime={self._xpins['io_writeback_15_bits_debugInfo_tlbFirstReqTime'].xdata.value}")
        fields.append(f"io_writeback_15_bits_debugInfo_tlbRespTime={self._xpins['io_writeback_15_bits_debugInfo_tlbRespTime'].xdata.value}")
        fields.append(f"io_writeback_15_bits_debug_seqNum={self._xpins['io_writeback_15_bits_debug_seqNum'].xdata.value}")
        fields.append(f"io_writeback_14_valid={self._xpins['io_writeback_14_valid'].xdata.value}")
        fields.append(f"io_writeback_14_bits_data_0={self._xpins['io_writeback_14_bits_data_0'].xdata.value}")
        fields.append(f"io_writeback_14_bits_data_1={self._xpins['io_writeback_14_bits_data_1'].xdata.value}")
        fields.append(f"io_writeback_14_bits_data_2={self._xpins['io_writeback_14_bits_data_2'].xdata.value}")
        fields.append(f"io_writeback_14_bits_data_3={self._xpins['io_writeback_14_bits_data_3'].xdata.value}")
        fields.append(f"io_writeback_14_bits_data_4={self._xpins['io_writeback_14_bits_data_4'].xdata.value}")
        fields.append(f"io_writeback_14_bits_data_5={self._xpins['io_writeback_14_bits_data_5'].xdata.value}")
        fields.append(f"io_writeback_14_bits_pdest={self._xpins['io_writeback_14_bits_pdest'].xdata.value}")
        fields.append(f"io_writeback_14_bits_robIdx_flag={self._xpins['io_writeback_14_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_14_bits_robIdx_value={self._xpins['io_writeback_14_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writeback_14_bits_intWen={self._xpins['io_writeback_14_bits_intWen'].xdata.value}")
        fields.append(f"io_writeback_14_bits_fpWen={self._xpins['io_writeback_14_bits_fpWen'].xdata.value}")
        fields.append(f"io_writeback_14_bits_vecWen={self._xpins['io_writeback_14_bits_vecWen'].xdata.value}")
        fields.append(f"io_writeback_14_bits_v0Wen={self._xpins['io_writeback_14_bits_v0Wen'].xdata.value}")
        fields.append(f"io_writeback_14_bits_vlWen={self._xpins['io_writeback_14_bits_vlWen'].xdata.value}")
        fields.append(f"io_writeback_14_bits_fflags={self._xpins['io_writeback_14_bits_fflags'].xdata.value}")
        fields.append(f"io_writeback_14_bits_wflags={self._xpins['io_writeback_14_bits_wflags'].xdata.value}")
        fields.append(f"io_writeback_14_bits_exceptionVec_2={self._xpins['io_writeback_14_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_writeback_14_bits_debugInfo_eliminatedMove={self._xpins['io_writeback_14_bits_debugInfo_eliminatedMove'].xdata.value}")
        fields.append(f"io_writeback_14_bits_debugInfo_renameTime={self._xpins['io_writeback_14_bits_debugInfo_renameTime'].xdata.value}")
        fields.append(f"io_writeback_14_bits_debugInfo_dispatchTime={self._xpins['io_writeback_14_bits_debugInfo_dispatchTime'].xdata.value}")
        fields.append(f"io_writeback_14_bits_debugInfo_enqRsTime={self._xpins['io_writeback_14_bits_debugInfo_enqRsTime'].xdata.value}")
        fields.append(f"io_writeback_14_bits_debugInfo_selectTime={self._xpins['io_writeback_14_bits_debugInfo_selectTime'].xdata.value}")
        fields.append(f"io_writeback_14_bits_debugInfo_issueTime={self._xpins['io_writeback_14_bits_debugInfo_issueTime'].xdata.value}")
        fields.append(f"io_writeback_14_bits_debugInfo_writebackTime={self._xpins['io_writeback_14_bits_debugInfo_writebackTime'].xdata.value}")
        fields.append(f"io_writeback_14_bits_debugInfo_runahead_checkpoint_id={self._xpins['io_writeback_14_bits_debugInfo_runahead_checkpoint_id'].xdata.value}")
        fields.append(f"io_writeback_14_bits_debugInfo_tlbFirstReqTime={self._xpins['io_writeback_14_bits_debugInfo_tlbFirstReqTime'].xdata.value}")
        fields.append(f"io_writeback_14_bits_debugInfo_tlbRespTime={self._xpins['io_writeback_14_bits_debugInfo_tlbRespTime'].xdata.value}")
        fields.append(f"io_writeback_14_bits_debug_seqNum={self._xpins['io_writeback_14_bits_debug_seqNum'].xdata.value}")
        fields.append(f"io_writeback_13_valid={self._xpins['io_writeback_13_valid'].xdata.value}")
        fields.append(f"io_writeback_13_bits_data_0={self._xpins['io_writeback_13_bits_data_0'].xdata.value}")
        fields.append(f"io_writeback_13_bits_data_1={self._xpins['io_writeback_13_bits_data_1'].xdata.value}")
        fields.append(f"io_writeback_13_bits_data_2={self._xpins['io_writeback_13_bits_data_2'].xdata.value}")
        fields.append(f"io_writeback_13_bits_pdest={self._xpins['io_writeback_13_bits_pdest'].xdata.value}")
        fields.append(f"io_writeback_13_bits_robIdx_flag={self._xpins['io_writeback_13_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_13_bits_robIdx_value={self._xpins['io_writeback_13_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writeback_13_bits_vecWen={self._xpins['io_writeback_13_bits_vecWen'].xdata.value}")
        fields.append(f"io_writeback_13_bits_v0Wen={self._xpins['io_writeback_13_bits_v0Wen'].xdata.value}")
        fields.append(f"io_writeback_13_bits_fflags={self._xpins['io_writeback_13_bits_fflags'].xdata.value}")
        fields.append(f"io_writeback_13_bits_wflags={self._xpins['io_writeback_13_bits_wflags'].xdata.value}")
        fields.append(f"io_writeback_13_bits_vxsat={self._xpins['io_writeback_13_bits_vxsat'].xdata.value}")
        fields.append(f"io_writeback_13_bits_exceptionVec_2={self._xpins['io_writeback_13_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_writeback_13_bits_debugInfo_eliminatedMove={self._xpins['io_writeback_13_bits_debugInfo_eliminatedMove'].xdata.value}")
        fields.append(f"io_writeback_13_bits_debugInfo_renameTime={self._xpins['io_writeback_13_bits_debugInfo_renameTime'].xdata.value}")
        fields.append(f"io_writeback_13_bits_debugInfo_dispatchTime={self._xpins['io_writeback_13_bits_debugInfo_dispatchTime'].xdata.value}")
        fields.append(f"io_writeback_13_bits_debugInfo_enqRsTime={self._xpins['io_writeback_13_bits_debugInfo_enqRsTime'].xdata.value}")
        fields.append(f"io_writeback_13_bits_debugInfo_selectTime={self._xpins['io_writeback_13_bits_debugInfo_selectTime'].xdata.value}")
        fields.append(f"io_writeback_13_bits_debugInfo_issueTime={self._xpins['io_writeback_13_bits_debugInfo_issueTime'].xdata.value}")
        fields.append(f"io_writeback_13_bits_debugInfo_writebackTime={self._xpins['io_writeback_13_bits_debugInfo_writebackTime'].xdata.value}")
        fields.append(f"io_writeback_13_bits_debugInfo_runahead_checkpoint_id={self._xpins['io_writeback_13_bits_debugInfo_runahead_checkpoint_id'].xdata.value}")
        fields.append(f"io_writeback_13_bits_debugInfo_tlbFirstReqTime={self._xpins['io_writeback_13_bits_debugInfo_tlbFirstReqTime'].xdata.value}")
        fields.append(f"io_writeback_13_bits_debugInfo_tlbRespTime={self._xpins['io_writeback_13_bits_debugInfo_tlbRespTime'].xdata.value}")
        fields.append(f"io_writeback_13_bits_debug_seqNum={self._xpins['io_writeback_13_bits_debug_seqNum'].xdata.value}")
        fields.append(f"io_writeback_7_valid={self._xpins['io_writeback_7_valid'].xdata.value}")
        fields.append(f"io_writeback_7_bits_data_0={self._xpins['io_writeback_7_bits_data_0'].xdata.value}")
        fields.append(f"io_writeback_7_bits_data_1={self._xpins['io_writeback_7_bits_data_1'].xdata.value}")
        fields.append(f"io_writeback_7_bits_pdest={self._xpins['io_writeback_7_bits_pdest'].xdata.value}")
        fields.append(f"io_writeback_7_bits_robIdx_flag={self._xpins['io_writeback_7_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_7_bits_robIdx_value={self._xpins['io_writeback_7_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writeback_7_bits_intWen={self._xpins['io_writeback_7_bits_intWen'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_valid={self._xpins['io_writeback_7_bits_redirect_valid'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_isRVC={self._xpins['io_writeback_7_bits_redirect_bits_isRVC'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_robIdx_flag={self._xpins['io_writeback_7_bits_redirect_bits_robIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_robIdx_value={self._xpins['io_writeback_7_bits_redirect_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_ftqIdx_flag={self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_ftqIdx_value={self._xpins['io_writeback_7_bits_redirect_bits_ftqIdx_value'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_ftqOffset={self._xpins['io_writeback_7_bits_redirect_bits_ftqOffset'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_level={self._xpins['io_writeback_7_bits_redirect_bits_level'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_interrupt={self._xpins['io_writeback_7_bits_redirect_bits_interrupt'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_pc={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pc'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_valid'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRVC'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_brType'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isCall'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_pd_isRet'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_ssp={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ssp'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_sctr={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sctr'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_flag'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSW_value'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_flag'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_TOSR_value'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_flag'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_NOS_value'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_topAddr'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_17_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_16_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_15_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_14_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_13_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_12_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_11_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_10_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_9_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_8_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_7_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_6_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_5_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_4_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_3_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_2_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_1_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_folded_hist_hist_0_folded_hist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_0'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_1'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_2'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_5_bits_3'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_0'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_1'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_2'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_4_bits_3'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_0'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_1'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_2'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_3_bits_3'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_0'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_1'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_2'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_2_bits_3'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_0'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_1'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_2'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_1_bits_3'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_0'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_1'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_2'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_afhob_afhob_0_bits_3'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_lastBrNumOH'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_ghr={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_ghr'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_flag'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_histPtr_value'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_0'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_specCnt_1'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_br_hit'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_jr_hit'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_sc_hit'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_predTaken'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_target={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_target'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_taken={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_taken'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_shift={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_shift'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_addIntoHist'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIGPF'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIPF'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF={self._xpins['io_writeback_7_bits_redirect_bits_cfiUpdate_backendIAF'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_fullTarget={self._xpins['io_writeback_7_bits_redirect_bits_fullTarget'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_stFtqIdx_flag={self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_flag'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_stFtqIdx_value={self._xpins['io_writeback_7_bits_redirect_bits_stFtqIdx_value'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_stFtqOffset={self._xpins['io_writeback_7_bits_redirect_bits_stFtqOffset'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id={self._xpins['io_writeback_7_bits_redirect_bits_debug_runahead_checkpoint_id'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_debugIsCtrl={self._xpins['io_writeback_7_bits_redirect_bits_debugIsCtrl'].xdata.value}")
        fields.append(f"io_writeback_7_bits_redirect_bits_debugIsMemVio={self._xpins['io_writeback_7_bits_redirect_bits_debugIsMemVio'].xdata.value}")
        fields.append(f"io_writeback_7_bits_exceptionVec_2={self._xpins['io_writeback_7_bits_exceptionVec_2'].xdata.value}")
        fields.append(f"io_writeback_7_bits_exceptionVec_3={self._xpins['io_writeback_7_bits_exceptionVec_3'].xdata.value}")
        fields.append(f"io_writeback_7_bits_exceptionVec_8={self._xpins['io_writeback_7_bits_exceptionVec_8'].xdata.value}")
        fields.append(f"io_writeback_7_bits_exceptionVec_9={self._xpins['io_writeback_7_bits_exceptionVec_9'].xdata.value}")
        fields.append(f"io_writeback_7_bits_exceptionVec_10={self._xpins['io_writeback_7_bits_exceptionVec_10'].xdata.value}")
        fields.append(f"io_writeback_7_bits_exceptionVec_11={self._xpins['io_writeback_7_bits_exceptionVec_11'].xdata.value}")
        fields.append(f"io_writeback_7_bits_exceptionVec_22={self._xpins['io_writeback_7_bits_exceptionVec_22'].xdata.value}")
        fields.append(f"io_writeback_7_bits_flushPipe={self._xpins['io_writeback_7_bits_flushPipe'].xdata.value}")
        fields.append(f"io_writeback_7_bits_predecodeInfo_valid={self._xpins['io_writeback_7_bits_predecodeInfo_valid'].xdata.value}")
        fields.append(f"io_writeback_7_bits_predecodeInfo_isRVC={self._xpins['io_writeback_7_bits_predecodeInfo_isRVC'].xdata.value}")
        fields.append(f"io_writeback_7_bits_predecodeInfo_brType={self._xpins['io_writeback_7_bits_predecodeInfo_brType'].xdata.value}")
        fields.append(f"io_writeback_7_bits_predecodeInfo_isCall={self._xpins['io_writeback_7_bits_predecodeInfo_isCall'].xdata.value}")
        fields.append(f"io_writeback_7_bits_predecodeInfo_isRet={self._xpins['io_writeback_7_bits_predecodeInfo_isRet'].xdata.value}")
        fields.append(f"io_writeback_7_bits_debug_isPerfCnt={self._xpins['io_writeback_7_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_writeback_7_bits_debugInfo_eliminatedMove={self._xpins['io_writeback_7_bits_debugInfo_eliminatedMove'].xdata.value}")
        fields.append(f"io_writeback_7_bits_debugInfo_renameTime={self._xpins['io_writeback_7_bits_debugInfo_renameTime'].xdata.value}")
        fields.append(f"io_writeback_7_bits_debugInfo_dispatchTime={self._xpins['io_writeback_7_bits_debugInfo_dispatchTime'].xdata.value}")
        fields.append(f"io_writeback_7_bits_debugInfo_enqRsTime={self._xpins['io_writeback_7_bits_debugInfo_enqRsTime'].xdata.value}")
        fields.append(f"io_writeback_7_bits_debugInfo_selectTime={self._xpins['io_writeback_7_bits_debugInfo_selectTime'].xdata.value}")
        fields.append(f"io_writeback_7_bits_debugInfo_issueTime={self._xpins['io_writeback_7_bits_debugInfo_issueTime'].xdata.value}")
        fields.append(f"io_writeback_7_bits_debugInfo_writebackTime={self._xpins['io_writeback_7_bits_debugInfo_writebackTime'].xdata.value}")
        fields.append(f"io_writeback_7_bits_debugInfo_runahead_checkpoint_id={self._xpins['io_writeback_7_bits_debugInfo_runahead_checkpoint_id'].xdata.value}")
        fields.append(f"io_writeback_7_bits_debugInfo_tlbFirstReqTime={self._xpins['io_writeback_7_bits_debugInfo_tlbFirstReqTime'].xdata.value}")
        fields.append(f"io_writeback_7_bits_debugInfo_tlbRespTime={self._xpins['io_writeback_7_bits_debugInfo_tlbRespTime'].xdata.value}")
        fields.append(f"io_writeback_7_bits_debug_seqNum={self._xpins['io_writeback_7_bits_debug_seqNum'].xdata.value}")
        fields.append(f"io_writeback_5_valid={self._xpins['io_writeback_5_valid'].xdata.value}")
        fields.append(f"io_writeback_5_bits_redirect_valid={self._xpins['io_writeback_5_bits_redirect_valid'].xdata.value}")
        fields.append(f"io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred={self._xpins['io_writeback_5_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value}")
        fields.append(f"io_writeback_3_valid={self._xpins['io_writeback_3_valid'].xdata.value}")
        fields.append(f"io_writeback_3_bits_redirect_valid={self._xpins['io_writeback_3_bits_redirect_valid'].xdata.value}")
        fields.append(f"io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred={self._xpins['io_writeback_3_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value}")
        fields.append(f"io_writeback_1_valid={self._xpins['io_writeback_1_valid'].xdata.value}")
        fields.append(f"io_writeback_1_bits_redirect_valid={self._xpins['io_writeback_1_bits_redirect_valid'].xdata.value}")
        fields.append(f"io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred={self._xpins['io_writeback_1_bits_redirect_bits_cfiUpdate_isMisPred'].xdata.value}")
        fields.append(f"io_exuWriteback_26_valid={self._xpins['io_exuWriteback_26_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_26_bits_robIdx_value={self._xpins['io_exuWriteback_26_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_25_valid={self._xpins['io_exuWriteback_25_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_25_bits_robIdx_value={self._xpins['io_exuWriteback_25_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_24_valid={self._xpins['io_exuWriteback_24_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_24_bits_data_0={self._xpins['io_exuWriteback_24_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_24_bits_pdest={self._xpins['io_exuWriteback_24_bits_pdest'].xdata.value}")
        fields.append(f"io_exuWriteback_24_bits_robIdx_value={self._xpins['io_exuWriteback_24_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_24_bits_vecWen={self._xpins['io_exuWriteback_24_bits_vecWen'].xdata.value}")
        fields.append(f"io_exuWriteback_24_bits_v0Wen={self._xpins['io_exuWriteback_24_bits_v0Wen'].xdata.value}")
        fields.append(f"io_exuWriteback_24_bits_vls_vdIdx={self._xpins['io_exuWriteback_24_bits_vls_vdIdx'].xdata.value}")
        fields.append(f"io_exuWriteback_24_bits_debug_isMMIO={self._xpins['io_exuWriteback_24_bits_debug_isMMIO'].xdata.value}")
        fields.append(f"io_exuWriteback_24_bits_debug_isNCIO={self._xpins['io_exuWriteback_24_bits_debug_isNCIO'].xdata.value}")
        fields.append(f"io_exuWriteback_24_bits_debug_isPerfCnt={self._xpins['io_exuWriteback_24_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_exuWriteback_24_bits_debug_paddr={self._xpins['io_exuWriteback_24_bits_debug_paddr'].xdata.value}")
        fields.append(f"io_exuWriteback_23_valid={self._xpins['io_exuWriteback_23_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_23_bits_data_0={self._xpins['io_exuWriteback_23_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_23_bits_pdest={self._xpins['io_exuWriteback_23_bits_pdest'].xdata.value}")
        fields.append(f"io_exuWriteback_23_bits_robIdx_value={self._xpins['io_exuWriteback_23_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_23_bits_vecWen={self._xpins['io_exuWriteback_23_bits_vecWen'].xdata.value}")
        fields.append(f"io_exuWriteback_23_bits_v0Wen={self._xpins['io_exuWriteback_23_bits_v0Wen'].xdata.value}")
        fields.append(f"io_exuWriteback_23_bits_vls_vdIdx={self._xpins['io_exuWriteback_23_bits_vls_vdIdx'].xdata.value}")
        fields.append(f"io_exuWriteback_23_bits_debug_isMMIO={self._xpins['io_exuWriteback_23_bits_debug_isMMIO'].xdata.value}")
        fields.append(f"io_exuWriteback_23_bits_debug_isNCIO={self._xpins['io_exuWriteback_23_bits_debug_isNCIO'].xdata.value}")
        fields.append(f"io_exuWriteback_23_bits_debug_isPerfCnt={self._xpins['io_exuWriteback_23_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_exuWriteback_23_bits_debug_paddr={self._xpins['io_exuWriteback_23_bits_debug_paddr'].xdata.value}")
        fields.append(f"io_exuWriteback_22_valid={self._xpins['io_exuWriteback_22_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_22_bits_data_0={self._xpins['io_exuWriteback_22_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_22_bits_robIdx_value={self._xpins['io_exuWriteback_22_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_22_bits_lqIdx_value={self._xpins['io_exuWriteback_22_bits_lqIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_22_bits_debug_isMMIO={self._xpins['io_exuWriteback_22_bits_debug_isMMIO'].xdata.value}")
        fields.append(f"io_exuWriteback_22_bits_debug_isNCIO={self._xpins['io_exuWriteback_22_bits_debug_isNCIO'].xdata.value}")
        fields.append(f"io_exuWriteback_22_bits_debug_isPerfCnt={self._xpins['io_exuWriteback_22_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_exuWriteback_22_bits_debug_paddr={self._xpins['io_exuWriteback_22_bits_debug_paddr'].xdata.value}")
        fields.append(f"io_exuWriteback_21_valid={self._xpins['io_exuWriteback_21_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_21_bits_data_0={self._xpins['io_exuWriteback_21_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_21_bits_robIdx_value={self._xpins['io_exuWriteback_21_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_21_bits_lqIdx_value={self._xpins['io_exuWriteback_21_bits_lqIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_21_bits_debug_isMMIO={self._xpins['io_exuWriteback_21_bits_debug_isMMIO'].xdata.value}")
        fields.append(f"io_exuWriteback_21_bits_debug_isNCIO={self._xpins['io_exuWriteback_21_bits_debug_isNCIO'].xdata.value}")
        fields.append(f"io_exuWriteback_21_bits_debug_isPerfCnt={self._xpins['io_exuWriteback_21_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_exuWriteback_21_bits_debug_paddr={self._xpins['io_exuWriteback_21_bits_debug_paddr'].xdata.value}")
        fields.append(f"io_exuWriteback_20_valid={self._xpins['io_exuWriteback_20_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_20_bits_data_0={self._xpins['io_exuWriteback_20_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_20_bits_robIdx_value={self._xpins['io_exuWriteback_20_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_20_bits_lqIdx_value={self._xpins['io_exuWriteback_20_bits_lqIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_20_bits_debug_isMMIO={self._xpins['io_exuWriteback_20_bits_debug_isMMIO'].xdata.value}")
        fields.append(f"io_exuWriteback_20_bits_debug_isNCIO={self._xpins['io_exuWriteback_20_bits_debug_isNCIO'].xdata.value}")
        fields.append(f"io_exuWriteback_20_bits_debug_isPerfCnt={self._xpins['io_exuWriteback_20_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_exuWriteback_20_bits_debug_paddr={self._xpins['io_exuWriteback_20_bits_debug_paddr'].xdata.value}")
        fields.append(f"io_exuWriteback_19_valid={self._xpins['io_exuWriteback_19_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_19_bits_data_0={self._xpins['io_exuWriteback_19_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_19_bits_robIdx_value={self._xpins['io_exuWriteback_19_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_19_bits_sqIdx_value={self._xpins['io_exuWriteback_19_bits_sqIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_19_bits_debug_isMMIO={self._xpins['io_exuWriteback_19_bits_debug_isMMIO'].xdata.value}")
        fields.append(f"io_exuWriteback_19_bits_debug_isNCIO={self._xpins['io_exuWriteback_19_bits_debug_isNCIO'].xdata.value}")
        fields.append(f"io_exuWriteback_19_bits_debug_isPerfCnt={self._xpins['io_exuWriteback_19_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_exuWriteback_19_bits_debug_paddr={self._xpins['io_exuWriteback_19_bits_debug_paddr'].xdata.value}")
        fields.append(f"io_exuWriteback_18_valid={self._xpins['io_exuWriteback_18_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_18_bits_data_0={self._xpins['io_exuWriteback_18_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_18_bits_robIdx_value={self._xpins['io_exuWriteback_18_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_18_bits_sqIdx_value={self._xpins['io_exuWriteback_18_bits_sqIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_18_bits_debug_isMMIO={self._xpins['io_exuWriteback_18_bits_debug_isMMIO'].xdata.value}")
        fields.append(f"io_exuWriteback_18_bits_debug_isNCIO={self._xpins['io_exuWriteback_18_bits_debug_isNCIO'].xdata.value}")
        fields.append(f"io_exuWriteback_18_bits_debug_isPerfCnt={self._xpins['io_exuWriteback_18_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_exuWriteback_18_bits_debug_paddr={self._xpins['io_exuWriteback_18_bits_debug_paddr'].xdata.value}")
        fields.append(f"io_exuWriteback_17_valid={self._xpins['io_exuWriteback_17_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_17_bits_data_0={self._xpins['io_exuWriteback_17_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_17_bits_robIdx_value={self._xpins['io_exuWriteback_17_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_17_bits_fflags={self._xpins['io_exuWriteback_17_bits_fflags'].xdata.value}")
        fields.append(f"io_exuWriteback_17_bits_wflags={self._xpins['io_exuWriteback_17_bits_wflags'].xdata.value}")
        fields.append(f"io_exuWriteback_16_valid={self._xpins['io_exuWriteback_16_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_16_bits_data_0={self._xpins['io_exuWriteback_16_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_16_bits_robIdx_value={self._xpins['io_exuWriteback_16_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_16_bits_fflags={self._xpins['io_exuWriteback_16_bits_fflags'].xdata.value}")
        fields.append(f"io_exuWriteback_16_bits_wflags={self._xpins['io_exuWriteback_16_bits_wflags'].xdata.value}")
        fields.append(f"io_exuWriteback_15_valid={self._xpins['io_exuWriteback_15_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_15_bits_data_0={self._xpins['io_exuWriteback_15_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_15_bits_robIdx_value={self._xpins['io_exuWriteback_15_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_15_bits_fflags={self._xpins['io_exuWriteback_15_bits_fflags'].xdata.value}")
        fields.append(f"io_exuWriteback_15_bits_wflags={self._xpins['io_exuWriteback_15_bits_wflags'].xdata.value}")
        fields.append(f"io_exuWriteback_15_bits_vxsat={self._xpins['io_exuWriteback_15_bits_vxsat'].xdata.value}")
        fields.append(f"io_exuWriteback_14_valid={self._xpins['io_exuWriteback_14_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_14_bits_data_0={self._xpins['io_exuWriteback_14_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_14_bits_robIdx_value={self._xpins['io_exuWriteback_14_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_14_bits_fflags={self._xpins['io_exuWriteback_14_bits_fflags'].xdata.value}")
        fields.append(f"io_exuWriteback_14_bits_wflags={self._xpins['io_exuWriteback_14_bits_wflags'].xdata.value}")
        fields.append(f"io_exuWriteback_13_valid={self._xpins['io_exuWriteback_13_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_13_bits_data_0={self._xpins['io_exuWriteback_13_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_13_bits_robIdx_value={self._xpins['io_exuWriteback_13_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_13_bits_fflags={self._xpins['io_exuWriteback_13_bits_fflags'].xdata.value}")
        fields.append(f"io_exuWriteback_13_bits_wflags={self._xpins['io_exuWriteback_13_bits_wflags'].xdata.value}")
        fields.append(f"io_exuWriteback_13_bits_vxsat={self._xpins['io_exuWriteback_13_bits_vxsat'].xdata.value}")
        fields.append(f"io_exuWriteback_12_valid={self._xpins['io_exuWriteback_12_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_12_bits_data_0={self._xpins['io_exuWriteback_12_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_12_bits_robIdx_value={self._xpins['io_exuWriteback_12_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_12_bits_fflags={self._xpins['io_exuWriteback_12_bits_fflags'].xdata.value}")
        fields.append(f"io_exuWriteback_12_bits_wflags={self._xpins['io_exuWriteback_12_bits_wflags'].xdata.value}")
        fields.append(f"io_exuWriteback_11_valid={self._xpins['io_exuWriteback_11_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_11_bits_data_0={self._xpins['io_exuWriteback_11_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_11_bits_robIdx_value={self._xpins['io_exuWriteback_11_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_11_bits_fflags={self._xpins['io_exuWriteback_11_bits_fflags'].xdata.value}")
        fields.append(f"io_exuWriteback_11_bits_wflags={self._xpins['io_exuWriteback_11_bits_wflags'].xdata.value}")
        fields.append(f"io_exuWriteback_10_valid={self._xpins['io_exuWriteback_10_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_10_bits_data_0={self._xpins['io_exuWriteback_10_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_10_bits_robIdx_value={self._xpins['io_exuWriteback_10_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_10_bits_fflags={self._xpins['io_exuWriteback_10_bits_fflags'].xdata.value}")
        fields.append(f"io_exuWriteback_10_bits_wflags={self._xpins['io_exuWriteback_10_bits_wflags'].xdata.value}")
        fields.append(f"io_exuWriteback_9_valid={self._xpins['io_exuWriteback_9_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_9_bits_data_0={self._xpins['io_exuWriteback_9_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_9_bits_robIdx_value={self._xpins['io_exuWriteback_9_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_9_bits_fflags={self._xpins['io_exuWriteback_9_bits_fflags'].xdata.value}")
        fields.append(f"io_exuWriteback_9_bits_wflags={self._xpins['io_exuWriteback_9_bits_wflags'].xdata.value}")
        fields.append(f"io_exuWriteback_8_valid={self._xpins['io_exuWriteback_8_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_8_bits_data_0={self._xpins['io_exuWriteback_8_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_8_bits_robIdx_value={self._xpins['io_exuWriteback_8_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_8_bits_fflags={self._xpins['io_exuWriteback_8_bits_fflags'].xdata.value}")
        fields.append(f"io_exuWriteback_8_bits_wflags={self._xpins['io_exuWriteback_8_bits_wflags'].xdata.value}")
        fields.append(f"io_exuWriteback_7_valid={self._xpins['io_exuWriteback_7_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_7_bits_data_0={self._xpins['io_exuWriteback_7_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_7_bits_robIdx_value={self._xpins['io_exuWriteback_7_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_7_bits_debug_isPerfCnt={self._xpins['io_exuWriteback_7_bits_debug_isPerfCnt'].xdata.value}")
        fields.append(f"io_exuWriteback_6_valid={self._xpins['io_exuWriteback_6_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_6_bits_data_0={self._xpins['io_exuWriteback_6_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_6_bits_robIdx_value={self._xpins['io_exuWriteback_6_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_5_valid={self._xpins['io_exuWriteback_5_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_5_bits_data_0={self._xpins['io_exuWriteback_5_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_5_bits_robIdx_value={self._xpins['io_exuWriteback_5_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_5_bits_redirect_valid={self._xpins['io_exuWriteback_5_bits_redirect_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken={self._xpins['io_exuWriteback_5_bits_redirect_bits_cfiUpdate_taken'].xdata.value}")
        fields.append(f"io_exuWriteback_5_bits_fflags={self._xpins['io_exuWriteback_5_bits_fflags'].xdata.value}")
        fields.append(f"io_exuWriteback_5_bits_wflags={self._xpins['io_exuWriteback_5_bits_wflags'].xdata.value}")
        fields.append(f"io_exuWriteback_4_valid={self._xpins['io_exuWriteback_4_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_4_bits_data_0={self._xpins['io_exuWriteback_4_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_4_bits_robIdx_value={self._xpins['io_exuWriteback_4_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_3_valid={self._xpins['io_exuWriteback_3_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_3_bits_data_0={self._xpins['io_exuWriteback_3_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_3_bits_robIdx_value={self._xpins['io_exuWriteback_3_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_3_bits_redirect_valid={self._xpins['io_exuWriteback_3_bits_redirect_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken={self._xpins['io_exuWriteback_3_bits_redirect_bits_cfiUpdate_taken'].xdata.value}")
        fields.append(f"io_exuWriteback_2_valid={self._xpins['io_exuWriteback_2_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_2_bits_data_0={self._xpins['io_exuWriteback_2_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_2_bits_robIdx_value={self._xpins['io_exuWriteback_2_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_1_valid={self._xpins['io_exuWriteback_1_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_1_bits_data_0={self._xpins['io_exuWriteback_1_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_1_bits_robIdx_value={self._xpins['io_exuWriteback_1_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_exuWriteback_1_bits_redirect_valid={self._xpins['io_exuWriteback_1_bits_redirect_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken={self._xpins['io_exuWriteback_1_bits_redirect_bits_cfiUpdate_taken'].xdata.value}")
        fields.append(f"io_exuWriteback_0_valid={self._xpins['io_exuWriteback_0_valid'].xdata.value}")
        fields.append(f"io_exuWriteback_0_bits_data_0={self._xpins['io_exuWriteback_0_bits_data_0'].xdata.value}")
        fields.append(f"io_exuWriteback_0_bits_robIdx_value={self._xpins['io_exuWriteback_0_bits_robIdx_value'].xdata.value}")
        fields.append(f"io_writebackNums_0_bits={self._xpins['io_writebackNums_0_bits'].xdata.value}")
        fields.append(f"io_writebackNums_1_bits={self._xpins['io_writebackNums_1_bits'].xdata.value}")
        fields.append(f"io_writebackNums_2_bits={self._xpins['io_writebackNums_2_bits'].xdata.value}")
        fields.append(f"io_writebackNums_3_bits={self._xpins['io_writebackNums_3_bits'].xdata.value}")
        fields.append(f"io_writebackNums_4_bits={self._xpins['io_writebackNums_4_bits'].xdata.value}")
        fields.append(f"io_writebackNums_5_bits={self._xpins['io_writebackNums_5_bits'].xdata.value}")
        fields.append(f"io_writebackNums_6_bits={self._xpins['io_writebackNums_6_bits'].xdata.value}")
        fields.append(f"io_writebackNums_7_bits={self._xpins['io_writebackNums_7_bits'].xdata.value}")
        fields.append(f"io_writebackNums_8_bits={self._xpins['io_writebackNums_8_bits'].xdata.value}")
        fields.append(f"io_writebackNums_9_bits={self._xpins['io_writebackNums_9_bits'].xdata.value}")
        fields.append(f"io_writebackNums_10_bits={self._xpins['io_writebackNums_10_bits'].xdata.value}")
        fields.append(f"io_writebackNums_11_bits={self._xpins['io_writebackNums_11_bits'].xdata.value}")
        fields.append(f"io_writebackNums_12_bits={self._xpins['io_writebackNums_12_bits'].xdata.value}")
        fields.append(f"io_writebackNums_13_bits={self._xpins['io_writebackNums_13_bits'].xdata.value}")
        fields.append(f"io_writebackNums_14_bits={self._xpins['io_writebackNums_14_bits'].xdata.value}")
        fields.append(f"io_writebackNums_15_bits={self._xpins['io_writebackNums_15_bits'].xdata.value}")
        fields.append(f"io_writebackNums_16_bits={self._xpins['io_writebackNums_16_bits'].xdata.value}")
        fields.append(f"io_writebackNums_17_bits={self._xpins['io_writebackNums_17_bits'].xdata.value}")
        fields.append(f"io_writebackNums_18_bits={self._xpins['io_writebackNums_18_bits'].xdata.value}")
        fields.append(f"io_writebackNums_19_bits={self._xpins['io_writebackNums_19_bits'].xdata.value}")
        fields.append(f"io_writebackNums_20_bits={self._xpins['io_writebackNums_20_bits'].xdata.value}")
        fields.append(f"io_writebackNums_21_bits={self._xpins['io_writebackNums_21_bits'].xdata.value}")
        fields.append(f"io_writebackNums_22_bits={self._xpins['io_writebackNums_22_bits'].xdata.value}")
        fields.append(f"io_writebackNums_23_bits={self._xpins['io_writebackNums_23_bits'].xdata.value}")
        fields.append(f"io_writebackNums_24_bits={self._xpins['io_writebackNums_24_bits'].xdata.value}")
        fields.append(f"io_writebackNeedFlush_0={self._xpins['io_writebackNeedFlush_0'].xdata.value}")
        fields.append(f"io_writebackNeedFlush_1={self._xpins['io_writebackNeedFlush_1'].xdata.value}")
        fields.append(f"io_writebackNeedFlush_2={self._xpins['io_writebackNeedFlush_2'].xdata.value}")
        fields.append(f"io_writebackNeedFlush_6={self._xpins['io_writebackNeedFlush_6'].xdata.value}")
        fields.append(f"io_writebackNeedFlush_7={self._xpins['io_writebackNeedFlush_7'].xdata.value}")
        fields.append(f"io_writebackNeedFlush_8={self._xpins['io_writebackNeedFlush_8'].xdata.value}")
        fields.append(f"io_writebackNeedFlush_9={self._xpins['io_writebackNeedFlush_9'].xdata.value}")
        fields.append(f"io_writebackNeedFlush_10={self._xpins['io_writebackNeedFlush_10'].xdata.value}")
        fields.append(f"io_writebackNeedFlush_11={self._xpins['io_writebackNeedFlush_11'].xdata.value}")
        fields.append(f"io_writebackNeedFlush_12={self._xpins['io_writebackNeedFlush_12'].xdata.value}")
        fields.append(f"compare={self._xpins['compare'].xdata.value}")
        fields.append(f"WriteBack_in_agent_xaction={self._xpins['WriteBack_in_agent_xaction'].xdata.value}")
        fields.append(f"super_result={self._xpins['super_result'].xdata.value}")
        if self.agent._clock_enabled:
            fields.append(f"cycle={self.agent.GetCycleCount()}")
        return f"DUTrob({', '.join(fields)})"

    def RefreshComb(self):
        """Refresh combinational logic (not supported in pack mode)."""
        self.InitClock()
        print("this function is not supported in pack mode")

    def SetWaveform(self, filename: str):
        """Set waveform output file (not supported in pack mode)."""
        print(f"[SetWaveform] Not supported in pack mode. Use VCS +vcdpluson+<filename>")

    def GetWaveFormat(self) -> str:
        """Get waveform file extension (returns empty string in pack mode)."""
        return ""

    def FlushWaveform(self):
        """Flush waveform data to disk (not supported in pack mode)."""
        print("[FlushWaveform] Not supported in pack mode.")

    def SetCoverage(self, filename: str):
        """Set coverage output file (not supported in pack mode)."""
        print(f"[SetCoverage] Not supported in pack mode. Use VCS -cm <metrics>")

    def GetCovMetrics(self) -> int:
        """Get coverage metrics bitmask (returns 0 in pack mode)."""
        return 0

    def ResumeWaveformDump(self):
        """Resume waveform dumping (not supported in pack mode)."""
        print("[ResumeWaveformDump] Not supported in pack mode")
        return 0

    def PauseWaveformDump(self):
        """Pause waveform dumping (not supported in pack mode)."""
        print("[PauseWaveformDump] Not supported in pack mode")
        return 0

    def WaveformPaused(self) -> int:
        """Check if waveform is paused (returns 0 in pack mode)."""
        return 0

    def CheckPoint(self, name: str) -> int:
        """Create simulation checkpoint (not supported in pack mode)."""
        print(f"[CheckPoint] Not supported in pack mode.")
        return 1

    def Restore(self, name: str) -> int:
        """Restore from checkpoint (not supported in pack mode)."""
        print(f"[Restore] Not supported in pack mode.")
        return 1

    def GetInternalSignal(self, name: str, index: int = -1, is_array: bool = False, use_vpi: bool = False):
        """Get internal signal access (not supported in pack mode)."""
        print(f"[GetInternalSignal] Not supported in pack mode.")
        return None

    def GetInternalSignalList(self, prefix: str = "", deep: int = 99, use_vpi: bool = False) -> List[str]:
        """Get internal signal list (not supported in pack mode)."""
        print(f"[GetInternalSignalList] Not supported in pack mode.")
        return []

    def VPIInternalSignalList(self, prefix: str = "", deep: int = 99) -> List[str]:
        """Get internal signal list via VPI (not supported in pack mode)."""
        print(f"[VPIInternalSignalList] Not supported in pack mode.")
        return []

    def GetXPort(self):
        """Get XPort dictionary for all transactions."""
        return self._xports

    def GetXClock(self):
        """Get XClock-like object."""
        return self.xclock


# Public API for DUT mode
__all__ = [
    "Agent",
    "BaseTransaction",
    "DUTrob",
    "Mem_in_agent_xaction",
    "rename_in_agent_xaction",
    "WriteBack_in_agent_xaction",
    "u",
    "xsp",
]

