<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AMDGPU::IsaInfo Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1AMDGPU.html">AMDGPU</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html">IsaInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::AMDGPU::IsaInfo Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a67f499628638fafe3c0df5d4464e50ff"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a67f499628638fafe3c0df5d4464e50ffa5b5c7c0eaf47f7ad83186812ec4198b3">FIXED_NUM_SGPRS_FOR_INIT_BUG</a> = 96, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a67f499628638fafe3c0df5d4464e50ffa29e2fa927ce0f8856b11d9a1c4926253">TRAP_NUM_SGPRS</a> = 16
 }</td></tr>
<tr class="separator:a67f499628638fafe3c0df5d4464e50ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a01a39b0aacaf112ee788b3566e6f03f1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a01a39b0aacaf112ee788b3566e6f03f1">streamIsaVersion</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;Stream)</td></tr>
<tr class="memdesc:a01a39b0aacaf112ee788b3566e6f03f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Streams isa version string for given subtarget <code>STI</code> into <code>Stream</code>.  <a href="#a01a39b0aacaf112ee788b3566e6f03f1">More...</a><br /></td></tr>
<tr class="separator:a01a39b0aacaf112ee788b3566e6f03f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691ded89f8b1fa4ed71d526df0a7f277"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a691ded89f8b1fa4ed71d526df0a7f277">hasCodeObjectV3</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a691ded89f8b1fa4ed71d526df0a7f277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f21352639512a028b2297e3cba9094"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">getWavefrontSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a20f21352639512a028b2297e3cba9094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a404dcfcc397b46c1658356bbae054f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">getLocalMemorySize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a6a404dcfcc397b46c1658356bbae054f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a7512f5b23ec9b3bb19f032040285"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">getEUsPerCU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a705a7512f5b23ec9b3bb19f032040285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0c61cd3e4d53626ffdb34031766f08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">getMaxWorkGroupsPerCU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> FlatWorkGroupSize)</td></tr>
<tr class="separator:a2d0c61cd3e4d53626ffdb34031766f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449c207a0f2d3c9fc9efa24990ace2ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a449c207a0f2d3c9fc9efa24990ace2ae">getMaxWavesPerCU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a449c207a0f2d3c9fc9efa24990ace2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5da023af9f53fe3019b9235dc502d124"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a5da023af9f53fe3019b9235dc502d124">getMaxWavesPerCU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> FlatWorkGroupSize)</td></tr>
<tr class="separator:a5da023af9f53fe3019b9235dc502d124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0082c7f646f15a4a1a7fe1bad0ec89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">getMinWavesPerEU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a9a0082c7f646f15a4a1a7fe1bad0ec89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a62eaa48728ca1d52dda5d0a9b08c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">getMaxWavesPerEU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a41a62eaa48728ca1d52dda5d0a9b08c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4dc6030f3dd1cd81dddbd5307cd146"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afe4dc6030f3dd1cd81dddbd5307cd146">getMaxWavesPerEU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> FlatWorkGroupSize)</td></tr>
<tr class="separator:afe4dc6030f3dd1cd81dddbd5307cd146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd1efaf10bea58df5259c9a0c223d9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">getMinFlatWorkGroupSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a8dd1efaf10bea58df5259c9a0c223d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329b5f490df50f14bf5c359c0a01e99a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">getMaxFlatWorkGroupSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a329b5f490df50f14bf5c359c0a01e99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4827353185cf1cc7bff9e44e818aa3a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">getWavesPerWorkGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> FlatWorkGroupSize)</td></tr>
<tr class="separator:a4827353185cf1cc7bff9e44e818aa3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82573eec93913f61c5fe97062d60c7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">getSGPRAllocGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:aa82573eec93913f61c5fe97062d60c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f89565a53fec2d53160be82c292202e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">getSGPREncodingGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a4f89565a53fec2d53160be82c292202e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb7e0bccf88c9d23d02454609eb431a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">getTotalNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:afeb7e0bccf88c9d23d02454609eb431a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7baaa91927748c04ac388e82788a973d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">getAddressableNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a7baaa91927748c04ac388e82788a973d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8712096d79b8b76954f261f06351c34f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">getMinNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:a8712096d79b8b76954f261f06351c34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98803f3d3a9a7e50ad0f40bdf8cd8190"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">getMaxNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU, <a class="el" href="classbool.html">bool</a> Addressable)</td></tr>
<tr class="separator:a98803f3d3a9a7e50ad0f40bdf8cd8190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0de0c1180aa2d8965d9cdddfde84a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">getNumExtraSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classbool.html">bool</a> VCCUsed, <a class="el" href="classbool.html">bool</a> FlatScrUsed, <a class="el" href="classbool.html">bool</a> XNACKUsed)</td></tr>
<tr class="separator:a4f0de0c1180aa2d8965d9cdddfde84a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae419e2ff2e3882dd0d8e99c97add6b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aae419e2ff2e3882dd0d8e99c97add6b1">getNumExtraSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classbool.html">bool</a> VCCUsed, <a class="el" href="classbool.html">bool</a> FlatScrUsed)</td></tr>
<tr class="separator:aae419e2ff2e3882dd0d8e99c97add6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d8e5747c69e74d27f050f13c4809b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">getNumSGPRBlocks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> NumSGPRs)</td></tr>
<tr class="separator:a99d8e5747c69e74d27f050f13c4809b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99da801bb8854a35e3ae6d1d0a9f8232"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">getVGPRAllocGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableWavefrontSize32)</td></tr>
<tr class="separator:a99da801bb8854a35e3ae6d1d0a9f8232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52dca8a795e8fc62e2ddb051101acbc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">getVGPREncodingGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableWavefrontSize32)</td></tr>
<tr class="separator:a52dca8a795e8fc62e2ddb051101acbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14accda22ecd133d48fa434165e690a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">getTotalNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a14accda22ecd133d48fa434165e690a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842a99d2928e264423f0ac73b0910ec9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">getAddressableNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a842a99d2928e264423f0ac73b0910ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd9b23b6adf6877d2baba38030b77c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">getMinNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:a6fd9b23b6adf6877d2baba38030b77c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac865befe5b2563e7df0c82f5ff5ba5f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">getMaxNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:ac865befe5b2563e7df0c82f5ff5ba5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1747b3b393845d360d121fc2fc9223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a1e1747b3b393845d360d121fc2fc9223">getNumVGPRBlocks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> NumVGPRs, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableWavefrontSize32)</td></tr>
<tr class="separator:a1e1747b3b393845d360d121fc2fc9223"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a67f499628638fafe3c0df5d4464e50ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67f499628638fafe3c0df5d4464e50ff">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a67f499628638fafe3c0df5d4464e50ffa5b5c7c0eaf47f7ad83186812ec4198b3"></a>FIXED_NUM_SGPRS_FOR_INIT_BUG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a67f499628638fafe3c0df5d4464e50ffa29e2fa927ce0f8856b11d9a1c4926253"></a>TRAP_NUM_SGPRS&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00061">61</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a7baaa91927748c04ac388e82788a973d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7baaa91927748c04ac388e82788a973d">&#9670;&nbsp;</a></span>getAddressableNumSGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Addressable number of SGPRs for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00347">347</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00064">FIXED_NUM_SGPRS_FOR_INIT_BUG</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00105">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00175">llvm::AMDGPU::getIsaVersion()</a>, <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>, <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>, and <a class="el" href="InstrProf_8h_source.html#l00980">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8h_source.html#l01105">llvm::GCNSubtarget::getAddressableNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00376">getMaxNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00359">getMinNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00327">getSGPRAllocGranule()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03123">IsRevOpcode()</a>, and <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00324">llvm::GCNScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a id="a842a99d2928e264423f0ac73b0910ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a842a99d2928e264423f0ac73b0910ec9">&#9670;&nbsp;</a></span>getAddressableNumVGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Addressable number of VGPRs for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00448">448</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8h_source.html#l01150">llvm::GCNSubtarget::getAddressableNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00463">getMaxNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00452">getMinNumVGPRs()</a>, and <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00324">llvm::GCNScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a id="a705a7512f5b23ec9b3bb19f032040285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a705a7512f5b23ec9b3bb19f032040285">&#9670;&nbsp;</a></span>getEUsPerCU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getEUsPerCU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Number of execution units per compute unit for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00270">270</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8h_source.html#l00895">llvm::GCNSubtarget::getEUsPerCU()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00286">getMaxWavesPerCU()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00306">getMaxWavesPerEU()</a>.</p>

</div>
</div>
<a id="a6a404dcfcc397b46c1658356bbae054f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a404dcfcc397b46c1658356bbae054f">&#9670;&nbsp;</a></span>getLocalMemorySize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getLocalMemorySize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Local memory size in bytes for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00261">261</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

</div>
</div>
<a id="a329b5f490df50f14bf5c359c0a01e99a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a329b5f490df50f14bf5c359c0a01e99a">&#9670;&nbsp;</a></span>getMaxFlatWorkGroupSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Maximum flat work group size for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00316">316</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8h_source.html#l01200">llvm::GCNSubtarget::getMaxFlatWorkGroupSize()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l01337">llvm::R600Subtarget::getMaxFlatWorkGroupSize()</a>.</p>

</div>
</div>
<a id="a98803f3d3a9a7e50ad0f40bdf8cd8190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98803f3d3a9a7e50ad0f40bdf8cd8190">&#9670;&nbsp;</a></span>getMaxNumSGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMaxNumSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>WavesPerEU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Addressable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Maximum number of SGPRs that meets the given number of waves per execution unit requirement for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00376">376</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00742">llvm::alignDown()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00347">getAddressableNumSGPRs()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00105">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00175">llvm::AMDGPU::getIsaVersion()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00327">getSGPRAllocGranule()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00340">getTotalNumSGPRs()</a>, <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>, <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00065">TRAP_NUM_SGPRS</a>, and <a class="el" href="InstrProf_8h_source.html#l00980">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00639">llvm::GCNSubtarget::getMaxNumSGPRs()</a>.</p>

</div>
</div>
<a id="ac865befe5b2563e7df0c82f5ff5ba5f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac865befe5b2563e7df0c82f5ff5ba5f2">&#9670;&nbsp;</a></span>getMaxNumVGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMaxNumVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>WavesPerEU</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Maximum number of VGPRs that meets given number of waves per execution unit requirement for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00463">463</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00742">llvm::alignDown()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00448">getAddressableNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00442">getTotalNumVGPRs()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00429">getVGPRAllocGranule()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00689">llvm::GCNSubtarget::getMaxNumVGPRs()</a>.</p>

</div>
</div>
<a id="a449c207a0f2d3c9fc9efa24990ace2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449c207a0f2d3c9fc9efa24990ace2ae">&#9670;&nbsp;</a></span>getMaxWavesPerCU() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMaxWavesPerCU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Maximum number of waves per compute unit for given subtarget <code>STI</code> without any kind of limitation. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00286">286</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00270">getEUsPerCU()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00306">getMaxWavesPerEU()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8h_source.html#l00901">llvm::GCNSubtarget::getMaxWavesPerCU()</a>.</p>

</div>
</div>
<a id="a5da023af9f53fe3019b9235dc502d124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5da023af9f53fe3019b9235dc502d124">&#9670;&nbsp;</a></span>getMaxWavesPerCU() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMaxWavesPerCU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FlatWorkGroupSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Maximum number of waves per compute unit for given subtarget <code>STI</code> and limited by given <code>FlatWorkGroupSize</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00290">290</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00321">getWavesPerWorkGroup()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00306">getMaxWavesPerEU()</a>.</p>

</div>
</div>
<a id="a41a62eaa48728ca1d52dda5d0a9b08c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41a62eaa48728ca1d52dda5d0a9b08c1">&#9670;&nbsp;</a></span>getMaxWavesPerEU() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMaxWavesPerEU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Maximum number of waves per execution unit for given subtarget <code>STI</code> without any kind of limitation. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00299">299</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00953">llvm::AMDGPU::isGFX10()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00188">llvm::GCNSubtarget::GCNSubtarget()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l01206">llvm::GCNSubtarget::getMaxWavesPerEU()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l01343">llvm::R600Subtarget::getMaxWavesPerEU()</a>.</p>

</div>
</div>
<a id="afe4dc6030f3dd1cd81dddbd5307cd146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe4dc6030f3dd1cd81dddbd5307cd146">&#9670;&nbsp;</a></span>getMaxWavesPerEU() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMaxWavesPerEU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FlatWorkGroupSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Maximum number of waves per execution unit for given subtarget <code>STI</code> and limited by given <code>FlatWorkGroupSize</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00306">306</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00163">llvm::alignTo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00270">getEUsPerCU()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00290">getMaxWavesPerCU()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00286">getMaxWavesPerCU()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00359">getMinNumSGPRs()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00452">getMinNumVGPRs()</a>.</p>

</div>
</div>
<a id="a2d0c61cd3e4d53626ffdb34031766f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d0c61cd3e4d53626ffdb34031766f08">&#9670;&nbsp;</a></span>getMaxWorkGroupsPerCU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FlatWorkGroupSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Maximum number of work groups per compute unit for given subtarget <code>STI</code> and limited by given <code>FlatWorkGroupSize</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00274">274</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Triple_8h_source.html#l00067">llvm::Triple::amdgcn</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Triple_8h_source.html#l00297">llvm::Triple::getArch()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00104">llvm::MCSubtargetInfo::getTargetTriple()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00321">getWavesPerWorkGroup()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8h_source.html#l01190">llvm::GCNSubtarget::getMaxWorkGroupsPerCU()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l01327">llvm::R600Subtarget::getMaxWorkGroupsPerCU()</a>.</p>

</div>
</div>
<a id="a8dd1efaf10bea58df5259c9a0c223d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dd1efaf10bea58df5259c9a0c223d9a">&#9670;&nbsp;</a></span>getMinFlatWorkGroupSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Minimum flat work group size for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00312">312</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8h_source.html#l01195">llvm::GCNSubtarget::getMinFlatWorkGroupSize()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l01332">llvm::R600Subtarget::getMinFlatWorkGroupSize()</a>.</p>

</div>
</div>
<a id="a8712096d79b8b76954f261f06351c34f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8712096d79b8b76954f261f06351c34f">&#9670;&nbsp;</a></span>getMinNumSGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMinNumSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>WavesPerEU</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Minimum number of SGPRs that meets the given number of waves per execution unit requirement for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00359">359</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00742">llvm::alignDown()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00347">getAddressableNumSGPRs()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00105">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00175">llvm::AMDGPU::getIsaVersion()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00306">getMaxWavesPerEU()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00327">getSGPRAllocGranule()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00340">getTotalNumSGPRs()</a>, <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>, <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00065">TRAP_NUM_SGPRS</a>, and <a class="el" href="InstrProf_8h_source.html#l00980">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00639">llvm::GCNSubtarget::getMaxNumSGPRs()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l01111">llvm::GCNSubtarget::getMinNumSGPRs()</a>.</p>

</div>
</div>
<a id="a6fd9b23b6adf6877d2baba38030b77c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd9b23b6adf6877d2baba38030b77c1">&#9670;&nbsp;</a></span>getMinNumVGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMinNumVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>WavesPerEU</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Minimum number of VGPRs that meets given number of waves per execution unit requirement for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00452">452</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00742">llvm::alignDown()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00448">getAddressableNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00306">getMaxWavesPerEU()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00442">getTotalNumVGPRs()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00429">getVGPRAllocGranule()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00689">llvm::GCNSubtarget::getMaxNumVGPRs()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l01156">llvm::GCNSubtarget::getMinNumVGPRs()</a>.</p>

</div>
</div>
<a id="a9a0082c7f646f15a4a1a7fe1bad0ec89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0082c7f646f15a4a1a7fe1bad0ec89">&#9670;&nbsp;</a></span>getMinWavesPerEU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMinWavesPerEU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Minimum number of waves per execution unit for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00295">295</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8h_source.html#l01212">llvm::GCNSubtarget::getMinWavesPerEU()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l01349">llvm::R600Subtarget::getMinWavesPerEU()</a>.</p>

</div>
</div>
<a id="a4f0de0c1180aa2d8965d9cdddfde84a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f0de0c1180aa2d8965d9cdddfde84a5">&#9670;&nbsp;</a></span>getNumExtraSGPRs() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getNumExtraSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>VCCUsed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>FlatScrUsed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>XNACKUsed</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Number of extra SGPRs implicitly required by given subtarget <code>STI</code> when the given special registers are used. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00393">393</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00105">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00175">llvm::AMDGPU::getIsaVersion()</a>, <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>, and <a class="el" href="InstrProf_8h_source.html#l00980">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00210">llvm::AMDGPUAsmPrinter::EmitFunctionBodyEnd()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00590">hasAnyNonFlatUseOfReg()</a>, and <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03123">IsRevOpcode()</a>.</p>

</div>
</div>
<a id="aae419e2ff2e3882dd0d8e99c97add6b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae419e2ff2e3882dd0d8e99c97add6b1">&#9670;&nbsp;</a></span>getNumExtraSGPRs() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getNumExtraSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>VCCUsed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>FlatScrUsed</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Number of extra SGPRs implicitly required by given subtarget <code>STI</code> when the given special registers are used. XNACK is inferred from <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00417">417</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

</div>
</div>
<a id="a99d8e5747c69e74d27f050f13c4809b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d8e5747c69e74d27f050f13c4809b3">&#9670;&nbsp;</a></span>getNumSGPRBlocks()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getNumSGPRBlocks </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumSGPRs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Number of SGPR blocks needed for given subtarget <code>STI</code> when <code>NumSGPRs</code> are used. <code>NumSGPRs</code> should already include any special register counts. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00423">423</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00163">llvm::alignTo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00336">getSGPREncodingGranule()</a>, and <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00590">hasAnyNonFlatUseOfReg()</a>, and <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03123">IsRevOpcode()</a>.</p>

</div>
</div>
<a id="a1e1747b3b393845d360d121fc2fc9223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e1747b3b393845d360d121fc2fc9223">&#9670;&nbsp;</a></span>getNumVGPRBlocks()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getNumVGPRBlocks </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumSGPRs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td>
          <td class="paramname"><em>EnableWavefrontSize32</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Number of VGPR blocks needed for given subtarget <code>STI</code> when <code>NumVGPRs</code> are used.</dd></dl>
<p>For subtargets which support it, <code>EnableWavefrontSize32</code> should match the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00472">472</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00163">llvm::alignTo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00437">getVGPREncodingGranule()</a>, and <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00590">hasAnyNonFlatUseOfReg()</a>, and <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03123">IsRevOpcode()</a>.</p>

</div>
</div>
<a id="aa82573eec93913f61c5fe97062d60c7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa82573eec93913f61c5fe97062d60c7e">&#9670;&nbsp;</a></span>getSGPRAllocGranule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getSGPRAllocGranule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>SGPR allocation granularity for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00327">327</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00347">getAddressableNumSGPRs()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00105">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00175">llvm::AMDGPU::getIsaVersion()</a>, <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>, and <a class="el" href="InstrProf_8h_source.html#l00980">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00376">getMaxNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00359">getMinNumSGPRs()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l01090">llvm::GCNSubtarget::getSGPRAllocGranule()</a>.</p>

</div>
</div>
<a id="a4f89565a53fec2d53160be82c292202e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f89565a53fec2d53160be82c292202e">&#9670;&nbsp;</a></span>getSGPREncodingGranule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getSGPREncodingGranule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>SGPR encoding granularity for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00336">336</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00423">getNumSGPRBlocks()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l01095">llvm::GCNSubtarget::getSGPREncodingGranule()</a>.</p>

</div>
</div>
<a id="afeb7e0bccf88c9d23d02454609eb431a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb7e0bccf88c9d23d02454609eb431a">&#9670;&nbsp;</a></span>getTotalNumSGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getTotalNumSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Total number of SGPRs for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00340">340</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00105">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00175">llvm::AMDGPU::getIsaVersion()</a>, <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>, and <a class="el" href="InstrProf_8h_source.html#l00980">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00376">getMaxNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00359">getMinNumSGPRs()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l01100">llvm::GCNSubtarget::getTotalNumSGPRs()</a>, and <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00590">hasAnyNonFlatUseOfReg()</a>.</p>

</div>
</div>
<a id="a14accda22ecd133d48fa434165e690a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14accda22ecd133d48fa434165e690a0">&#9670;&nbsp;</a></span>getTotalNumVGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getTotalNumVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Total number of VGPRs for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00442">442</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00953">llvm::AMDGPU::isGFX10()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00463">getMaxNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00452">getMinNumVGPRs()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00599">llvm::GCNSubtarget::getOccupancyWithNumVGPRs()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l01145">llvm::GCNSubtarget::getTotalNumVGPRs()</a>, and <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00590">hasAnyNonFlatUseOfReg()</a>.</p>

</div>
</div>
<a id="a99da801bb8854a35e3ae6d1d0a9f8232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99da801bb8854a35e3ae6d1d0a9f8232">&#9670;&nbsp;</a></span>getVGPRAllocGranule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getVGPRAllocGranule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td>
          <td class="paramname"><em>EnableWavefrontSize32</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>VGPR allocation granularity for given subtarget <code>STI</code>.</dd></dl>
<p>For subtargets which support it, <code>EnableWavefrontSize32</code> should match the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00429">429</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00463">getMaxNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00452">getMinNumVGPRs()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00599">llvm::GCNSubtarget::getOccupancyWithNumVGPRs()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l01135">llvm::GCNSubtarget::getVGPRAllocGranule()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00437">getVGPREncodingGranule()</a>.</p>

</div>
</div>
<a id="a52dca8a795e8fc62e2ddb051101acbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52dca8a795e8fc62e2ddb051101acbc8">&#9670;&nbsp;</a></span>getVGPREncodingGranule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getVGPREncodingGranule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td>
          <td class="paramname"><em>EnableWavefrontSize32</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>VGPR encoding granularity for given subtarget <code>STI</code>.</dd></dl>
<p>For subtargets which support it, <code>EnableWavefrontSize32</code> should match the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00437">437</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00429">getVGPRAllocGranule()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00472">getNumVGPRBlocks()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l01140">llvm::GCNSubtarget::getVGPREncodingGranule()</a>.</p>

</div>
</div>
<a id="a20f21352639512a028b2297e3cba9094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20f21352639512a028b2297e3cba9094">&#9670;&nbsp;</a></span>getWavefrontSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getWavefrontSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Wavefront size for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00252">252</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l03586">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00321">getWavesPerWorkGroup()</a>.</p>

</div>
</div>
<a id="a4827353185cf1cc7bff9e44e818aa3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4827353185cf1cc7bff9e44e818aa3a9">&#9670;&nbsp;</a></span>getWavesPerWorkGroup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FlatWorkGroupSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Number of waves per work group for given subtarget <code>STI</code> and limited by given <code>FlatWorkGroupSize</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00321">321</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00163">llvm::alignTo()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00252">getWavefrontSize()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00290">getMaxWavesPerCU()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00274">getMaxWorkGroupsPerCU()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00913">llvm::GCNSubtarget::getWavesPerWorkGroup()</a>.</p>

</div>
</div>
<a id="a691ded89f8b1fa4ed71d526df0a7f277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a691ded89f8b1fa4ed71d526df0a7f277">&#9670;&nbsp;</a></span>hasCodeObjectV3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::IsaInfo::hasCodeObjectV3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if given subtarget <code>STI</code> supports code object version 3, false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00247">247</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Triple_8h_source.html#l00183">llvm::Triple::AMDHSA</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="Triple_8h_source.html#l00306">llvm::Triple::getOS()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00104">llvm::MCSubtargetInfo::getTargetTriple()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00100">llvm::AMDGPUAsmPrinter::AMDGPUAsmPrinter()</a>, <a class="el" href="AMDGPUAsmBackend_8cpp_source.html#l00234">llvm::createAMDGPUAsmBackend()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00155">llvm::AMDGPUAsmPrinter::EmitEndOfAsmFile()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00210">llvm::AMDGPUAsmPrinter::EmitFunctionBodyEnd()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00250">llvm::AMDGPUAsmPrinter::EmitFunctionEntryLabel()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00123">llvm::AMDGPUAsmPrinter::EmitStartOfAsmFile()</a>, and <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>.</p>

</div>
</div>
<a id="a01a39b0aacaf112ee788b3566e6f03f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01a39b0aacaf112ee788b3566e6f03f1">&#9670;&nbsp;</a></span>streamIsaVersion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::AMDGPU::IsaInfo::streamIsaVersion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Streams isa version string for given subtarget <code>STI</code> into <code>Stream</code>. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00226">226</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="raw__ostream_8h_source.html#l00155">llvm::raw_ostream::flush()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00105">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00175">llvm::AMDGPU::getIsaVersion()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00104">llvm::MCSubtargetInfo::getTargetTriple()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00925">llvm::AMDGPU::hasSRAMECC()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00921">llvm::AMDGPU::hasXNACK()</a>, and <a class="el" href="InstrProf_8h_source.html#l00980">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00155">llvm::AMDGPUAsmPrinter::EmitEndOfAsmFile()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00123">llvm::AMDGPUAsmPrinter::EmitStartOfAsmFile()</a>, and <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03123">IsRevOpcode()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:23:45 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
