Digital System Design -- ECE 6743/4743
======================================

[Introduction](README.md)
-------------------------

In-class exercises
------------------

*   [in-class.sv](in-class/in-class.sv) - skeleton code for in-class exercises
*   [adder-datapath.sv](in-class/adder-datapath.sv) - An in-class exercise on
    datapaths
*   [adder-datapath-control.v](in-class/adder-datapath-control.v) - An in-class
    exercise on datapaths with control
*   [inferred\_latch.sv](in-class/inferred_latch.sv) - subtle mistakes wreck
    your design
*   [memory.v](in-class/memory.v) - An in-class exercise on memory
*   [micro.v](in-class/micro.v) - An in-class exercise on a small
    microcontroller

Labs
----

1.  Lab 1
    1.  [Instructions](lab1/lab1.md)
    2.  [Vivado installation instructions](lab1/vivado_install.md)
    3.  [lab1.sv](lab1/lab1.sv)
    4.  [tb\_lab1.sv](lab1/tb_lab1.sv)
    5.  Basys3\_Master.xdc
    6.  empty\_template.xpr
2.  Lab 2
    1.  [max3sint16b.sv](lab2/max3sint16b.sv)
    2.  [tb\_max3sint16b.sv](lab2/tb_max3sint16b.sv)
    3.  max3sint16b\_vectors.txt
3.  Lab 3
    1.  [Instructions](lab3/satadd.pdf)
    2.  [satadd.sv](lab3/satadd.sv)
    3.  [tb\_satadd.sv](lab3/tb_satadd.sv)
    4.  satadd\_vectors.txt
    5.  lab3\_report.docx
4.  Lab 4
    1.  [Instructions](lab4/multdpath.pdf)
    2.  [lab4dpath.sv](lab4/lab4dpath.sv)
    3.  [tb\_lab4dpath.sv](lab4/tb_lab4dpath.sv)
    4.  Basys3\_Master.xdc
    5.  multadd\_vectors.txt
5.  Lab 5
    1.  [Instructions](lab5/multdpath_pipeline.pdf)
    2.  [lab5dpath.sv](lab5/lab5dpath.sv)
    3.  [tb\_lab5dpath.sv](lab5/tb_lab5dpath.sv)
    4.  [multadd\_vectors.txt](lab5/multadd_vectors.txt)
6.  Lab 6
    1.  [Instructions](lab6/multdpath_control.pdf)
    2.  Part 1
        1.  [lab6dpath.sv](lab6/lab6_files_part1/lab6dpath.sv)
        2.  [tb\_lab6dpath.sv](lab6/lab6_files_part1/tb_lab6dpath.sv)
        3.  [multadd\_vectors.txt](lab6/lab6_files_part1/multadd_vectors.txt)
    3.  Part 2
        1.  [hw\_testbench.sv](lab6/lab6_files_part2/hw_testbench.sv)
        2.  [lfsr.sv](lab6/lab6_files_part2/lfsr.sv)
        3.  [pulsegenms.sv](lab6/lab6_files_part2/pulsegenms.sv)
        4.  [sevenseg.sv](lab6/lab6_files_part2/sevenseg.sv)
        5.  [tb\_hw\_testbench.sv](lab6/lab6_files_part2/tb_hw_testbench.sv)
    4.  report.docx
7.  Lab 7
    1.  [Instructions](lab7/timer.pdf)
    2.  Part 1
        1.  [timer32.sv](lab7/lab7_p1_files/timer32.sv)
        2.  [tb\_timer32.sv](lab7/lab7_p1_files/tb_timer32.sv)
    3.  Part 2
        1.  [tb\_timer32bus.sv](lab7/lab7_p2_files/tb_timer32bus.sv)
    4.  Part 3
        1.  [timer\_p3.sv](lab7/lab7_p3_files/timer_p3.sv)
        2.  Basys3\_Master.xdc
    5.  report.docx
8.  Lab 8
    1.  [fifo.pdf](lab8/fifo.pdf)
    2.  [fifo.sv](lab8/fifo.sv)
    3.  [tb\_fifo.sv](lab8/tb_fifo.sv)
    4.  fifo\_vectors.txt
    5.  report.docx

Misc
----

*   [Test rework template](test_rework_template.docx)
*   [License](LICENSE.md)
*   [Table of contents](toc.md)