# Analyzing Power With SDAccel

The SDAccel Environment has a feature to estimate the power used by the FPGA. Power analysis is **not** enabled by default in the AWS F1 instance, however it may be enabled with a command line option. 

## Enabling Power Analysis

Power analysis can only be performed in the hardware build flow: it is not performed during SW Emulation or HW emulation. It may be enabled by the following command line switch to your existing **xocc** command line. 

```
	$ xocc YOUR_EXISTING_COMMAND_LINE --xp vivado_param:project.runs.noReportGeneration=0
```
This option enables the generation of all implementation reports. Many of these reports contain detailed information about the hardware implementation. In general, these reports are only recommended for users with experience in RTL hardware design, and hence they are not generated by default.

With the option above ambled, the power report can be reviewed at the following location (referenced from inside your SDAccel project directory), where **<KERNEL>** is the name of your kernel. 

./System/\_xocc\_link\_<KERNEL>/impl/build/system/<KERNEL>/bitstream/<KERNEL>_ipi/ipiimpl/ipiimpl.runs/impl_1/xcl_design_wrapper_power_routed.rpt


## Enabling Power Optimization

The SDAccel environment has an option to enable power optimization. 

```
	$ xocc YOUR_EXISTING_COMMAND_LINE --xp vivado_prop:run.impl_1.{STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED}=1
```
After power optimization, the power report shows the new power values for the design.


[SDAccel_landing_page]: https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html
[VHLS_landing_page]: https://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html
[Vivado_landing_page]: https://www.xilinx.com/products/design-tools/vivado.html

[latest SDAccel Environment User Guide]: https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug1023-sdaccel-user-guide.pdf
[latest UG1021]: https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug1021-sdaccel-intro-tutorial.pdf
[latest SDAccel Environment Optimization Guide]: https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug1207-sdaccel-optimization-guide.pdf
[latest UG949]: https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug949-vivado-design-methodology.pdf

[UG1023 2017.4]: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1023-sdaccel-user-guide.pdf
[UG1021 2017.4]: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1021-sdaccel-intro-tutorial.pdf
[UG1207 2017.4]: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1207-sdaccel-optimization-guide.pdf
[UG1238 2017.4]:http://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1238-sdx-rnil.pdf
[Xilinx SDAccel documentation]: https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html#documentation
[Xilinx SDAccel GitHub repository]: https://github.com/Xilinx/SDAccel_Examples
