// Seed: 756420526
module module_0 ();
  wire id_1;
  assign module_1.id_1 = 0;
  wire id_2;
  wire id_3;
  wire id_4;
  assign id_1 = id_4;
endmodule
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input supply1 id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5,
    output wor module_1
);
  initial begin : LABEL_0
    id_6 = id_2;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri  id_0,
    output tri1 id_1
);
  assign id_1 = ^id_0;
  assign id_1 = id_0;
  module_0 modCall_1 ();
endmodule
