module top (
    input wire clk
);

    reg dummy = 1'b0;

    always @(posedge clk) begin
        dummy <= ~dummy;
    end

endmodule
