# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/20\ AU/EE\ 469/EE469_Labs/Lab3 {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/dff_real.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:37:44 on Nov 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3" C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 12:37:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.dff_real_testbench
# vsim work.dff_real_testbench 
# Start time: 12:37:47 on Nov 09,2020
# Loading sv_std.std
# Loading work.dff_real_testbench
# Loading work.dff_real
add wave -position end  sim:/dff_real_testbench/out
add wave -position end  sim:/dff_real_testbench/in
add wave -position end  sim:/dff_real_testbench/clk
add wave -position end  sim:/dff_real_testbench/en
run -all
# ** Note: $stop    : C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/dff_real.sv(27)
#    Time: 550 ps  Iteration: 1  Instance: /dff_real_testbench
# Break in Module dff_real_testbench at C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/dff_real.sv line 27
# End time: 12:38:32 on Nov 09,2020, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
