\hypertarget{struct_u_s_a_r_t___type_def}{}\doxysection{USART\+\_\+\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___type_def}\index{USART\_TypeDef@{USART\_TypeDef}}


Universal Synchronous Asynchronous Receiver Transmitter.  




{\ttfamily \#include $<$stm32f072xb.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{GTPR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381}{RTOR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_aab90d7451f8af4b6e6fd1de6c72d8f22}{RQR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ac3397c07a89d7e7c051e37b6d628fdbb}{RDR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a8249a3955aace28d92109b391311eb30}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ad6e9b50601cf364203668775f3f9032b}{TDR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5573848497a716a9947fd87487709feb}{RESERVED2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Universal Synchronous Asynchronous Receiver Transmitter. 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00562}{562}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}\label{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}} 
\index{USART\_TypeDef@{USART\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BRR}{BRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BRR}

USART Baud rate register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00567}{567}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}\label{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

USART Control register 1, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00564}{564}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}\label{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

USART Control register 2, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00565}{565}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}\label{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR3}{CR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR3}

USART Control register 3, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00566}{566}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}\label{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}} 
\index{USART\_TypeDef@{USART\_TypeDef}!GTPR@{GTPR}}
\index{GTPR@{GTPR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GTPR}{GTPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GTPR}

USART Guard time and prescaler register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00568}{568}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{USART\_TypeDef@{USART\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

USART Interrupt flag Clear register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00572}{572}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{USART\_TypeDef@{USART\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

USART Interrupt and status register, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00571}{571}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_ac3397c07a89d7e7c051e37b6d628fdbb}\label{struct_u_s_a_r_t___type_def_ac3397c07a89d7e7c051e37b6d628fdbb}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RDR@{RDR}}
\index{RDR@{RDR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RDR}{RDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RDR}

USART Receive Data register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00573}{573}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a8249a3955aace28d92109b391311eb30}\label{struct_u_s_a_r_t___type_def_a8249a3955aace28d92109b391311eb30}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED1}

Reserved, 0x26 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00574}{574}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a5573848497a716a9947fd87487709feb}\label{struct_u_s_a_r_t___type_def_a5573848497a716a9947fd87487709feb}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED2}

Reserved, 0x2A ~\newline
 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00576}{576}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_aab90d7451f8af4b6e6fd1de6c72d8f22}\label{struct_u_s_a_r_t___type_def_aab90d7451f8af4b6e6fd1de6c72d8f22}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RQR@{RQR}}
\index{RQR@{RQR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RQR}{RQR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RQR}

USART Request register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00570}{570}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381}\label{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RTOR@{RTOR}}
\index{RTOR@{RTOR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RTOR}{RTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTOR}

USART Receiver Time Out register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00569}{569}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_ad6e9b50601cf364203668775f3f9032b}\label{struct_u_s_a_r_t___type_def_ad6e9b50601cf364203668775f3f9032b}} 
\index{USART\_TypeDef@{USART\_TypeDef}!TDR@{TDR}}
\index{TDR@{TDR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TDR}{TDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t TDR}

USART Transmit Data register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00575}{575}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F0xx/\+Include/\mbox{\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}}\end{DoxyCompactItemize}
