-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.4
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity inference_conv2d_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_0_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_0_0_0_ce0 : OUT STD_LOGIC;
    x_0_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_0_0_0_ce1 : OUT STD_LOGIC;
    x_0_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_0_1_0_ce0 : OUT STD_LOGIC;
    x_0_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_0_1_0_ce1 : OUT STD_LOGIC;
    x_0_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_2_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_0_2_0_ce0 : OUT STD_LOGIC;
    x_0_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_2_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_0_2_0_ce1 : OUT STD_LOGIC;
    x_0_2_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_0_3_0_ce0 : OUT STD_LOGIC;
    x_0_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_3_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_0_3_0_ce1 : OUT STD_LOGIC;
    x_0_3_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_0_4_0_ce0 : OUT STD_LOGIC;
    x_0_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_4_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_0_4_0_ce1 : OUT STD_LOGIC;
    x_0_4_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_1_0_0_ce0 : OUT STD_LOGIC;
    x_1_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_1_0_0_ce1 : OUT STD_LOGIC;
    x_1_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_1_1_0_ce0 : OUT STD_LOGIC;
    x_1_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_1_1_0_ce1 : OUT STD_LOGIC;
    x_1_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_2_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_1_2_0_ce0 : OUT STD_LOGIC;
    x_1_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_2_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_1_2_0_ce1 : OUT STD_LOGIC;
    x_1_2_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_1_3_0_ce0 : OUT STD_LOGIC;
    x_1_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_3_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_1_3_0_ce1 : OUT STD_LOGIC;
    x_1_3_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_1_4_0_ce0 : OUT STD_LOGIC;
    x_1_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_4_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_1_4_0_ce1 : OUT STD_LOGIC;
    x_1_4_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_2_0_0_ce0 : OUT STD_LOGIC;
    x_2_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_2_0_0_ce1 : OUT STD_LOGIC;
    x_2_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_2_1_0_ce0 : OUT STD_LOGIC;
    x_2_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_2_1_0_ce1 : OUT STD_LOGIC;
    x_2_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_2_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_2_2_0_ce0 : OUT STD_LOGIC;
    x_2_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_2_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_2_2_0_ce1 : OUT STD_LOGIC;
    x_2_2_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_2_3_0_ce0 : OUT STD_LOGIC;
    x_2_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_3_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_2_3_0_ce1 : OUT STD_LOGIC;
    x_2_3_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_2_4_0_ce0 : OUT STD_LOGIC;
    x_2_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_4_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_2_4_0_ce1 : OUT STD_LOGIC;
    x_2_4_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_3_0_0_ce0 : OUT STD_LOGIC;
    x_3_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_0_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_3_0_0_ce1 : OUT STD_LOGIC;
    x_3_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_3_1_0_ce0 : OUT STD_LOGIC;
    x_3_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_1_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_3_1_0_ce1 : OUT STD_LOGIC;
    x_3_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_2_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_3_2_0_ce0 : OUT STD_LOGIC;
    x_3_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_2_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_3_2_0_ce1 : OUT STD_LOGIC;
    x_3_2_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_3_3_0_ce0 : OUT STD_LOGIC;
    x_3_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_3_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_3_3_0_ce1 : OUT STD_LOGIC;
    x_3_3_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_3_4_0_ce0 : OUT STD_LOGIC;
    x_3_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_4_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_3_4_0_ce1 : OUT STD_LOGIC;
    x_3_4_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_4_0_0_ce0 : OUT STD_LOGIC;
    x_4_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_0_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_4_0_0_ce1 : OUT STD_LOGIC;
    x_4_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_4_1_0_ce0 : OUT STD_LOGIC;
    x_4_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_1_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_4_1_0_ce1 : OUT STD_LOGIC;
    x_4_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_2_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_4_2_0_ce0 : OUT STD_LOGIC;
    x_4_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_2_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_4_2_0_ce1 : OUT STD_LOGIC;
    x_4_2_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_4_3_0_ce0 : OUT STD_LOGIC;
    x_4_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_3_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_4_3_0_ce1 : OUT STD_LOGIC;
    x_4_3_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_4_4_0_ce0 : OUT STD_LOGIC;
    x_4_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_4_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_4_4_0_ce1 : OUT STD_LOGIC;
    x_4_4_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_feature_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    out_feature_0_ce0 : OUT STD_LOGIC;
    out_feature_0_we0 : OUT STD_LOGIC;
    out_feature_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_feature_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    out_feature_1_ce0 : OUT STD_LOGIC;
    out_feature_1_we0 : OUT STD_LOGIC;
    out_feature_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_feature_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    out_feature_2_ce0 : OUT STD_LOGIC;
    out_feature_2_we0 : OUT STD_LOGIC;
    out_feature_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_feature_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    out_feature_3_ce0 : OUT STD_LOGIC;
    out_feature_3_we0 : OUT STD_LOGIC;
    out_feature_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of inference_conv2d_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_pp0_stg1_fsm_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_pp0_stg2_fsm_3 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_pp0_stg3_fsm_4 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_pp0_stg4_fsm_5 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_pp0_stg5_fsm_6 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_pp0_stg6_fsm_7 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_st121_fsm_8 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv13_1260 : STD_LOGIC_VECTOR (12 downto 0) := "1001001100000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv7_7E : STD_LOGIC_VECTOR (6 downto 0) := "1111110";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv16_CD : STD_LOGIC_VECTOR (15 downto 0) := "0000000011001101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv12_34 : STD_LOGIC_VECTOR (11 downto 0) := "000000110100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv32_3DDD1C3B : STD_LOGIC_VECTOR (31 downto 0) := "00111101110111010001110000111011";
    constant ap_const_lv32_3E9276D9 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100100100111011011011001";
    constant ap_const_lv32_3E1533F4 : STD_LOGIC_VECTOR (31 downto 0) := "00111110000101010011001111110100";
    constant ap_const_lv32_3E355B8A : STD_LOGIC_VECTOR (31 downto 0) := "00111110001101010101101110001010";
    constant ap_const_lv32_BE0733A9 : STD_LOGIC_VECTOR (31 downto 0) := "10111110000001110011001110101001";
    constant ap_const_lv32_3E29FBE7 : STD_LOGIC_VECTOR (31 downto 0) := "00111110001010011111101111100111";
    constant ap_const_lv32_BD5FDAAC : STD_LOGIC_VECTOR (31 downto 0) := "10111101010111111101101010101100";
    constant ap_const_lv32_3E8684CF : STD_LOGIC_VECTOR (31 downto 0) := "00111110100001101000010011001111";
    constant ap_const_lv32_3DE916CA : STD_LOGIC_VECTOR (31 downto 0) := "00111101111010010001011011001010";
    constant ap_const_lv32_3E81A283 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100000011010001010000011";
    constant ap_const_lv32_3E2AE07E : STD_LOGIC_VECTOR (31 downto 0) := "00111110001010101110000001111110";
    constant ap_const_lv32_BDB0C903 : STD_LOGIC_VECTOR (31 downto 0) := "10111101101100001100100100000011";
    constant ap_const_lv32_BE87BA45 : STD_LOGIC_VECTOR (31 downto 0) := "10111110100001111011101001000101";
    constant ap_const_lv32_3E81C305 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100000011100001100000101";
    constant ap_const_lv32_3CE96BD4 : STD_LOGIC_VECTOR (31 downto 0) := "00111100111010010110101111010100";
    constant ap_const_lv32_3E9F0996 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100111110000100110010110";
    constant ap_const_lv32_3E64C166 : STD_LOGIC_VECTOR (31 downto 0) := "00111110011001001100000101100110";
    constant ap_const_lv32_BE9CB46C : STD_LOGIC_VECTOR (31 downto 0) := "10111110100111001011010001101100";
    constant ap_const_lv32_BE4C4934 : STD_LOGIC_VECTOR (31 downto 0) := "10111110010011000100100100110100";
    constant ap_const_lv32_3E7C4BD3 : STD_LOGIC_VECTOR (31 downto 0) := "00111110011111000100101111010011";
    constant ap_const_lv32_3CCCA778 : STD_LOGIC_VECTOR (31 downto 0) := "00111100110011001010011101111000";
    constant ap_const_lv32_3E138866 : STD_LOGIC_VECTOR (31 downto 0) := "00111110000100111000100001100110";
    constant ap_const_lv32_3D879D25 : STD_LOGIC_VECTOR (31 downto 0) := "00111101100001111001110100100101";
    constant ap_const_lv32_3D0B28F3 : STD_LOGIC_VECTOR (31 downto 0) := "00111101000010110010100011110011";
    constant ap_const_lv32_BE07CD46 : STD_LOGIC_VECTOR (31 downto 0) := "10111110000001111100110101000110";
    constant ap_const_lv32_3E1033E8 : STD_LOGIC_VECTOR (31 downto 0) := "00111110000100000011001111101000";
    constant ap_const_lv32_3E069446 : STD_LOGIC_VECTOR (31 downto 0) := "00111110000001101001010001000110";
    constant ap_const_lv32_3E2DDF87 : STD_LOGIC_VECTOR (31 downto 0) := "00111110001011011101111110000111";
    constant ap_const_lv32_3BBB74CB : STD_LOGIC_VECTOR (31 downto 0) := "00111011101110110111010011001011";
    constant ap_const_lv32_BDB446EC : STD_LOGIC_VECTOR (31 downto 0) := "10111101101101000100011011101100";
    constant ap_const_lv32_3E884253 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100010000100001001010011";
    constant ap_const_lv32_3E3F7B5B : STD_LOGIC_VECTOR (31 downto 0) := "00111110001111110111101101011011";
    constant ap_const_lv32_3E70DBF0 : STD_LOGIC_VECTOR (31 downto 0) := "00111110011100001101101111110000";
    constant ap_const_lv32_3B660BB8 : STD_LOGIC_VECTOR (31 downto 0) := "00111011011001100000101110111000";
    constant ap_const_lv32_3E350225 : STD_LOGIC_VECTOR (31 downto 0) := "00111110001101010000001000100101";
    constant ap_const_lv32_BCDF1F15 : STD_LOGIC_VECTOR (31 downto 0) := "10111100110111110001111100010101";
    constant ap_const_lv32_BE122EE4 : STD_LOGIC_VECTOR (31 downto 0) := "10111110000100100010111011100100";
    constant ap_const_lv32_3DC3E2D6 : STD_LOGIC_VECTOR (31 downto 0) := "00111101110000111110001011010110";
    constant ap_const_lv32_3E1A619E : STD_LOGIC_VECTOR (31 downto 0) := "00111110000110100110000110011110";
    constant ap_const_lv32_3DC50B02 : STD_LOGIC_VECTOR (31 downto 0) := "00111101110001010000101100000010";
    constant ap_const_lv32_3E7BD124 : STD_LOGIC_VECTOR (31 downto 0) := "00111110011110111101000100100100";
    constant ap_const_lv32_3D673605 : STD_LOGIC_VECTOR (31 downto 0) := "00111101011001110011011000000101";
    constant ap_const_lv32_BDB3A315 : STD_LOGIC_VECTOR (31 downto 0) := "10111101101100111010001100010101";
    constant ap_const_lv32_3E27F994 : STD_LOGIC_VECTOR (31 downto 0) := "00111110001001111111100110010100";
    constant ap_const_lv32_3E60446B : STD_LOGIC_VECTOR (31 downto 0) := "00111110011000000100010001101011";
    constant ap_const_lv32_BB88A18F : STD_LOGIC_VECTOR (31 downto 0) := "10111011100010001010000110001111";
    constant ap_const_lv32_3D5240FB : STD_LOGIC_VECTOR (31 downto 0) := "00111101010100100100000011111011";
    constant ap_const_lv32_3C6BA6AD : STD_LOGIC_VECTOR (31 downto 0) := "00111100011010111010011010101101";
    constant ap_const_lv32_BE88A138 : STD_LOGIC_VECTOR (31 downto 0) := "10111110100010001010000100111000";
    constant ap_const_lv32_3E80956C : STD_LOGIC_VECTOR (31 downto 0) := "00111110100000001001010101101100";
    constant ap_const_lv32_3E4CBB3D : STD_LOGIC_VECTOR (31 downto 0) := "00111110010011001011101100111101";
    constant ap_const_lv32_3E45DB34 : STD_LOGIC_VECTOR (31 downto 0) := "00111110010001011101101100110100";
    constant ap_const_lv32_3E30C77E : STD_LOGIC_VECTOR (31 downto 0) := "00111110001100001100011101111110";
    constant ap_const_lv32_BDCFB6DD : STD_LOGIC_VECTOR (31 downto 0) := "10111101110011111011011011011101";
    constant ap_const_lv32_BE8C9D9D : STD_LOGIC_VECTOR (31 downto 0) := "10111110100011001001110110011101";
    constant ap_const_lv32_3E8CD749 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100011001101011101001001";
    constant ap_const_lv32_3D24A5ED : STD_LOGIC_VECTOR (31 downto 0) := "00111101001001001010010111101101";
    constant ap_const_lv32_BD33B1A9 : STD_LOGIC_VECTOR (31 downto 0) := "10111101001100111011000110101001";
    constant ap_const_lv32_3E5513B6 : STD_LOGIC_VECTOR (31 downto 0) := "00111110010101010001001110110110";
    constant ap_const_lv32_BE053932 : STD_LOGIC_VECTOR (31 downto 0) := "10111110000001010011100100110010";
    constant ap_const_lv32_3E704684 : STD_LOGIC_VECTOR (31 downto 0) := "00111110011100000100011010000100";
    constant ap_const_lv32_BDAFC760 : STD_LOGIC_VECTOR (31 downto 0) := "10111101101011111100011101100000";
    constant ap_const_lv32_3DA28474 : STD_LOGIC_VECTOR (31 downto 0) := "00111101101000101000010001110100";
    constant ap_const_lv32_3D58BD66 : STD_LOGIC_VECTOR (31 downto 0) := "00111101010110001011110101100110";
    constant ap_const_lv32_3D944A12 : STD_LOGIC_VECTOR (31 downto 0) := "00111101100101000100101000010010";
    constant ap_const_lv32_3D6ABFC7 : STD_LOGIC_VECTOR (31 downto 0) := "00111101011010101011111111000111";
    constant ap_const_lv32_BD0D63CC : STD_LOGIC_VECTOR (31 downto 0) := "10111101000011010110001111001100";
    constant ap_const_lv32_3CC27419 : STD_LOGIC_VECTOR (31 downto 0) := "00111100110000100111010000011001";
    constant ap_const_lv32_3E476146 : STD_LOGIC_VECTOR (31 downto 0) := "00111110010001110110000101000110";
    constant ap_const_lv32_BDEE72DA : STD_LOGIC_VECTOR (31 downto 0) := "10111101111011100111001011011010";
    constant ap_const_lv32_3DEF62FA : STD_LOGIC_VECTOR (31 downto 0) := "00111101111011110110001011111010";
    constant ap_const_lv32_3DCA1BAD : STD_LOGIC_VECTOR (31 downto 0) := "00111101110010100001101110101101";
    constant ap_const_lv32_3E2545C8 : STD_LOGIC_VECTOR (31 downto 0) := "00111110001001010100010111001000";
    constant ap_const_lv32_BDBDF04E : STD_LOGIC_VECTOR (31 downto 0) := "10111101101111011111000001001110";
    constant ap_const_lv32_3E60214B : STD_LOGIC_VECTOR (31 downto 0) := "00111110011000000010000101001011";
    constant ap_const_lv32_BE005187 : STD_LOGIC_VECTOR (31 downto 0) := "10111110000000000101000110000111";
    constant ap_const_lv32_3C5A28D6 : STD_LOGIC_VECTOR (31 downto 0) := "00111100010110100010100011010110";
    constant ap_const_lv32_3E8C1509 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100011000001010100001001";
    constant ap_const_lv32_BCB0DA28 : STD_LOGIC_VECTOR (31 downto 0) := "10111100101100001101101000101000";
    constant ap_const_lv32_BE31F18D : STD_LOGIC_VECTOR (31 downto 0) := "10111110001100011111000110001101";
    constant ap_const_lv32_3E1AD8A1 : STD_LOGIC_VECTOR (31 downto 0) := "00111110000110101101100010100001";
    constant ap_const_lv32_BE818245 : STD_LOGIC_VECTOR (31 downto 0) := "10111110100000011000001001000101";
    constant ap_const_lv32_BDE3DFF4 : STD_LOGIC_VECTOR (31 downto 0) := "10111101111000111101111111110100";
    constant ap_const_lv32_3E42046C : STD_LOGIC_VECTOR (31 downto 0) := "00111110010000100000010001101100";
    constant ap_const_lv32_3E3582DC : STD_LOGIC_VECTOR (31 downto 0) := "00111110001101011000001011011100";
    constant ap_const_lv32_BC18C574 : STD_LOGIC_VECTOR (31 downto 0) := "10111100000110001100010101110100";
    constant ap_const_lv32_3E0C17A9 : STD_LOGIC_VECTOR (31 downto 0) := "00111110000011000001011110101001";
    constant ap_const_lv32_BDBEA04F : STD_LOGIC_VECTOR (31 downto 0) := "10111101101111101010000001001111";
    constant ap_const_lv32_3E95B9E9 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100101011011100111101001";
    constant ap_const_lv32_3D92FA5E : STD_LOGIC_VECTOR (31 downto 0) := "00111101100100101111101001011110";
    constant ap_const_lv32_3C8FFC62 : STD_LOGIC_VECTOR (31 downto 0) := "00111100100011111111110001100010";
    constant ap_const_lv32_3D0DE134 : STD_LOGIC_VECTOR (31 downto 0) := "00111101000011011110000100110100";
    constant ap_const_lv32_BC47C5FD : STD_LOGIC_VECTOR (31 downto 0) := "10111100010001111100010111111101";
    constant ap_const_lv32_BE8B9D3D : STD_LOGIC_VECTOR (31 downto 0) := "10111110100010111001110100111101";
    constant ap_const_lv32_3EA09FA5 : STD_LOGIC_VECTOR (31 downto 0) := "00111110101000001001111110100101";
    constant ap_const_lv32_BE10D38D : STD_LOGIC_VECTOR (31 downto 0) := "10111110000100001101001110001101";
    constant ap_const_lv32_BDF5A965 : STD_LOGIC_VECTOR (31 downto 0) := "10111101111101011010100101100101";
    constant ap_const_lv32_3E1DCF89 : STD_LOGIC_VECTOR (31 downto 0) := "00111110000111011100111110001001";
    constant ap_const_lv32_3D2AF4F1 : STD_LOGIC_VECTOR (31 downto 0) := "00111101001010101111010011110001";
    constant ap_const_lv32_BE529B6B : STD_LOGIC_VECTOR (31 downto 0) := "10111110010100101001101101101011";
    constant ap_const_lv32_3E3B9021 : STD_LOGIC_VECTOR (31 downto 0) := "00111110001110111001000000100001";
    constant ap_const_lv32_3D6B44D8 : STD_LOGIC_VECTOR (31 downto 0) := "00111101011010110100010011011000";
    constant ap_const_lv32_3D940FB7 : STD_LOGIC_VECTOR (31 downto 0) := "00111101100101000000111110110111";
    constant ap_const_lv32_BE2F190D : STD_LOGIC_VECTOR (31 downto 0) := "10111110001011110001100100001101";
    constant ap_const_lv32_3E7AF145 : STD_LOGIC_VECTOR (31 downto 0) := "00111110011110101111000101000101";
    constant ap_const_lv32_BE9E221D : STD_LOGIC_VECTOR (31 downto 0) := "10111110100111100010001000011101";
    constant ap_const_lv32_3E8C5DA7 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100011000101110110100111";
    constant ap_const_lv32_BD59A756 : STD_LOGIC_VECTOR (31 downto 0) := "10111101010110011010011101010110";
    constant ap_const_lv32_3D6367E4 : STD_LOGIC_VECTOR (31 downto 0) := "00111101011000110110011111100100";
    constant ap_const_lv32_BEABE22E : STD_LOGIC_VECTOR (31 downto 0) := "10111110101010111110001000101110";
    constant ap_const_lv32_3D51758E : STD_LOGIC_VECTOR (31 downto 0) := "00111101010100010111010110001110";
    constant ap_const_lv32_BE35375D : STD_LOGIC_VECTOR (31 downto 0) := "10111110001101010011011101011101";
    constant ap_const_lv32_3E5944ED : STD_LOGIC_VECTOR (31 downto 0) := "00111110010110010100010011101101";
    constant ap_const_lv32_3E05D13D : STD_LOGIC_VECTOR (31 downto 0) := "00111110000001011101000100111101";
    constant ap_const_lv32_3BD1F99D : STD_LOGIC_VECTOR (31 downto 0) := "00111011110100011111100110011101";
    constant ap_const_lv32_BE543A64 : STD_LOGIC_VECTOR (31 downto 0) := "10111110010101000011101001100100";
    constant ap_const_lv32_3DF23F68 : STD_LOGIC_VECTOR (31 downto 0) := "00111101111100100011111101101000";
    constant ap_const_lv32_BE04F00F : STD_LOGIC_VECTOR (31 downto 0) := "10111110000001001111000000001111";
    constant ap_const_lv32_3E56AE3A : STD_LOGIC_VECTOR (31 downto 0) := "00111110010101101010111000111010";
    constant ap_const_lv32_3E4DD9C2 : STD_LOGIC_VECTOR (31 downto 0) := "00111110010011011101100111000010";
    constant ap_const_lv32_3E0C6195 : STD_LOGIC_VECTOR (31 downto 0) := "00111110000011000110000110010101";
    constant ap_const_lv32_BE187C20 : STD_LOGIC_VECTOR (31 downto 0) := "10111110000110000111110000100000";
    constant ap_const_lv32_3DB13B19 : STD_LOGIC_VECTOR (31 downto 0) := "00111101101100010011101100011001";
    constant ap_const_lv32_BEA7B04F : STD_LOGIC_VECTOR (31 downto 0) := "10111110101001111011000001001111";
    constant ap_const_lv32_BD43FB6D : STD_LOGIC_VECTOR (31 downto 0) := "10111101010000111111101101101101";
    constant ap_const_lv32_3E59C77A : STD_LOGIC_VECTOR (31 downto 0) := "00111110010110011100011101111010";
    constant ap_const_lv32_3D6756A1 : STD_LOGIC_VECTOR (31 downto 0) := "00111101011001110101011010100001";
    constant ap_const_lv32_BE51D713 : STD_LOGIC_VECTOR (31 downto 0) := "10111110010100011101011100010011";
    constant ap_const_lv32_3E286E3B : STD_LOGIC_VECTOR (31 downto 0) := "00111110001010000110111000111011";
    constant ap_const_lv32_BE36FEF8 : STD_LOGIC_VECTOR (31 downto 0) := "10111110001101101111111011111000";
    constant ap_const_lv32_3DB33582 : STD_LOGIC_VECTOR (31 downto 0) := "00111101101100110011010110000010";
    constant ap_const_lv32_3DA0634D : STD_LOGIC_VECTOR (31 downto 0) := "00111101101000000110001101001101";
    constant ap_const_lv32_3E11D10B : STD_LOGIC_VECTOR (31 downto 0) := "00111110000100011101000100001011";
    constant ap_const_lv32_BE8748A1 : STD_LOGIC_VECTOR (31 downto 0) := "10111110100001110100100010100001";
    constant ap_const_lv32_3DACA786 : STD_LOGIC_VECTOR (31 downto 0) := "00111101101011001010011110000110";
    constant ap_const_lv32_BE1386D3 : STD_LOGIC_VECTOR (31 downto 0) := "10111110000100111000011011010011";
    constant ap_const_lv32_3DD85511 : STD_LOGIC_VECTOR (31 downto 0) := "00111101110110000101010100010001";
    constant ap_const_lv32_3E165300 : STD_LOGIC_VECTOR (31 downto 0) := "00111110000101100101001100000000";
    constant ap_const_lv32_3E25ABC1 : STD_LOGIC_VECTOR (31 downto 0) := "00111110001001011010101111000001";
    constant ap_const_lv32_BD311DE5 : STD_LOGIC_VECTOR (31 downto 0) := "10111101001100010001110111100101";
    constant ap_const_lv32_3E1AF89C : STD_LOGIC_VECTOR (31 downto 0) := "00111110000110101111100010011100";
    constant ap_const_lv32_BBC33EAF : STD_LOGIC_VECTOR (31 downto 0) := "10111011110000110011111010101111";
    constant ap_const_lv32_3E77E910 : STD_LOGIC_VECTOR (31 downto 0) := "00111110011101111110100100010000";
    constant ap_const_lv32_3DBF723C : STD_LOGIC_VECTOR (31 downto 0) := "00111101101111110111001000111100";
    constant ap_const_lv32_3E470E2C : STD_LOGIC_VECTOR (31 downto 0) := "00111110010001110000111000101100";
    constant ap_const_lv32_BC9A12D1 : STD_LOGIC_VECTOR (31 downto 0) := "10111100100110100001001011010001";
    constant ap_const_lv32_BCC1F7BC : STD_LOGIC_VECTOR (31 downto 0) := "10111100110000011111011110111100";
    constant ap_const_lv32_3C3328B7 : STD_LOGIC_VECTOR (31 downto 0) := "00111100001100110010100010110111";
    constant ap_const_lv32_3DDD2D02 : STD_LOGIC_VECTOR (31 downto 0) := "00111101110111010010110100000010";
    constant ap_const_lv32_3EA2B496 : STD_LOGIC_VECTOR (31 downto 0) := "00111110101000101011010010010110";
    constant ap_const_lv32_3E21BE2B : STD_LOGIC_VECTOR (31 downto 0) := "00111110001000011011111000101011";
    constant ap_const_lv32_3D986438 : STD_LOGIC_VECTOR (31 downto 0) := "00111101100110000110010000111000";
    constant ap_const_lv32_3DCB346F : STD_LOGIC_VECTOR (31 downto 0) := "00111101110010110011010001101111";
    constant ap_const_lv32_3E496851 : STD_LOGIC_VECTOR (31 downto 0) := "00111110010010010110100001010001";
    constant ap_const_lv32_3D8CA403 : STD_LOGIC_VECTOR (31 downto 0) := "00111101100011001010010000000011";
    constant ap_const_lv32_3E02AE4B : STD_LOGIC_VECTOR (31 downto 0) := "00111110000000101010111001001011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_true : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_28 : BOOLEAN;
    signal indvar_flatten2_reg_5731 : STD_LOGIC_VECTOR (12 downto 0);
    signal filter_idx_reg_5742 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_reg_5753 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_r_idx_reg_5764 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_c_idx_reg_5775 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_val2_0_4_3_reg_6626 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val2_0_4_4_reg_6686 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val2_0_3_3_reg_6982 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val2_0_3_4_reg_7042 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val2_0_4_reg_7102 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val2_0_4_1_reg_7162 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_val2_0_4_2_reg_7222 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp0_stg2_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_354 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0';
    signal exitcond_flatten2_reg_11039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1005_reg_11140 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_969_reg_12281 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1051_reg_13867 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond4_0_3_reg_11298 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1073_reg_14572 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1059_reg_13343 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_53_0_4_reg_11361 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_0_4_3_reg_11399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_0_4_4_reg_11435 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1011_reg_11160 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1055_reg_13871 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond4_0_3_1_reg_11327 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1077_reg_14701 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_cseq_ST_pp0_stg3_fsm_4 : STD_LOGIC;
    signal ap_sig_bdd_1136 : BOOLEAN;
    signal tmp_57_0_0_3_reg_11180 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_0_0_4_reg_11239 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_0_3_reg_11255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_0_3_3_reg_11391 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_0_3_4_reg_11422 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_0_4_reg_11395 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1087_reg_15860 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_7295_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_8020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_1692 : BOOLEAN;
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg5_fsm_6 : STD_LOGIC;
    signal ap_sig_bdd_1703 : BOOLEAN;
    signal exitcond_flatten2_fu_8026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next2_fu_8032_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal indvar_flatten_next2_reg_11043 : STD_LOGIC_VECTOR (12 downto 0);
    signal filter_idx_mid2_fu_8076_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal filter_idx_mid2_reg_11048 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it5 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it7 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it8 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it9 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it10 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it11 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it12 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it13 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it14 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it15 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it16 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_c_idx_mid2_fu_8096_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_c_idx_mid2_reg_11080 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_c_idx_mid2_reg_11080_pp0_it1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_c_idx_mid2_reg_11080_pp0_it2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_r_idx_mid2_fu_8104_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_r_idx_mid2_reg_11093 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it5 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it7 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it8 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it9 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it10 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it11 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it12 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it13 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it14 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it15 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it16 : STD_LOGIC_VECTOR (4 downto 0);
    signal slide_in_r_idx_fu_8116_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal slide_in_r_idx_reg_11104 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_reg_11110 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_11110_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal slide_in_r_idx_0_1_fu_8130_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal slide_in_r_idx_0_1_reg_11116 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_968_reg_11123 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_968_reg_11123_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal slide_in_c_idx_fu_8154_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal slide_in_c_idx_reg_11129 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_ppstg_tmp_1005_reg_11140_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1006_fu_8175_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1006_reg_11146 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal slide_in_c_idx_0_0_1_fu_8183_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal slide_in_c_idx_0_0_1_reg_11150 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_ppstg_tmp_1011_reg_11160_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1012_fu_8204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1012_reg_11166 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_c_idx_fu_8212_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_c_idx_reg_11170 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_57_0_0_3_fu_8218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1034_reg_11188 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_8244_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal indvar_flatten_next_reg_11192 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1000_reg_11197 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_cseq_ST_pp0_stg1_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_1947 : BOOLEAN;
    signal ap_reg_ppstg_tmp_1000_reg_11197_pp0_it1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1001_reg_11203 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_1001_reg_11203_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1008_reg_11209 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_1008_reg_11209_pp0_it1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1014_reg_11215 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_1014_reg_11215_pp0_it1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1018_reg_11221 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_1018_reg_11221_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond5_0_0_3_fu_8338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_0_0_3_reg_11226 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal slide_in_c_idx_0_0_4_fu_8342_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal slide_in_c_idx_0_0_4_reg_11230 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_57_0_0_4_fu_8347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_0_0_4_fu_8353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_0_0_4_reg_11246 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_r_idx_fu_8358_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_r_idx_reg_11250 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_53_0_3_fu_8363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_994_reg_11262 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_994_reg_11262_pp0_it1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_995_reg_11268 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_995_reg_11268_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1022_reg_11274 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_1022_reg_11274_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1026_reg_11279 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_1026_reg_11279_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1029_fu_8445_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1029_reg_11284 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1031_reg_11288 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_1031_reg_11288_pp0_it1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_cond5_0_1_3_fu_8472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_0_1_3_reg_11294 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_0_3_fu_8476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1036_reg_11302 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_1036_reg_11302_pp0_it1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1040_reg_11308 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_1040_reg_11308_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1044_reg_11313 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_1044_reg_11313_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond5_0_1_4_fu_8538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_0_1_4_reg_11318 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1048_reg_11322 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_1048_reg_11322_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond4_0_3_1_fu_8561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_970_reg_11331 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_cseq_ST_pp0_stg4_fsm_5 : STD_LOGIC;
    signal ap_sig_bdd_2211 : BOOLEAN;
    signal ap_reg_ppstg_tmp_970_reg_11331_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1052_reg_11339 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_1052_reg_11339_pp0_it1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1056_reg_11345 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_1056_reg_11345_pp0_it1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1060_reg_11351 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_1060_reg_11351_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal slide_in_r_idx_0_4_fu_8646_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal slide_in_r_idx_0_4_reg_11356 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_53_0_4_fu_8651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_986_reg_11367 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_986_reg_11367_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1067_reg_11375 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_1067_reg_11375_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1070_reg_11380 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_1070_reg_11380_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1074_reg_11385 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_1074_reg_11385_pp0_it1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_cond5_0_3_3_fu_8733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_0_4_fu_8737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_0_4_3_fu_8742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_979_reg_11403 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_cseq_ST_pp0_stg6_fsm_7 : STD_LOGIC;
    signal ap_sig_bdd_2337 : BOOLEAN;
    signal ap_reg_ppstg_tmp_979_reg_11403_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1078_reg_11411 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_1078_reg_11411_pp0_it1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1081_reg_11417 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_1081_reg_11417_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond5_0_3_4_fu_8804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1084_reg_11426 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_1084_reg_11426_pp0_it1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond4_0_4_1_fu_8827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_0_4_1_reg_11431 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_0_4_4_fu_8831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1088_reg_11439 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_1088_reg_11439_pp0_it2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1092_reg_11445 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_1092_reg_11445_pp0_it2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1095_reg_11451 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_1095_reg_11451_pp0_it2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1098_reg_11456 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_ppstg_tmp_1098_reg_11456_pp0_it2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1017_fu_8911_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1017_reg_11461 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1021_fu_8915_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1021_reg_11465 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1025_fu_8919_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1025_reg_11469 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_999_fu_8923_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_999_reg_11473 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1003_fu_8941_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1003_reg_11477 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1004_fu_8954_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1004_reg_11484 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1007_fu_8959_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1007_reg_11491 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1013_fu_9010_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1013_reg_11620 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_720_fu_9061_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_720_reg_11874 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_721_fu_9078_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_721_reg_12004 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1027_fu_9214_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1027_reg_12259 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1028_fu_9219_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1028_reg_12264 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1039_fu_9224_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1039_reg_12269 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1043_fu_9228_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1043_reg_12273 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1047_fu_9232_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1047_reg_12277 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_969_fu_9236_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_993_fu_9240_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_993_reg_12285 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_997_fu_9258_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_997_reg_12289 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_998_fu_9271_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_998_reg_12297 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_722_fu_9276_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_722_reg_12430 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_723_fu_9293_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_723_reg_12560 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1030_fu_9341_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1030_reg_12690 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1035_fu_9392_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1035_reg_12819 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_7299_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_reg_12823 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7304_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_0_1_reg_12828 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_724_fu_9396_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_724_reg_12958 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_725_fu_9413_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_725_reg_13088 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_fu_9529_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_60_0_0_2_reg_13347 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_0_2_reg_13347_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_0_3_reg_13352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_0_3_reg_13352_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_726_fu_9533_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_726_reg_13482 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_727_fu_9550_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_727_reg_13612 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1051_fu_9675_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1055_fu_9679_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_974_fu_9712_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_974_reg_13875 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_976_fu_9725_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_976_reg_13882 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_983_fu_9760_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_983_reg_13889 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_985_fu_9773_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_985_reg_13895 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_990_fu_9808_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_990_reg_13901 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_992_fu_9821_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_992_reg_13908 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_60_0_0_4_reg_13915 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_0_4_reg_13915_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_0_4_reg_13915_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_1_reg_13920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_reg_13920_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_reg_13920_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_728_fu_9827_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_728_reg_14050 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_729_fu_9844_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_729_reg_14180 : STD_LOGIC_VECTOR (31 downto 0);
    signal newIndex35_cast1_fu_9958_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex35_cast1_reg_14435 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex35_cast_fu_9962_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex35_cast_reg_14441 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1073_fu_10011_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1077_fu_10062_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_60_0_1_1_reg_15080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_1_reg_15080_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_1_reg_15080_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_1_reg_15080_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_1_2_reg_15085 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_2_reg_15085_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_2_reg_15085_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_2_reg_15085_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_730_fu_10225_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_730_reg_15090 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_731_fu_10242_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_731_reg_15095 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_735_fu_10449_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_735_reg_15600 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_736_fu_10466_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_736_reg_15605 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1087_fu_10591_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1091_fu_10640_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1091_reg_15989 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_7282_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_reg_16118 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_1_3_reg_16123 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_3_reg_16123_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_3_reg_16123_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_3_reg_16123_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_3_reg_16123_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_1_4_reg_16128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_4_reg_16128_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_4_reg_16128_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_4_reg_16128_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_1_4_reg_16128_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_732_fu_10689_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_732_reg_16133 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_733_fu_10706_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_733_reg_16138 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_734_fu_10723_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_734_reg_16143 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_737_fu_10740_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_737_reg_16148 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1102_fu_10757_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1102_reg_16278 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_1102_reg_16278_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_1102_reg_16278_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_1102_reg_16278_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_1102_reg_16278_pp0_it6 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_1102_reg_16278_pp0_it7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_1102_reg_16278_pp0_it8 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_1102_reg_16278_pp0_it9 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_1102_reg_16278_pp0_it10 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_1102_reg_16278_pp0_it11 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_1102_reg_16278_pp0_it12 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_1102_reg_16278_pp0_it13 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_1102_reg_16278_pp0_it14 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_1102_reg_16278_pp0_it15 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_1102_reg_16278_pp0_it16 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1103_reg_16282 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_1103_reg_16282_pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_1103_reg_16282_pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_1103_reg_16282_pp0_it5 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_1103_reg_16282_pp0_it6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_1103_reg_16282_pp0_it7 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_1103_reg_16282_pp0_it8 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_1103_reg_16282_pp0_it9 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_1103_reg_16282_pp0_it10 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_1103_reg_16282_pp0_it11 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_1103_reg_16282_pp0_it12 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_1103_reg_16282_pp0_it13 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_1103_reg_16282_pp0_it14 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_1103_reg_16282_pp0_it15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_60_0_2_reg_16287 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_2_1_reg_16292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7319_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_3_reg_16297 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7324_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_3_1_reg_16302 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_738_fu_10769_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_738_reg_16307 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_739_fu_10786_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_739_reg_16312 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_2_2_reg_16317 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_2_3_reg_16322 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_2_4_reg_16327 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_3_2_reg_16332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_740_fu_10803_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_740_reg_16337 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_741_fu_10820_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_741_reg_16342 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_3_3_reg_16347 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_3_4_reg_16352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_742_fu_10837_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_742_reg_16357 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_743_fu_10854_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_743_reg_16362 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_0_1_reg_16367 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_4_reg_16372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it13 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_4_1_reg_16377 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it13 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_744_fu_10871_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_744_reg_16382 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_4_2_reg_16387 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it13 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it14 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_4_3_reg_16392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it13 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it14 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_0_4_4_reg_16397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it13 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it14 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it15 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_0_2_reg_16402 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_0_3_reg_16407 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_0_4_reg_16412 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_1_reg_16417 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_1_1_reg_16422 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7287_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_1_2_reg_16427 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_1_3_reg_16432 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_1_4_reg_16437 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_2_reg_16442 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_2_1_reg_16447 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_2_2_reg_16452 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_2_3_reg_16457 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7291_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_2_4_reg_16462 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_3_reg_16467 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_3_1_reg_16472 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_3_2_reg_16477 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_3_3_reg_16482 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_3_4_reg_16487 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_4_reg_16492 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_4_1_reg_16497 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_4_3_reg_16502 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_6_0_4_4_reg_16507 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_745_fu_10915_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1108_fu_10972_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1108_reg_16517 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_bdd_5726 : BOOLEAN;
    signal indvar_flatten2_phi_fu_5735_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal filter_idx_phi_fu_5746_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_phi_fu_5757_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_r_idx_phi_fu_5768_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_c_idx_phi_fu_5779_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_phiprechg_in_val2_reg_5786pp0_it0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_reg_5786pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1076_cast_fu_8972_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1077_cast_fu_8996_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1078_cast_fu_9023_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1079_cast_fu_9047_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1080_cast_fu_9111_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1081_cast_fu_9135_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1082_cast_fu_9165_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1083_cast_fu_9189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1084_cast_fu_9310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1085_cast_fu_9328_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1086_cast_fu_9354_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1087_cast_fu_9378_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1088_cast_fu_9438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1089_cast_fu_9461_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1090_cast_fu_9491_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1091_cast_fu_9515_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1092_cast_fu_9583_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1093_cast_fu_9607_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1094_cast_fu_9637_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1095_cast_fu_9661_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1096_cast_fu_9870_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1097_cast_fu_9894_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1098_cast_fu_9917_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1099_cast_fu_9941_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1102_cast_fu_9972_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1105_cast_fu_9997_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1110_cast_fu_10024_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1111_cast_fu_10048_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1112_cast_fu_10075_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1113_cast_fu_10099_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1122_cast_fu_10130_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1123_cast_fu_10155_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1124_cast_fu_10186_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1125_cast_fu_10211_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1100_cast_fu_10263_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1101_cast_fu_10286_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1103_cast_fu_10309_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1104_cast_fu_10327_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1106_cast_fu_10357_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1107_cast_fu_10381_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1108_cast_fu_10411_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1109_cast_fu_10435_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1114_cast_fu_10499_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1115_cast_fu_10523_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1116_cast_fu_10553_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1117_cast_fu_10577_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1118_cast_fu_10603_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1119_cast_fu_10626_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1120_cast_fu_10652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1121_cast_fu_10675_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1130_cast_fu_11032_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_assign_2_fu_11020_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7282_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7282_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7287_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7287_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7291_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7291_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7295_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7295_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7299_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7299_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7304_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7304_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7319_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7319_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7324_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7324_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_7345_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_7345_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_7350_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_7350_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_7355_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_7360_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_7365_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_flatten_fu_8044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_fu_8064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_fu_8058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal filter_idx_2_fu_8038_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_r_idx_mid_fu_8050_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond8_mid_fu_8070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_8090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_r_idx_dup_fu_8084_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_r_idx_cast_fu_8112_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_8144_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_c_idx_cast_fu_8150_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_7_fu_8169_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_9_fu_8198_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_13_fu_8224_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_op_fu_8238_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_fu_8255_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_fu_8255_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul9_fu_8284_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul9_fu_8284_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul1_fu_8303_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul1_fu_8303_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul2_fu_8322_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul2_fu_8322_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_8369_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul7_fu_8377_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul7_fu_8377_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul3_fu_8406_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul3_fu_8406_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul4_fu_8425_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul4_fu_8425_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_fu_8441_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul10_fu_8456_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul10_fu_8456_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul11_fu_8484_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul11_fu_8484_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul12_fu_8503_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul12_fu_8503_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul13_fu_8522_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul13_fu_8522_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul14_fu_8545_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul14_fu_8545_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_8565_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul5_fu_8573_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul5_fu_8573_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul15_fu_8592_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul15_fu_8592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul16_fu_8611_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul16_fu_8611_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul17_fu_8630_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul17_fu_8630_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul8_fu_8660_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul8_fu_8660_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul18_fu_8679_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul18_fu_8679_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul19_fu_8698_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul19_fu_8698_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul20_fu_8717_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul20_fu_8717_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul6_fu_8750_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul6_fu_8750_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul21_fu_8769_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul21_fu_8769_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul22_fu_8788_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul22_fu_8788_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul23_fu_8811_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul23_fu_8811_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul24_fu_8838_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul24_fu_8838_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul25_fu_8857_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul25_fu_8857_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul26_fu_8876_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul26_fu_8876_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul27_fu_8895_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul27_fu_8895_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_7355_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_7360_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_7365_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_8144_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl1_cast_fu_8927_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1002_fu_8934_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl_cast_fu_8947_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_7345_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex3_fu_8963_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1009_fu_8966_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1010_fu_8991_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_7350_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex4_fu_9014_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1015_fu_9017_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1016_fu_9042_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex5_fu_9095_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal newIndex15_cast_fu_9102_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1019_fu_9106_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex15_cast1_fu_9098_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1020_fu_9130_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex6_fu_9149_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal newIndex17_cast_fu_9156_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1023_fu_9160_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex17_cast1_fu_9152_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1024_fu_9184_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex7_fu_9203_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal newIndex19_cast_fu_9210_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex19_cast1_fu_9206_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_8565_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_8369_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl4_cast_fu_9244_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_996_fu_9251_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl3_cast_fu_9264_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex8_fu_9345_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1032_fu_9348_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1033_fu_9373_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex9_fu_9430_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1037_fu_9433_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1038_fu_9457_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex10_fu_9475_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal newIndex25_cast_fu_9482_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1041_fu_9486_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex25_cast1_fu_9478_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1042_fu_9510_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex11_fu_9567_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal newIndex27_cast_fu_9574_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1045_fu_9578_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex27_cast1_fu_9570_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1046_fu_9602_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex12_fu_9621_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal newIndex29_cast_fu_9628_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1049_fu_9632_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex29_cast1_fu_9624_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1050_fu_9656_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex2_fu_9683_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_972_fu_9697_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_973_fu_9704_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_971_fu_9690_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl24_cast_fu_9708_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_975_fu_9718_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex3_cast_fu_9686_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex_fu_9731_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_981_fu_9745_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_982_fu_9752_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_980_fu_9738_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl17_cast_fu_9756_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_984_fu_9766_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex4_cast_fu_9734_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex1_fu_9779_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_988_fu_9793_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_989_fu_9800_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_987_fu_9786_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl11_cast_fu_9804_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_991_fu_9814_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex5_cast_fu_9782_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex13_fu_9861_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1053_fu_9864_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1054_fu_9889_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex14_fu_9908_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1057_fu_9911_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1058_fu_9936_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex15_fu_9955_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1063_fu_9966_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1066_fu_9991_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex18_fu_10015_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1075_fu_10018_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1076_fu_10043_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex19_fu_10066_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1079_fu_10069_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1080_fu_10094_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex24_fu_10113_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal newIndex53_cast_fu_10120_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1096_fu_10124_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex53_cast1_fu_10116_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1097_fu_10149_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex25_fu_10169_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal newIndex55_cast_fu_10176_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1099_fu_10180_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex55_cast1_fu_10172_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1100_fu_10205_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1061_fu_10259_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1062_fu_10282_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1064_fu_10305_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1065_fu_10323_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex16_fu_10341_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal newIndex37_cast_fu_10348_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1068_fu_10352_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex37_cast1_fu_10344_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1069_fu_10376_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex17_fu_10395_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal newIndex39_cast_fu_10402_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1071_fu_10406_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex39_cast1_fu_10398_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1072_fu_10430_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex20_fu_10483_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal newIndex45_cast_fu_10490_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1082_fu_10494_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex45_cast1_fu_10486_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1083_fu_10518_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex21_fu_10537_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal newIndex47_cast_fu_10544_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1085_fu_10548_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex47_cast1_fu_10540_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1086_fu_10572_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex22_fu_10595_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1089_fu_10598_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1090_fu_10622_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal newIndex23_fu_10644_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1093_fu_10647_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1094_fu_10671_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_977_fu_10894_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl21_cast_fu_10901_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_5_cast_fu_10891_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_978_fu_10905_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal newIndex57_cast_fu_10933_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1043_cast_fu_10911_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1104_fu_10936_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1105_fu_10942_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1106_fu_10954_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl56_cast_fu_10946_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl57_cast_fu_10962_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_cast_fu_10888_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1107_fu_10966_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_assign_to_int_fu_10978_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_746_fu_10982_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1101_fu_10992_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs_fu_11002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_10996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_748_fu_11008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_749_fu_7340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_750_fu_11014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_7282_ce : STD_LOGIC;
    signal grp_fu_7287_ce : STD_LOGIC;
    signal grp_fu_7291_ce : STD_LOGIC;
    signal grp_fu_7295_ce : STD_LOGIC;
    signal grp_fu_7299_ce : STD_LOGIC;
    signal grp_fu_7304_ce : STD_LOGIC;
    signal grp_fu_7319_ce : STD_LOGIC;
    signal grp_fu_7324_ce : STD_LOGIC;
    signal tmp_749_fu_7340_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_7345_ce : STD_LOGIC;
    signal grp_fu_7350_ce : STD_LOGIC;
    signal grp_fu_7355_ce : STD_LOGIC;
    signal grp_fu_7360_ce : STD_LOGIC;
    signal grp_fu_7365_ce : STD_LOGIC;
    signal grp_fu_8144_ce : STD_LOGIC;
    signal grp_fu_8369_ce : STD_LOGIC;
    signal grp_fu_8565_ce : STD_LOGIC;
    signal ap_sig_cseq_ST_st121_fsm_8 : STD_LOGIC;
    signal ap_sig_bdd_8631 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal mul10_fu_8456_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul11_fu_8484_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul12_fu_8503_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul13_fu_8522_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul14_fu_8545_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul15_fu_8592_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul16_fu_8611_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul17_fu_8630_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul18_fu_8679_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul19_fu_8698_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul1_fu_8303_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul20_fu_8717_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul21_fu_8769_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul22_fu_8788_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul23_fu_8811_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul24_fu_8838_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul25_fu_8857_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul26_fu_8876_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul27_fu_8895_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul2_fu_8322_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul3_fu_8406_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul4_fu_8425_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul5_fu_8573_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul6_fu_8750_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul7_fu_8377_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul8_fu_8660_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul9_fu_8284_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_fu_8255_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_bdd_3556 : BOOLEAN;
    signal ap_sig_bdd_3537 : BOOLEAN;
    signal ap_sig_bdd_3518 : BOOLEAN;
    signal ap_sig_bdd_3499 : BOOLEAN;
    signal ap_sig_bdd_3575 : BOOLEAN;
    signal ap_sig_bdd_3550 : BOOLEAN;
    signal ap_sig_bdd_3547 : BOOLEAN;
    signal ap_sig_bdd_3544 : BOOLEAN;
    signal ap_sig_bdd_3541 : BOOLEAN;
    signal ap_sig_bdd_3531 : BOOLEAN;
    signal ap_sig_bdd_3528 : BOOLEAN;
    signal ap_sig_bdd_3525 : BOOLEAN;
    signal ap_sig_bdd_3522 : BOOLEAN;
    signal ap_sig_bdd_3512 : BOOLEAN;
    signal ap_sig_bdd_3509 : BOOLEAN;
    signal ap_sig_bdd_3506 : BOOLEAN;
    signal ap_sig_bdd_3503 : BOOLEAN;
    signal ap_sig_bdd_3489 : BOOLEAN;
    signal ap_sig_bdd_3485 : BOOLEAN;
    signal ap_sig_bdd_3481 : BOOLEAN;
    signal ap_sig_bdd_3477 : BOOLEAN;
    signal ap_sig_bdd_3569 : BOOLEAN;
    signal ap_sig_bdd_3566 : BOOLEAN;
    signal ap_sig_bdd_3563 : BOOLEAN;
    signal ap_sig_bdd_3560 : BOOLEAN;
    signal ap_sig_bdd_3468 : BOOLEAN;
    signal ap_sig_bdd_3666 : BOOLEAN;
    signal ap_sig_bdd_3646 : BOOLEAN;
    signal ap_sig_bdd_3626 : BOOLEAN;
    signal ap_sig_bdd_3606 : BOOLEAN;
    signal ap_sig_bdd_3692 : BOOLEAN;
    signal ap_sig_bdd_3660 : BOOLEAN;
    signal ap_sig_bdd_3657 : BOOLEAN;
    signal ap_sig_bdd_3654 : BOOLEAN;
    signal ap_sig_bdd_3651 : BOOLEAN;
    signal ap_sig_bdd_3640 : BOOLEAN;
    signal ap_sig_bdd_3637 : BOOLEAN;
    signal ap_sig_bdd_3634 : BOOLEAN;
    signal ap_sig_bdd_3631 : BOOLEAN;
    signal ap_sig_bdd_3620 : BOOLEAN;
    signal ap_sig_bdd_3617 : BOOLEAN;
    signal ap_sig_bdd_3614 : BOOLEAN;
    signal ap_sig_bdd_3611 : BOOLEAN;
    signal ap_sig_bdd_3596 : BOOLEAN;
    signal ap_sig_bdd_3592 : BOOLEAN;
    signal ap_sig_bdd_3588 : BOOLEAN;
    signal ap_sig_bdd_3584 : BOOLEAN;
    signal ap_sig_bdd_3686 : BOOLEAN;
    signal ap_sig_bdd_3683 : BOOLEAN;
    signal ap_sig_bdd_3680 : BOOLEAN;
    signal ap_sig_bdd_3677 : BOOLEAN;
    signal ap_sig_bdd_5835 : BOOLEAN;
    signal ap_sig_bdd_5748 : BOOLEAN;
    signal ap_sig_bdd_5910 : BOOLEAN;
    signal ap_sig_bdd_5926 : BOOLEAN;
    signal ap_sig_bdd_5867 : BOOLEAN;

    component inference_fadd_32ns_32ns_32_4_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_fmul_32ns_32ns_32_2_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_fcmp_32ns_32ns_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component inference_urem_7ns_4ns_7_11 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component inference_urem_5ns_4ns_5_9 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component inference_mux_6to1_sel3_32_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    inference_fadd_32ns_32ns_32_4_full_dsp_U28 : component inference_fadd_32ns_32ns_32_4_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_7282_p0,
        din1 => grp_fu_7282_p1,
        ce => grp_fu_7282_ce,
        dout => grp_fu_7282_p2);

    inference_fadd_32ns_32ns_32_4_full_dsp_U29 : component inference_fadd_32ns_32ns_32_4_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_7287_p0,
        din1 => grp_fu_7287_p1,
        ce => grp_fu_7287_ce,
        dout => grp_fu_7287_p2);

    inference_fadd_32ns_32ns_32_4_full_dsp_U30 : component inference_fadd_32ns_32ns_32_4_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_7291_p0,
        din1 => grp_fu_7291_p1,
        ce => grp_fu_7291_ce,
        dout => grp_fu_7291_p2);

    inference_fadd_32ns_32ns_32_4_full_dsp_U31 : component inference_fadd_32ns_32ns_32_4_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_7295_p0,
        din1 => grp_fu_7295_p1,
        ce => grp_fu_7295_ce,
        dout => grp_fu_7295_p2);

    inference_fmul_32ns_32ns_32_2_max_dsp_U32 : component inference_fmul_32ns_32ns_32_2_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_7299_p0,
        din1 => grp_fu_7299_p1,
        ce => grp_fu_7299_ce,
        dout => grp_fu_7299_p2);

    inference_fmul_32ns_32ns_32_2_max_dsp_U33 : component inference_fmul_32ns_32ns_32_2_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_7304_p0,
        din1 => grp_fu_7304_p1,
        ce => grp_fu_7304_ce,
        dout => grp_fu_7304_p2);

    inference_fmul_32ns_32ns_32_2_max_dsp_U34 : component inference_fmul_32ns_32ns_32_2_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_7319_p0,
        din1 => grp_fu_7319_p1,
        ce => grp_fu_7319_ce,
        dout => grp_fu_7319_p2);

    inference_fmul_32ns_32ns_32_2_max_dsp_U35 : component inference_fmul_32ns_32ns_32_2_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_7324_p0,
        din1 => grp_fu_7324_p1,
        ce => grp_fu_7324_ce,
        dout => grp_fu_7324_p2);

    inference_fcmp_32ns_32ns_1_1_U36 : component inference_fcmp_32ns_32ns_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => reg_8020,
        din1 => ap_const_lv32_0,
        opcode => tmp_749_fu_7340_opcode,
        dout => tmp_749_fu_7340_p2);

    inference_urem_7ns_4ns_7_11_U37 : component inference_urem_7ns_4ns_7_11
    generic map (
        ID => 1,
        NUM_STAGE => 11,
        din0_WIDTH => 7,
        din1_WIDTH => 4,
        dout_WIDTH => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_7345_p0,
        din1 => grp_fu_7345_p1,
        ce => grp_fu_7345_ce,
        dout => grp_fu_7345_p2);

    inference_urem_7ns_4ns_7_11_U38 : component inference_urem_7ns_4ns_7_11
    generic map (
        ID => 1,
        NUM_STAGE => 11,
        din0_WIDTH => 7,
        din1_WIDTH => 4,
        dout_WIDTH => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_7350_p0,
        din1 => grp_fu_7350_p1,
        ce => grp_fu_7350_ce,
        dout => grp_fu_7350_p2);

    inference_urem_5ns_4ns_5_9_U39 : component inference_urem_5ns_4ns_5_9
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 5,
        din1_WIDTH => 4,
        dout_WIDTH => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => out_c_idx_mid2_reg_11080,
        din1 => grp_fu_7355_p1,
        ce => grp_fu_7355_ce,
        dout => grp_fu_7355_p2);

    inference_urem_5ns_4ns_5_9_U40 : component inference_urem_5ns_4ns_5_9
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 5,
        din1_WIDTH => 4,
        dout_WIDTH => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => out_c_idx_mid2_reg_11080,
        din1 => grp_fu_7360_p1,
        ce => grp_fu_7360_ce,
        dout => grp_fu_7360_p2);

    inference_urem_5ns_4ns_5_9_U41 : component inference_urem_5ns_4ns_5_9
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 5,
        din1_WIDTH => 4,
        dout_WIDTH => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => out_c_idx_mid2_reg_11080,
        din1 => grp_fu_7365_p1,
        ce => grp_fu_7365_ce,
        dout => grp_fu_7365_p2);

    inference_urem_7ns_4ns_7_11_U42 : component inference_urem_7ns_4ns_7_11
    generic map (
        ID => 1,
        NUM_STAGE => 11,
        din0_WIDTH => 7,
        din1_WIDTH => 4,
        dout_WIDTH => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => slide_in_r_idx_fu_8116_p2,
        din1 => grp_fu_8144_p1,
        ce => grp_fu_8144_ce,
        dout => grp_fu_8144_p2);

    inference_urem_7ns_4ns_7_11_U43 : component inference_urem_7ns_4ns_7_11
    generic map (
        ID => 1,
        NUM_STAGE => 11,
        din0_WIDTH => 7,
        din1_WIDTH => 4,
        dout_WIDTH => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => slide_in_r_idx_0_1_reg_11116,
        din1 => grp_fu_8369_p1,
        ce => grp_fu_8369_ce,
        dout => grp_fu_8369_p2);

    inference_urem_5ns_4ns_5_9_U44 : component inference_urem_5ns_4ns_5_9
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 5,
        din1_WIDTH => 4,
        dout_WIDTH => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => out_r_idx_mid2_reg_11093,
        din1 => grp_fu_8565_p1,
        ce => grp_fu_8565_ce,
        dout => grp_fu_8565_p2);

    inference_mux_6to1_sel3_32_1_U45 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3DDD1C3B,
        din2 => ap_const_lv32_3E9276D9,
        din3 => ap_const_lv32_3E1533F4,
        din4 => ap_const_lv32_3E355B8A,
        din5 => ap_const_lv32_BE0733A9,
        din6 => ap_const_lv32_3E29FBE7,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it1,
        dout => tmp_720_fu_9061_p8);

    inference_mux_6to1_sel3_32_1_U46 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_BD5FDAAC,
        din2 => ap_const_lv32_3E8684CF,
        din3 => ap_const_lv32_3DE916CA,
        din4 => ap_const_lv32_3E81A283,
        din5 => ap_const_lv32_3E2AE07E,
        din6 => ap_const_lv32_BDB0C903,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it1,
        dout => tmp_721_fu_9078_p8);

    inference_mux_6to1_sel3_32_1_U47 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_BE87BA45,
        din2 => ap_const_lv32_3E81C305,
        din3 => ap_const_lv32_3CE96BD4,
        din4 => ap_const_lv32_3E9F0996,
        din5 => ap_const_lv32_3E64C166,
        din6 => ap_const_lv32_BE9CB46C,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it1,
        dout => tmp_722_fu_9276_p8);

    inference_mux_6to1_sel3_32_1_U48 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_BE4C4934,
        din2 => ap_const_lv32_3E7C4BD3,
        din3 => ap_const_lv32_3CCCA778,
        din4 => ap_const_lv32_3E138866,
        din5 => ap_const_lv32_3D879D25,
        din6 => ap_const_lv32_3D0B28F3,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it1,
        dout => tmp_723_fu_9293_p8);

    inference_mux_6to1_sel3_32_1_U49 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_BE07CD46,
        din2 => ap_const_lv32_3E1033E8,
        din3 => ap_const_lv32_3E069446,
        din4 => ap_const_lv32_3E2DDF87,
        din5 => ap_const_lv32_3BBB74CB,
        din6 => ap_const_lv32_BDB446EC,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it1,
        dout => tmp_724_fu_9396_p8);

    inference_mux_6to1_sel3_32_1_U50 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3E884253,
        din2 => ap_const_lv32_3E3F7B5B,
        din3 => ap_const_lv32_3E70DBF0,
        din4 => ap_const_lv32_3B660BB8,
        din5 => ap_const_lv32_3E350225,
        din6 => ap_const_lv32_BCDF1F15,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it1,
        dout => tmp_725_fu_9413_p8);

    inference_mux_6to1_sel3_32_1_U51 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_BE122EE4,
        din2 => ap_const_lv32_3DC3E2D6,
        din3 => ap_const_lv32_3E1A619E,
        din4 => ap_const_lv32_3DC50B02,
        din5 => ap_const_lv32_3E7BD124,
        din6 => ap_const_lv32_3D673605,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it1,
        dout => tmp_726_fu_9533_p8);

    inference_mux_6to1_sel3_32_1_U52 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_BDB3A315,
        din2 => ap_const_lv32_3E27F994,
        din3 => ap_const_lv32_3E60446B,
        din4 => ap_const_lv32_BB88A18F,
        din5 => ap_const_lv32_3D5240FB,
        din6 => ap_const_lv32_3C6BA6AD,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it1,
        dout => tmp_727_fu_9550_p8);

    inference_mux_6to1_sel3_32_1_U53 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_BE88A138,
        din2 => ap_const_lv32_3E80956C,
        din3 => ap_const_lv32_3E4CBB3D,
        din4 => ap_const_lv32_3E45DB34,
        din5 => ap_const_lv32_3E30C77E,
        din6 => ap_const_lv32_BDCFB6DD,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_728_fu_9827_p8);

    inference_mux_6to1_sel3_32_1_U54 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_BE8C9D9D,
        din2 => ap_const_lv32_3E8CD749,
        din3 => ap_const_lv32_3D24A5ED,
        din4 => ap_const_lv32_BD33B1A9,
        din5 => ap_const_lv32_3E5513B6,
        din6 => ap_const_lv32_BE053932,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_729_fu_9844_p8);

    inference_mux_6to1_sel3_32_1_U55 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3E704684,
        din2 => ap_const_lv32_BDAFC760,
        din3 => ap_const_lv32_3DA28474,
        din4 => ap_const_lv32_3D58BD66,
        din5 => ap_const_lv32_3D944A12,
        din6 => ap_const_lv32_3D6ABFC7,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_730_fu_10225_p8);

    inference_mux_6to1_sel3_32_1_U56 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_BD0D63CC,
        din2 => ap_const_lv32_3CC27419,
        din3 => ap_const_lv32_3E476146,
        din4 => ap_const_lv32_BDEE72DA,
        din5 => ap_const_lv32_3DEF62FA,
        din6 => ap_const_lv32_3DCA1BAD,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_731_fu_10242_p8);

    inference_mux_6to1_sel3_32_1_U57 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3E2545C8,
        din2 => ap_const_lv32_BDBDF04E,
        din3 => ap_const_lv32_3E60214B,
        din4 => ap_const_lv32_BE005187,
        din5 => ap_const_lv32_3C5A28D6,
        din6 => ap_const_lv32_3E8C1509,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_735_fu_10449_p8);

    inference_mux_6to1_sel3_32_1_U58 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_BCB0DA28,
        din2 => ap_const_lv32_BE31F18D,
        din3 => ap_const_lv32_3E1AD8A1,
        din4 => ap_const_lv32_BE818245,
        din5 => ap_const_lv32_BDE3DFF4,
        din6 => ap_const_lv32_3E42046C,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_736_fu_10466_p8);

    inference_mux_6to1_sel3_32_1_U59 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3E3582DC,
        din2 => ap_const_lv32_BC18C574,
        din3 => ap_const_lv32_3E0C17A9,
        din4 => ap_const_lv32_BDBEA04F,
        din5 => ap_const_lv32_3E95B9E9,
        din6 => ap_const_lv32_3D92FA5E,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_732_fu_10689_p8);

    inference_mux_6to1_sel3_32_1_U60 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3C8FFC62,
        din2 => ap_const_lv32_3D0DE134,
        din3 => ap_const_lv32_BC47C5FD,
        din4 => ap_const_lv32_BE8B9D3D,
        din5 => ap_const_lv32_3EA09FA5,
        din6 => ap_const_lv32_BE10D38D,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_733_fu_10706_p8);

    inference_mux_6to1_sel3_32_1_U61 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_BDF5A965,
        din2 => ap_const_lv32_3E1DCF89,
        din3 => ap_const_lv32_3D2AF4F1,
        din4 => ap_const_lv32_BE529B6B,
        din5 => ap_const_lv32_3E3B9021,
        din6 => ap_const_lv32_3D6B44D8,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_734_fu_10723_p8);

    inference_mux_6to1_sel3_32_1_U62 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3D940FB7,
        din2 => ap_const_lv32_BE2F190D,
        din3 => ap_const_lv32_3E7AF145,
        din4 => ap_const_lv32_BE9E221D,
        din5 => ap_const_lv32_3E8C5DA7,
        din6 => ap_const_lv32_BD59A756,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_737_fu_10740_p8);

    inference_mux_6to1_sel3_32_1_U63 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3D6367E4,
        din2 => ap_const_lv32_BEABE22E,
        din3 => ap_const_lv32_3D51758E,
        din4 => ap_const_lv32_BE35375D,
        din5 => ap_const_lv32_3E5944ED,
        din6 => ap_const_lv32_3E05D13D,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_738_fu_10769_p8);

    inference_mux_6to1_sel3_32_1_U64 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3BD1F99D,
        din2 => ap_const_lv32_BE543A64,
        din3 => ap_const_lv32_3DF23F68,
        din4 => ap_const_lv32_BE04F00F,
        din5 => ap_const_lv32_3E56AE3A,
        din6 => ap_const_lv32_3E4DD9C2,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_739_fu_10786_p8);

    inference_mux_6to1_sel3_32_1_U65 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3E0C6195,
        din2 => ap_const_lv32_BE187C20,
        din3 => ap_const_lv32_3DB13B19,
        din4 => ap_const_lv32_BEA7B04F,
        din5 => ap_const_lv32_BD43FB6D,
        din6 => ap_const_lv32_3E59C77A,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_740_fu_10803_p8);

    inference_mux_6to1_sel3_32_1_U66 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3D6756A1,
        din2 => ap_const_lv32_BE51D713,
        din3 => ap_const_lv32_3E286E3B,
        din4 => ap_const_lv32_BE36FEF8,
        din5 => ap_const_lv32_3DB33582,
        din6 => ap_const_lv32_3DA0634D,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_741_fu_10820_p8);

    inference_mux_6to1_sel3_32_1_U67 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3E11D10B,
        din2 => ap_const_lv32_BE8748A1,
        din3 => ap_const_lv32_3DACA786,
        din4 => ap_const_lv32_BE1386D3,
        din5 => ap_const_lv32_3DD85511,
        din6 => ap_const_lv32_3E165300,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_742_fu_10837_p8);

    inference_mux_6to1_sel3_32_1_U68 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3E25ABC1,
        din2 => ap_const_lv32_BD311DE5,
        din3 => ap_const_lv32_3E1AF89C,
        din4 => ap_const_lv32_BBC33EAF,
        din5 => ap_const_lv32_3E77E910,
        din6 => ap_const_lv32_3DBF723C,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_743_fu_10854_p8);

    inference_mux_6to1_sel3_32_1_U69 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3E470E2C,
        din2 => ap_const_lv32_BC9A12D1,
        din3 => ap_const_lv32_BCC1F7BC,
        din4 => ap_const_lv32_3C3328B7,
        din5 => ap_const_lv32_3DDD2D02,
        din6 => ap_const_lv32_3EA2B496,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2,
        dout => tmp_744_fu_10871_p8);

    inference_mux_6to1_sel3_32_1_U70 : component inference_mux_6to1_sel3_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din1 => ap_const_lv32_3E21BE2B,
        din2 => ap_const_lv32_3D986438,
        din3 => ap_const_lv32_3DCB346F,
        din4 => ap_const_lv32_3E496851,
        din5 => ap_const_lv32_3D8CA403,
        din6 => ap_const_lv32_3E02AE4B,
        din7 => ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it16,
        dout => tmp_745_fu_10915_p8);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st121_fsm_8)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((ap_const_lv1_0 = exitcond_flatten2_fu_8026_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_5726))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_5726)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not((exitcond_flatten2_reg_11039 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it10 assign process. --
    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it11 assign process. --
    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it12 assign process. --
    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it13 assign process. --
    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it14 assign process. --
    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it15 assign process. --
    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it16 assign process. --
    ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_5726))) then 
                    ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 assign process. --
    ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_3 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_4_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_2 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_4_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_1 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_4_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_0 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_4_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_3_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_3_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_3_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_3_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_2_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_2_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_2_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_2_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_1_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_1_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_1_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_1_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_0_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_0_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_0_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1013_reg_11620))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_0_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and not((ap_const_lv4_3 = tmp_1013_reg_11620)) and not((ap_const_lv4_2 = tmp_1013_reg_11620)) and not((ap_const_lv4_1 = tmp_1013_reg_11620)) and not((ap_const_lv4_0 = tmp_1013_reg_11620)))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_4_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1013_reg_11620)) and not((ap_const_lv4_2 = tmp_1013_reg_11620)) and not((ap_const_lv4_1 = tmp_1013_reg_11620)) and not((ap_const_lv4_0 = tmp_1013_reg_11620)))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_3_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1013_reg_11620)) and not((ap_const_lv4_2 = tmp_1013_reg_11620)) and not((ap_const_lv4_1 = tmp_1013_reg_11620)) and not((ap_const_lv4_0 = tmp_1013_reg_11620)))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_2_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1013_reg_11620)) and not((ap_const_lv4_2 = tmp_1013_reg_11620)) and not((ap_const_lv4_1 = tmp_1013_reg_11620)) and not((ap_const_lv4_0 = tmp_1013_reg_11620)))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_1_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1013_reg_11620)) and not((ap_const_lv4_2 = tmp_1013_reg_11620)) and not((ap_const_lv4_1 = tmp_1013_reg_11620)) and not((ap_const_lv4_0 = tmp_1013_reg_11620)))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= x_0_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1 <= ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it0;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 assign process. --
    ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_3 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_4_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_2 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_4_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_1 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_4_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_0 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_4_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_3_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_3_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_3_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_3_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_2_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_2_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_2_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_2_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_1_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_1_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_1_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_1_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_0_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_0_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_0_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1017_reg_11461))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_0_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and not((ap_const_lv4_3 = tmp_1017_reg_11461)) and not((ap_const_lv4_2 = tmp_1017_reg_11461)) and not((ap_const_lv4_1 = tmp_1017_reg_11461)) and not((ap_const_lv4_0 = tmp_1017_reg_11461)))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_4_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1017_reg_11461)) and not((ap_const_lv4_2 = tmp_1017_reg_11461)) and not((ap_const_lv4_1 = tmp_1017_reg_11461)) and not((ap_const_lv4_0 = tmp_1017_reg_11461)))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_3_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1017_reg_11461)) and not((ap_const_lv4_2 = tmp_1017_reg_11461)) and not((ap_const_lv4_1 = tmp_1017_reg_11461)) and not((ap_const_lv4_0 = tmp_1017_reg_11461)))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_2_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1017_reg_11461)) and not((ap_const_lv4_2 = tmp_1017_reg_11461)) and not((ap_const_lv4_1 = tmp_1017_reg_11461)) and not((ap_const_lv4_0 = tmp_1017_reg_11461)))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_1_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1017_reg_11461)) and not((ap_const_lv4_2 = tmp_1017_reg_11461)) and not((ap_const_lv4_1 = tmp_1017_reg_11461)) and not((ap_const_lv4_0 = tmp_1017_reg_11461)))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= x_0_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1 <= ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it0;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 assign process. --
    ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_3 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_4_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_2 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_4_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_1 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_4_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_0 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_4_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_3_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_3_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_3_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_3_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_2_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_2_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_2_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_2_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_1_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_1_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_1_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_1_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_0_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_0_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_0_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1021_reg_11465))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_0_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and not((ap_const_lv4_3 = tmp_1021_reg_11465)) and not((ap_const_lv4_2 = tmp_1021_reg_11465)) and not((ap_const_lv4_1 = tmp_1021_reg_11465)) and not((ap_const_lv4_0 = tmp_1021_reg_11465)))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_4_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1021_reg_11465)) and not((ap_const_lv4_2 = tmp_1021_reg_11465)) and not((ap_const_lv4_1 = tmp_1021_reg_11465)) and not((ap_const_lv4_0 = tmp_1021_reg_11465)))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_3_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1021_reg_11465)) and not((ap_const_lv4_2 = tmp_1021_reg_11465)) and not((ap_const_lv4_1 = tmp_1021_reg_11465)) and not((ap_const_lv4_0 = tmp_1021_reg_11465)))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_2_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1021_reg_11465)) and not((ap_const_lv4_2 = tmp_1021_reg_11465)) and not((ap_const_lv4_1 = tmp_1021_reg_11465)) and not((ap_const_lv4_0 = tmp_1021_reg_11465)))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_1_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1021_reg_11465)) and not((ap_const_lv4_2 = tmp_1021_reg_11465)) and not((ap_const_lv4_1 = tmp_1021_reg_11465)) and not((ap_const_lv4_0 = tmp_1021_reg_11465)))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= x_0_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1 <= ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it0;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_3468) then
                if (ap_sig_bdd_3560) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_4_0_0_q0;
                elsif (ap_sig_bdd_3563) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_4_4_0_q0;
                elsif (ap_sig_bdd_3566) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_4_3_0_q0;
                elsif (ap_sig_bdd_3569) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_4_2_0_q0;
                elsif (ap_sig_bdd_3477) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_3_0_0_q0;
                elsif (ap_sig_bdd_3481) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_3_4_0_q0;
                elsif (ap_sig_bdd_3485) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_3_3_0_q0;
                elsif (ap_sig_bdd_3489) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_3_2_0_q0;
                elsif (ap_sig_bdd_3503) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_2_0_0_q0;
                elsif (ap_sig_bdd_3506) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_2_4_0_q0;
                elsif (ap_sig_bdd_3509) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_2_3_0_q0;
                elsif (ap_sig_bdd_3512) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_2_2_0_q0;
                elsif (ap_sig_bdd_3522) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_1_0_0_q0;
                elsif (ap_sig_bdd_3525) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_1_4_0_q0;
                elsif (ap_sig_bdd_3528) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_1_3_0_q0;
                elsif (ap_sig_bdd_3531) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_1_2_0_q0;
                elsif (ap_sig_bdd_3541) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_0_0_0_q0;
                elsif (ap_sig_bdd_3544) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_0_4_0_q0;
                elsif (ap_sig_bdd_3547) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_0_3_0_q0;
                elsif (ap_sig_bdd_3550) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_0_2_0_q0;
                elsif (ap_sig_bdd_3575) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_4_1_0_q0;
                elsif (ap_sig_bdd_3499) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_3_1_0_q0;
                elsif (ap_sig_bdd_3518) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_2_1_0_q0;
                elsif (ap_sig_bdd_3537) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_1_1_0_q0;
                elsif (ap_sig_bdd_3556) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= x_0_1_0_q0;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2 <= ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it1;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_3 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_4_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_2 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_4_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_1 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_4_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_0 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_4_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_3_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_3_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_3_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_3_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_2_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_2_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_2_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_2_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_1_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_1_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_1_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_1_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_0_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_0_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_0_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1035_reg_12819))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_0_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and not((ap_const_lv4_3 = tmp_1035_reg_12819)) and not((ap_const_lv4_2 = tmp_1035_reg_12819)) and not((ap_const_lv4_1 = tmp_1035_reg_12819)) and not((ap_const_lv4_0 = tmp_1035_reg_12819)))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_4_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1035_reg_12819)) and not((ap_const_lv4_2 = tmp_1035_reg_12819)) and not((ap_const_lv4_1 = tmp_1035_reg_12819)) and not((ap_const_lv4_0 = tmp_1035_reg_12819)))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_3_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1035_reg_12819)) and not((ap_const_lv4_2 = tmp_1035_reg_12819)) and not((ap_const_lv4_1 = tmp_1035_reg_12819)) and not((ap_const_lv4_0 = tmp_1035_reg_12819)))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_2_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1035_reg_12819)) and not((ap_const_lv4_2 = tmp_1035_reg_12819)) and not((ap_const_lv4_1 = tmp_1035_reg_12819)) and not((ap_const_lv4_0 = tmp_1035_reg_12819)))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_1_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1035_reg_12819)) and not((ap_const_lv4_2 = tmp_1035_reg_12819)) and not((ap_const_lv4_1 = tmp_1035_reg_12819)) and not((ap_const_lv4_0 = tmp_1035_reg_12819)))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= x_0_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2 <= ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_3 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_4_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_2 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_4_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_1 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_4_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_0 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_4_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_3_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_3_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_3_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_3_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_2_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_2_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_2_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_2_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_1_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_1_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_1_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_1_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_0_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_0_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_0_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1039_reg_12269))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_0_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and not((ap_const_lv4_3 = tmp_1039_reg_12269)) and not((ap_const_lv4_2 = tmp_1039_reg_12269)) and not((ap_const_lv4_1 = tmp_1039_reg_12269)) and not((ap_const_lv4_0 = tmp_1039_reg_12269)))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_4_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1039_reg_12269)) and not((ap_const_lv4_2 = tmp_1039_reg_12269)) and not((ap_const_lv4_1 = tmp_1039_reg_12269)) and not((ap_const_lv4_0 = tmp_1039_reg_12269)))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_3_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1039_reg_12269)) and not((ap_const_lv4_2 = tmp_1039_reg_12269)) and not((ap_const_lv4_1 = tmp_1039_reg_12269)) and not((ap_const_lv4_0 = tmp_1039_reg_12269)))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_2_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1039_reg_12269)) and not((ap_const_lv4_2 = tmp_1039_reg_12269)) and not((ap_const_lv4_1 = tmp_1039_reg_12269)) and not((ap_const_lv4_0 = tmp_1039_reg_12269)))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_1_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1039_reg_12269)) and not((ap_const_lv4_2 = tmp_1039_reg_12269)) and not((ap_const_lv4_1 = tmp_1039_reg_12269)) and not((ap_const_lv4_0 = tmp_1039_reg_12269)))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= x_0_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2 <= ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_3 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_4_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_2 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_4_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_1 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_4_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_0 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_4_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_3_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_3_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_3_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_3_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_2_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_2_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_2_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_2_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_1_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_1_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_1_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_1_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_0_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_0_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_0_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1043_reg_12273))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_0_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and not((ap_const_lv4_3 = tmp_1043_reg_12273)) and not((ap_const_lv4_2 = tmp_1043_reg_12273)) and not((ap_const_lv4_1 = tmp_1043_reg_12273)) and not((ap_const_lv4_0 = tmp_1043_reg_12273)))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_4_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1043_reg_12273)) and not((ap_const_lv4_2 = tmp_1043_reg_12273)) and not((ap_const_lv4_1 = tmp_1043_reg_12273)) and not((ap_const_lv4_0 = tmp_1043_reg_12273)))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_3_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1043_reg_12273)) and not((ap_const_lv4_2 = tmp_1043_reg_12273)) and not((ap_const_lv4_1 = tmp_1043_reg_12273)) and not((ap_const_lv4_0 = tmp_1043_reg_12273)))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_2_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1043_reg_12273)) and not((ap_const_lv4_2 = tmp_1043_reg_12273)) and not((ap_const_lv4_1 = tmp_1043_reg_12273)) and not((ap_const_lv4_0 = tmp_1043_reg_12273)))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_1_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1043_reg_12273)) and not((ap_const_lv4_2 = tmp_1043_reg_12273)) and not((ap_const_lv4_1 = tmp_1043_reg_12273)) and not((ap_const_lv4_0 = tmp_1043_reg_12273)))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= x_0_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2 <= ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_3 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_4_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_2 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_4_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_1 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_4_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and (ap_const_lv4_0 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_4_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_3_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_3_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_3_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_3_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_2_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_2_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_2_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_2_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_1_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_1_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_1_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_1_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_0_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_0_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_0_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1047_reg_12277))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_0_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)) and not((ap_const_lv4_3 = tmp_1047_reg_12277)) and not((ap_const_lv4_2 = tmp_1047_reg_12277)) and not((ap_const_lv4_1 = tmp_1047_reg_12277)) and not((ap_const_lv4_0 = tmp_1047_reg_12277)))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_4_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1047_reg_12277)) and not((ap_const_lv4_2 = tmp_1047_reg_12277)) and not((ap_const_lv4_1 = tmp_1047_reg_12277)) and not((ap_const_lv4_0 = tmp_1047_reg_12277)))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_3_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_2 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1047_reg_12277)) and not((ap_const_lv4_2 = tmp_1047_reg_12277)) and not((ap_const_lv4_1 = tmp_1047_reg_12277)) and not((ap_const_lv4_0 = tmp_1047_reg_12277)))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_2_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_1 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1047_reg_12277)) and not((ap_const_lv4_2 = tmp_1047_reg_12277)) and not((ap_const_lv4_1 = tmp_1047_reg_12277)) and not((ap_const_lv4_0 = tmp_1047_reg_12277)))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_1_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1) and (ap_const_lv4_0 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1047_reg_12277)) and not((ap_const_lv4_2 = tmp_1047_reg_12277)) and not((ap_const_lv4_1 = tmp_1047_reg_12277)) and not((ap_const_lv4_0 = tmp_1047_reg_12277)))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= x_0_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2 <= ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_3468) then
                if (ap_sig_bdd_3677) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_4_3_0_q1;
                elsif (ap_sig_bdd_3680) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_4_2_0_q1;
                elsif (ap_sig_bdd_3683) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_4_1_0_q1;
                elsif (ap_sig_bdd_3686) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_4_0_0_q1;
                elsif (ap_sig_bdd_3584) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_3_3_0_q1;
                elsif (ap_sig_bdd_3588) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_3_2_0_q1;
                elsif (ap_sig_bdd_3592) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_3_1_0_q1;
                elsif (ap_sig_bdd_3596) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_3_0_0_q1;
                elsif (ap_sig_bdd_3611) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_2_3_0_q1;
                elsif (ap_sig_bdd_3614) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_2_2_0_q1;
                elsif (ap_sig_bdd_3617) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_2_1_0_q1;
                elsif (ap_sig_bdd_3620) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_2_0_0_q1;
                elsif (ap_sig_bdd_3631) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_1_3_0_q1;
                elsif (ap_sig_bdd_3634) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_1_2_0_q1;
                elsif (ap_sig_bdd_3637) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_1_1_0_q1;
                elsif (ap_sig_bdd_3640) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_1_0_0_q1;
                elsif (ap_sig_bdd_3651) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_0_3_0_q1;
                elsif (ap_sig_bdd_3654) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_0_2_0_q1;
                elsif (ap_sig_bdd_3657) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_0_1_0_q1;
                elsif (ap_sig_bdd_3660) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_0_0_0_q1;
                elsif (ap_sig_bdd_3692) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_4_4_0_q1;
                elsif (ap_sig_bdd_3606) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_3_4_0_q1;
                elsif (ap_sig_bdd_3626) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_2_4_0_q1;
                elsif (ap_sig_bdd_3646) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_1_4_0_q1;
                elsif (ap_sig_bdd_3666) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= x_0_4_0_q1;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2 <= ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it1;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it1 assign process. --
    ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_5748) then
                if (ap_sig_bdd_5835) then 
                    ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it1 <= ap_const_lv32_0;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it1 <= ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it0;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_4_3_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_4_2_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_4_1_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_4_0_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_3_3_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_3_2_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_3_1_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_3_0_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_2_3_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_2_2_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_2_1_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_2_0_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_1_3_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_1_2_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_1_1_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_1_0_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_0_3_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_0_2_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_0_1_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_0_0_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_4_4_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_3_4_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_2_4_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_1_4_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= x_0_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2 <= ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_4_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_4_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_4_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_4_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_3_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_3_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_3_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_3_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_2_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_2_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_2_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_2_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_1_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_1_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_1_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_1_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_0_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_0_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_0_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_0_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_4_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_3_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_2_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_1_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= x_0_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2 <= ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_4_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_4_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_4_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_4_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_3_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_3_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_3_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_3_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_2_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_2_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_2_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_2_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_1_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_1_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_1_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_1_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_0_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_0_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_0_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_0_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_4_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_3_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_2_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_1_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= x_0_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2 <= ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (ap_const_lv4_3 = tmp_1051_reg_13867) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_4_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_2) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_4_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_4_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_4_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1051_reg_13867))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_3_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1051_reg_13867 = ap_const_lv4_2))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_3_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1051_reg_13867 = ap_const_lv4_1))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_3_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1051_reg_13867 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_3_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (ap_const_lv4_3 = tmp_1051_reg_13867) and (tmp_969_reg_12281 = ap_const_lv4_2))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_2_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1051_reg_13867 = ap_const_lv4_2))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_2_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1051_reg_13867 = ap_const_lv4_1))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_2_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1051_reg_13867 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_2_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (ap_const_lv4_3 = tmp_1051_reg_13867) and (tmp_969_reg_12281 = ap_const_lv4_1))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_1_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1051_reg_13867 = ap_const_lv4_2))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_1_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1051_reg_13867 = ap_const_lv4_1))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_1_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1051_reg_13867 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_1_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (ap_const_lv4_3 = tmp_1051_reg_13867) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_0_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_2) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_0_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_1) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_0_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_0_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_4_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_3_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_2_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_1_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= x_0_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2 <= ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_3 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_0_3_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_2 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_0_2_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_1 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_0_1_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_0 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_0_0_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_3 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_4_3_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_2 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_4_2_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_1 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_4_1_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_0 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_4_0_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_3 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_3_3_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_2 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_3_2_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_1 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_3_1_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_0 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_3_0_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_3 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_2_3_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_2 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_2_2_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_1 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_2_1_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_0 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_2_0_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_3 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_1_3_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_2 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_1_2_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_1 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_1_1_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_lv4_0 = tmp_1077_reg_14701))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_1_0_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and not((ap_const_lv4_3 = tmp_1077_reg_14701)) and not((ap_const_lv4_2 = tmp_1077_reg_14701)) and not((ap_const_lv4_1 = tmp_1077_reg_14701)) and not((ap_const_lv4_0 = tmp_1077_reg_14701)))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_0_4_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and not((ap_const_lv4_3 = tmp_1077_reg_14701)) and not((ap_const_lv4_2 = tmp_1077_reg_14701)) and not((ap_const_lv4_1 = tmp_1077_reg_14701)) and not((ap_const_lv4_0 = tmp_1077_reg_14701)))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_4_4_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and not((ap_const_lv4_3 = tmp_1077_reg_14701)) and not((ap_const_lv4_2 = tmp_1077_reg_14701)) and not((ap_const_lv4_1 = tmp_1077_reg_14701)) and not((ap_const_lv4_0 = tmp_1077_reg_14701)))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_3_4_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and not((ap_const_lv4_3 = tmp_1077_reg_14701)) and not((ap_const_lv4_2 = tmp_1077_reg_14701)) and not((ap_const_lv4_1 = tmp_1077_reg_14701)) and not((ap_const_lv4_0 = tmp_1077_reg_14701)))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_2_4_0_q1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and not((ap_const_lv4_3 = tmp_1077_reg_14701)) and not((ap_const_lv4_2 = tmp_1077_reg_14701)) and not((ap_const_lv4_1 = tmp_1077_reg_14701)) and not((ap_const_lv4_0 = tmp_1077_reg_14701)))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= x_1_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2 <= ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_0_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_0_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_0_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_0_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_4_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_4_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_4_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_4_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_3_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_3_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_3_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_3_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_2_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_2_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_2_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_2_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_1_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_1_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_1_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_1_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_0_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_4_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_3_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_2_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= x_1_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2 <= ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_0_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_0_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_0_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_0_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_4_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_4_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_4_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_4_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_3_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_3_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_3_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_3_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_2_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_2_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_2_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_2_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_1_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_1_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_1_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_1_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_0_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_4_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_3_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_2_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= x_1_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2 <= ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it1 assign process. --
    ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_5748) then
                if (ap_sig_bdd_5910) then 
                    ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it1 <= ap_const_lv32_0;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it1 <= ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it0;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_0_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_0_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_0_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_0_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_4_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_4_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_4_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_4_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_3_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_3_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_3_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_3_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_2_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_2_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_2_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_2_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_1_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_1_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_1_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_1_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_0_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_4_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_3_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_2_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= x_1_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2 <= ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_lv4_3 = tmp_1073_reg_14572) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_0_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_lv4_2 = tmp_1073_reg_14572) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_0_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_1073_reg_14572 = ap_const_lv4_1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_0_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_1073_reg_14572 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_0_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_lv4_3 = tmp_1073_reg_14572))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_4_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_lv4_2 = tmp_1073_reg_14572))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_4_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_1073_reg_14572 = ap_const_lv4_1))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_4_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_1073_reg_14572 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_4_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_lv4_3 = tmp_1073_reg_14572))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_3_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_lv4_2 = tmp_1073_reg_14572))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_3_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_1073_reg_14572 = ap_const_lv4_1))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_3_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_1073_reg_14572 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_3_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_lv4_3 = tmp_1073_reg_14572) and (tmp_969_reg_12281 = ap_const_lv4_1))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_2_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1073_reg_14572))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_2_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1073_reg_14572 = ap_const_lv4_1))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_2_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1073_reg_14572 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_2_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_lv4_3 = tmp_1073_reg_14572) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_1_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_lv4_2 = tmp_1073_reg_14572) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_1_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_1073_reg_14572 = ap_const_lv4_1) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_1_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_1073_reg_14572 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_1_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and not((ap_const_lv4_3 = tmp_1073_reg_14572)) and not((ap_const_lv4_2 = tmp_1073_reg_14572)) and not((tmp_1073_reg_14572 = ap_const_lv4_1)) and not((tmp_1073_reg_14572 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_0_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and not((ap_const_lv4_3 = tmp_1073_reg_14572)) and not((ap_const_lv4_2 = tmp_1073_reg_14572)) and not((tmp_1073_reg_14572 = ap_const_lv4_1)) and not((tmp_1073_reg_14572 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_4_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and not((ap_const_lv4_3 = tmp_1073_reg_14572)) and not((ap_const_lv4_2 = tmp_1073_reg_14572)) and not((tmp_1073_reg_14572 = ap_const_lv4_1)) and not((tmp_1073_reg_14572 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_3_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1073_reg_14572)) and not((ap_const_lv4_2 = tmp_1073_reg_14572)) and not((tmp_1073_reg_14572 = ap_const_lv4_1)) and not((tmp_1073_reg_14572 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_2_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and not((ap_const_lv4_3 = tmp_1073_reg_14572)) and not((ap_const_lv4_2 = tmp_1073_reg_14572)) and not((tmp_1073_reg_14572 = ap_const_lv4_1)) and not((tmp_1073_reg_14572 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= x_1_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2 <= ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it1 assign process. --
    ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_5748) then
                if (ap_sig_bdd_5926) then 
                    ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it1 <= ap_const_lv32_0;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it1 <= ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it0;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_3 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_1_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_2 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_1_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_1 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_1_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_0 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_1_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_3 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_0_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_2 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_0_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_1 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_0_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_0 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_0_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_3 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_4_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_2 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_4_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_1 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_4_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_0 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_4_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_3 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_3_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_2 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_3_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_1 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_3_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_0 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_3_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_3 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_2_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_2 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_2_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_1 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_2_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and (ap_const_lv4_0 = tmp_1091_reg_15989))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_2_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and not((ap_const_lv4_3 = tmp_1091_reg_15989)) and not((ap_const_lv4_2 = tmp_1091_reg_15989)) and not((ap_const_lv4_1 = tmp_1091_reg_15989)) and not((ap_const_lv4_0 = tmp_1091_reg_15989)))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_1_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and not((ap_const_lv4_3 = tmp_1091_reg_15989)) and not((ap_const_lv4_2 = tmp_1091_reg_15989)) and not((ap_const_lv4_1 = tmp_1091_reg_15989)) and not((ap_const_lv4_0 = tmp_1091_reg_15989)))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_0_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and not((ap_const_lv4_3 = tmp_1091_reg_15989)) and not((ap_const_lv4_2 = tmp_1091_reg_15989)) and not((ap_const_lv4_1 = tmp_1091_reg_15989)) and not((ap_const_lv4_0 = tmp_1091_reg_15989)))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_4_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and not((ap_const_lv4_3 = tmp_1091_reg_15989)) and not((ap_const_lv4_2 = tmp_1091_reg_15989)) and not((ap_const_lv4_1 = tmp_1091_reg_15989)) and not((ap_const_lv4_0 = tmp_1091_reg_15989)))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_3_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1) and not((ap_const_lv4_3 = tmp_1091_reg_15989)) and not((ap_const_lv4_2 = tmp_1091_reg_15989)) and not((ap_const_lv4_1 = tmp_1091_reg_15989)) and not((ap_const_lv4_0 = tmp_1091_reg_15989)))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= x_2_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2 <= ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1)))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_1_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_1_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_1_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_1_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_0_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_0_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_0_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_0_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_4_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_4_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_4_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_4_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_3_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_3_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_3_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_3_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_2_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_2_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_2_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_2_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_1_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_0_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_4_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_3_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= x_2_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2 <= ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_1_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_1_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_1_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_1_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_0_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_0_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_0_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_0_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_4_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_4_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_4_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_4_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_3_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_3_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_3_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_3_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_2_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_2_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_2_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_2_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_1_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_0_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_4_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_3_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= x_2_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2 <= ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it1 assign process. --
    ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_5748) then
                if (ap_sig_bdd_5867) then 
                    ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it1 <= ap_const_lv32_0;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it1 <= ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it0;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_1_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_1_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_1_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_1_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_0_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_0_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_0_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_0_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_4_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_4_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_4_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_4_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_3_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_3_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_3_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_3_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_2_0_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_2_4_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_2_3_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_2_2_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_1_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_0_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_4_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_3_1_0_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= x_2_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2 <= ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 assign process. --
    ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_1_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_1_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_1_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_1_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_0_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_0_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_0_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_0_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_4_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_4_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_4_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_4_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_3_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_3_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_3_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_3_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_2_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_2_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_2_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_reg_15860))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_2_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_reg_15860)) and not((ap_const_lv4_2 = tmp_1087_reg_15860)) and not((ap_const_lv4_1 = tmp_1087_reg_15860)) and not((ap_const_lv4_0 = tmp_1087_reg_15860)))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_1_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_reg_15860)) and not((ap_const_lv4_2 = tmp_1087_reg_15860)) and not((ap_const_lv4_1 = tmp_1087_reg_15860)) and not((ap_const_lv4_0 = tmp_1087_reg_15860)))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_0_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_reg_15860)) and not((ap_const_lv4_2 = tmp_1087_reg_15860)) and not((ap_const_lv4_1 = tmp_1087_reg_15860)) and not((ap_const_lv4_0 = tmp_1087_reg_15860)))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_4_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_reg_15860)) and not((ap_const_lv4_2 = tmp_1087_reg_15860)) and not((ap_const_lv4_1 = tmp_1087_reg_15860)) and not((ap_const_lv4_0 = tmp_1087_reg_15860)))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_3_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_reg_15860)) and not((ap_const_lv4_2 = tmp_1087_reg_15860)) and not((ap_const_lv4_1 = tmp_1087_reg_15860)) and not((ap_const_lv4_0 = tmp_1087_reg_15860)))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= x_2_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2 <= ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val2_reg_5786pp0_it1 assign process. --
    ap_reg_phiprechg_in_val2_reg_5786pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_3 = tmp_1007_reg_11491) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_4_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_2 = tmp_1007_reg_11491) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_4_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_1 = tmp_1007_reg_11491) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_4_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_0 = tmp_1007_reg_11491) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_4_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1007_reg_11491))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_3_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1007_reg_11491))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_3_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1007_reg_11491))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_3_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1007_reg_11491))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_3_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_3 = tmp_1007_reg_11491) and (ap_const_lv4_2 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_2_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_2 = tmp_1007_reg_11491) and (ap_const_lv4_2 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_2_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_1 = tmp_1007_reg_11491) and (ap_const_lv4_2 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_2_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_0 = tmp_1007_reg_11491) and (ap_const_lv4_2 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_2_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_3 = tmp_1007_reg_11491) and (ap_const_lv4_1 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_1_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_2 = tmp_1007_reg_11491) and (ap_const_lv4_1 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_1_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_1 = tmp_1007_reg_11491) and (ap_const_lv4_1 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_1_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_0 = tmp_1007_reg_11491) and (ap_const_lv4_1 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_1_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_3 = tmp_1007_reg_11491) and (ap_const_lv4_0 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_0_3_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_2 = tmp_1007_reg_11491) and (ap_const_lv4_0 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_0_2_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_1 = tmp_1007_reg_11491) and (ap_const_lv4_0 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_0_1_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_0 = tmp_1007_reg_11491) and (ap_const_lv4_0 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_0_0_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and not((ap_const_lv4_3 = tmp_1007_reg_11491)) and not((ap_const_lv4_2 = tmp_1007_reg_11491)) and not((ap_const_lv4_1 = tmp_1007_reg_11491)) and not((ap_const_lv4_0 = tmp_1007_reg_11491)) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_4_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1007_reg_11491)) and not((ap_const_lv4_2 = tmp_1007_reg_11491)) and not((ap_const_lv4_1 = tmp_1007_reg_11491)) and not((ap_const_lv4_0 = tmp_1007_reg_11491)))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_3_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and not((ap_const_lv4_3 = tmp_1007_reg_11491)) and not((ap_const_lv4_2 = tmp_1007_reg_11491)) and not((ap_const_lv4_1 = tmp_1007_reg_11491)) and not((ap_const_lv4_0 = tmp_1007_reg_11491)) and (ap_const_lv4_2 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_2_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and not((ap_const_lv4_3 = tmp_1007_reg_11491)) and not((ap_const_lv4_2 = tmp_1007_reg_11491)) and not((ap_const_lv4_1 = tmp_1007_reg_11491)) and not((ap_const_lv4_0 = tmp_1007_reg_11491)) and (ap_const_lv4_1 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_1_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1) and not((ap_const_lv4_3 = tmp_1007_reg_11491)) and not((ap_const_lv4_2 = tmp_1007_reg_11491)) and not((ap_const_lv4_1 = tmp_1007_reg_11491)) and not((ap_const_lv4_0 = tmp_1007_reg_11491)) and (ap_const_lv4_0 = tmp_999_reg_11473))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= x_0_4_0_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val2_reg_5786pp0_it1 <= ap_reg_phiprechg_in_val2_reg_5786pp0_it0;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 assign process. --
    ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_4_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_4_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_4_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_4_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_3_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_3_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_3_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_3_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_2_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_2_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_2_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_2_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_1_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_1_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_1_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_1_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_0_3_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_0_2_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_0_1_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_0_0_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_4_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_3_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_2_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_1_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= x_0_4_0_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
                ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2 <= ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it1;
            end if; 
        end if;
    end process;

    -- filter_idx_reg_5742 assign process. --
    filter_idx_reg_5742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0))) then 
                filter_idx_reg_5742 <= filter_idx_mid2_reg_11048;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_5726))) then 
                filter_idx_reg_5742 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    -- indvar_flatten2_reg_5731 assign process. --
    indvar_flatten2_reg_5731_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0))) then 
                indvar_flatten2_reg_5731 <= indvar_flatten_next2_reg_11043;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_5726))) then 
                indvar_flatten2_reg_5731 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    -- indvar_flatten_reg_5753 assign process. --
    indvar_flatten_reg_5753_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0))) then 
                indvar_flatten_reg_5753 <= indvar_flatten_next_reg_11192;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_5726))) then 
                indvar_flatten_reg_5753 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    -- out_c_idx_reg_5775 assign process. --
    out_c_idx_reg_5775_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0))) then 
                out_c_idx_reg_5775 <= in_c_idx_reg_11170;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_5726))) then 
                out_c_idx_reg_5775 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    -- out_r_idx_reg_5764 assign process. --
    out_r_idx_reg_5764_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0))) then 
                out_r_idx_reg_5764 <= out_r_idx_mid2_reg_11093;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_5726))) then 
                out_r_idx_reg_5764 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) then
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1 <= exitcond_flatten2_reg_11039;
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it10 <= ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it9;
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it11 <= ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it10;
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it12 <= ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it11;
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it13 <= ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it12;
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it14 <= ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it13;
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it15 <= ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it14;
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 <= ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1;
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it3 <= ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2;
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it4 <= ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it3;
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it5 <= ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it4;
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it6 <= ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it5;
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it7 <= ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it6;
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it8 <= ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it7;
                ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it9 <= ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it8;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it1 <= filter_idx_mid2_reg_11048;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it10 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it9;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it11 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it10;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it12 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it11;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it13 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it12;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it14 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it13;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it15 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it14;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it16 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it15;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it1;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it3 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it2;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it4 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it3;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it5 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it4;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it6 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it5;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it7 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it6;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it8 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it7;
                ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it9 <= ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it8;
                ap_reg_ppstg_out_c_idx_mid2_reg_11080_pp0_it1 <= out_c_idx_mid2_reg_11080;
                ap_reg_ppstg_out_c_idx_mid2_reg_11080_pp0_it2 <= ap_reg_ppstg_out_c_idx_mid2_reg_11080_pp0_it1;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it1 <= out_r_idx_mid2_reg_11093;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it10 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it9;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it11 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it10;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it12 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it11;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it13 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it12;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it14 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it13;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it15 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it14;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it16 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it15;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it2 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it1;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it3 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it2;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it4 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it3;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it5 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it4;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it6 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it5;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it7 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it6;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it8 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it7;
                ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it9 <= ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it8;
                ap_reg_ppstg_tmp_1005_reg_11140_pp0_it1 <= tmp_1005_reg_11140;
                ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2 <= ap_reg_ppstg_tmp_1005_reg_11140_pp0_it1;
                ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1 <= tmp_1006_reg_11146;
                ap_reg_ppstg_tmp_1011_reg_11160_pp0_it1 <= tmp_1011_reg_11160;
                ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2 <= ap_reg_ppstg_tmp_1011_reg_11160_pp0_it1;
                ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1 <= tmp_1012_reg_11166;
                ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1 <= tmp_1034_reg_11188;
                ap_reg_ppstg_tmp_1088_reg_11439_pp0_it2 <= tmp_1088_reg_11439;
                ap_reg_ppstg_tmp_1092_reg_11445_pp0_it2 <= tmp_1092_reg_11445;
                ap_reg_ppstg_tmp_1095_reg_11451_pp0_it2 <= tmp_1095_reg_11451;
                ap_reg_ppstg_tmp_1098_reg_11456_pp0_it2 <= tmp_1098_reg_11456;
                ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it1 <= tmp_57_0_0_3_reg_11180;
                ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2 <= ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it1;
                ap_reg_ppstg_tmp_60_0_0_2_reg_13347_pp0_it3 <= tmp_60_0_0_2_reg_13347;
                ap_reg_ppstg_tmp_60_0_0_3_reg_13352_pp0_it3 <= tmp_60_0_0_3_reg_13352;
                ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it10 <= ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it9;
                ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it11 <= ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it10;
                ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it12 <= ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it11;
                ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it13 <= ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it12;
                ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it4 <= tmp_60_0_4_1_reg_16377;
                ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it5 <= ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it4;
                ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it6 <= ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it5;
                ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it7 <= ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it6;
                ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it8 <= ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it7;
                ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it9 <= ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it8;
                ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it10 <= ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it9;
                ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it11 <= ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it10;
                ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it12 <= ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it11;
                ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it13 <= ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it12;
                ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it4 <= tmp_60_0_4_reg_16372;
                ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it5 <= ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it4;
                ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it6 <= ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it5;
                ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it7 <= ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it6;
                ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it8 <= ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it7;
                ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it9 <= ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it8;
                ap_reg_ppstg_tmp_968_reg_11123_pp0_it1 <= tmp_968_reg_11123;
                ap_reg_ppstg_tmp_reg_11110_pp0_it1 <= tmp_reg_11110;
                exitcond_flatten2_reg_11039 <= exitcond_flatten2_fu_8026_p2;
                tmp_744_reg_16382 <= tmp_744_fu_10871_p8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) then
                ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1 <= or_cond4_0_3_1_reg_11327;
                ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1 <= or_cond5_0_1_4_reg_11318;
                ap_reg_ppstg_tmp_1036_reg_11302_pp0_it1 <= tmp_1036_reg_11302;
                ap_reg_ppstg_tmp_1040_reg_11308_pp0_it1 <= tmp_1040_reg_11308;
                ap_reg_ppstg_tmp_1044_reg_11313_pp0_it1 <= tmp_1044_reg_11313;
                ap_reg_ppstg_tmp_1048_reg_11322_pp0_it1 <= tmp_1048_reg_11322;
                ap_reg_ppstg_tmp_1102_reg_16278_pp0_it10 <= ap_reg_ppstg_tmp_1102_reg_16278_pp0_it9;
                ap_reg_ppstg_tmp_1102_reg_16278_pp0_it11 <= ap_reg_ppstg_tmp_1102_reg_16278_pp0_it10;
                ap_reg_ppstg_tmp_1102_reg_16278_pp0_it12 <= ap_reg_ppstg_tmp_1102_reg_16278_pp0_it11;
                ap_reg_ppstg_tmp_1102_reg_16278_pp0_it13 <= ap_reg_ppstg_tmp_1102_reg_16278_pp0_it12;
                ap_reg_ppstg_tmp_1102_reg_16278_pp0_it14 <= ap_reg_ppstg_tmp_1102_reg_16278_pp0_it13;
                ap_reg_ppstg_tmp_1102_reg_16278_pp0_it15 <= ap_reg_ppstg_tmp_1102_reg_16278_pp0_it14;
                ap_reg_ppstg_tmp_1102_reg_16278_pp0_it16 <= ap_reg_ppstg_tmp_1102_reg_16278_pp0_it15;
                ap_reg_ppstg_tmp_1102_reg_16278_pp0_it3 <= tmp_1102_reg_16278;
                ap_reg_ppstg_tmp_1102_reg_16278_pp0_it4 <= ap_reg_ppstg_tmp_1102_reg_16278_pp0_it3;
                ap_reg_ppstg_tmp_1102_reg_16278_pp0_it5 <= ap_reg_ppstg_tmp_1102_reg_16278_pp0_it4;
                ap_reg_ppstg_tmp_1102_reg_16278_pp0_it6 <= ap_reg_ppstg_tmp_1102_reg_16278_pp0_it5;
                ap_reg_ppstg_tmp_1102_reg_16278_pp0_it7 <= ap_reg_ppstg_tmp_1102_reg_16278_pp0_it6;
                ap_reg_ppstg_tmp_1102_reg_16278_pp0_it8 <= ap_reg_ppstg_tmp_1102_reg_16278_pp0_it7;
                ap_reg_ppstg_tmp_1102_reg_16278_pp0_it9 <= ap_reg_ppstg_tmp_1102_reg_16278_pp0_it8;
                ap_reg_ppstg_tmp_1103_reg_16282_pp0_it10 <= ap_reg_ppstg_tmp_1103_reg_16282_pp0_it9;
                ap_reg_ppstg_tmp_1103_reg_16282_pp0_it11 <= ap_reg_ppstg_tmp_1103_reg_16282_pp0_it10;
                ap_reg_ppstg_tmp_1103_reg_16282_pp0_it12 <= ap_reg_ppstg_tmp_1103_reg_16282_pp0_it11;
                ap_reg_ppstg_tmp_1103_reg_16282_pp0_it13 <= ap_reg_ppstg_tmp_1103_reg_16282_pp0_it12;
                ap_reg_ppstg_tmp_1103_reg_16282_pp0_it14 <= ap_reg_ppstg_tmp_1103_reg_16282_pp0_it13;
                ap_reg_ppstg_tmp_1103_reg_16282_pp0_it15 <= ap_reg_ppstg_tmp_1103_reg_16282_pp0_it14;
                ap_reg_ppstg_tmp_1103_reg_16282_pp0_it3 <= tmp_1103_reg_16282;
                ap_reg_ppstg_tmp_1103_reg_16282_pp0_it4 <= ap_reg_ppstg_tmp_1103_reg_16282_pp0_it3;
                ap_reg_ppstg_tmp_1103_reg_16282_pp0_it5 <= ap_reg_ppstg_tmp_1103_reg_16282_pp0_it4;
                ap_reg_ppstg_tmp_1103_reg_16282_pp0_it6 <= ap_reg_ppstg_tmp_1103_reg_16282_pp0_it5;
                ap_reg_ppstg_tmp_1103_reg_16282_pp0_it7 <= ap_reg_ppstg_tmp_1103_reg_16282_pp0_it6;
                ap_reg_ppstg_tmp_1103_reg_16282_pp0_it8 <= ap_reg_ppstg_tmp_1103_reg_16282_pp0_it7;
                ap_reg_ppstg_tmp_1103_reg_16282_pp0_it9 <= ap_reg_ppstg_tmp_1103_reg_16282_pp0_it8;
                ap_reg_ppstg_tmp_60_0_1_3_reg_16123_pp0_it3 <= tmp_60_0_1_3_reg_16123;
                ap_reg_ppstg_tmp_60_0_1_3_reg_16123_pp0_it4 <= ap_reg_ppstg_tmp_60_0_1_3_reg_16123_pp0_it3;
                ap_reg_ppstg_tmp_60_0_1_3_reg_16123_pp0_it5 <= ap_reg_ppstg_tmp_60_0_1_3_reg_16123_pp0_it4;
                ap_reg_ppstg_tmp_60_0_1_3_reg_16123_pp0_it6 <= ap_reg_ppstg_tmp_60_0_1_3_reg_16123_pp0_it5;
                ap_reg_ppstg_tmp_60_0_1_4_reg_16128_pp0_it3 <= tmp_60_0_1_4_reg_16128;
                ap_reg_ppstg_tmp_60_0_1_4_reg_16128_pp0_it4 <= ap_reg_ppstg_tmp_60_0_1_4_reg_16128_pp0_it3;
                ap_reg_ppstg_tmp_60_0_1_4_reg_16128_pp0_it5 <= ap_reg_ppstg_tmp_60_0_1_4_reg_16128_pp0_it4;
                ap_reg_ppstg_tmp_60_0_1_4_reg_16128_pp0_it6 <= ap_reg_ppstg_tmp_60_0_1_4_reg_16128_pp0_it5;
                tmp_1102_reg_16278 <= tmp_1102_fu_10757_p1;
                tmp_1103_reg_16282 <= ap_reg_ppstg_out_c_idx_mid2_reg_11080_pp0_it2(4 downto 2);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)) then
                ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1 <= or_cond4_0_3_reg_11298;
                ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1 <= or_cond5_0_1_3_reg_11294;
                ap_reg_ppstg_tmp_1022_reg_11274_pp0_it1 <= tmp_1022_reg_11274;
                ap_reg_ppstg_tmp_1026_reg_11279_pp0_it1 <= tmp_1026_reg_11279;
                ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1 <= tmp_1029_reg_11284;
                ap_reg_ppstg_tmp_1031_reg_11288_pp0_it1 <= tmp_1031_reg_11288;
                ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1 <= tmp_53_0_3_reg_11255;
                ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it2 <= ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1;
                ap_reg_ppstg_tmp_60_0_1_1_reg_15080_pp0_it3 <= tmp_60_0_1_1_reg_15080;
                ap_reg_ppstg_tmp_60_0_1_1_reg_15080_pp0_it4 <= ap_reg_ppstg_tmp_60_0_1_1_reg_15080_pp0_it3;
                ap_reg_ppstg_tmp_60_0_1_1_reg_15080_pp0_it5 <= ap_reg_ppstg_tmp_60_0_1_1_reg_15080_pp0_it4;
                ap_reg_ppstg_tmp_60_0_1_2_reg_15085_pp0_it3 <= tmp_60_0_1_2_reg_15085;
                ap_reg_ppstg_tmp_60_0_1_2_reg_15085_pp0_it4 <= ap_reg_ppstg_tmp_60_0_1_2_reg_15085_pp0_it3;
                ap_reg_ppstg_tmp_60_0_1_2_reg_15085_pp0_it5 <= ap_reg_ppstg_tmp_60_0_1_2_reg_15085_pp0_it4;
                ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it10 <= ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it9;
                ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it11 <= ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it10;
                ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it12 <= ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it11;
                ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it13 <= ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it12;
                ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it14 <= ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it13;
                ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it15 <= ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it14;
                ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it4 <= tmp_60_0_4_4_reg_16397;
                ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it5 <= ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it4;
                ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it6 <= ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it5;
                ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it7 <= ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it6;
                ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it8 <= ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it7;
                ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it9 <= ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it8;
                ap_reg_ppstg_tmp_994_reg_11262_pp0_it1 <= tmp_994_reg_11262;
                ap_reg_ppstg_tmp_995_reg_11268_pp0_it1 <= tmp_995_reg_11268;
                tmp_1108_reg_16517 <= tmp_1108_fu_10972_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) then
                ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1 <= or_cond4_0_4_1_reg_11431;
                ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1 <= or_cond5_0_3_4_reg_11422;
                ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1 <= or_cond5_0_4_4_reg_11435;
                ap_reg_ppstg_tmp_1078_reg_11411_pp0_it1 <= tmp_1078_reg_11411;
                ap_reg_ppstg_tmp_1081_reg_11417_pp0_it1 <= tmp_1081_reg_11417;
                ap_reg_ppstg_tmp_1084_reg_11426_pp0_it1 <= tmp_1084_reg_11426;
                ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it10 <= ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it9;
                ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it11 <= ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it10;
                ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it3 <= tmp_60_0_3_3_reg_16347;
                ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it4 <= ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it3;
                ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it5 <= ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it4;
                ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it6 <= ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it5;
                ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it7 <= ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it6;
                ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it8 <= ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it7;
                ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it9 <= ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it8;
                ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it10 <= ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it9;
                ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it11 <= ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it10;
                ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it3 <= tmp_60_0_3_4_reg_16352;
                ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it4 <= ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it3;
                ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it5 <= ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it4;
                ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it6 <= ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it5;
                ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it7 <= ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it6;
                ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it8 <= ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it7;
                ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it9 <= ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it8;
                ap_reg_ppstg_tmp_979_reg_11403_pp0_it1 <= tmp_979_reg_11403;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) then
                ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1 <= or_cond4_0_4_reg_11395;
                ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1 <= or_cond5_0_3_3_reg_11391;
                ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1 <= or_cond5_0_4_3_reg_11399;
                ap_reg_ppstg_tmp_1067_reg_11375_pp0_it1 <= tmp_1067_reg_11375;
                ap_reg_ppstg_tmp_1070_reg_11380_pp0_it1 <= tmp_1070_reg_11380;
                ap_reg_ppstg_tmp_1074_reg_11385_pp0_it1 <= tmp_1074_reg_11385;
                ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1 <= tmp_53_0_4_reg_11361;
                ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it3 <= tmp_60_0_2_2_reg_16317;
                ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it4 <= ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it3;
                ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it5 <= ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it4;
                ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it6 <= ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it5;
                ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it7 <= ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it6;
                ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it8 <= ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it7;
                ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it3 <= tmp_60_0_2_3_reg_16322;
                ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it4 <= ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it3;
                ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it5 <= ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it4;
                ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it6 <= ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it5;
                ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it7 <= ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it6;
                ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it8 <= ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it7;
                ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it3 <= tmp_60_0_2_4_reg_16327;
                ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it4 <= ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it3;
                ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it5 <= ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it4;
                ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it6 <= ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it5;
                ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it7 <= ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it6;
                ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it8 <= ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it7;
                ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it9 <= ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it8;
                ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it10 <= ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it9;
                ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it3 <= tmp_60_0_3_2_reg_16332;
                ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it4 <= ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it3;
                ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it5 <= ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it4;
                ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it6 <= ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it5;
                ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it7 <= ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it6;
                ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it8 <= ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it7;
                ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it9 <= ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it8;
                ap_reg_ppstg_tmp_986_reg_11367_pp0_it1 <= tmp_986_reg_11367;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) then
                ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1 <= or_cond5_0_0_3_reg_11226;
                ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1 <= or_cond5_0_0_4_reg_11246;
                ap_reg_ppstg_tmp_1000_reg_11197_pp0_it1 <= tmp_1000_reg_11197;
                ap_reg_ppstg_tmp_1001_reg_11203_pp0_it1 <= tmp_1001_reg_11203;
                ap_reg_ppstg_tmp_1008_reg_11209_pp0_it1 <= tmp_1008_reg_11209;
                ap_reg_ppstg_tmp_1014_reg_11215_pp0_it1 <= tmp_1014_reg_11215;
                ap_reg_ppstg_tmp_1018_reg_11221_pp0_it1 <= tmp_1018_reg_11221;
                ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it1 <= tmp_57_0_0_4_reg_11239;
                ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2 <= ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it1;
                ap_reg_ppstg_tmp_60_0_0_4_reg_13915_pp0_it3 <= tmp_60_0_0_4_reg_13915;
                ap_reg_ppstg_tmp_60_0_0_4_reg_13915_pp0_it4 <= ap_reg_ppstg_tmp_60_0_0_4_reg_13915_pp0_it3;
                ap_reg_ppstg_tmp_60_0_1_reg_13920_pp0_it3 <= tmp_60_0_1_reg_13920;
                ap_reg_ppstg_tmp_60_0_1_reg_13920_pp0_it4 <= ap_reg_ppstg_tmp_60_0_1_reg_13920_pp0_it3;
                ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it10 <= ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it9;
                ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it11 <= ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it10;
                ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it12 <= ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it11;
                ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it13 <= ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it12;
                ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it14 <= ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it13;
                ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it4 <= tmp_60_0_4_2_reg_16387;
                ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it5 <= ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it4;
                ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it6 <= ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it5;
                ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it7 <= ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it6;
                ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it8 <= ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it7;
                ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it9 <= ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it8;
                ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it10 <= ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it9;
                ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it11 <= ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it10;
                ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it12 <= ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it11;
                ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it13 <= ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it12;
                ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it14 <= ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it13;
                ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it4 <= tmp_60_0_4_3_reg_16392;
                ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it5 <= ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it4;
                ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it6 <= ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it5;
                ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it7 <= ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it6;
                ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it8 <= ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it7;
                ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it9 <= ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) then
                ap_reg_ppstg_tmp_1052_reg_11339_pp0_it1 <= tmp_1052_reg_11339;
                ap_reg_ppstg_tmp_1056_reg_11345_pp0_it1 <= tmp_1056_reg_11345;
                ap_reg_ppstg_tmp_1060_reg_11351_pp0_it1 <= tmp_1060_reg_11351;
                ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it3 <= tmp_60_0_2_1_reg_16292;
                ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it4 <= ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it3;
                ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it5 <= ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it4;
                ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it6 <= ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it5;
                ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it7 <= ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it6;
                ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it3 <= tmp_60_0_2_reg_16287;
                ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it4 <= ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it3;
                ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it5 <= ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it4;
                ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it6 <= ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it5;
                ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it7 <= ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it6;
                ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it10 <= ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it9;
                ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it3 <= tmp_60_0_3_1_reg_16302;
                ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it4 <= ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it3;
                ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it5 <= ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it4;
                ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it6 <= ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it5;
                ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it7 <= ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it6;
                ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it8 <= ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it7;
                ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it9 <= ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it8;
                ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it3 <= tmp_60_0_3_reg_16297;
                ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it4 <= ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it3;
                ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it5 <= ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it4;
                ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it6 <= ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it5;
                ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it7 <= ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it6;
                ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it8 <= ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it7;
                ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it9 <= ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it8;
                ap_reg_ppstg_tmp_970_reg_11331_pp0_it1 <= tmp_970_reg_11331;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = exitcond_flatten2_fu_8026_p2))) then
                filter_idx_mid2_reg_11048 <= filter_idx_mid2_fu_8076_p3;
                in_c_idx_reg_11170 <= in_c_idx_fu_8212_p2;
                indvar_flatten_next_reg_11192 <= indvar_flatten_next_fu_8244_p3;
                out_r_idx_mid2_reg_11093 <= out_r_idx_mid2_fu_8104_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0))) then
                in_r_idx_reg_11250 <= in_r_idx_fu_8358_p2;
                or_cond4_0_3_reg_11298 <= or_cond4_0_3_fu_8476_p2;
                or_cond5_0_1_3_reg_11294 <= or_cond5_0_1_3_fu_8472_p2;
                tmp_1029_reg_11284 <= tmp_11_fu_8441_p2(6 downto 6);
                tmp_53_0_3_reg_11255 <= tmp_53_0_3_fu_8363_p2;
                tmp_994_reg_11262 <= mul7_fu_8377_p2(15 downto 10);
                tmp_995_reg_11268 <= mul7_fu_8377_p2(13 downto 10);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then
                in_val2_0_3_3_reg_6982 <= ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it2;
                in_val2_0_3_4_reg_7042 <= ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it2;
                in_val2_0_4_1_reg_7162 <= ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it2;
                in_val2_0_4_reg_7102 <= ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then
                in_val2_0_4_2_reg_7222 <= ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then
                in_val2_0_4_3_reg_6626 <= ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it2;
                in_val2_0_4_4_reg_6686 <= ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then
                indvar_flatten_next2_reg_11043 <= indvar_flatten_next2_fu_8032_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then
                    newIndex35_cast1_reg_14435(4 downto 0) <= newIndex35_cast1_fu_9958_p1(4 downto 0);
                    newIndex35_cast_reg_14441(4 downto 0) <= newIndex35_cast_fu_9962_p1(4 downto 0);
                tmp_728_reg_14050 <= tmp_728_fu_9827_p8;
                tmp_729_reg_14180 <= tmp_729_fu_9844_p8;
                    tmp_974_reg_13875(6 downto 1) <= tmp_974_fu_9712_p2(6 downto 1);
                tmp_976_reg_13882 <= tmp_976_fu_9725_p2;
                    tmp_983_reg_13889(6 downto 1) <= tmp_983_fu_9760_p2(6 downto 1);
                tmp_985_reg_13895 <= tmp_985_fu_9773_p2;
                    tmp_990_reg_13901(6 downto 1) <= tmp_990_fu_9808_p2(6 downto 1);
                tmp_992_reg_13908 <= tmp_992_fu_9821_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0))) then
                or_cond4_0_3_1_reg_11327 <= or_cond4_0_3_1_fu_8561_p2;
                or_cond5_0_1_4_reg_11318 <= or_cond5_0_1_4_fu_8538_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then
                or_cond4_0_4_1_reg_11431 <= or_cond4_0_4_1_fu_8827_p2;
                or_cond5_0_3_4_reg_11422 <= or_cond5_0_3_4_fu_8804_p2;
                or_cond5_0_4_4_reg_11435 <= or_cond5_0_4_4_fu_8831_p2;
                tmp_979_reg_11403 <= mul6_fu_8750_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0))) then
                or_cond4_0_4_reg_11395 <= or_cond4_0_4_fu_8737_p2;
                or_cond5_0_3_3_reg_11391 <= or_cond5_0_3_3_fu_8733_p2;
                or_cond5_0_4_3_reg_11399 <= or_cond5_0_4_3_fu_8742_p2;
                slide_in_r_idx_0_4_reg_11356 <= slide_in_r_idx_0_4_fu_8646_p2;
                tmp_53_0_4_reg_11361 <= tmp_53_0_4_fu_8651_p2;
                tmp_986_reg_11367 <= mul8_fu_8660_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0))) then
                or_cond5_0_0_3_reg_11226 <= or_cond5_0_0_3_fu_8338_p2;
                or_cond5_0_0_4_reg_11246 <= or_cond5_0_0_4_fu_8353_p2;
                slide_in_c_idx_0_0_4_reg_11230 <= slide_in_c_idx_0_0_4_fu_8342_p2;
                tmp_1000_reg_11197 <= mul_fu_8255_p2(15 downto 10);
                tmp_1001_reg_11203 <= mul_fu_8255_p2(13 downto 10);
                tmp_57_0_0_4_reg_11239 <= tmp_57_0_0_4_fu_8347_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then
                out_6_0_0_1_reg_16367 <= grp_fu_7282_p2;
                tmp_60_0_4_1_reg_16377 <= grp_fu_7324_p2;
                tmp_60_0_4_reg_16372 <= grp_fu_7319_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it3))) then
                out_6_0_0_2_reg_16402 <= grp_fu_7282_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it4))) then
                out_6_0_0_3_reg_16407 <= grp_fu_7282_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it4))) then
                out_6_0_0_4_reg_16412 <= grp_fu_7282_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it5))) then
                out_6_0_1_1_reg_16422 <= grp_fu_7282_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it6))) then
                out_6_0_1_2_reg_16427 <= grp_fu_7287_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it6))) then
                out_6_0_1_3_reg_16432 <= grp_fu_7287_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it7))) then
                out_6_0_1_4_reg_16437 <= grp_fu_7287_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it5))) then
                out_6_0_1_reg_16417 <= grp_fu_7282_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it8))) then
                out_6_0_2_1_reg_16447 <= grp_fu_7287_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it9))) then
                out_6_0_2_2_reg_16452 <= grp_fu_7287_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it9))) then
                out_6_0_2_3_reg_16457 <= grp_fu_7287_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it10))) then
                out_6_0_2_4_reg_16462 <= grp_fu_7291_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it8))) then
                out_6_0_2_reg_16442 <= grp_fu_7287_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it11))) then
                out_6_0_3_1_reg_16472 <= grp_fu_7291_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it12))) then
                out_6_0_3_2_reg_16477 <= grp_fu_7291_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it12))) then
                out_6_0_3_3_reg_16482 <= grp_fu_7291_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it13))) then
                out_6_0_3_4_reg_16487 <= grp_fu_7291_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it10))) then
                out_6_0_3_reg_16467 <= grp_fu_7291_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it14))) then
                out_6_0_4_1_reg_16497 <= grp_fu_7295_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it15))) then
                out_6_0_4_3_reg_16502 <= grp_fu_7295_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then
                out_6_0_4_4_reg_16507 <= grp_fu_7295_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it13))) then
                out_6_0_4_reg_16492 <= grp_fu_7291_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then
                out_6_reg_16118 <= grp_fu_7282_p2;
                tmp_60_0_1_3_reg_16123 <= grp_fu_7299_p2;
                tmp_60_0_1_4_reg_16128 <= grp_fu_7304_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = exitcond_flatten2_fu_8026_p2))) then
                out_c_idx_mid2_reg_11080 <= out_c_idx_mid2_fu_8096_p3;
                slide_in_c_idx_0_0_1_reg_11150 <= slide_in_c_idx_0_0_1_fu_8183_p2;
                slide_in_c_idx_reg_11129 <= slide_in_c_idx_fu_8154_p2;
                slide_in_r_idx_0_1_reg_11116 <= slide_in_r_idx_0_1_fu_8130_p2;
                slide_in_r_idx_reg_11104 <= slide_in_r_idx_fu_8116_p2;
                tmp_1005_reg_11140 <= slide_in_c_idx_fu_8154_p2(5 downto 5);
                tmp_1006_reg_11146 <= tmp_7_fu_8169_p2(6 downto 6);
                tmp_1011_reg_11160 <= slide_in_c_idx_0_0_1_fu_8183_p2(5 downto 5);
                tmp_1012_reg_11166 <= tmp_9_fu_8198_p2(6 downto 6);
                tmp_1034_reg_11188 <= tmp_13_fu_8224_p2(6 downto 6);
                tmp_57_0_0_3_reg_11180 <= tmp_57_0_0_3_fu_8218_p2;
                tmp_968_reg_11123 <= slide_in_r_idx_0_1_fu_8130_p2(5 downto 5);
                tmp_reg_11110 <= slide_in_r_idx_fu_8116_p2(5 downto 5);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)))) then
                reg_8020 <= grp_fu_7295_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1))) then
                    tmp_1003_reg_11477(6 downto 1) <= tmp_1003_fu_8941_p2(6 downto 1);
                tmp_1004_reg_11484 <= tmp_1004_fu_8954_p2;
                tmp_999_reg_11473 <= tmp_999_fu_8923_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1006_reg_11146_pp0_it1))) then
                tmp_1007_reg_11491 <= tmp_1007_fu_8959_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_1006_reg_11146))) then
                tmp_1008_reg_11209 <= mul9_fu_8284_p2(15 downto 10);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1012_reg_11166_pp0_it1))) then
                tmp_1013_reg_11620 <= tmp_1013_fu_9010_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_1012_reg_11166))) then
                tmp_1014_reg_11215 <= mul1_fu_8303_p2(15 downto 10);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_11110_pp0_it1))) then
                tmp_1017_reg_11461 <= tmp_1017_fu_8911_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_reg_11110))) then
                tmp_1018_reg_11221 <= mul2_fu_8322_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_3_reg_11226_pp0_it1))) then
                tmp_1021_reg_11465 <= tmp_1021_fu_8915_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = or_cond5_0_0_3_reg_11226))) then
                tmp_1022_reg_11274 <= mul3_fu_8406_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1))) then
                tmp_1025_reg_11469 <= tmp_1025_fu_8919_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = or_cond5_0_0_4_reg_11246))) then
                tmp_1026_reg_11279 <= mul4_fu_8425_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1))) then
                tmp_1027_reg_12259 <= tmp_1027_fu_9214_p2;
                tmp_1028_reg_12264 <= tmp_1028_fu_9219_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1))) then
                tmp_1030_reg_12690 <= tmp_1030_fu_9341_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_1029_fu_8445_p3))) then
                tmp_1031_reg_11288 <= mul10_fu_8456_p2(15 downto 10);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1034_reg_11188_pp0_it1))) then
                tmp_1035_reg_12819 <= tmp_1035_fu_9392_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_1034_reg_11188))) then
                tmp_1036_reg_11302 <= mul11_fu_8484_p2(15 downto 10);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_968_reg_11123_pp0_it1))) then
                tmp_1039_reg_12269 <= tmp_1039_fu_9224_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_968_reg_11123))) then
                tmp_1040_reg_11308 <= mul12_fu_8503_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_3_reg_11294_pp0_it1))) then
                tmp_1043_reg_12273 <= tmp_1043_fu_9228_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = or_cond5_0_1_3_reg_11294))) then
                tmp_1044_reg_11313 <= mul13_fu_8522_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_1_4_reg_11318_pp0_it1))) then
                tmp_1047_reg_12277 <= tmp_1047_fu_9232_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = or_cond5_0_1_4_fu_8538_p2))) then
                tmp_1048_reg_11322 <= mul14_fu_8545_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it1))) then
                tmp_1051_reg_13867 <= tmp_1051_fu_9675_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = tmp_1005_reg_11140))) then
                tmp_1052_reg_11339 <= mul15_fu_8592_p2(15 downto 10);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it1))) then
                tmp_1055_reg_13871 <= tmp_1055_fu_9679_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = tmp_1011_reg_11160))) then
                tmp_1056_reg_11345 <= mul16_fu_8611_p2(15 downto 10);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1))) then
                tmp_1059_reg_13343 <= tmp_1059_fu_9529_p1;
                tmp_724_reg_12958 <= tmp_724_fu_9396_p8;
                tmp_725_reg_13088 <= tmp_725_fu_9413_p8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then
                tmp_1060_reg_11351 <= mul17_fu_8630_p2(11 downto 8);
                tmp_970_reg_11331 <= mul5_fu_8573_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_57_0_0_3_reg_11180))) then
                tmp_1067_reg_11375 <= mul18_fu_8679_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_57_0_0_4_reg_11239))) then
                tmp_1070_reg_11380 <= mul19_fu_8698_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then
                tmp_1073_reg_14572 <= tmp_1073_fu_10011_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = or_cond4_0_3_reg_11298))) then
                tmp_1074_reg_11385 <= mul20_fu_8717_p2(15 downto 10);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then
                tmp_1077_reg_14701 <= tmp_1077_fu_10062_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_const_lv1_0 = or_cond4_0_3_1_reg_11327))) then
                tmp_1078_reg_11411 <= mul21_fu_8769_p2(15 downto 10);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_const_lv1_0 = or_cond5_0_3_3_reg_11391))) then
                tmp_1081_reg_11417 <= mul22_fu_8788_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_const_lv1_0 = or_cond5_0_3_4_fu_8804_p2))) then
                tmp_1084_reg_11426 <= mul23_fu_8811_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1))) then
                tmp_1087_reg_15860 <= tmp_1087_fu_10591_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = or_cond4_0_4_reg_11395))) then
                tmp_1088_reg_11439 <= mul24_fu_8838_p2(15 downto 10);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_1_reg_11431_pp0_it1))) then
                tmp_1091_reg_15989 <= tmp_1091_fu_10640_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = or_cond4_0_4_1_reg_11431))) then
                tmp_1092_reg_11445 <= mul25_fu_8857_p2(15 downto 10);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = or_cond5_0_4_3_reg_11399))) then
                tmp_1095_reg_11451 <= mul26_fu_8876_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0) and (ap_const_lv1_0 = or_cond5_0_4_4_reg_11435))) then
                tmp_1098_reg_11456 <= mul27_fu_8895_p2(11 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1))) then
                tmp_60_0_0_1_reg_12828 <= grp_fu_7304_p2;
                tmp_60_reg_12823 <= grp_fu_7299_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1))) then
                tmp_60_0_0_2_reg_13347 <= grp_fu_7299_p2;
                tmp_60_0_0_3_reg_13352 <= grp_fu_7304_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then
                tmp_60_0_0_4_reg_13915 <= grp_fu_7299_p2;
                tmp_60_0_1_reg_13920 <= grp_fu_7304_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0))) then
                tmp_60_0_1_1_reg_15080 <= grp_fu_7299_p2;
                tmp_60_0_1_2_reg_15085 <= grp_fu_7304_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then
                tmp_60_0_2_1_reg_16292 <= grp_fu_7304_p2;
                tmp_60_0_2_reg_16287 <= grp_fu_7299_p2;
                tmp_60_0_3_1_reg_16302 <= grp_fu_7324_p2;
                tmp_60_0_3_reg_16297 <= grp_fu_7319_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then
                tmp_60_0_2_2_reg_16317 <= grp_fu_7299_p2;
                tmp_60_0_2_3_reg_16322 <= grp_fu_7304_p2;
                tmp_60_0_2_4_reg_16327 <= grp_fu_7319_p2;
                tmp_60_0_3_2_reg_16332 <= grp_fu_7324_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then
                tmp_60_0_3_3_reg_16347 <= grp_fu_7319_p2;
                tmp_60_0_3_4_reg_16352 <= grp_fu_7324_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it3))) then
                tmp_60_0_4_2_reg_16387 <= grp_fu_7319_p2;
                tmp_60_0_4_3_reg_16392 <= grp_fu_7324_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))) then
                tmp_60_0_4_4_reg_16397 <= grp_fu_7319_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1))) then
                tmp_720_reg_11874 <= tmp_720_fu_9061_p8;
                tmp_721_reg_12004 <= tmp_721_fu_9078_p8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1))) then
                tmp_722_reg_12430 <= tmp_722_fu_9276_p8;
                tmp_723_reg_12560 <= tmp_723_fu_9293_p8;
                tmp_969_reg_12281 <= tmp_969_fu_9236_p1;
                tmp_993_reg_12285 <= tmp_993_fu_9240_p1;
                    tmp_997_reg_12289(6 downto 1) <= tmp_997_fu_9258_p2(6 downto 1);
                tmp_998_reg_12297 <= tmp_998_fu_9271_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1))) then
                tmp_726_reg_13482 <= tmp_726_fu_9533_p8;
                tmp_727_reg_13612 <= tmp_727_fu_9550_p8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0))) then
                tmp_730_reg_15090 <= tmp_730_fu_10225_p8;
                tmp_731_reg_15095 <= tmp_731_fu_10242_p8;
                tmp_735_reg_15600 <= tmp_735_fu_10449_p8;
                tmp_736_reg_15605 <= tmp_736_fu_10466_p8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then
                tmp_732_reg_16133 <= tmp_732_fu_10689_p8;
                tmp_733_reg_16138 <= tmp_733_fu_10706_p8;
                tmp_734_reg_16143 <= tmp_734_fu_10723_p8;
                tmp_737_reg_16148 <= tmp_737_fu_10740_p8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then
                tmp_738_reg_16307 <= tmp_738_fu_10769_p8;
                tmp_739_reg_16312 <= tmp_739_fu_10786_p8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then
                tmp_740_reg_16337 <= tmp_740_fu_10803_p8;
                tmp_741_reg_16342 <= tmp_741_fu_10820_p8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then
                tmp_742_reg_16357 <= tmp_742_fu_10837_p8;
                tmp_743_reg_16362 <= tmp_743_fu_10854_p8;
            end if;
        end if;
    end process;
    tmp_1003_reg_11477(0) <= '0';
    tmp_997_reg_12289(0) <= '0';
    tmp_974_reg_13875(0) <= '0';
    tmp_983_reg_13889(0) <= '0';
    tmp_990_reg_13901(0) <= '0';
    newIndex35_cast1_reg_14435(5) <= '0';
    newIndex35_cast_reg_14441(6 downto 5) <= "00";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it15, ap_reg_ppiten_pp0_it16, exitcond_flatten2_fu_8026_p2, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_bdd_5726)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_bdd_5726)) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = exitcond_flatten2_fu_8026_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st121_fsm_8;
                end if;
            when ap_ST_pp0_stg1_fsm_2 => 
                ap_NS_fsm <= ap_ST_pp0_stg2_fsm_3;
            when ap_ST_pp0_stg2_fsm_3 => 
                ap_NS_fsm <= ap_ST_pp0_stg3_fsm_4;
            when ap_ST_pp0_stg3_fsm_4 => 
                ap_NS_fsm <= ap_ST_pp0_stg4_fsm_5;
            when ap_ST_pp0_stg4_fsm_5 => 
                ap_NS_fsm <= ap_ST_pp0_stg5_fsm_6;
            when ap_ST_pp0_stg5_fsm_6 => 
                ap_NS_fsm <= ap_ST_pp0_stg6_fsm_7;
            when ap_ST_pp0_stg6_fsm_7 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it15))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st121_fsm_8;
                end if;
            when ap_ST_st121_fsm_8 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st121_fsm_8)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or (ap_const_logic_1 = ap_sig_cseq_ST_st121_fsm_8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_sig_cseq_ST_st121_fsm_8)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st121_fsm_8)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it0 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it0 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it0 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_3_3_reg_6982pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_3_4_reg_7042pp0_it0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_in_val2_0_4_2_reg_7222pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_in_val2_0_4_3_reg_6626pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_in_val2_0_4_reg_7102pp0_it1 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val2_reg_5786pp0_it0 <= ap_const_lv32_0;
    ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    -- ap_sig_bdd_1136 assign process. --
    ap_sig_bdd_1136_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_1136 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    -- ap_sig_bdd_1692 assign process. --
    ap_sig_bdd_1692_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_1692 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_1703 assign process. --
    ap_sig_bdd_1703_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_1703 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    -- ap_sig_bdd_1947 assign process. --
    ap_sig_bdd_1947_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_1947 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_2211 assign process. --
    ap_sig_bdd_2211_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_2211 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    -- ap_sig_bdd_2337 assign process. --
    ap_sig_bdd_2337_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_2337 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    -- ap_sig_bdd_28 assign process. --
    ap_sig_bdd_28_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_28 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_3468 assign process. --
    ap_sig_bdd_3468_assign_proc : process(ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg6_fsm_7)
    begin
                ap_sig_bdd_3468 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7));
    end process;


    -- ap_sig_bdd_3477 assign process. --
    ap_sig_bdd_3477_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3477 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3481 assign process. --
    ap_sig_bdd_3481_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3481 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3485 assign process. --
    ap_sig_bdd_3485_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3485 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3489 assign process. --
    ap_sig_bdd_3489_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3489 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3499 assign process. --
    ap_sig_bdd_3499_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3499 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_3 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1025_reg_11469)) and not((ap_const_lv4_2 = tmp_1025_reg_11469)) and not((ap_const_lv4_1 = tmp_1025_reg_11469)) and not((ap_const_lv4_0 = tmp_1025_reg_11469)));
    end process;


    -- ap_sig_bdd_3503 assign process. --
    ap_sig_bdd_3503_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3503 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3506 assign process. --
    ap_sig_bdd_3506_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3506 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3509 assign process. --
    ap_sig_bdd_3509_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3509 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3512 assign process. --
    ap_sig_bdd_3512_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3512 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3518 assign process. --
    ap_sig_bdd_3518_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3518 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_2 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1025_reg_11469)) and not((ap_const_lv4_2 = tmp_1025_reg_11469)) and not((ap_const_lv4_1 = tmp_1025_reg_11469)) and not((ap_const_lv4_0 = tmp_1025_reg_11469)));
    end process;


    -- ap_sig_bdd_3522 assign process. --
    ap_sig_bdd_3522_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3522 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3525 assign process. --
    ap_sig_bdd_3525_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3525 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3528 assign process. --
    ap_sig_bdd_3528_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3528 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3531 assign process. --
    ap_sig_bdd_3531_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3531 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3537 assign process. --
    ap_sig_bdd_3537_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3537 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_1 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1025_reg_11469)) and not((ap_const_lv4_2 = tmp_1025_reg_11469)) and not((ap_const_lv4_1 = tmp_1025_reg_11469)) and not((ap_const_lv4_0 = tmp_1025_reg_11469)));
    end process;


    -- ap_sig_bdd_354 assign process. --
    ap_sig_bdd_354_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_354 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_bdd_3541 assign process. --
    ap_sig_bdd_3541_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3541 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_3 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3544 assign process. --
    ap_sig_bdd_3544_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3544 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_2 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3547 assign process. --
    ap_sig_bdd_3547_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3547 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_1 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3550 assign process. --
    ap_sig_bdd_3550_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3550 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and (ap_const_lv4_0 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3556 assign process. --
    ap_sig_bdd_3556_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3556 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and (ap_const_lv4_0 = tmp_999_reg_11473) and not((ap_const_lv4_3 = tmp_1025_reg_11469)) and not((ap_const_lv4_2 = tmp_1025_reg_11469)) and not((ap_const_lv4_1 = tmp_1025_reg_11469)) and not((ap_const_lv4_0 = tmp_1025_reg_11469)));
    end process;


    -- ap_sig_bdd_3560 assign process. --
    ap_sig_bdd_3560_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3560 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_3 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3563 assign process. --
    ap_sig_bdd_3563_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3563 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_2 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3566 assign process. --
    ap_sig_bdd_3566_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3566 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_1 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3569 assign process. --
    ap_sig_bdd_3569_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3569 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and (ap_const_lv4_0 = tmp_1025_reg_11469));
    end process;


    -- ap_sig_bdd_3575 assign process. --
    ap_sig_bdd_3575_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1, tmp_1025_reg_11469, tmp_999_reg_11473)
    begin
                ap_sig_bdd_3575 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_0_4_reg_11246_pp0_it1) and not((ap_const_lv4_3 = tmp_999_reg_11473)) and not((ap_const_lv4_2 = tmp_999_reg_11473)) and not((ap_const_lv4_1 = tmp_999_reg_11473)) and not((ap_const_lv4_0 = tmp_999_reg_11473)) and not((ap_const_lv4_3 = tmp_1025_reg_11469)) and not((ap_const_lv4_2 = tmp_1025_reg_11469)) and not((ap_const_lv4_1 = tmp_1025_reg_11469)) and not((ap_const_lv4_0 = tmp_1025_reg_11469)));
    end process;


    -- ap_sig_bdd_3584 assign process. --
    ap_sig_bdd_3584_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3584 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_3 = tmp_1030_reg_12690));
    end process;


    -- ap_sig_bdd_3588 assign process. --
    ap_sig_bdd_3588_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3588 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_2 = tmp_1030_reg_12690));
    end process;


    -- ap_sig_bdd_3592 assign process. --
    ap_sig_bdd_3592_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3592 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_1 = tmp_1030_reg_12690));
    end process;


    -- ap_sig_bdd_3596 assign process. --
    ap_sig_bdd_3596_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3596 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and (ap_const_lv4_0 = tmp_1030_reg_12690));
    end process;


    -- ap_sig_bdd_3606 assign process. --
    ap_sig_bdd_3606_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3606 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_3 = tmp_993_reg_12285) and not((ap_const_lv4_3 = tmp_1030_reg_12690)) and not((ap_const_lv4_2 = tmp_1030_reg_12690)) and not((ap_const_lv4_1 = tmp_1030_reg_12690)) and not((ap_const_lv4_0 = tmp_1030_reg_12690)));
    end process;


    -- ap_sig_bdd_3611 assign process. --
    ap_sig_bdd_3611_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3611 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_3 = tmp_1030_reg_12690) and (ap_const_lv4_2 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3614 assign process. --
    ap_sig_bdd_3614_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3614 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_2 = tmp_1030_reg_12690) and (ap_const_lv4_2 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3617 assign process. --
    ap_sig_bdd_3617_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3617 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_1 = tmp_1030_reg_12690) and (ap_const_lv4_2 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3620 assign process. --
    ap_sig_bdd_3620_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3620 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_0 = tmp_1030_reg_12690) and (ap_const_lv4_2 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3626 assign process. --
    ap_sig_bdd_3626_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3626 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and not((ap_const_lv4_3 = tmp_1030_reg_12690)) and not((ap_const_lv4_2 = tmp_1030_reg_12690)) and not((ap_const_lv4_1 = tmp_1030_reg_12690)) and not((ap_const_lv4_0 = tmp_1030_reg_12690)) and (ap_const_lv4_2 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3631 assign process. --
    ap_sig_bdd_3631_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3631 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_3 = tmp_1030_reg_12690) and (ap_const_lv4_1 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3634 assign process. --
    ap_sig_bdd_3634_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3634 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_2 = tmp_1030_reg_12690) and (ap_const_lv4_1 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3637 assign process. --
    ap_sig_bdd_3637_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3637 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_1 = tmp_1030_reg_12690) and (ap_const_lv4_1 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3640 assign process. --
    ap_sig_bdd_3640_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3640 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_0 = tmp_1030_reg_12690) and (ap_const_lv4_1 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3646 assign process. --
    ap_sig_bdd_3646_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3646 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and not((ap_const_lv4_3 = tmp_1030_reg_12690)) and not((ap_const_lv4_2 = tmp_1030_reg_12690)) and not((ap_const_lv4_1 = tmp_1030_reg_12690)) and not((ap_const_lv4_0 = tmp_1030_reg_12690)) and (ap_const_lv4_1 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3651 assign process. --
    ap_sig_bdd_3651_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3651 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_3 = tmp_1030_reg_12690) and (ap_const_lv4_0 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3654 assign process. --
    ap_sig_bdd_3654_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3654 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_2 = tmp_1030_reg_12690) and (ap_const_lv4_0 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3657 assign process. --
    ap_sig_bdd_3657_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3657 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_1 = tmp_1030_reg_12690) and (ap_const_lv4_0 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3660 assign process. --
    ap_sig_bdd_3660_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3660 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_0 = tmp_1030_reg_12690) and (ap_const_lv4_0 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3666 assign process. --
    ap_sig_bdd_3666_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3666 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and not((ap_const_lv4_3 = tmp_1030_reg_12690)) and not((ap_const_lv4_2 = tmp_1030_reg_12690)) and not((ap_const_lv4_1 = tmp_1030_reg_12690)) and not((ap_const_lv4_0 = tmp_1030_reg_12690)) and (ap_const_lv4_0 = tmp_993_reg_12285));
    end process;


    -- ap_sig_bdd_3677 assign process. --
    ap_sig_bdd_3677_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3677 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_3 = tmp_1030_reg_12690) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)));
    end process;


    -- ap_sig_bdd_3680 assign process. --
    ap_sig_bdd_3680_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3680 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_2 = tmp_1030_reg_12690) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)));
    end process;


    -- ap_sig_bdd_3683 assign process. --
    ap_sig_bdd_3683_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3683 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_1 = tmp_1030_reg_12690) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)));
    end process;


    -- ap_sig_bdd_3686 assign process. --
    ap_sig_bdd_3686_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3686 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and (ap_const_lv4_0 = tmp_1030_reg_12690) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)));
    end process;


    -- ap_sig_bdd_3692 assign process. --
    ap_sig_bdd_3692_assign_proc : process(ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1, ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1, tmp_993_reg_12285, tmp_1030_reg_12690)
    begin
                ap_sig_bdd_3692 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1029_reg_11284_pp0_it1) and not((ap_const_lv4_3 = tmp_1030_reg_12690)) and not((ap_const_lv4_2 = tmp_1030_reg_12690)) and not((ap_const_lv4_1 = tmp_1030_reg_12690)) and not((ap_const_lv4_0 = tmp_1030_reg_12690)) and not((ap_const_lv4_3 = tmp_993_reg_12285)) and not((ap_const_lv4_2 = tmp_993_reg_12285)) and not((ap_const_lv4_1 = tmp_993_reg_12285)) and not((ap_const_lv4_0 = tmp_993_reg_12285)));
    end process;


    -- ap_sig_bdd_5726 assign process. --
    ap_sig_bdd_5726_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_bdd_5726 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_bdd_5748 assign process. --
    ap_sig_bdd_5748_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp0_stg6_fsm_7)
    begin
                ap_sig_bdd_5748 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7));
    end process;


    -- ap_sig_bdd_5835 assign process. --
    ap_sig_bdd_5835_assign_proc : process(exitcond_flatten2_reg_11039, tmp_1011_reg_11160)
    begin
                ap_sig_bdd_5835 <= ((exitcond_flatten2_reg_11039 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_1011_reg_11160)));
    end process;


    -- ap_sig_bdd_5867 assign process. --
    ap_sig_bdd_5867_assign_proc : process(exitcond_flatten2_reg_11039, or_cond5_0_4_4_fu_8831_p2)
    begin
                ap_sig_bdd_5867 <= ((exitcond_flatten2_reg_11039 = ap_const_lv1_0) and not((ap_const_lv1_0 = or_cond5_0_4_4_fu_8831_p2)));
    end process;


    -- ap_sig_bdd_5910 assign process. --
    ap_sig_bdd_5910_assign_proc : process(exitcond_flatten2_reg_11039, or_cond5_0_3_4_fu_8804_p2)
    begin
                ap_sig_bdd_5910 <= ((exitcond_flatten2_reg_11039 = ap_const_lv1_0) and not((ap_const_lv1_0 = or_cond5_0_3_4_fu_8804_p2)));
    end process;


    -- ap_sig_bdd_5926 assign process. --
    ap_sig_bdd_5926_assign_proc : process(exitcond_flatten2_reg_11039, or_cond4_0_4_1_fu_8827_p2)
    begin
                ap_sig_bdd_5926 <= ((exitcond_flatten2_reg_11039 = ap_const_lv1_0) and not((ap_const_lv1_0 = or_cond4_0_4_1_fu_8827_p2)));
    end process;


    -- ap_sig_bdd_8631 assign process. --
    ap_sig_bdd_8631_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_8631 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_bdd_1692)
    begin
        if (ap_sig_bdd_1692) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_pp0_stg1_fsm_2 assign process. --
    ap_sig_cseq_ST_pp0_stg1_fsm_2_assign_proc : process(ap_sig_bdd_1947)
    begin
        if (ap_sig_bdd_1947) then 
            ap_sig_cseq_ST_pp0_stg1_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg1_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_pp0_stg2_fsm_3 assign process. --
    ap_sig_cseq_ST_pp0_stg2_fsm_3_assign_proc : process(ap_sig_bdd_354)
    begin
        if (ap_sig_bdd_354) then 
            ap_sig_cseq_ST_pp0_stg2_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg2_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_pp0_stg3_fsm_4 assign process. --
    ap_sig_cseq_ST_pp0_stg3_fsm_4_assign_proc : process(ap_sig_bdd_1136)
    begin
        if (ap_sig_bdd_1136) then 
            ap_sig_cseq_ST_pp0_stg3_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg3_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_pp0_stg4_fsm_5 assign process. --
    ap_sig_cseq_ST_pp0_stg4_fsm_5_assign_proc : process(ap_sig_bdd_2211)
    begin
        if (ap_sig_bdd_2211) then 
            ap_sig_cseq_ST_pp0_stg4_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg4_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_pp0_stg5_fsm_6 assign process. --
    ap_sig_cseq_ST_pp0_stg5_fsm_6_assign_proc : process(ap_sig_bdd_1703)
    begin
        if (ap_sig_bdd_1703) then 
            ap_sig_cseq_ST_pp0_stg5_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg5_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_pp0_stg6_fsm_7 assign process. --
    ap_sig_cseq_ST_pp0_stg6_fsm_7_assign_proc : process(ap_sig_bdd_2337)
    begin
        if (ap_sig_bdd_2337) then 
            ap_sig_cseq_ST_pp0_stg6_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg6_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st121_fsm_8 assign process. --
    ap_sig_cseq_ST_st121_fsm_8_assign_proc : process(ap_sig_bdd_8631)
    begin
        if (ap_sig_bdd_8631) then 
            ap_sig_cseq_ST_st121_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st121_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_28)
    begin
        if (ap_sig_bdd_28) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond8_mid_fu_8070_p2 <= (exitcond_fu_8064_p2 and not_exitcond_flatten_fu_8058_p2);
    exitcond_flatten2_fu_8026_p2 <= "1" when (indvar_flatten2_phi_fu_5735_p4 = ap_const_lv13_1260) else "0";
    exitcond_flatten_fu_8044_p2 <= "1" when (indvar_flatten_phi_fu_5757_p4 = ap_const_lv10_310) else "0";
    exitcond_fu_8064_p2 <= "1" when (out_c_idx_phi_fu_5779_p4 = ap_const_lv5_1C) else "0";
    filter_idx_2_fu_8038_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(filter_idx_phi_fu_5746_p4));
    filter_idx_mid2_fu_8076_p3 <= 
        filter_idx_2_fu_8038_p2 when (exitcond_flatten_fu_8044_p2(0) = '1') else 
        filter_idx_phi_fu_5746_p4;

    -- filter_idx_phi_fu_5746_p4 assign process. --
    filter_idx_phi_fu_5746_p4_assign_proc : process(filter_idx_reg_5742, ap_reg_ppiten_pp0_it1, exitcond_flatten2_reg_11039, ap_sig_cseq_ST_pp0_stg0_fsm_1, filter_idx_mid2_reg_11048)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0))) then 
            filter_idx_phi_fu_5746_p4 <= filter_idx_mid2_reg_11048;
        else 
            filter_idx_phi_fu_5746_p4 <= filter_idx_reg_5742;
        end if; 
    end process;

    grp_fu_7282_ce <= ap_const_logic_1;

    -- grp_fu_7282_p0 assign process. --
    grp_fu_7282_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_60_reg_12823, out_6_reg_16118, out_6_0_0_1_reg_16367, out_6_0_0_2_reg_16402, out_6_0_0_3_reg_16407, out_6_0_0_4_reg_16412, out_6_0_1_reg_16417)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_7282_p0 <= out_6_0_1_reg_16417;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_7282_p0 <= out_6_0_0_4_reg_16412;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            grp_fu_7282_p0 <= out_6_0_0_3_reg_16407;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7282_p0 <= out_6_0_0_2_reg_16402;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            grp_fu_7282_p0 <= out_6_0_0_1_reg_16367;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7282_p0 <= out_6_reg_16118;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7282_p0 <= tmp_60_reg_12823;
        else 
            grp_fu_7282_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_fu_7282_p1 assign process. --
    grp_fu_7282_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_60_0_0_1_reg_12828, ap_reg_ppstg_tmp_60_0_0_2_reg_13347_pp0_it3, ap_reg_ppstg_tmp_60_0_0_3_reg_13352_pp0_it3, ap_reg_ppstg_tmp_60_0_0_4_reg_13915_pp0_it4, ap_reg_ppstg_tmp_60_0_1_reg_13920_pp0_it4, ap_reg_ppstg_tmp_60_0_1_1_reg_15080_pp0_it5)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_7282_p1 <= ap_reg_ppstg_tmp_60_0_1_1_reg_15080_pp0_it5;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_7282_p1 <= ap_reg_ppstg_tmp_60_0_1_reg_13920_pp0_it4;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            grp_fu_7282_p1 <= ap_reg_ppstg_tmp_60_0_0_4_reg_13915_pp0_it4;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7282_p1 <= ap_reg_ppstg_tmp_60_0_0_3_reg_13352_pp0_it3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            grp_fu_7282_p1 <= ap_reg_ppstg_tmp_60_0_0_2_reg_13347_pp0_it3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7282_p1 <= tmp_60_0_0_1_reg_12828;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7282_p1 <= ap_const_lv32_0;
        else 
            grp_fu_7282_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_7287_ce <= ap_const_logic_1;

    -- grp_fu_7287_p0 assign process. --
    grp_fu_7287_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, out_6_0_1_1_reg_16422, out_6_0_1_2_reg_16427, out_6_0_1_3_reg_16432, out_6_0_1_4_reg_16437, out_6_0_2_reg_16442, out_6_0_2_1_reg_16447, out_6_0_2_2_reg_16452)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_7287_p0 <= out_6_0_2_2_reg_16452;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_7287_p0 <= out_6_0_2_1_reg_16447;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8))) then 
            grp_fu_7287_p0 <= out_6_0_2_reg_16442;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7287_p0 <= out_6_0_1_4_reg_16437;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            grp_fu_7287_p0 <= out_6_0_1_3_reg_16432;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7287_p0 <= out_6_0_1_2_reg_16427;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7287_p0 <= out_6_0_1_1_reg_16422;
        else 
            grp_fu_7287_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_fu_7287_p1 assign process. --
    grp_fu_7287_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_reg_ppstg_tmp_60_0_1_2_reg_15085_pp0_it5, ap_reg_ppstg_tmp_60_0_1_3_reg_16123_pp0_it6, ap_reg_ppstg_tmp_60_0_1_4_reg_16128_pp0_it6, ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it7, ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it7, ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it8, ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it8)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_7287_p1 <= ap_reg_ppstg_tmp_60_0_2_3_reg_16322_pp0_it8;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_7287_p1 <= ap_reg_ppstg_tmp_60_0_2_2_reg_16317_pp0_it8;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8))) then 
            grp_fu_7287_p1 <= ap_reg_ppstg_tmp_60_0_2_1_reg_16292_pp0_it7;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7287_p1 <= ap_reg_ppstg_tmp_60_0_2_reg_16287_pp0_it7;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            grp_fu_7287_p1 <= ap_reg_ppstg_tmp_60_0_1_4_reg_16128_pp0_it6;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7287_p1 <= ap_reg_ppstg_tmp_60_0_1_3_reg_16123_pp0_it6;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7287_p1 <= ap_reg_ppstg_tmp_60_0_1_2_reg_15085_pp0_it5;
        else 
            grp_fu_7287_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_7291_ce <= ap_const_logic_1;

    -- grp_fu_7291_p0 assign process. --
    grp_fu_7291_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, out_6_0_2_3_reg_16457, out_6_0_2_4_reg_16462, out_6_0_3_reg_16467, out_6_0_3_1_reg_16472, out_6_0_3_2_reg_16477, out_6_0_3_3_reg_16482, out_6_0_3_4_reg_16487)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_7291_p0 <= out_6_0_3_4_reg_16487;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_7291_p0 <= out_6_0_3_3_reg_16482;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))) then 
            grp_fu_7291_p0 <= out_6_0_3_2_reg_16477;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7291_p0 <= out_6_0_3_1_reg_16472;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            grp_fu_7291_p0 <= out_6_0_3_reg_16467;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7291_p0 <= out_6_0_2_4_reg_16462;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7291_p0 <= out_6_0_2_3_reg_16457;
        else 
            grp_fu_7291_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_fu_7291_p1 assign process. --
    grp_fu_7291_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it9, ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it10, ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it9, ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it10, ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it11, ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it11, ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it13)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_7291_p1 <= ap_reg_ppstg_tmp_60_0_4_reg_16372_pp0_it13;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_7291_p1 <= ap_reg_ppstg_tmp_60_0_3_4_reg_16352_pp0_it11;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))) then 
            grp_fu_7291_p1 <= ap_reg_ppstg_tmp_60_0_3_3_reg_16347_pp0_it11;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7291_p1 <= ap_reg_ppstg_tmp_60_0_3_2_reg_16332_pp0_it10;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            grp_fu_7291_p1 <= ap_reg_ppstg_tmp_60_0_3_1_reg_16302_pp0_it10;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7291_p1 <= ap_reg_ppstg_tmp_60_0_3_reg_16297_pp0_it9;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7291_p1 <= ap_reg_ppstg_tmp_60_0_2_4_reg_16327_pp0_it9;
        else 
            grp_fu_7291_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_7295_ce <= ap_const_logic_1;

    -- grp_fu_7295_p0 assign process. --
    grp_fu_7295_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it15, ap_reg_ppiten_pp0_it16, reg_8020, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, out_6_0_4_reg_16492, out_6_0_4_1_reg_16497, out_6_0_4_3_reg_16502, out_6_0_4_4_reg_16507)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16))) then 
            grp_fu_7295_p0 <= out_6_0_4_4_reg_16507;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7295_p0 <= out_6_0_4_3_reg_16502;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            grp_fu_7295_p0 <= reg_8020;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7295_p0 <= out_6_0_4_1_reg_16497;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7295_p0 <= out_6_0_4_reg_16492;
        else 
            grp_fu_7295_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_fu_7295_p1 assign process. --
    grp_fu_7295_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it15, ap_reg_ppiten_pp0_it16, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it13, ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it14, ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it14, ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it15, tmp_745_fu_10915_p8)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16))) then 
            grp_fu_7295_p1 <= tmp_745_fu_10915_p8;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7295_p1 <= ap_reg_ppstg_tmp_60_0_4_4_reg_16397_pp0_it15;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            grp_fu_7295_p1 <= ap_reg_ppstg_tmp_60_0_4_3_reg_16392_pp0_it14;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7295_p1 <= ap_reg_ppstg_tmp_60_0_4_2_reg_16387_pp0_it14;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7295_p1 <= ap_reg_ppstg_tmp_60_0_4_1_reg_16377_pp0_it13;
        else 
            grp_fu_7295_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_7299_ce <= ap_const_logic_1;

    -- grp_fu_7299_p0 assign process. --
    grp_fu_7299_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_reg_phiprechg_in_val2_reg_5786pp0_it1, ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1, ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2, ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2, ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2, ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2, ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7299_p0 <= ap_reg_phiprechg_in_val_0_2_2_phi_reg_6746pp0_it2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_7299_p0 <= ap_reg_phiprechg_in_val2_0_2_reg_6386pp0_it2;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            grp_fu_7299_p0 <= ap_reg_phiprechg_in_val2_0_1_3_reg_6266pp0_it2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            grp_fu_7299_p0 <= ap_reg_phiprechg_in_val2_0_1_1_reg_6146pp0_it2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7299_p0 <= ap_reg_phiprechg_in_val2_0_0_4_reg_6026pp0_it2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_7299_p0 <= ap_reg_phiprechg_in_val2_0_0_2_reg_5906pp0_it1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7299_p0 <= ap_reg_phiprechg_in_val2_reg_5786pp0_it1;
        else 
            grp_fu_7299_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_fu_7299_p1 assign process. --
    grp_fu_7299_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_720_reg_11874, tmp_722_reg_12430, tmp_724_reg_12958, tmp_726_reg_13482, tmp_728_reg_14050, tmp_730_reg_15090, tmp_732_reg_16133)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7299_p1 <= tmp_732_reg_16133;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_7299_p1 <= tmp_730_reg_15090;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            grp_fu_7299_p1 <= tmp_728_reg_14050;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            grp_fu_7299_p1 <= tmp_726_reg_13482;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7299_p1 <= tmp_724_reg_12958;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_7299_p1 <= tmp_722_reg_12430;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7299_p1 <= tmp_720_reg_11874;
        else 
            grp_fu_7299_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_7304_ce <= ap_const_logic_1;

    -- grp_fu_7304_p0 assign process. --
    grp_fu_7304_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1, ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1, ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2, ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2, ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2, ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2, ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7304_p0 <= ap_reg_phiprechg_in_val2_0_2_3_reg_6802pp0_it2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_7304_p0 <= ap_reg_phiprechg_in_val2_0_2_1_reg_6446pp0_it2;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            grp_fu_7304_p0 <= ap_reg_phiprechg_in_val2_0_1_4_reg_6326pp0_it2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            grp_fu_7304_p0 <= ap_reg_phiprechg_in_val2_0_1_2_reg_6206pp0_it2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7304_p0 <= ap_reg_phiprechg_in_val2_0_1_reg_6086pp0_it2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_7304_p0 <= ap_reg_phiprechg_in_val2_0_0_3_reg_5966pp0_it1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7304_p0 <= ap_reg_phiprechg_in_val2_0_0_1_reg_5846pp0_it1;
        else 
            grp_fu_7304_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_fu_7304_p1 assign process. --
    grp_fu_7304_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_721_reg_12004, tmp_723_reg_12560, tmp_725_reg_13088, tmp_727_reg_13612, tmp_729_reg_14180, tmp_731_reg_15095, tmp_733_reg_16138)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7304_p1 <= tmp_733_reg_16138;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_7304_p1 <= tmp_731_reg_15095;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            grp_fu_7304_p1 <= tmp_729_reg_14180;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            grp_fu_7304_p1 <= tmp_727_reg_13612;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7304_p1 <= tmp_725_reg_13088;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_7304_p1 <= tmp_723_reg_12560;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7304_p1 <= tmp_721_reg_12004;
        else 
            grp_fu_7304_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_7319_ce <= ap_const_logic_1;

    -- grp_fu_7319_p0 assign process. --
    grp_fu_7319_p0_assign_proc : process(in_val2_0_4_4_reg_6686, in_val2_0_3_3_reg_6982, in_val2_0_4_reg_7102, in_val2_0_4_2_reg_7222, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2, ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            grp_fu_7319_p0 <= in_val2_0_4_4_reg_6686;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7319_p0 <= in_val2_0_4_2_reg_7222;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_7319_p0 <= in_val2_0_4_reg_7102;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7319_p0 <= in_val2_0_3_3_reg_6982;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7319_p0 <= ap_reg_phiprechg_in_val2_0_2_4_reg_6862pp0_it2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_7319_p0 <= ap_reg_phiprechg_in_val2_0_3_reg_6506pp0_it2;
        else 
            grp_fu_7319_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_fu_7319_p1 assign process. --
    grp_fu_7319_p1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_735_reg_15600, tmp_734_reg_16143, tmp_738_reg_16307, tmp_740_reg_16337, tmp_742_reg_16357, tmp_744_reg_16382)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            grp_fu_7319_p1 <= tmp_744_reg_16382;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7319_p1 <= tmp_742_reg_16357;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_7319_p1 <= tmp_740_reg_16337;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7319_p1 <= tmp_738_reg_16307;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7319_p1 <= tmp_734_reg_16143;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_7319_p1 <= tmp_735_reg_15600;
        else 
            grp_fu_7319_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_7324_ce <= ap_const_logic_1;

    -- grp_fu_7324_p0 assign process. --
    grp_fu_7324_p0_assign_proc : process(in_val2_0_4_3_reg_6626, in_val2_0_3_4_reg_7042, in_val2_0_4_1_reg_7162, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2, ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7324_p0 <= in_val2_0_4_3_reg_6626;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_7324_p0 <= in_val2_0_4_1_reg_7162;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7324_p0 <= in_val2_0_3_4_reg_7042;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7324_p0 <= ap_reg_phiprechg_in_val2_0_3_2_reg_6922pp0_it2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_7324_p0 <= ap_reg_phiprechg_in_val2_0_3_1_reg_6566pp0_it2;
        else 
            grp_fu_7324_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_fu_7324_p1 assign process. --
    grp_fu_7324_p1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_736_reg_15605, tmp_737_reg_16148, tmp_739_reg_16312, tmp_741_reg_16342, tmp_743_reg_16362)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7324_p1 <= tmp_743_reg_16362;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_7324_p1 <= tmp_741_reg_16342;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_7324_p1 <= tmp_739_reg_16312;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_7324_p1 <= tmp_737_reg_16148;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_7324_p1 <= tmp_736_reg_15605;
        else 
            grp_fu_7324_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_7345_ce <= ap_const_logic_1;

    -- grp_fu_7345_p0 assign process. --
    grp_fu_7345_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, slide_in_c_idx_fu_8154_p2, slide_in_c_idx_reg_11129, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)))) then 
            grp_fu_7345_p0 <= slide_in_c_idx_reg_11129;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7345_p0 <= slide_in_c_idx_fu_8154_p2;
        else 
            grp_fu_7345_p0 <= "XXXXXXX";
        end if; 
    end process;

    grp_fu_7345_p1 <= ap_const_lv7_5(4 - 1 downto 0);
    grp_fu_7350_ce <= ap_const_logic_1;

    -- grp_fu_7350_p0 assign process. --
    grp_fu_7350_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, slide_in_c_idx_0_0_1_fu_8183_p2, slide_in_c_idx_0_0_1_reg_11150, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)))) then 
            grp_fu_7350_p0 <= slide_in_c_idx_0_0_1_reg_11150;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_7350_p0 <= slide_in_c_idx_0_0_1_fu_8183_p2;
        else 
            grp_fu_7350_p0 <= "XXXXXXX";
        end if; 
    end process;

    grp_fu_7350_p1 <= ap_const_lv7_5(4 - 1 downto 0);
    grp_fu_7355_ce <= ap_const_logic_1;
    grp_fu_7355_p1 <= ap_const_lv5_5(4 - 1 downto 0);
    grp_fu_7360_ce <= ap_const_logic_1;
    grp_fu_7360_p1 <= ap_const_lv5_5(4 - 1 downto 0);
    grp_fu_7365_ce <= ap_const_logic_1;
    grp_fu_7365_p1 <= ap_const_lv5_5(4 - 1 downto 0);
    grp_fu_8144_ce <= ap_const_logic_1;
    grp_fu_8144_p1 <= ap_const_lv7_5(4 - 1 downto 0);
    grp_fu_8369_ce <= ap_const_logic_1;
    grp_fu_8369_p1 <= ap_const_lv7_5(4 - 1 downto 0);
    grp_fu_8565_ce <= ap_const_logic_1;
    grp_fu_8565_p1 <= ap_const_lv5_5(4 - 1 downto 0);
    in_c_idx_fu_8212_p2 <= std_logic_vector(unsigned(out_c_idx_mid2_fu_8096_p3) + unsigned(ap_const_lv5_1));
    in_r_idx_dup_fu_8084_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(out_r_idx_mid_fu_8050_p3));
    in_r_idx_fu_8358_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(out_r_idx_mid2_reg_11093));

    -- indvar_flatten2_phi_fu_5735_p4 assign process. --
    indvar_flatten2_phi_fu_5735_p4_assign_proc : process(indvar_flatten2_reg_5731, ap_reg_ppiten_pp0_it1, exitcond_flatten2_reg_11039, ap_sig_cseq_ST_pp0_stg0_fsm_1, indvar_flatten_next2_reg_11043)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0))) then 
            indvar_flatten2_phi_fu_5735_p4 <= indvar_flatten_next2_reg_11043;
        else 
            indvar_flatten2_phi_fu_5735_p4 <= indvar_flatten2_reg_5731;
        end if; 
    end process;

    indvar_flatten_next2_fu_8032_p2 <= std_logic_vector(unsigned(indvar_flatten2_phi_fu_5735_p4) + unsigned(ap_const_lv13_1));
    indvar_flatten_next_fu_8244_p3 <= 
        ap_const_lv10_1 when (exitcond_flatten_fu_8044_p2(0) = '1') else 
        indvar_flatten_op_fu_8238_p2;
    indvar_flatten_op_fu_8238_p2 <= std_logic_vector(unsigned(indvar_flatten_phi_fu_5757_p4) + unsigned(ap_const_lv10_1));

    -- indvar_flatten_phi_fu_5757_p4 assign process. --
    indvar_flatten_phi_fu_5757_p4_assign_proc : process(indvar_flatten_reg_5753, ap_reg_ppiten_pp0_it1, exitcond_flatten2_reg_11039, ap_sig_cseq_ST_pp0_stg0_fsm_1, indvar_flatten_next_reg_11192)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0))) then 
            indvar_flatten_phi_fu_5757_p4 <= indvar_flatten_next_reg_11192;
        else 
            indvar_flatten_phi_fu_5757_p4 <= indvar_flatten_reg_5753;
        end if; 
    end process;

    mul10_fu_8456_p1 <= mul10_fu_8456_p10(7 - 1 downto 0);
    mul10_fu_8456_p10 <= std_logic_vector(resize(unsigned(slide_in_c_idx_reg_11129),16));
    mul10_fu_8456_p2 <= std_logic_vector(resize(unsigned(ap_const_lv16_CD) * unsigned(mul10_fu_8456_p1), 16));
    mul11_fu_8484_p1 <= mul11_fu_8484_p10(7 - 1 downto 0);
    mul11_fu_8484_p10 <= std_logic_vector(resize(unsigned(slide_in_c_idx_0_0_1_reg_11150),16));
    mul11_fu_8484_p2 <= std_logic_vector(resize(unsigned(ap_const_lv16_CD) * unsigned(mul11_fu_8484_p1), 16));
    mul12_fu_8503_p1 <= mul12_fu_8503_p10(5 - 1 downto 0);
    mul12_fu_8503_p10 <= std_logic_vector(resize(unsigned(out_c_idx_mid2_reg_11080),12));
    mul12_fu_8503_p2 <= std_logic_vector(resize(unsigned(ap_const_lv12_34) * unsigned(mul12_fu_8503_p1), 12));
    mul13_fu_8522_p1 <= mul13_fu_8522_p10(5 - 1 downto 0);
    mul13_fu_8522_p10 <= std_logic_vector(resize(unsigned(in_c_idx_reg_11170),12));
    mul13_fu_8522_p2 <= std_logic_vector(resize(unsigned(ap_const_lv12_34) * unsigned(mul13_fu_8522_p1), 12));
    mul14_fu_8545_p1 <= mul14_fu_8545_p10(5 - 1 downto 0);
    mul14_fu_8545_p10 <= std_logic_vector(resize(unsigned(slide_in_c_idx_0_0_4_reg_11230),12));
    mul14_fu_8545_p2 <= std_logic_vector(resize(unsigned(ap_const_lv12_34) * unsigned(mul14_fu_8545_p1), 12));
    mul15_fu_8592_p1 <= mul15_fu_8592_p10(7 - 1 downto 0);
    mul15_fu_8592_p10 <= std_logic_vector(resize(unsigned(slide_in_c_idx_reg_11129),16));
    mul15_fu_8592_p2 <= std_logic_vector(resize(unsigned(ap_const_lv16_CD) * unsigned(mul15_fu_8592_p1), 16));
    mul16_fu_8611_p1 <= mul16_fu_8611_p10(7 - 1 downto 0);
    mul16_fu_8611_p10 <= std_logic_vector(resize(unsigned(slide_in_c_idx_0_0_1_reg_11150),16));
    mul16_fu_8611_p2 <= std_logic_vector(resize(unsigned(ap_const_lv16_CD) * unsigned(mul16_fu_8611_p1), 16));
    mul17_fu_8630_p1 <= mul17_fu_8630_p10(5 - 1 downto 0);
    mul17_fu_8630_p10 <= std_logic_vector(resize(unsigned(out_c_idx_mid2_reg_11080),12));
    mul17_fu_8630_p2 <= std_logic_vector(resize(unsigned(ap_const_lv12_34) * unsigned(mul17_fu_8630_p1), 12));
    mul18_fu_8679_p0 <= mul18_fu_8679_p00(5 - 1 downto 0);
    mul18_fu_8679_p00 <= std_logic_vector(resize(unsigned(in_c_idx_reg_11170),12));
    mul18_fu_8679_p2 <= std_logic_vector(resize(unsigned(mul18_fu_8679_p0) * unsigned(ap_const_lv12_34), 12));
    mul19_fu_8698_p0 <= mul19_fu_8698_p00(5 - 1 downto 0);
    mul19_fu_8698_p00 <= std_logic_vector(resize(unsigned(slide_in_c_idx_0_0_4_reg_11230),12));
    mul19_fu_8698_p2 <= std_logic_vector(resize(unsigned(mul19_fu_8698_p0) * unsigned(ap_const_lv12_34), 12));
    mul1_fu_8303_p1 <= mul1_fu_8303_p10(7 - 1 downto 0);
    mul1_fu_8303_p10 <= std_logic_vector(resize(unsigned(slide_in_c_idx_0_0_1_reg_11150),16));
    mul1_fu_8303_p2 <= std_logic_vector(resize(unsigned(ap_const_lv16_CD) * unsigned(mul1_fu_8303_p1), 16));
    mul20_fu_8717_p1 <= mul20_fu_8717_p10(7 - 1 downto 0);
    mul20_fu_8717_p10 <= std_logic_vector(resize(unsigned(slide_in_c_idx_reg_11129),16));
    mul20_fu_8717_p2 <= std_logic_vector(resize(unsigned(ap_const_lv16_CD) * unsigned(mul20_fu_8717_p1), 16));
    mul21_fu_8769_p1 <= mul21_fu_8769_p10(7 - 1 downto 0);
    mul21_fu_8769_p10 <= std_logic_vector(resize(unsigned(slide_in_c_idx_0_0_1_reg_11150),16));
    mul21_fu_8769_p2 <= std_logic_vector(resize(unsigned(ap_const_lv16_CD) * unsigned(mul21_fu_8769_p1), 16));
    mul22_fu_8788_p0 <= mul22_fu_8788_p00(5 - 1 downto 0);
    mul22_fu_8788_p00 <= std_logic_vector(resize(unsigned(in_c_idx_reg_11170),12));
    mul22_fu_8788_p2 <= std_logic_vector(resize(unsigned(mul22_fu_8788_p0) * unsigned(ap_const_lv12_34), 12));
    mul23_fu_8811_p0 <= mul23_fu_8811_p00(5 - 1 downto 0);
    mul23_fu_8811_p00 <= std_logic_vector(resize(unsigned(slide_in_c_idx_0_0_4_reg_11230),12));
    mul23_fu_8811_p2 <= std_logic_vector(resize(unsigned(mul23_fu_8811_p0) * unsigned(ap_const_lv12_34), 12));
    mul24_fu_8838_p1 <= mul24_fu_8838_p10(7 - 1 downto 0);
    mul24_fu_8838_p10 <= std_logic_vector(resize(unsigned(slide_in_c_idx_reg_11129),16));
    mul24_fu_8838_p2 <= std_logic_vector(resize(unsigned(ap_const_lv16_CD) * unsigned(mul24_fu_8838_p1), 16));
    mul25_fu_8857_p1 <= mul25_fu_8857_p10(7 - 1 downto 0);
    mul25_fu_8857_p10 <= std_logic_vector(resize(unsigned(slide_in_c_idx_0_0_1_reg_11150),16));
    mul25_fu_8857_p2 <= std_logic_vector(resize(unsigned(ap_const_lv16_CD) * unsigned(mul25_fu_8857_p1), 16));
    mul26_fu_8876_p0 <= mul26_fu_8876_p00(5 - 1 downto 0);
    mul26_fu_8876_p00 <= std_logic_vector(resize(unsigned(in_c_idx_reg_11170),12));
    mul26_fu_8876_p2 <= std_logic_vector(resize(unsigned(mul26_fu_8876_p0) * unsigned(ap_const_lv12_34), 12));
    mul27_fu_8895_p0 <= mul27_fu_8895_p00(5 - 1 downto 0);
    mul27_fu_8895_p00 <= std_logic_vector(resize(unsigned(slide_in_c_idx_0_0_4_reg_11230),12));
    mul27_fu_8895_p2 <= std_logic_vector(resize(unsigned(mul27_fu_8895_p0) * unsigned(ap_const_lv12_34), 12));
    mul2_fu_8322_p1 <= mul2_fu_8322_p10(5 - 1 downto 0);
    mul2_fu_8322_p10 <= std_logic_vector(resize(unsigned(out_c_idx_mid2_reg_11080),12));
    mul2_fu_8322_p2 <= std_logic_vector(resize(unsigned(ap_const_lv12_34) * unsigned(mul2_fu_8322_p1), 12));
    mul3_fu_8406_p1 <= mul3_fu_8406_p10(5 - 1 downto 0);
    mul3_fu_8406_p10 <= std_logic_vector(resize(unsigned(in_c_idx_reg_11170),12));
    mul3_fu_8406_p2 <= std_logic_vector(resize(unsigned(ap_const_lv12_34) * unsigned(mul3_fu_8406_p1), 12));
    mul4_fu_8425_p1 <= mul4_fu_8425_p10(5 - 1 downto 0);
    mul4_fu_8425_p10 <= std_logic_vector(resize(unsigned(slide_in_c_idx_0_0_4_reg_11230),12));
    mul4_fu_8425_p2 <= std_logic_vector(resize(unsigned(ap_const_lv12_34) * unsigned(mul4_fu_8425_p1), 12));
    mul5_fu_8573_p1 <= mul5_fu_8573_p10(5 - 1 downto 0);
    mul5_fu_8573_p10 <= std_logic_vector(resize(unsigned(out_r_idx_mid2_reg_11093),12));
    mul5_fu_8573_p2 <= std_logic_vector(resize(unsigned(ap_const_lv12_34) * unsigned(mul5_fu_8573_p1), 12));
    mul6_fu_8750_p1 <= mul6_fu_8750_p10(5 - 1 downto 0);
    mul6_fu_8750_p10 <= std_logic_vector(resize(unsigned(slide_in_r_idx_0_4_reg_11356),12));
    mul6_fu_8750_p2 <= std_logic_vector(resize(unsigned(ap_const_lv12_34) * unsigned(mul6_fu_8750_p1), 12));
    mul7_fu_8377_p1 <= mul7_fu_8377_p10(7 - 1 downto 0);
    mul7_fu_8377_p10 <= std_logic_vector(resize(unsigned(slide_in_r_idx_0_1_reg_11116),16));
    mul7_fu_8377_p2 <= std_logic_vector(resize(unsigned(ap_const_lv16_CD) * unsigned(mul7_fu_8377_p1), 16));
    mul8_fu_8660_p1 <= mul8_fu_8660_p10(5 - 1 downto 0);
    mul8_fu_8660_p10 <= std_logic_vector(resize(unsigned(in_r_idx_reg_11250),12));
    mul8_fu_8660_p2 <= std_logic_vector(resize(unsigned(ap_const_lv12_34) * unsigned(mul8_fu_8660_p1), 12));
    mul9_fu_8284_p1 <= mul9_fu_8284_p10(7 - 1 downto 0);
    mul9_fu_8284_p10 <= std_logic_vector(resize(unsigned(slide_in_c_idx_reg_11129),16));
    mul9_fu_8284_p2 <= std_logic_vector(resize(unsigned(ap_const_lv16_CD) * unsigned(mul9_fu_8284_p1), 16));
    mul_fu_8255_p1 <= mul_fu_8255_p10(7 - 1 downto 0);
    mul_fu_8255_p10 <= std_logic_vector(resize(unsigned(slide_in_r_idx_reg_11104),16));
    mul_fu_8255_p2 <= std_logic_vector(resize(unsigned(ap_const_lv16_CD) * unsigned(mul_fu_8255_p1), 16));
        newIndex10_fu_9475_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1040_reg_11308_pp0_it1),5));

        newIndex11_fu_9567_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1044_reg_11313_pp0_it1),5));

        newIndex12_fu_9621_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1048_reg_11322_pp0_it1),5));

        newIndex13_fu_9861_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1052_reg_11339_pp0_it1),7));

        newIndex14_fu_9908_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1056_reg_11345_pp0_it1),7));

    newIndex15_cast1_fu_9098_p1 <= std_logic_vector(resize(unsigned(newIndex5_fu_9095_p1),6));
    newIndex15_cast_fu_9102_p1 <= std_logic_vector(resize(unsigned(newIndex5_fu_9095_p1),7));
        newIndex15_fu_9955_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1060_reg_11351_pp0_it1),5));

        newIndex16_fu_10341_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1067_reg_11375_pp0_it1),5));

    newIndex17_cast1_fu_9152_p1 <= std_logic_vector(resize(unsigned(newIndex6_fu_9149_p1),6));
    newIndex17_cast_fu_9156_p1 <= std_logic_vector(resize(unsigned(newIndex6_fu_9149_p1),7));
        newIndex17_fu_10395_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1070_reg_11380_pp0_it1),5));

        newIndex18_fu_10015_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1074_reg_11385_pp0_it1),7));

    newIndex19_cast1_fu_9206_p1 <= std_logic_vector(resize(unsigned(newIndex7_fu_9203_p1),6));
    newIndex19_cast_fu_9210_p1 <= std_logic_vector(resize(unsigned(newIndex7_fu_9203_p1),7));
        newIndex19_fu_10066_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1078_reg_11411_pp0_it1),7));

        newIndex1_fu_9779_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_986_reg_11367_pp0_it1),5));

        newIndex20_fu_10483_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1081_reg_11417_pp0_it1),5));

        newIndex21_fu_10537_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1084_reg_11426_pp0_it1),5));

        newIndex22_fu_10595_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1088_reg_11439_pp0_it2),7));

        newIndex23_fu_10644_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1092_reg_11445_pp0_it2),7));

        newIndex24_fu_10113_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1095_reg_11451_pp0_it2),5));

    newIndex25_cast1_fu_9478_p1 <= std_logic_vector(resize(unsigned(newIndex10_fu_9475_p1),6));
    newIndex25_cast_fu_9482_p1 <= std_logic_vector(resize(unsigned(newIndex10_fu_9475_p1),7));
        newIndex25_fu_10169_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1098_reg_11456_pp0_it2),5));

    newIndex27_cast1_fu_9570_p1 <= std_logic_vector(resize(unsigned(newIndex11_fu_9567_p1),6));
    newIndex27_cast_fu_9574_p1 <= std_logic_vector(resize(unsigned(newIndex11_fu_9567_p1),7));
    newIndex29_cast1_fu_9624_p1 <= std_logic_vector(resize(unsigned(newIndex12_fu_9621_p1),6));
    newIndex29_cast_fu_9628_p1 <= std_logic_vector(resize(unsigned(newIndex12_fu_9621_p1),7));
        newIndex2_fu_9683_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_970_reg_11331_pp0_it1),5));

    newIndex35_cast1_fu_9958_p1 <= std_logic_vector(resize(unsigned(newIndex15_fu_9955_p1),6));
    newIndex35_cast_fu_9962_p1 <= std_logic_vector(resize(unsigned(newIndex15_fu_9955_p1),7));
    newIndex37_cast1_fu_10344_p1 <= std_logic_vector(resize(unsigned(newIndex16_fu_10341_p1),6));
    newIndex37_cast_fu_10348_p1 <= std_logic_vector(resize(unsigned(newIndex16_fu_10341_p1),7));
    newIndex39_cast1_fu_10398_p1 <= std_logic_vector(resize(unsigned(newIndex17_fu_10395_p1),6));
    newIndex39_cast_fu_10402_p1 <= std_logic_vector(resize(unsigned(newIndex17_fu_10395_p1),7));
    newIndex3_cast_fu_9686_p1 <= std_logic_vector(resize(unsigned(newIndex2_fu_9683_p1),6));
        newIndex3_fu_8963_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1008_reg_11209_pp0_it1),7));

    newIndex45_cast1_fu_10486_p1 <= std_logic_vector(resize(unsigned(newIndex20_fu_10483_p1),6));
    newIndex45_cast_fu_10490_p1 <= std_logic_vector(resize(unsigned(newIndex20_fu_10483_p1),7));
    newIndex47_cast1_fu_10540_p1 <= std_logic_vector(resize(unsigned(newIndex21_fu_10537_p1),6));
    newIndex47_cast_fu_10544_p1 <= std_logic_vector(resize(unsigned(newIndex21_fu_10537_p1),7));
    newIndex4_cast_fu_9734_p1 <= std_logic_vector(resize(unsigned(newIndex_fu_9731_p1),6));
        newIndex4_fu_9014_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1014_reg_11215_pp0_it1),7));

    newIndex53_cast1_fu_10116_p1 <= std_logic_vector(resize(unsigned(newIndex24_fu_10113_p1),6));
    newIndex53_cast_fu_10120_p1 <= std_logic_vector(resize(unsigned(newIndex24_fu_10113_p1),7));
    newIndex55_cast1_fu_10172_p1 <= std_logic_vector(resize(unsigned(newIndex25_fu_10169_p1),6));
    newIndex55_cast_fu_10176_p1 <= std_logic_vector(resize(unsigned(newIndex25_fu_10169_p1),7));
    newIndex57_cast_fu_10933_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp_1103_reg_16282_pp0_it15),10));
    newIndex5_cast_fu_9782_p1 <= std_logic_vector(resize(unsigned(newIndex1_fu_9779_p1),6));
        newIndex5_fu_9095_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1018_reg_11221_pp0_it1),5));

        newIndex6_fu_9149_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1022_reg_11274_pp0_it1),5));

        newIndex7_fu_9203_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1026_reg_11279_pp0_it1),5));

        newIndex8_fu_9345_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1031_reg_11288_pp0_it1),7));

        newIndex9_fu_9430_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_1036_reg_11302_pp0_it1),7));

        newIndex_fu_9731_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_979_reg_11403_pp0_it1),5));

    not_exitcond_flatten_fu_8058_p2 <= (exitcond_flatten_fu_8044_p2 xor ap_const_lv1_1);
    notlhs_fu_10996_p2 <= "0" when (tmp_746_fu_10982_p4 = ap_const_lv8_FF) else "1";
    notrhs_fu_11002_p2 <= "1" when (tmp_1101_fu_10992_p1 = ap_const_lv23_0) else "0";
    or_cond4_0_3_1_fu_8561_p2 <= (tmp_53_0_3_reg_11255 or tmp_1011_reg_11160);
    or_cond4_0_3_fu_8476_p2 <= (tmp_53_0_3_fu_8363_p2 or tmp_1005_reg_11140);
    or_cond4_0_4_1_fu_8827_p2 <= (tmp_53_0_4_reg_11361 or tmp_1011_reg_11160);
    or_cond4_0_4_fu_8737_p2 <= (tmp_53_0_4_fu_8651_p2 or tmp_1005_reg_11140);
    or_cond5_0_0_3_fu_8338_p2 <= (tmp_reg_11110 or tmp_57_0_0_3_reg_11180);
    or_cond5_0_0_4_fu_8353_p2 <= (tmp_reg_11110 or tmp_57_0_0_4_fu_8347_p2);
    or_cond5_0_1_3_fu_8472_p2 <= (tmp_968_reg_11123 or tmp_57_0_0_3_reg_11180);
    or_cond5_0_1_4_fu_8538_p2 <= (tmp_968_reg_11123 or tmp_57_0_0_4_reg_11239);
    or_cond5_0_3_3_fu_8733_p2 <= (tmp_53_0_3_reg_11255 or tmp_57_0_0_3_reg_11180);
    or_cond5_0_3_4_fu_8804_p2 <= (tmp_53_0_3_reg_11255 or tmp_57_0_0_4_reg_11239);
    or_cond5_0_4_3_fu_8742_p2 <= (tmp_53_0_4_fu_8651_p2 or tmp_57_0_0_3_reg_11180);
    or_cond5_0_4_4_fu_8831_p2 <= (tmp_53_0_4_reg_11361 or tmp_57_0_0_4_reg_11239);
    out_c_idx_cast_fu_8150_p1 <= std_logic_vector(resize(unsigned(out_c_idx_mid2_fu_8096_p3),7));
    out_c_idx_mid2_fu_8096_p3 <= 
        ap_const_lv5_0 when (tmp_s_fu_8090_p2(0) = '1') else 
        out_c_idx_phi_fu_5779_p4;

    -- out_c_idx_phi_fu_5779_p4 assign process. --
    out_c_idx_phi_fu_5779_p4_assign_proc : process(out_c_idx_reg_5775, ap_reg_ppiten_pp0_it1, exitcond_flatten2_reg_11039, ap_sig_cseq_ST_pp0_stg0_fsm_1, in_c_idx_reg_11170)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0))) then 
            out_c_idx_phi_fu_5779_p4 <= in_c_idx_reg_11170;
        else 
            out_c_idx_phi_fu_5779_p4 <= out_c_idx_reg_5775;
        end if; 
    end process;

    out_feature_0_address0 <= tmp_1130_cast_fu_11032_p1(11 - 1 downto 0);

    -- out_feature_0_ce0 assign process. --
    out_feature_0_ce0_assign_proc : process(ap_reg_ppiten_pp0_it16, ap_sig_cseq_ST_pp0_stg6_fsm_7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            out_feature_0_ce0 <= ap_const_logic_1;
        else 
            out_feature_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_feature_0_d0 <= x_assign_2_fu_11020_p3;

    -- out_feature_0_we0 assign process. --
    out_feature_0_we0_assign_proc : process(ap_reg_ppiten_pp0_it16, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_reg_ppstg_tmp_1102_reg_16278_pp0_it16)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_reg_ppstg_tmp_1102_reg_16278_pp0_it16 = ap_const_lv2_0)))) then 
            out_feature_0_we0 <= ap_const_logic_1;
        else 
            out_feature_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_feature_1_address0 <= tmp_1130_cast_fu_11032_p1(11 - 1 downto 0);

    -- out_feature_1_ce0 assign process. --
    out_feature_1_ce0_assign_proc : process(ap_reg_ppiten_pp0_it16, ap_sig_cseq_ST_pp0_stg6_fsm_7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            out_feature_1_ce0 <= ap_const_logic_1;
        else 
            out_feature_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_feature_1_d0 <= x_assign_2_fu_11020_p3;

    -- out_feature_1_we0 assign process. --
    out_feature_1_we0_assign_proc : process(ap_reg_ppiten_pp0_it16, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_reg_ppstg_tmp_1102_reg_16278_pp0_it16)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_reg_ppstg_tmp_1102_reg_16278_pp0_it16 = ap_const_lv2_1)))) then 
            out_feature_1_we0 <= ap_const_logic_1;
        else 
            out_feature_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_feature_2_address0 <= tmp_1130_cast_fu_11032_p1(11 - 1 downto 0);

    -- out_feature_2_ce0 assign process. --
    out_feature_2_ce0_assign_proc : process(ap_reg_ppiten_pp0_it16, ap_sig_cseq_ST_pp0_stg6_fsm_7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            out_feature_2_ce0 <= ap_const_logic_1;
        else 
            out_feature_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_feature_2_d0 <= x_assign_2_fu_11020_p3;

    -- out_feature_2_we0 assign process. --
    out_feature_2_we0_assign_proc : process(ap_reg_ppiten_pp0_it16, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_reg_ppstg_tmp_1102_reg_16278_pp0_it16)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_reg_ppstg_tmp_1102_reg_16278_pp0_it16 = ap_const_lv2_2)))) then 
            out_feature_2_we0 <= ap_const_logic_1;
        else 
            out_feature_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_feature_3_address0 <= tmp_1130_cast_fu_11032_p1(11 - 1 downto 0);

    -- out_feature_3_ce0 assign process. --
    out_feature_3_ce0_assign_proc : process(ap_reg_ppiten_pp0_it16, ap_sig_cseq_ST_pp0_stg6_fsm_7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            out_feature_3_ce0 <= ap_const_logic_1;
        else 
            out_feature_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_feature_3_d0 <= x_assign_2_fu_11020_p3;

    -- out_feature_3_we0 assign process. --
    out_feature_3_we0_assign_proc : process(ap_reg_ppiten_pp0_it16, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_reg_ppstg_tmp_1102_reg_16278_pp0_it16)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not((ap_reg_ppstg_tmp_1102_reg_16278_pp0_it16 = ap_const_lv2_2)) and not((ap_reg_ppstg_tmp_1102_reg_16278_pp0_it16 = ap_const_lv2_1)) and not((ap_reg_ppstg_tmp_1102_reg_16278_pp0_it16 = ap_const_lv2_0))))) then 
            out_feature_3_we0 <= ap_const_logic_1;
        else 
            out_feature_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_r_idx_cast_fu_8112_p1 <= std_logic_vector(resize(unsigned(out_r_idx_mid2_fu_8104_p3),7));
    out_r_idx_mid2_fu_8104_p3 <= 
        in_r_idx_dup_fu_8084_p2 when (exitcond8_mid_fu_8070_p2(0) = '1') else 
        out_r_idx_mid_fu_8050_p3;
    out_r_idx_mid_fu_8050_p3 <= 
        ap_const_lv5_0 when (exitcond_flatten_fu_8044_p2(0) = '1') else 
        out_r_idx_phi_fu_5768_p4;

    -- out_r_idx_phi_fu_5768_p4 assign process. --
    out_r_idx_phi_fu_5768_p4_assign_proc : process(out_r_idx_reg_5764, ap_reg_ppiten_pp0_it1, exitcond_flatten2_reg_11039, ap_sig_cseq_ST_pp0_stg0_fsm_1, out_r_idx_mid2_reg_11093)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_11039 = ap_const_lv1_0))) then 
            out_r_idx_phi_fu_5768_p4 <= out_r_idx_mid2_reg_11093;
        else 
            out_r_idx_phi_fu_5768_p4 <= out_r_idx_reg_5764;
        end if; 
    end process;

    p_shl11_cast_fu_9804_p1 <= std_logic_vector(resize(unsigned(tmp_989_fu_9800_p1),7));
    p_shl17_cast_fu_9756_p1 <= std_logic_vector(resize(unsigned(tmp_982_fu_9752_p1),7));
    p_shl1_cast_fu_8927_p3 <= (ap_reg_ppstg_tmp_1001_reg_11203_pp0_it1 & ap_const_lv3_0);
    p_shl21_cast_fu_10901_p1 <= std_logic_vector(resize(unsigned(tmp_977_fu_10894_p3),9));
    p_shl24_cast_fu_9708_p1 <= std_logic_vector(resize(unsigned(tmp_973_fu_9704_p1),7));
    p_shl3_cast_fu_9264_p3 <= (ap_reg_ppstg_tmp_995_reg_11268_pp0_it1 & ap_const_lv2_0);
    p_shl4_cast_fu_9244_p3 <= (ap_reg_ppstg_tmp_995_reg_11268_pp0_it1 & ap_const_lv3_0);
    p_shl56_cast_fu_10946_p3 <= (tmp_1105_fu_10942_p1 & ap_const_lv3_0);
        p_shl57_cast_fu_10962_p1 <= std_logic_vector(resize(signed(tmp_1106_fu_10954_p3),12));

    p_shl_cast_fu_8947_p3 <= (ap_reg_ppstg_tmp_1001_reg_11203_pp0_it1 & ap_const_lv2_0);
    slide_in_c_idx_0_0_1_fu_8183_p2 <= std_logic_vector(signed(ap_const_lv7_7F) + signed(out_c_idx_cast_fu_8150_p1));
    slide_in_c_idx_0_0_4_fu_8342_p2 <= std_logic_vector(unsigned(out_c_idx_mid2_reg_11080) + unsigned(ap_const_lv5_2));
    slide_in_c_idx_fu_8154_p2 <= std_logic_vector(signed(ap_const_lv7_7E) + signed(out_c_idx_cast_fu_8150_p1));
    slide_in_r_idx_0_1_fu_8130_p2 <= std_logic_vector(signed(ap_const_lv7_7F) + signed(out_r_idx_cast_fu_8112_p1));
    slide_in_r_idx_0_4_fu_8646_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(out_r_idx_mid2_reg_11093));
    slide_in_r_idx_fu_8116_p2 <= std_logic_vector(signed(ap_const_lv7_7E) + signed(out_r_idx_cast_fu_8112_p1));
    tmp_1002_fu_8934_p3 <= (ap_reg_ppstg_tmp_1000_reg_11197_pp0_it1 & ap_const_lv1_0);
    tmp_1003_fu_8941_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_8927_p3) - unsigned(tmp_1002_fu_8934_p3));
    tmp_1004_fu_8954_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_8947_p3) + unsigned(ap_reg_ppstg_tmp_1000_reg_11197_pp0_it1));
    tmp_1006_fu_8175_p3 <= tmp_7_fu_8169_p2(6 downto 6);
    tmp_1007_fu_8959_p1 <= grp_fu_7345_p2(4 - 1 downto 0);
    tmp_1009_fu_8966_p2 <= std_logic_vector(signed(newIndex3_fu_8963_p1) + signed(tmp_1003_fu_8941_p2));
    tmp_1010_fu_8991_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_1008_reg_11209_pp0_it1) + unsigned(tmp_1004_fu_8954_p2));
    tmp_1012_fu_8204_p3 <= tmp_9_fu_8198_p2(6 downto 6);
    tmp_1013_fu_9010_p1 <= grp_fu_7350_p2(4 - 1 downto 0);
    tmp_1015_fu_9017_p2 <= std_logic_vector(signed(newIndex4_fu_9014_p1) + signed(tmp_1003_fu_8941_p2));
    tmp_1016_fu_9042_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_1014_reg_11215_pp0_it1) + unsigned(tmp_1004_fu_8954_p2));
    tmp_1017_fu_8911_p1 <= grp_fu_7355_p2(4 - 1 downto 0);
    tmp_1019_fu_9106_p2 <= std_logic_vector(unsigned(tmp_1003_reg_11477) + unsigned(newIndex15_cast_fu_9102_p1));
    tmp_1020_fu_9130_p2 <= std_logic_vector(unsigned(tmp_1004_reg_11484) + unsigned(newIndex15_cast1_fu_9098_p1));
    tmp_1021_fu_8915_p1 <= grp_fu_7360_p2(4 - 1 downto 0);
    tmp_1023_fu_9160_p2 <= std_logic_vector(unsigned(tmp_1003_reg_11477) + unsigned(newIndex17_cast_fu_9156_p1));
    tmp_1024_fu_9184_p2 <= std_logic_vector(unsigned(tmp_1004_reg_11484) + unsigned(newIndex17_cast1_fu_9152_p1));
    tmp_1025_fu_8919_p1 <= grp_fu_7365_p2(4 - 1 downto 0);
    tmp_1027_fu_9214_p2 <= std_logic_vector(unsigned(tmp_1003_reg_11477) + unsigned(newIndex19_cast_fu_9210_p1));
    tmp_1028_fu_9219_p2 <= std_logic_vector(unsigned(tmp_1004_reg_11484) + unsigned(newIndex19_cast1_fu_9206_p1));
    tmp_1029_fu_8445_p3 <= tmp_11_fu_8441_p2(6 downto 6);
    tmp_1030_fu_9341_p1 <= grp_fu_7345_p2(4 - 1 downto 0);
    tmp_1032_fu_9348_p2 <= std_logic_vector(signed(newIndex8_fu_9345_p1) + signed(tmp_997_fu_9258_p2));
    tmp_1033_fu_9373_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_1031_reg_11288_pp0_it1) + unsigned(tmp_998_fu_9271_p2));
    tmp_1035_fu_9392_p1 <= grp_fu_7350_p2(4 - 1 downto 0);
    tmp_1037_fu_9433_p2 <= std_logic_vector(signed(newIndex9_fu_9430_p1) + signed(tmp_997_reg_12289));
    tmp_1038_fu_9457_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_1036_reg_11302_pp0_it1) + unsigned(tmp_998_reg_12297));
    tmp_1039_fu_9224_p1 <= grp_fu_7355_p2(4 - 1 downto 0);
    tmp_1041_fu_9486_p2 <= std_logic_vector(unsigned(tmp_997_reg_12289) + unsigned(newIndex25_cast_fu_9482_p1));
    tmp_1042_fu_9510_p2 <= std_logic_vector(unsigned(tmp_998_reg_12297) + unsigned(newIndex25_cast1_fu_9478_p1));
        tmp_1043_cast_fu_10911_p1 <= std_logic_vector(resize(signed(tmp_978_fu_10905_p2),10));

    tmp_1043_fu_9228_p1 <= grp_fu_7360_p2(4 - 1 downto 0);
    tmp_1045_fu_9578_p2 <= std_logic_vector(unsigned(tmp_997_reg_12289) + unsigned(newIndex27_cast_fu_9574_p1));
    tmp_1046_fu_9602_p2 <= std_logic_vector(unsigned(tmp_998_reg_12297) + unsigned(newIndex27_cast1_fu_9570_p1));
    tmp_1047_fu_9232_p1 <= grp_fu_7365_p2(4 - 1 downto 0);
    tmp_1049_fu_9632_p2 <= std_logic_vector(unsigned(tmp_997_reg_12289) + unsigned(newIndex29_cast_fu_9628_p1));
    tmp_1050_fu_9656_p2 <= std_logic_vector(unsigned(tmp_998_reg_12297) + unsigned(newIndex29_cast1_fu_9624_p1));
    tmp_1051_fu_9675_p1 <= grp_fu_7345_p2(4 - 1 downto 0);
    tmp_1053_fu_9864_p2 <= std_logic_vector(signed(newIndex13_fu_9861_p1) + signed(tmp_974_fu_9712_p2));
    tmp_1054_fu_9889_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_1052_reg_11339_pp0_it1) + unsigned(tmp_976_fu_9725_p2));
    tmp_1055_fu_9679_p1 <= grp_fu_7350_p2(4 - 1 downto 0);
    tmp_1057_fu_9911_p2 <= std_logic_vector(signed(newIndex14_fu_9908_p1) + signed(tmp_974_fu_9712_p2));
    tmp_1058_fu_9936_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_1056_reg_11345_pp0_it1) + unsigned(tmp_976_fu_9725_p2));
    tmp_1059_fu_9529_p1 <= grp_fu_7355_p2(4 - 1 downto 0);
    tmp_1061_fu_10259_p2 <= std_logic_vector(unsigned(tmp_974_reg_13875) + unsigned(newIndex35_cast_reg_14441));
    tmp_1062_fu_10282_p2 <= std_logic_vector(unsigned(tmp_990_reg_13901) + unsigned(newIndex35_cast_reg_14441));
    tmp_1063_fu_9966_p2 <= std_logic_vector(unsigned(tmp_983_fu_9760_p2) + unsigned(newIndex35_cast_fu_9962_p1));
    tmp_1064_fu_10305_p2 <= std_logic_vector(unsigned(tmp_976_reg_13882) + unsigned(newIndex35_cast1_reg_14435));
    tmp_1065_fu_10323_p2 <= std_logic_vector(unsigned(tmp_992_reg_13908) + unsigned(newIndex35_cast1_reg_14435));
    tmp_1066_fu_9991_p2 <= std_logic_vector(unsigned(tmp_985_fu_9773_p2) + unsigned(newIndex35_cast1_fu_9958_p1));
    tmp_1068_fu_10352_p2 <= std_logic_vector(unsigned(newIndex37_cast_fu_10348_p1) + unsigned(tmp_974_reg_13875));
    tmp_1069_fu_10376_p2 <= std_logic_vector(unsigned(newIndex37_cast1_fu_10344_p1) + unsigned(tmp_976_reg_13882));
    tmp_1071_fu_10406_p2 <= std_logic_vector(unsigned(newIndex39_cast_fu_10402_p1) + unsigned(tmp_974_reg_13875));
    tmp_1072_fu_10430_p2 <= std_logic_vector(unsigned(newIndex39_cast1_fu_10398_p1) + unsigned(tmp_976_reg_13882));
    tmp_1073_fu_10011_p1 <= grp_fu_7345_p2(4 - 1 downto 0);
    tmp_1075_fu_10018_p2 <= std_logic_vector(signed(newIndex18_fu_10015_p1) + signed(tmp_990_fu_9808_p2));
        tmp_1076_cast_fu_8972_p1 <= std_logic_vector(resize(signed(tmp_1009_fu_8966_p2),64));

    tmp_1076_fu_10043_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_1074_reg_11385_pp0_it1) + unsigned(tmp_992_fu_9821_p2));
    tmp_1077_cast_fu_8996_p1 <= std_logic_vector(resize(unsigned(tmp_1010_fu_8991_p2),64));
    tmp_1077_fu_10062_p1 <= grp_fu_7350_p2(4 - 1 downto 0);
        tmp_1078_cast_fu_9023_p1 <= std_logic_vector(resize(signed(tmp_1015_fu_9017_p2),64));

    tmp_1079_cast_fu_9047_p1 <= std_logic_vector(resize(unsigned(tmp_1016_fu_9042_p2),64));
    tmp_1079_fu_10069_p2 <= std_logic_vector(signed(newIndex19_fu_10066_p1) + signed(tmp_990_fu_9808_p2));
        tmp_1080_cast_fu_9111_p1 <= std_logic_vector(resize(signed(tmp_1019_fu_9106_p2),64));

    tmp_1080_fu_10094_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_1078_reg_11411_pp0_it1) + unsigned(tmp_992_fu_9821_p2));
    tmp_1081_cast_fu_9135_p1 <= std_logic_vector(resize(unsigned(tmp_1020_fu_9130_p2),64));
        tmp_1082_cast_fu_9165_p1 <= std_logic_vector(resize(signed(tmp_1023_fu_9160_p2),64));

    tmp_1082_fu_10494_p2 <= std_logic_vector(unsigned(newIndex45_cast_fu_10490_p1) + unsigned(tmp_990_reg_13901));
    tmp_1083_cast_fu_9189_p1 <= std_logic_vector(resize(unsigned(tmp_1024_fu_9184_p2),64));
    tmp_1083_fu_10518_p2 <= std_logic_vector(unsigned(newIndex45_cast1_fu_10486_p1) + unsigned(tmp_992_reg_13908));
        tmp_1084_cast_fu_9310_p1 <= std_logic_vector(resize(signed(tmp_1027_reg_12259),64));

    tmp_1085_cast_fu_9328_p1 <= std_logic_vector(resize(unsigned(tmp_1028_reg_12264),64));
    tmp_1085_fu_10548_p2 <= std_logic_vector(unsigned(newIndex47_cast_fu_10544_p1) + unsigned(tmp_990_reg_13901));
        tmp_1086_cast_fu_9354_p1 <= std_logic_vector(resize(signed(tmp_1032_fu_9348_p2),64));

    tmp_1086_fu_10572_p2 <= std_logic_vector(unsigned(newIndex47_cast1_fu_10540_p1) + unsigned(tmp_992_reg_13908));
    tmp_1087_cast_fu_9378_p1 <= std_logic_vector(resize(unsigned(tmp_1033_fu_9373_p2),64));
    tmp_1087_fu_10591_p1 <= grp_fu_7345_p2(4 - 1 downto 0);
        tmp_1088_cast_fu_9438_p1 <= std_logic_vector(resize(signed(tmp_1037_fu_9433_p2),64));

    tmp_1089_cast_fu_9461_p1 <= std_logic_vector(resize(unsigned(tmp_1038_fu_9457_p2),64));
    tmp_1089_fu_10598_p2 <= std_logic_vector(signed(newIndex22_fu_10595_p1) + signed(tmp_983_reg_13889));
        tmp_1090_cast_fu_9491_p1 <= std_logic_vector(resize(signed(tmp_1041_fu_9486_p2),64));

    tmp_1090_fu_10622_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_1088_reg_11439_pp0_it2) + unsigned(tmp_985_reg_13895));
    tmp_1091_cast_fu_9515_p1 <= std_logic_vector(resize(unsigned(tmp_1042_fu_9510_p2),64));
    tmp_1091_fu_10640_p1 <= grp_fu_7350_p2(4 - 1 downto 0);
        tmp_1092_cast_fu_9583_p1 <= std_logic_vector(resize(signed(tmp_1045_fu_9578_p2),64));

    tmp_1093_cast_fu_9607_p1 <= std_logic_vector(resize(unsigned(tmp_1046_fu_9602_p2),64));
    tmp_1093_fu_10647_p2 <= std_logic_vector(signed(newIndex23_fu_10644_p1) + signed(tmp_983_reg_13889));
        tmp_1094_cast_fu_9637_p1 <= std_logic_vector(resize(signed(tmp_1049_fu_9632_p2),64));

    tmp_1094_fu_10671_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_1092_reg_11445_pp0_it2) + unsigned(tmp_985_reg_13895));
    tmp_1095_cast_fu_9661_p1 <= std_logic_vector(resize(unsigned(tmp_1050_fu_9656_p2),64));
        tmp_1096_cast_fu_9870_p1 <= std_logic_vector(resize(signed(tmp_1053_fu_9864_p2),64));

    tmp_1096_fu_10124_p2 <= std_logic_vector(unsigned(newIndex53_cast_fu_10120_p1) + unsigned(tmp_983_fu_9760_p2));
    tmp_1097_cast_fu_9894_p1 <= std_logic_vector(resize(unsigned(tmp_1054_fu_9889_p2),64));
    tmp_1097_fu_10149_p2 <= std_logic_vector(unsigned(newIndex53_cast1_fu_10116_p1) + unsigned(tmp_985_fu_9773_p2));
        tmp_1098_cast_fu_9917_p1 <= std_logic_vector(resize(signed(tmp_1057_fu_9911_p2),64));

    tmp_1099_cast_fu_9941_p1 <= std_logic_vector(resize(unsigned(tmp_1058_fu_9936_p2),64));
    tmp_1099_fu_10180_p2 <= std_logic_vector(unsigned(newIndex55_cast_fu_10176_p1) + unsigned(tmp_983_fu_9760_p2));
        tmp_1100_cast_fu_10263_p1 <= std_logic_vector(resize(signed(tmp_1061_fu_10259_p2),64));

    tmp_1100_fu_10205_p2 <= std_logic_vector(unsigned(newIndex55_cast1_fu_10172_p1) + unsigned(tmp_985_fu_9773_p2));
        tmp_1101_cast_fu_10286_p1 <= std_logic_vector(resize(signed(tmp_1062_fu_10282_p2),64));

    tmp_1101_fu_10992_p1 <= x_assign_to_int_fu_10978_p1(23 - 1 downto 0);
        tmp_1102_cast_fu_9972_p1 <= std_logic_vector(resize(signed(tmp_1063_fu_9966_p2),64));

    tmp_1102_fu_10757_p1 <= ap_reg_ppstg_out_c_idx_mid2_reg_11080_pp0_it2(2 - 1 downto 0);
    tmp_1103_cast_fu_10309_p1 <= std_logic_vector(resize(unsigned(tmp_1064_fu_10305_p2),64));
    tmp_1104_cast_fu_10327_p1 <= std_logic_vector(resize(unsigned(tmp_1065_fu_10323_p2),64));
    tmp_1104_fu_10936_p2 <= std_logic_vector(unsigned(newIndex57_cast_fu_10933_p1) + unsigned(tmp_1043_cast_fu_10911_p1));
    tmp_1105_cast_fu_9997_p1 <= std_logic_vector(resize(unsigned(tmp_1066_fu_9991_p2),64));
    tmp_1105_fu_10942_p1 <= tmp_1104_fu_10936_p2(9 - 1 downto 0);
        tmp_1106_cast_fu_10357_p1 <= std_logic_vector(resize(signed(tmp_1068_fu_10352_p2),64));

    tmp_1106_fu_10954_p3 <= (tmp_1104_fu_10936_p2 & ap_const_lv1_0);
    tmp_1107_cast_fu_10381_p1 <= std_logic_vector(resize(unsigned(tmp_1069_fu_10376_p2),64));
    tmp_1107_fu_10966_p2 <= std_logic_vector(unsigned(p_shl56_cast_fu_10946_p3) - unsigned(p_shl57_cast_fu_10962_p1));
        tmp_1108_cast_fu_10411_p1 <= std_logic_vector(resize(signed(tmp_1071_fu_10406_p2),64));

    tmp_1108_fu_10972_p2 <= std_logic_vector(unsigned(tmp_cast_fu_10888_p1) + unsigned(tmp_1107_fu_10966_p2));
    tmp_1109_cast_fu_10435_p1 <= std_logic_vector(resize(unsigned(tmp_1072_fu_10430_p2),64));
        tmp_1110_cast_fu_10024_p1 <= std_logic_vector(resize(signed(tmp_1075_fu_10018_p2),64));

    tmp_1111_cast_fu_10048_p1 <= std_logic_vector(resize(unsigned(tmp_1076_fu_10043_p2),64));
        tmp_1112_cast_fu_10075_p1 <= std_logic_vector(resize(signed(tmp_1079_fu_10069_p2),64));

    tmp_1113_cast_fu_10099_p1 <= std_logic_vector(resize(unsigned(tmp_1080_fu_10094_p2),64));
        tmp_1114_cast_fu_10499_p1 <= std_logic_vector(resize(signed(tmp_1082_fu_10494_p2),64));

    tmp_1115_cast_fu_10523_p1 <= std_logic_vector(resize(unsigned(tmp_1083_fu_10518_p2),64));
        tmp_1116_cast_fu_10553_p1 <= std_logic_vector(resize(signed(tmp_1085_fu_10548_p2),64));

    tmp_1117_cast_fu_10577_p1 <= std_logic_vector(resize(unsigned(tmp_1086_fu_10572_p2),64));
        tmp_1118_cast_fu_10603_p1 <= std_logic_vector(resize(signed(tmp_1089_fu_10598_p2),64));

    tmp_1119_cast_fu_10626_p1 <= std_logic_vector(resize(unsigned(tmp_1090_fu_10622_p2),64));
        tmp_1120_cast_fu_10652_p1 <= std_logic_vector(resize(signed(tmp_1093_fu_10647_p2),64));

    tmp_1121_cast_fu_10675_p1 <= std_logic_vector(resize(unsigned(tmp_1094_fu_10671_p2),64));
        tmp_1122_cast_fu_10130_p1 <= std_logic_vector(resize(signed(tmp_1096_fu_10124_p2),64));

    tmp_1123_cast_fu_10155_p1 <= std_logic_vector(resize(unsigned(tmp_1097_fu_10149_p2),64));
        tmp_1124_cast_fu_10186_p1 <= std_logic_vector(resize(signed(tmp_1099_fu_10180_p2),64));

    tmp_1125_cast_fu_10211_p1 <= std_logic_vector(resize(unsigned(tmp_1100_fu_10205_p2),64));
    tmp_1130_cast_fu_11032_p1 <= std_logic_vector(resize(unsigned(tmp_1108_reg_16517),64));
    tmp_11_fu_8441_p2 <= (slide_in_r_idx_0_1_reg_11116 or slide_in_c_idx_reg_11129);
    tmp_13_fu_8224_p2 <= (slide_in_r_idx_0_1_fu_8130_p2 or slide_in_c_idx_0_0_1_fu_8183_p2);
    tmp_53_0_3_fu_8363_p2 <= "1" when (unsigned(in_r_idx_fu_8358_p2) > unsigned(ap_const_lv5_1B)) else "0";
    tmp_53_0_4_fu_8651_p2 <= "1" when (unsigned(slide_in_r_idx_0_4_fu_8646_p2) > unsigned(ap_const_lv5_1B)) else "0";
    tmp_57_0_0_3_fu_8218_p2 <= "1" when (unsigned(in_c_idx_fu_8212_p2) > unsigned(ap_const_lv5_1B)) else "0";
    tmp_57_0_0_4_fu_8347_p2 <= "1" when (unsigned(slide_in_c_idx_0_0_4_fu_8342_p2) > unsigned(ap_const_lv5_1B)) else "0";
    tmp_5_cast_fu_10891_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it16),9));
    tmp_746_fu_10982_p4 <= x_assign_to_int_fu_10978_p1(30 downto 23);
    tmp_748_fu_11008_p2 <= (notrhs_fu_11002_p2 or notlhs_fu_10996_p2);
    tmp_749_fu_7340_opcode <= ap_const_lv5_2;
    tmp_750_fu_11014_p2 <= (tmp_748_fu_11008_p2 and tmp_749_fu_7340_p2);
    tmp_7_fu_8169_p2 <= (slide_in_r_idx_fu_8116_p2 or slide_in_c_idx_fu_8154_p2);
    tmp_969_fu_9236_p1 <= grp_fu_8565_p2(4 - 1 downto 0);
    tmp_971_fu_9690_p3 <= (ap_reg_ppstg_tmp_970_reg_11331_pp0_it1 & ap_const_lv3_0);
    tmp_972_fu_9697_p3 <= (ap_reg_ppstg_tmp_970_reg_11331_pp0_it1 & ap_const_lv1_0);
        tmp_973_fu_9704_p1 <= std_logic_vector(resize(signed(tmp_972_fu_9697_p3),6));

    tmp_974_fu_9712_p2 <= std_logic_vector(unsigned(tmp_971_fu_9690_p3) - unsigned(p_shl24_cast_fu_9708_p1));
    tmp_975_fu_9718_p3 <= (ap_reg_ppstg_tmp_970_reg_11331_pp0_it1 & ap_const_lv2_0);
    tmp_976_fu_9725_p2 <= std_logic_vector(unsigned(tmp_975_fu_9718_p3) + unsigned(newIndex3_cast_fu_9686_p1));
    tmp_977_fu_10894_p3 <= (ap_reg_ppstg_out_r_idx_mid2_reg_11093_pp0_it16 & ap_const_lv3_0);
    tmp_978_fu_10905_p2 <= std_logic_vector(unsigned(p_shl21_cast_fu_10901_p1) - unsigned(tmp_5_cast_fu_10891_p1));
    tmp_980_fu_9738_p3 <= (ap_reg_ppstg_tmp_979_reg_11403_pp0_it1 & ap_const_lv3_0);
    tmp_981_fu_9745_p3 <= (ap_reg_ppstg_tmp_979_reg_11403_pp0_it1 & ap_const_lv1_0);
        tmp_982_fu_9752_p1 <= std_logic_vector(resize(signed(tmp_981_fu_9745_p3),6));

    tmp_983_fu_9760_p2 <= std_logic_vector(unsigned(tmp_980_fu_9738_p3) - unsigned(p_shl17_cast_fu_9756_p1));
    tmp_984_fu_9766_p3 <= (ap_reg_ppstg_tmp_979_reg_11403_pp0_it1 & ap_const_lv2_0);
    tmp_985_fu_9773_p2 <= std_logic_vector(unsigned(tmp_984_fu_9766_p3) + unsigned(newIndex4_cast_fu_9734_p1));
    tmp_987_fu_9786_p3 <= (ap_reg_ppstg_tmp_986_reg_11367_pp0_it1 & ap_const_lv3_0);
    tmp_988_fu_9793_p3 <= (ap_reg_ppstg_tmp_986_reg_11367_pp0_it1 & ap_const_lv1_0);
        tmp_989_fu_9800_p1 <= std_logic_vector(resize(signed(tmp_988_fu_9793_p3),6));

    tmp_990_fu_9808_p2 <= std_logic_vector(unsigned(tmp_987_fu_9786_p3) - unsigned(p_shl11_cast_fu_9804_p1));
    tmp_991_fu_9814_p3 <= (ap_reg_ppstg_tmp_986_reg_11367_pp0_it1 & ap_const_lv2_0);
    tmp_992_fu_9821_p2 <= std_logic_vector(unsigned(tmp_991_fu_9814_p3) + unsigned(newIndex5_cast_fu_9782_p1));
    tmp_993_fu_9240_p1 <= grp_fu_8369_p2(4 - 1 downto 0);
    tmp_996_fu_9251_p3 <= (ap_reg_ppstg_tmp_994_reg_11262_pp0_it1 & ap_const_lv1_0);
    tmp_997_fu_9258_p2 <= std_logic_vector(unsigned(p_shl4_cast_fu_9244_p3) - unsigned(tmp_996_fu_9251_p3));
    tmp_998_fu_9271_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_9264_p3) + unsigned(ap_reg_ppstg_tmp_994_reg_11262_pp0_it1));
    tmp_999_fu_8923_p1 <= grp_fu_8144_p2(4 - 1 downto 0);
    tmp_9_fu_8198_p2 <= (slide_in_r_idx_fu_8116_p2 or slide_in_c_idx_0_0_1_fu_8183_p2);
    tmp_cast_fu_10888_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_filter_idx_mid2_reg_11048_pp0_it16),12));
    tmp_s_fu_8090_p2 <= (exitcond8_mid_fu_8070_p2 or exitcond_flatten_fu_8044_p2);

    -- x_0_0_0_address0 assign process. --
    x_0_0_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_0_0_0_address0 <= tmp_1120_cast_fu_10652_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_0_0_address0 <= tmp_1124_cast_fu_10186_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_0_0_address0 <= tmp_1122_cast_fu_10130_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_0_0_address0 <= tmp_1102_cast_fu_9972_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1073_fu_10011_p1))) then 
            x_0_0_0_address0 <= tmp_1110_cast_fu_10024_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_0_0_address0 <= tmp_1096_cast_fu_9870_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_0_0_0_address0 <= tmp_1092_cast_fu_9583_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_0_0_0_address0 <= tmp_1088_cast_fu_9438_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_0_0_0_address0 <= tmp_1084_cast_fu_9310_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_0_0_0_address0 <= tmp_1080_cast_fu_9111_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_0_0_0_address0 <= tmp_1076_cast_fu_8972_p1(6 - 1 downto 0);
        else 
            x_0_0_0_address0 <= "XXXXXX";
        end if; 
    end process;


    -- x_0_0_0_address1 assign process. --
    x_0_0_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_fu_10591_p1))) then 
            x_0_0_0_address1 <= tmp_1118_cast_fu_10603_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_0_0_0_address1 <= tmp_1116_cast_fu_10553_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_0_0_0_address1 <= tmp_1114_cast_fu_10499_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_0_0_0_address1 <= tmp_1101_cast_fu_10286_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_0_0_0_address1 <= tmp_1108_cast_fu_10411_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_0_0_0_address1 <= tmp_1106_cast_fu_10357_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
            x_0_0_0_address1 <= tmp_1100_cast_fu_10263_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1077_fu_10062_p1))) then 
            x_0_0_0_address1 <= tmp_1112_cast_fu_10075_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_0_0_address1 <= tmp_1098_cast_fu_9917_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_0_0_0_address1 <= tmp_1094_cast_fu_9637_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_0_0_0_address1 <= tmp_1090_cast_fu_9491_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_0_0_0_address1 <= tmp_1086_cast_fu_9354_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_0_0_0_address1 <= tmp_1082_cast_fu_9165_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_0_0_0_address1 <= tmp_1078_cast_fu_9023_p1(6 - 1 downto 0);
        else 
            x_0_0_0_address1 <= "XXXXXX";
        end if; 
    end process;


    -- x_0_0_0_ce0 assign process. --
    x_0_0_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_0_0_0_ce0 <= ap_const_logic_1;
        else 
            x_0_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_0_0_0_ce1 assign process. --
    x_0_0_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_fu_10591_p1)))) then 
            x_0_0_0_ce1 <= ap_const_logic_1;
        else 
            x_0_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_0_1_0_address0 assign process. --
    x_0_1_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_0_1_0_address0 <= tmp_1120_cast_fu_10652_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_1_0_address0 <= tmp_1124_cast_fu_10186_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_1_0_address0 <= tmp_1122_cast_fu_10130_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_1_0_address0 <= tmp_1102_cast_fu_9972_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1073_fu_10011_p1))) then 
            x_0_1_0_address0 <= tmp_1110_cast_fu_10024_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_1_0_address0 <= tmp_1096_cast_fu_9870_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_0_1_0_address0 <= tmp_1092_cast_fu_9583_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_0_1_0_address0 <= tmp_1088_cast_fu_9438_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_0_1_0_address0 <= tmp_1084_cast_fu_9310_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_0_1_0_address0 <= tmp_1080_cast_fu_9111_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_0_1_0_address0 <= tmp_1076_cast_fu_8972_p1(6 - 1 downto 0);
        else 
            x_0_1_0_address0 <= "XXXXXX";
        end if; 
    end process;


    -- x_0_1_0_address1 assign process. --
    x_0_1_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_fu_10591_p1))) then 
            x_0_1_0_address1 <= tmp_1118_cast_fu_10603_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_0_1_0_address1 <= tmp_1116_cast_fu_10553_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_0_1_0_address1 <= tmp_1114_cast_fu_10499_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_0_1_0_address1 <= tmp_1101_cast_fu_10286_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_0_1_0_address1 <= tmp_1108_cast_fu_10411_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_0_1_0_address1 <= tmp_1106_cast_fu_10357_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
            x_0_1_0_address1 <= tmp_1100_cast_fu_10263_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1077_fu_10062_p1))) then 
            x_0_1_0_address1 <= tmp_1112_cast_fu_10075_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_1_0_address1 <= tmp_1098_cast_fu_9917_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_0_1_0_address1 <= tmp_1094_cast_fu_9637_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_0_1_0_address1 <= tmp_1090_cast_fu_9491_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_0_1_0_address1 <= tmp_1086_cast_fu_9354_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_0_1_0_address1 <= tmp_1082_cast_fu_9165_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_0_1_0_address1 <= tmp_1078_cast_fu_9023_p1(6 - 1 downto 0);
        else 
            x_0_1_0_address1 <= "XXXXXX";
        end if; 
    end process;


    -- x_0_1_0_ce0 assign process. --
    x_0_1_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_0_1_0_ce0 <= ap_const_logic_1;
        else 
            x_0_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_0_1_0_ce1 assign process. --
    x_0_1_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_fu_10591_p1)))) then 
            x_0_1_0_ce1 <= ap_const_logic_1;
        else 
            x_0_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_0_2_0_address0 assign process. --
    x_0_2_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_0_2_0_address0 <= tmp_1120_cast_fu_10652_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_2_0_address0 <= tmp_1124_cast_fu_10186_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_2_0_address0 <= tmp_1122_cast_fu_10130_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_2_0_address0 <= tmp_1102_cast_fu_9972_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1073_fu_10011_p1))) then 
            x_0_2_0_address0 <= tmp_1110_cast_fu_10024_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_2) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_2_0_address0 <= tmp_1096_cast_fu_9870_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_0_2_0_address0 <= tmp_1092_cast_fu_9583_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_0_2_0_address0 <= tmp_1088_cast_fu_9438_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_0_2_0_address0 <= tmp_1084_cast_fu_9310_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_0_2_0_address0 <= tmp_1080_cast_fu_9111_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_0_2_0_address0 <= tmp_1076_cast_fu_8972_p1(6 - 1 downto 0);
        else 
            x_0_2_0_address0 <= "XXXXXX";
        end if; 
    end process;


    -- x_0_2_0_address1 assign process. --
    x_0_2_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_fu_10591_p1))) then 
            x_0_2_0_address1 <= tmp_1118_cast_fu_10603_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_0_2_0_address1 <= tmp_1116_cast_fu_10553_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_0_2_0_address1 <= tmp_1114_cast_fu_10499_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_0_2_0_address1 <= tmp_1101_cast_fu_10286_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_0_2_0_address1 <= tmp_1108_cast_fu_10411_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_0_2_0_address1 <= tmp_1106_cast_fu_10357_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
            x_0_2_0_address1 <= tmp_1100_cast_fu_10263_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1077_fu_10062_p1))) then 
            x_0_2_0_address1 <= tmp_1112_cast_fu_10075_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_2_0_address1 <= tmp_1098_cast_fu_9917_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_0_2_0_address1 <= tmp_1094_cast_fu_9637_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_0_2_0_address1 <= tmp_1090_cast_fu_9491_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_0_2_0_address1 <= tmp_1086_cast_fu_9354_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_0_2_0_address1 <= tmp_1082_cast_fu_9165_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_0_2_0_address1 <= tmp_1078_cast_fu_9023_p1(6 - 1 downto 0);
        else 
            x_0_2_0_address1 <= "XXXXXX";
        end if; 
    end process;


    -- x_0_2_0_ce0 assign process. --
    x_0_2_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_2) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_0_2_0_ce0 <= ap_const_logic_1;
        else 
            x_0_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_0_2_0_ce1 assign process. --
    x_0_2_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_fu_10591_p1)))) then 
            x_0_2_0_ce1 <= ap_const_logic_1;
        else 
            x_0_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_0_3_0_address0 assign process. --
    x_0_3_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1077_cast_fu_8996_p1, tmp_1081_cast_fu_9135_p1, tmp_1085_cast_fu_9328_p1, tmp_1089_cast_fu_9461_p1, tmp_1093_cast_fu_9607_p1, tmp_1097_cast_fu_9894_p1, tmp_1105_cast_fu_9997_p1, tmp_1111_cast_fu_10048_p1, tmp_1123_cast_fu_10155_p1, tmp_1125_cast_fu_10211_p1, tmp_1121_cast_fu_10675_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_0_3_0_address0 <= tmp_1121_cast_fu_10675_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_3_0_address0 <= tmp_1125_cast_fu_10211_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_3_0_address0 <= tmp_1123_cast_fu_10155_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_3_0_address0 <= tmp_1105_cast_fu_9997_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1073_fu_10011_p1))) then 
            x_0_3_0_address0 <= tmp_1111_cast_fu_10048_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (ap_const_lv4_3 = tmp_1051_reg_13867) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_3_0_address0 <= tmp_1097_cast_fu_9894_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_0_3_0_address0 <= tmp_1093_cast_fu_9607_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_0_3_0_address0 <= tmp_1089_cast_fu_9461_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_0_3_0_address0 <= tmp_1085_cast_fu_9328_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_0_3_0_address0 <= tmp_1081_cast_fu_9135_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_0_3_0_address0 <= tmp_1077_cast_fu_8996_p1(5 - 1 downto 0);
        else 
            x_0_3_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_0_3_0_address1 assign process. --
    x_0_3_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1079_cast_fu_9047_p1, tmp_1083_cast_fu_9189_p1, tmp_1087_cast_fu_9378_p1, tmp_1091_cast_fu_9515_p1, tmp_1095_cast_fu_9661_p1, tmp_1099_cast_fu_9941_p1, tmp_1113_cast_fu_10099_p1, tmp_1103_cast_fu_10309_p1, tmp_1104_cast_fu_10327_p1, tmp_1107_cast_fu_10381_p1, tmp_1109_cast_fu_10435_p1, tmp_1115_cast_fu_10523_p1, tmp_1117_cast_fu_10577_p1, tmp_1119_cast_fu_10626_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_fu_10591_p1))) then 
            x_0_3_0_address1 <= tmp_1119_cast_fu_10626_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_0_3_0_address1 <= tmp_1117_cast_fu_10577_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_0_3_0_address1 <= tmp_1115_cast_fu_10523_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_0_3_0_address1 <= tmp_1104_cast_fu_10327_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_0_3_0_address1 <= tmp_1109_cast_fu_10435_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_0_3_0_address1 <= tmp_1107_cast_fu_10381_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
            x_0_3_0_address1 <= tmp_1103_cast_fu_10309_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1077_fu_10062_p1))) then 
            x_0_3_0_address1 <= tmp_1113_cast_fu_10099_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_3_0_address1 <= tmp_1099_cast_fu_9941_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_0_3_0_address1 <= tmp_1095_cast_fu_9661_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_0_3_0_address1 <= tmp_1091_cast_fu_9515_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_0_3_0_address1 <= tmp_1087_cast_fu_9378_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_0_3_0_address1 <= tmp_1083_cast_fu_9189_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_0_3_0_address1 <= tmp_1079_cast_fu_9047_p1(5 - 1 downto 0);
        else 
            x_0_3_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_0_3_0_ce0 assign process. --
    x_0_3_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (ap_const_lv4_3 = tmp_1051_reg_13867) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_0_3_0_ce0 <= ap_const_logic_1;
        else 
            x_0_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_0_3_0_ce1 assign process. --
    x_0_3_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_fu_10591_p1)))) then 
            x_0_3_0_ce1 <= ap_const_logic_1;
        else 
            x_0_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_0_4_0_address0 assign process. --
    x_0_4_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1077_cast_fu_8996_p1, tmp_1081_cast_fu_9135_p1, tmp_1085_cast_fu_9328_p1, tmp_1089_cast_fu_9461_p1, tmp_1093_cast_fu_9607_p1, tmp_1097_cast_fu_9894_p1, tmp_1105_cast_fu_9997_p1, tmp_1111_cast_fu_10048_p1, tmp_1123_cast_fu_10155_p1, tmp_1125_cast_fu_10211_p1, tmp_1121_cast_fu_10675_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_0_4_0_address0 <= tmp_1121_cast_fu_10675_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_4_0_address0 <= tmp_1125_cast_fu_10211_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_4_0_address0 <= tmp_1123_cast_fu_10155_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_4_0_address0 <= tmp_1105_cast_fu_9997_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_2 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_1 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_0 = tmp_1073_fu_10011_p1)))) then 
            x_0_4_0_address0 <= tmp_1111_cast_fu_10048_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_4_0_address0 <= tmp_1097_cast_fu_9894_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_0_4_0_address0 <= tmp_1093_cast_fu_9607_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_0_4_0_address0 <= tmp_1089_cast_fu_9461_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_0_4_0_address0 <= tmp_1085_cast_fu_9328_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_0_4_0_address0 <= tmp_1081_cast_fu_9135_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_0_4_0_address0 <= tmp_1077_cast_fu_8996_p1(5 - 1 downto 0);
        else 
            x_0_4_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_0_4_0_address1 assign process. --
    x_0_4_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1079_cast_fu_9047_p1, tmp_1083_cast_fu_9189_p1, tmp_1087_cast_fu_9378_p1, tmp_1091_cast_fu_9515_p1, tmp_1095_cast_fu_9661_p1, tmp_1099_cast_fu_9941_p1, tmp_1113_cast_fu_10099_p1, tmp_1103_cast_fu_10309_p1, tmp_1104_cast_fu_10327_p1, tmp_1107_cast_fu_10381_p1, tmp_1109_cast_fu_10435_p1, tmp_1115_cast_fu_10523_p1, tmp_1117_cast_fu_10577_p1, tmp_1119_cast_fu_10626_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_2 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_1 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_0 = tmp_1087_fu_10591_p1)))) then 
            x_0_4_0_address1 <= tmp_1119_cast_fu_10626_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_0_4_0_address1 <= tmp_1117_cast_fu_10577_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_0_4_0_address1 <= tmp_1115_cast_fu_10523_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_0_4_0_address1 <= tmp_1104_cast_fu_10327_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_0_4_0_address1 <= tmp_1109_cast_fu_10435_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_0_4_0_address1 <= tmp_1107_cast_fu_10381_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0))) then 
            x_0_4_0_address1 <= tmp_1103_cast_fu_10309_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_2 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_1 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_0 = tmp_1077_fu_10062_p1)))) then 
            x_0_4_0_address1 <= tmp_1113_cast_fu_10099_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_0_4_0_address1 <= tmp_1099_cast_fu_9941_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_0_4_0_address1 <= tmp_1095_cast_fu_9661_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_0_4_0_address1 <= tmp_1091_cast_fu_9515_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_0_4_0_address1 <= tmp_1087_cast_fu_9378_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_0_4_0_address1 <= tmp_1083_cast_fu_9189_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_0_4_0_address1 <= tmp_1079_cast_fu_9047_p1(5 - 1 downto 0);
        else 
            x_0_4_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_0_4_0_ce0 assign process. --
    x_0_4_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_2 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_1 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_0 = tmp_1073_fu_10011_p1))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_0_4_0_ce0 <= ap_const_logic_1;
        else 
            x_0_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_0_4_0_ce1 assign process. --
    x_0_4_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_2 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_1 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_0 = tmp_1077_fu_10062_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_2 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_1 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_0 = tmp_1087_fu_10591_p1))))) then 
            x_0_4_0_ce1 <= ap_const_logic_1;
        else 
            x_0_4_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_1_0_0_address0 assign process. --
    x_1_0_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_1_0_0_address0 <= tmp_1120_cast_fu_10652_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_0_0_address0 <= tmp_1124_cast_fu_10186_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_0_0_address0 <= tmp_1122_cast_fu_10130_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_0_0_address0 <= tmp_1102_cast_fu_9972_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1073_fu_10011_p1))) then 
            x_1_0_0_address0 <= tmp_1110_cast_fu_10024_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1051_reg_13867 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_0_0_address0 <= tmp_1096_cast_fu_9870_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_1_0_0_address0 <= tmp_1092_cast_fu_9583_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_1_0_0_address0 <= tmp_1088_cast_fu_9438_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_1_0_0_address0 <= tmp_1084_cast_fu_9310_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_1_0_0_address0 <= tmp_1080_cast_fu_9111_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_1_0_0_address0 <= tmp_1076_cast_fu_8972_p1(6 - 1 downto 0);
        else 
            x_1_0_0_address0 <= "XXXXXX";
        end if; 
    end process;


    -- x_1_0_0_address1 assign process. --
    x_1_0_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_fu_10591_p1))) then 
            x_1_0_0_address1 <= tmp_1118_cast_fu_10603_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_1_0_0_address1 <= tmp_1116_cast_fu_10553_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_1_0_0_address1 <= tmp_1114_cast_fu_10499_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_1_0_0_address1 <= tmp_1101_cast_fu_10286_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_1_0_0_address1 <= tmp_1108_cast_fu_10411_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_1_0_0_address1 <= tmp_1106_cast_fu_10357_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0))) then 
            x_1_0_0_address1 <= tmp_1100_cast_fu_10263_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1077_fu_10062_p1))) then 
            x_1_0_0_address1 <= tmp_1112_cast_fu_10075_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_0_0_address1 <= tmp_1098_cast_fu_9917_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_1_0_0_address1 <= tmp_1094_cast_fu_9637_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_1_0_0_address1 <= tmp_1090_cast_fu_9491_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_1_0_0_address1 <= tmp_1086_cast_fu_9354_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_1_0_0_address1 <= tmp_1082_cast_fu_9165_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_1_0_0_address1 <= tmp_1078_cast_fu_9023_p1(6 - 1 downto 0);
        else 
            x_1_0_0_address1 <= "XXXXXX";
        end if; 
    end process;


    -- x_1_0_0_ce0 assign process. --
    x_1_0_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1051_reg_13867 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_1_0_0_ce0 <= ap_const_logic_1;
        else 
            x_1_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_1_0_0_ce1 assign process. --
    x_1_0_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_fu_10591_p1)))) then 
            x_1_0_0_ce1 <= ap_const_logic_1;
        else 
            x_1_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_1_1_0_address0 assign process. --
    x_1_1_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_1_1_0_address0 <= tmp_1120_cast_fu_10652_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_1_0_address0 <= tmp_1124_cast_fu_10186_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_1_0_address0 <= tmp_1122_cast_fu_10130_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_1_0_address0 <= tmp_1102_cast_fu_9972_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1073_fu_10011_p1))) then 
            x_1_1_0_address0 <= tmp_1110_cast_fu_10024_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1051_reg_13867 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_1_0_address0 <= tmp_1096_cast_fu_9870_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_1_1_0_address0 <= tmp_1092_cast_fu_9583_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_1_1_0_address0 <= tmp_1088_cast_fu_9438_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_1_1_0_address0 <= tmp_1084_cast_fu_9310_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_1_1_0_address0 <= tmp_1080_cast_fu_9111_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_1_1_0_address0 <= tmp_1076_cast_fu_8972_p1(6 - 1 downto 0);
        else 
            x_1_1_0_address0 <= "XXXXXX";
        end if; 
    end process;


    -- x_1_1_0_address1 assign process. --
    x_1_1_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_fu_10591_p1))) then 
            x_1_1_0_address1 <= tmp_1118_cast_fu_10603_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_1_1_0_address1 <= tmp_1116_cast_fu_10553_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_1_1_0_address1 <= tmp_1114_cast_fu_10499_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_1_1_0_address1 <= tmp_1101_cast_fu_10286_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_1_1_0_address1 <= tmp_1108_cast_fu_10411_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_1_1_0_address1 <= tmp_1106_cast_fu_10357_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343))) then 
            x_1_1_0_address1 <= tmp_1100_cast_fu_10263_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1077_fu_10062_p1))) then 
            x_1_1_0_address1 <= tmp_1112_cast_fu_10075_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_1_0_address1 <= tmp_1098_cast_fu_9917_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_1_1_0_address1 <= tmp_1094_cast_fu_9637_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_1_1_0_address1 <= tmp_1090_cast_fu_9491_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_1_1_0_address1 <= tmp_1086_cast_fu_9354_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_1_1_0_address1 <= tmp_1082_cast_fu_9165_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_1_1_0_address1 <= tmp_1078_cast_fu_9023_p1(6 - 1 downto 0);
        else 
            x_1_1_0_address1 <= "XXXXXX";
        end if; 
    end process;


    -- x_1_1_0_ce0 assign process. --
    x_1_1_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1051_reg_13867 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_1_1_0_ce0 <= ap_const_logic_1;
        else 
            x_1_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_1_1_0_ce1 assign process. --
    x_1_1_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_fu_10591_p1)))) then 
            x_1_1_0_ce1 <= ap_const_logic_1;
        else 
            x_1_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_1_2_0_address0 assign process. --
    x_1_2_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_1_2_0_address0 <= tmp_1120_cast_fu_10652_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_2_0_address0 <= tmp_1124_cast_fu_10186_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_2_0_address0 <= tmp_1122_cast_fu_10130_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_2_0_address0 <= tmp_1102_cast_fu_9972_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1073_fu_10011_p1))) then 
            x_1_2_0_address0 <= tmp_1110_cast_fu_10024_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1051_reg_13867 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_2_0_address0 <= tmp_1096_cast_fu_9870_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_1_2_0_address0 <= tmp_1092_cast_fu_9583_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_1_2_0_address0 <= tmp_1088_cast_fu_9438_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_1_2_0_address0 <= tmp_1084_cast_fu_9310_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_1_2_0_address0 <= tmp_1080_cast_fu_9111_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_1_2_0_address0 <= tmp_1076_cast_fu_8972_p1(6 - 1 downto 0);
        else 
            x_1_2_0_address0 <= "XXXXXX";
        end if; 
    end process;


    -- x_1_2_0_address1 assign process. --
    x_1_2_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_fu_10591_p1))) then 
            x_1_2_0_address1 <= tmp_1118_cast_fu_10603_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_1_2_0_address1 <= tmp_1116_cast_fu_10553_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_1_2_0_address1 <= tmp_1114_cast_fu_10499_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_1_2_0_address1 <= tmp_1101_cast_fu_10286_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_1_2_0_address1 <= tmp_1108_cast_fu_10411_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_1_2_0_address1 <= tmp_1106_cast_fu_10357_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343))) then 
            x_1_2_0_address1 <= tmp_1100_cast_fu_10263_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1077_fu_10062_p1))) then 
            x_1_2_0_address1 <= tmp_1112_cast_fu_10075_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_2_0_address1 <= tmp_1098_cast_fu_9917_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_1_2_0_address1 <= tmp_1094_cast_fu_9637_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_1_2_0_address1 <= tmp_1090_cast_fu_9491_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_1_2_0_address1 <= tmp_1086_cast_fu_9354_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_1_2_0_address1 <= tmp_1082_cast_fu_9165_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_1_2_0_address1 <= tmp_1078_cast_fu_9023_p1(6 - 1 downto 0);
        else 
            x_1_2_0_address1 <= "XXXXXX";
        end if; 
    end process;


    -- x_1_2_0_ce0 assign process. --
    x_1_2_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1051_reg_13867 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_1_2_0_ce0 <= ap_const_logic_1;
        else 
            x_1_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_1_2_0_ce1 assign process. --
    x_1_2_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_fu_10591_p1)))) then 
            x_1_2_0_ce1 <= ap_const_logic_1;
        else 
            x_1_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_1_3_0_address0 assign process. --
    x_1_3_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1077_cast_fu_8996_p1, tmp_1081_cast_fu_9135_p1, tmp_1085_cast_fu_9328_p1, tmp_1089_cast_fu_9461_p1, tmp_1093_cast_fu_9607_p1, tmp_1097_cast_fu_9894_p1, tmp_1105_cast_fu_9997_p1, tmp_1111_cast_fu_10048_p1, tmp_1123_cast_fu_10155_p1, tmp_1125_cast_fu_10211_p1, tmp_1121_cast_fu_10675_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_1_3_0_address0 <= tmp_1121_cast_fu_10675_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_3_0_address0 <= tmp_1125_cast_fu_10211_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_3_0_address0 <= tmp_1123_cast_fu_10155_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_3_0_address0 <= tmp_1105_cast_fu_9997_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1073_fu_10011_p1))) then 
            x_1_3_0_address0 <= tmp_1111_cast_fu_10048_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (ap_const_lv4_3 = tmp_1051_reg_13867) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_3_0_address0 <= tmp_1097_cast_fu_9894_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_1_3_0_address0 <= tmp_1093_cast_fu_9607_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_1_3_0_address0 <= tmp_1089_cast_fu_9461_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_1_3_0_address0 <= tmp_1085_cast_fu_9328_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_1_3_0_address0 <= tmp_1081_cast_fu_9135_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_1_3_0_address0 <= tmp_1077_cast_fu_8996_p1(5 - 1 downto 0);
        else 
            x_1_3_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_1_3_0_address1 assign process. --
    x_1_3_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1079_cast_fu_9047_p1, tmp_1083_cast_fu_9189_p1, tmp_1087_cast_fu_9378_p1, tmp_1091_cast_fu_9515_p1, tmp_1095_cast_fu_9661_p1, tmp_1099_cast_fu_9941_p1, tmp_1113_cast_fu_10099_p1, tmp_1103_cast_fu_10309_p1, tmp_1104_cast_fu_10327_p1, tmp_1107_cast_fu_10381_p1, tmp_1109_cast_fu_10435_p1, tmp_1115_cast_fu_10523_p1, tmp_1117_cast_fu_10577_p1, tmp_1119_cast_fu_10626_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_fu_10591_p1))) then 
            x_1_3_0_address1 <= tmp_1119_cast_fu_10626_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_1_3_0_address1 <= tmp_1117_cast_fu_10577_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_1_3_0_address1 <= tmp_1115_cast_fu_10523_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_1_3_0_address1 <= tmp_1104_cast_fu_10327_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_1_3_0_address1 <= tmp_1109_cast_fu_10435_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_1_3_0_address1 <= tmp_1107_cast_fu_10381_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343))) then 
            x_1_3_0_address1 <= tmp_1103_cast_fu_10309_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1077_fu_10062_p1))) then 
            x_1_3_0_address1 <= tmp_1113_cast_fu_10099_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_3_0_address1 <= tmp_1099_cast_fu_9941_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_1_3_0_address1 <= tmp_1095_cast_fu_9661_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_1_3_0_address1 <= tmp_1091_cast_fu_9515_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_1_3_0_address1 <= tmp_1087_cast_fu_9378_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_1_3_0_address1 <= tmp_1083_cast_fu_9189_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_1_3_0_address1 <= tmp_1079_cast_fu_9047_p1(5 - 1 downto 0);
        else 
            x_1_3_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_1_3_0_ce0 assign process. --
    x_1_3_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (ap_const_lv4_3 = tmp_1051_reg_13867) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_1_3_0_ce0 <= ap_const_logic_1;
        else 
            x_1_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_1_3_0_ce1 assign process. --
    x_1_3_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_fu_10591_p1)))) then 
            x_1_3_0_ce1 <= ap_const_logic_1;
        else 
            x_1_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_1_4_0_address0 assign process. --
    x_1_4_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1077_cast_fu_8996_p1, tmp_1081_cast_fu_9135_p1, tmp_1085_cast_fu_9328_p1, tmp_1089_cast_fu_9461_p1, tmp_1093_cast_fu_9607_p1, tmp_1097_cast_fu_9894_p1, tmp_1105_cast_fu_9997_p1, tmp_1111_cast_fu_10048_p1, tmp_1123_cast_fu_10155_p1, tmp_1125_cast_fu_10211_p1, tmp_1121_cast_fu_10675_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_1_4_0_address0 <= tmp_1121_cast_fu_10675_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_4_0_address0 <= tmp_1125_cast_fu_10211_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_4_0_address0 <= tmp_1123_cast_fu_10155_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_4_0_address0 <= tmp_1105_cast_fu_9997_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_2 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_1 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_0 = tmp_1073_fu_10011_p1)))) then 
            x_1_4_0_address0 <= tmp_1111_cast_fu_10048_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_4_0_address0 <= tmp_1097_cast_fu_9894_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_1_4_0_address0 <= tmp_1093_cast_fu_9607_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_1_4_0_address0 <= tmp_1089_cast_fu_9461_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_1_4_0_address0 <= tmp_1085_cast_fu_9328_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_1_4_0_address0 <= tmp_1081_cast_fu_9135_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_1_4_0_address0 <= tmp_1077_cast_fu_8996_p1(5 - 1 downto 0);
        else 
            x_1_4_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_1_4_0_address1 assign process. --
    x_1_4_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1079_cast_fu_9047_p1, tmp_1083_cast_fu_9189_p1, tmp_1087_cast_fu_9378_p1, tmp_1091_cast_fu_9515_p1, tmp_1095_cast_fu_9661_p1, tmp_1099_cast_fu_9941_p1, tmp_1113_cast_fu_10099_p1, tmp_1103_cast_fu_10309_p1, tmp_1104_cast_fu_10327_p1, tmp_1107_cast_fu_10381_p1, tmp_1109_cast_fu_10435_p1, tmp_1115_cast_fu_10523_p1, tmp_1117_cast_fu_10577_p1, tmp_1119_cast_fu_10626_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_2 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_1 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_0 = tmp_1087_fu_10591_p1)))) then 
            x_1_4_0_address1 <= tmp_1119_cast_fu_10626_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_1_4_0_address1 <= tmp_1117_cast_fu_10577_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_1_4_0_address1 <= tmp_1115_cast_fu_10523_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_1_4_0_address1 <= tmp_1104_cast_fu_10327_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_1_4_0_address1 <= tmp_1109_cast_fu_10435_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_1_4_0_address1 <= tmp_1107_cast_fu_10381_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)))) then 
            x_1_4_0_address1 <= tmp_1103_cast_fu_10309_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_2 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_1 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_0 = tmp_1077_fu_10062_p1)))) then 
            x_1_4_0_address1 <= tmp_1113_cast_fu_10099_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_1_4_0_address1 <= tmp_1099_cast_fu_9941_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_1_4_0_address1 <= tmp_1095_cast_fu_9661_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_1_4_0_address1 <= tmp_1091_cast_fu_9515_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_1_4_0_address1 <= tmp_1087_cast_fu_9378_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_1_4_0_address1 <= tmp_1083_cast_fu_9189_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_1_4_0_address1 <= tmp_1079_cast_fu_9047_p1(5 - 1 downto 0);
        else 
            x_1_4_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_1_4_0_ce0 assign process. --
    x_1_4_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_2 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_1 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_0 = tmp_1073_fu_10011_p1))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_1_4_0_ce0 <= ap_const_logic_1;
        else 
            x_1_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_1_4_0_ce1 assign process. --
    x_1_4_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_2 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_1 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_0 = tmp_1077_fu_10062_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_2 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_1 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_0 = tmp_1087_fu_10591_p1))))) then 
            x_1_4_0_ce1 <= ap_const_logic_1;
        else 
            x_1_4_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_2_0_0_address0 assign process. --
    x_2_0_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_2_0_0_address0 <= tmp_1120_cast_fu_10652_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_0_0_address0 <= tmp_1124_cast_fu_10186_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_0_0_address0 <= tmp_1122_cast_fu_10130_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_0_0_address0 <= tmp_1102_cast_fu_9972_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1073_fu_10011_p1))) then 
            x_2_0_0_address0 <= tmp_1110_cast_fu_10024_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1051_reg_13867 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_0_0_address0 <= tmp_1096_cast_fu_9870_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_2_0_0_address0 <= tmp_1092_cast_fu_9583_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_2_0_0_address0 <= tmp_1088_cast_fu_9438_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_2_0_0_address0 <= tmp_1084_cast_fu_9310_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_2_0_0_address0 <= tmp_1080_cast_fu_9111_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_2_0_0_address0 <= tmp_1076_cast_fu_8972_p1(6 - 1 downto 0);
        else 
            x_2_0_0_address0 <= "XXXXXX";
        end if; 
    end process;


    -- x_2_0_0_address1 assign process. --
    x_2_0_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_fu_10591_p1))) then 
            x_2_0_0_address1 <= tmp_1118_cast_fu_10603_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_2_0_0_address1 <= tmp_1116_cast_fu_10553_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_2_0_0_address1 <= tmp_1114_cast_fu_10499_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_2_0_0_address1 <= tmp_1101_cast_fu_10286_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_2_0_0_address1 <= tmp_1108_cast_fu_10411_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_2_0_0_address1 <= tmp_1106_cast_fu_10357_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0))) then 
            x_2_0_0_address1 <= tmp_1100_cast_fu_10263_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1077_fu_10062_p1))) then 
            x_2_0_0_address1 <= tmp_1112_cast_fu_10075_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_0_0_address1 <= tmp_1098_cast_fu_9917_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_2_0_0_address1 <= tmp_1094_cast_fu_9637_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_2_0_0_address1 <= tmp_1090_cast_fu_9491_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_2_0_0_address1 <= tmp_1086_cast_fu_9354_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_2_0_0_address1 <= tmp_1082_cast_fu_9165_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_2_0_0_address1 <= tmp_1078_cast_fu_9023_p1(6 - 1 downto 0);
        else 
            x_2_0_0_address1 <= "XXXXXX";
        end if; 
    end process;


    -- x_2_0_0_ce0 assign process. --
    x_2_0_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1051_reg_13867 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_2_0_0_ce0 <= ap_const_logic_1;
        else 
            x_2_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_2_0_0_ce1 assign process. --
    x_2_0_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_fu_10591_p1)))) then 
            x_2_0_0_ce1 <= ap_const_logic_1;
        else 
            x_2_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_2_1_0_address0 assign process. --
    x_2_1_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_2_1_0_address0 <= tmp_1120_cast_fu_10652_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_1_0_address0 <= tmp_1124_cast_fu_10186_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_1_0_address0 <= tmp_1122_cast_fu_10130_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_1_0_address0 <= tmp_1102_cast_fu_9972_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1073_fu_10011_p1))) then 
            x_2_1_0_address0 <= tmp_1110_cast_fu_10024_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1051_reg_13867 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_1_0_address0 <= tmp_1096_cast_fu_9870_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_2_1_0_address0 <= tmp_1092_cast_fu_9583_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_2_1_0_address0 <= tmp_1088_cast_fu_9438_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_2_1_0_address0 <= tmp_1084_cast_fu_9310_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_2_1_0_address0 <= tmp_1080_cast_fu_9111_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_2_1_0_address0 <= tmp_1076_cast_fu_8972_p1(6 - 1 downto 0);
        else 
            x_2_1_0_address0 <= "XXXXXX";
        end if; 
    end process;


    -- x_2_1_0_address1 assign process. --
    x_2_1_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_fu_10591_p1))) then 
            x_2_1_0_address1 <= tmp_1118_cast_fu_10603_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_2_1_0_address1 <= tmp_1116_cast_fu_10553_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_2_1_0_address1 <= tmp_1114_cast_fu_10499_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_2_1_0_address1 <= tmp_1101_cast_fu_10286_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_2_1_0_address1 <= tmp_1108_cast_fu_10411_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_2_1_0_address1 <= tmp_1106_cast_fu_10357_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343))) then 
            x_2_1_0_address1 <= tmp_1100_cast_fu_10263_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1077_fu_10062_p1))) then 
            x_2_1_0_address1 <= tmp_1112_cast_fu_10075_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_1_0_address1 <= tmp_1098_cast_fu_9917_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_2_1_0_address1 <= tmp_1094_cast_fu_9637_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_2_1_0_address1 <= tmp_1090_cast_fu_9491_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_2_1_0_address1 <= tmp_1086_cast_fu_9354_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_2_1_0_address1 <= tmp_1082_cast_fu_9165_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_2_1_0_address1 <= tmp_1078_cast_fu_9023_p1(6 - 1 downto 0);
        else 
            x_2_1_0_address1 <= "XXXXXX";
        end if; 
    end process;


    -- x_2_1_0_ce0 assign process. --
    x_2_1_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1051_reg_13867 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_2_1_0_ce0 <= ap_const_logic_1;
        else 
            x_2_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_2_1_0_ce1 assign process. --
    x_2_1_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_fu_10591_p1)))) then 
            x_2_1_0_ce1 <= ap_const_logic_1;
        else 
            x_2_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_2_2_0_address0 assign process. --
    x_2_2_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_2_2_0_address0 <= tmp_1120_cast_fu_10652_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_2_0_address0 <= tmp_1124_cast_fu_10186_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_2_0_address0 <= tmp_1122_cast_fu_10130_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_2_0_address0 <= tmp_1102_cast_fu_9972_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1073_fu_10011_p1))) then 
            x_2_2_0_address0 <= tmp_1110_cast_fu_10024_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1051_reg_13867 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_2_0_address0 <= tmp_1096_cast_fu_9870_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_2_2_0_address0 <= tmp_1092_cast_fu_9583_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_2_2_0_address0 <= tmp_1088_cast_fu_9438_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_2_2_0_address0 <= tmp_1084_cast_fu_9310_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_2_2_0_address0 <= tmp_1080_cast_fu_9111_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_2_2_0_address0 <= tmp_1076_cast_fu_8972_p1(6 - 1 downto 0);
        else 
            x_2_2_0_address0 <= "XXXXXX";
        end if; 
    end process;


    -- x_2_2_0_address1 assign process. --
    x_2_2_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_fu_10591_p1))) then 
            x_2_2_0_address1 <= tmp_1118_cast_fu_10603_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_2_2_0_address1 <= tmp_1116_cast_fu_10553_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_2_2_0_address1 <= tmp_1114_cast_fu_10499_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_2_2_0_address1 <= tmp_1101_cast_fu_10286_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_2_2_0_address1 <= tmp_1108_cast_fu_10411_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_2_2_0_address1 <= tmp_1106_cast_fu_10357_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343))) then 
            x_2_2_0_address1 <= tmp_1100_cast_fu_10263_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1077_fu_10062_p1))) then 
            x_2_2_0_address1 <= tmp_1112_cast_fu_10075_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_2_0_address1 <= tmp_1098_cast_fu_9917_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_2_2_0_address1 <= tmp_1094_cast_fu_9637_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_2_2_0_address1 <= tmp_1090_cast_fu_9491_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_2_2_0_address1 <= tmp_1086_cast_fu_9354_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_2_2_0_address1 <= tmp_1082_cast_fu_9165_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_2_2_0_address1 <= tmp_1078_cast_fu_9023_p1(6 - 1 downto 0);
        else 
            x_2_2_0_address1 <= "XXXXXX";
        end if; 
    end process;


    -- x_2_2_0_ce0 assign process. --
    x_2_2_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1051_reg_13867 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_2_2_0_ce0 <= ap_const_logic_1;
        else 
            x_2_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_2_2_0_ce1 assign process. --
    x_2_2_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_fu_10591_p1)))) then 
            x_2_2_0_ce1 <= ap_const_logic_1;
        else 
            x_2_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_2_3_0_address0 assign process. --
    x_2_3_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1077_cast_fu_8996_p1, tmp_1081_cast_fu_9135_p1, tmp_1085_cast_fu_9328_p1, tmp_1089_cast_fu_9461_p1, tmp_1093_cast_fu_9607_p1, tmp_1097_cast_fu_9894_p1, tmp_1105_cast_fu_9997_p1, tmp_1111_cast_fu_10048_p1, tmp_1123_cast_fu_10155_p1, tmp_1125_cast_fu_10211_p1, tmp_1121_cast_fu_10675_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_2_3_0_address0 <= tmp_1121_cast_fu_10675_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_3_0_address0 <= tmp_1125_cast_fu_10211_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_3_0_address0 <= tmp_1123_cast_fu_10155_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_3_0_address0 <= tmp_1105_cast_fu_9997_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1073_fu_10011_p1))) then 
            x_2_3_0_address0 <= tmp_1111_cast_fu_10048_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (ap_const_lv4_3 = tmp_1051_reg_13867) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_3_0_address0 <= tmp_1097_cast_fu_9894_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_2_3_0_address0 <= tmp_1093_cast_fu_9607_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_2_3_0_address0 <= tmp_1089_cast_fu_9461_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_2_3_0_address0 <= tmp_1085_cast_fu_9328_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_2_3_0_address0 <= tmp_1081_cast_fu_9135_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_2_3_0_address0 <= tmp_1077_cast_fu_8996_p1(5 - 1 downto 0);
        else 
            x_2_3_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_2_3_0_address1 assign process. --
    x_2_3_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1079_cast_fu_9047_p1, tmp_1083_cast_fu_9189_p1, tmp_1087_cast_fu_9378_p1, tmp_1091_cast_fu_9515_p1, tmp_1095_cast_fu_9661_p1, tmp_1099_cast_fu_9941_p1, tmp_1113_cast_fu_10099_p1, tmp_1103_cast_fu_10309_p1, tmp_1104_cast_fu_10327_p1, tmp_1107_cast_fu_10381_p1, tmp_1109_cast_fu_10435_p1, tmp_1115_cast_fu_10523_p1, tmp_1117_cast_fu_10577_p1, tmp_1119_cast_fu_10626_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_fu_10591_p1))) then 
            x_2_3_0_address1 <= tmp_1119_cast_fu_10626_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_2_3_0_address1 <= tmp_1117_cast_fu_10577_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_2_3_0_address1 <= tmp_1115_cast_fu_10523_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_2_3_0_address1 <= tmp_1104_cast_fu_10327_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_2_3_0_address1 <= tmp_1109_cast_fu_10435_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_2_3_0_address1 <= tmp_1107_cast_fu_10381_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343))) then 
            x_2_3_0_address1 <= tmp_1103_cast_fu_10309_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1077_fu_10062_p1))) then 
            x_2_3_0_address1 <= tmp_1113_cast_fu_10099_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_3_0_address1 <= tmp_1099_cast_fu_9941_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_2_3_0_address1 <= tmp_1095_cast_fu_9661_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_2_3_0_address1 <= tmp_1091_cast_fu_9515_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_2_3_0_address1 <= tmp_1087_cast_fu_9378_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_2_3_0_address1 <= tmp_1083_cast_fu_9189_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_2_3_0_address1 <= tmp_1079_cast_fu_9047_p1(5 - 1 downto 0);
        else 
            x_2_3_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_2_3_0_ce0 assign process. --
    x_2_3_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (ap_const_lv4_3 = tmp_1051_reg_13867) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_2_3_0_ce0 <= ap_const_logic_1;
        else 
            x_2_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_2_3_0_ce1 assign process. --
    x_2_3_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_fu_10591_p1)))) then 
            x_2_3_0_ce1 <= ap_const_logic_1;
        else 
            x_2_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_2_4_0_address0 assign process. --
    x_2_4_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1077_cast_fu_8996_p1, tmp_1081_cast_fu_9135_p1, tmp_1085_cast_fu_9328_p1, tmp_1089_cast_fu_9461_p1, tmp_1093_cast_fu_9607_p1, tmp_1097_cast_fu_9894_p1, tmp_1105_cast_fu_9997_p1, tmp_1111_cast_fu_10048_p1, tmp_1123_cast_fu_10155_p1, tmp_1125_cast_fu_10211_p1, tmp_1121_cast_fu_10675_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_2_4_0_address0 <= tmp_1121_cast_fu_10675_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_4_0_address0 <= tmp_1125_cast_fu_10211_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_4_0_address0 <= tmp_1123_cast_fu_10155_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_4_0_address0 <= tmp_1105_cast_fu_9997_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_2 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_1 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_0 = tmp_1073_fu_10011_p1)))) then 
            x_2_4_0_address0 <= tmp_1111_cast_fu_10048_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_4_0_address0 <= tmp_1097_cast_fu_9894_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_2_4_0_address0 <= tmp_1093_cast_fu_9607_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_2_4_0_address0 <= tmp_1089_cast_fu_9461_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_2_4_0_address0 <= tmp_1085_cast_fu_9328_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_2_4_0_address0 <= tmp_1081_cast_fu_9135_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_2_4_0_address0 <= tmp_1077_cast_fu_8996_p1(5 - 1 downto 0);
        else 
            x_2_4_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_2_4_0_address1 assign process. --
    x_2_4_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1079_cast_fu_9047_p1, tmp_1083_cast_fu_9189_p1, tmp_1087_cast_fu_9378_p1, tmp_1091_cast_fu_9515_p1, tmp_1095_cast_fu_9661_p1, tmp_1099_cast_fu_9941_p1, tmp_1113_cast_fu_10099_p1, tmp_1103_cast_fu_10309_p1, tmp_1104_cast_fu_10327_p1, tmp_1107_cast_fu_10381_p1, tmp_1109_cast_fu_10435_p1, tmp_1115_cast_fu_10523_p1, tmp_1117_cast_fu_10577_p1, tmp_1119_cast_fu_10626_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_2 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_1 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_0 = tmp_1087_fu_10591_p1)))) then 
            x_2_4_0_address1 <= tmp_1119_cast_fu_10626_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_2_4_0_address1 <= tmp_1117_cast_fu_10577_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_2_4_0_address1 <= tmp_1115_cast_fu_10523_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_2_4_0_address1 <= tmp_1104_cast_fu_10327_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_2_4_0_address1 <= tmp_1109_cast_fu_10435_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_2_4_0_address1 <= tmp_1107_cast_fu_10381_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)))) then 
            x_2_4_0_address1 <= tmp_1103_cast_fu_10309_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_2 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_1 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_0 = tmp_1077_fu_10062_p1)))) then 
            x_2_4_0_address1 <= tmp_1113_cast_fu_10099_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_2_4_0_address1 <= tmp_1099_cast_fu_9941_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_2_4_0_address1 <= tmp_1095_cast_fu_9661_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_2_4_0_address1 <= tmp_1091_cast_fu_9515_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_2_4_0_address1 <= tmp_1087_cast_fu_9378_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_2_4_0_address1 <= tmp_1083_cast_fu_9189_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_2_4_0_address1 <= tmp_1079_cast_fu_9047_p1(5 - 1 downto 0);
        else 
            x_2_4_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_2_4_0_ce0 assign process. --
    x_2_4_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_2 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_1 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_0 = tmp_1073_fu_10011_p1))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_2_4_0_ce0 <= ap_const_logic_1;
        else 
            x_2_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_2_4_0_ce1 assign process. --
    x_2_4_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_2 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_1 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_0 = tmp_1077_fu_10062_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_2 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_1 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_0 = tmp_1087_fu_10591_p1))))) then 
            x_2_4_0_ce1 <= ap_const_logic_1;
        else 
            x_2_4_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_3_0_0_address0 assign process. --
    x_3_0_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_3_0_0_address0 <= tmp_1120_cast_fu_10652_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_0_0_address0 <= tmp_1124_cast_fu_10186_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_0_0_address0 <= tmp_1122_cast_fu_10130_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_0_0_address0 <= tmp_1102_cast_fu_9972_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1073_fu_10011_p1))) then 
            x_3_0_0_address0 <= tmp_1110_cast_fu_10024_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1051_reg_13867 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_0_0_address0 <= tmp_1096_cast_fu_9870_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_3_0_0_address0 <= tmp_1092_cast_fu_9583_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_3_0_0_address0 <= tmp_1088_cast_fu_9438_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_3_0_0_address0 <= tmp_1084_cast_fu_9310_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_3_0_0_address0 <= tmp_1080_cast_fu_9111_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_3_0_0_address0 <= tmp_1076_cast_fu_8972_p1(5 - 1 downto 0);
        else 
            x_3_0_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_3_0_0_address1 assign process. --
    x_3_0_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_fu_10591_p1))) then 
            x_3_0_0_address1 <= tmp_1118_cast_fu_10603_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_3_0_0_address1 <= tmp_1116_cast_fu_10553_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_3_0_0_address1 <= tmp_1114_cast_fu_10499_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_3_0_0_address1 <= tmp_1101_cast_fu_10286_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_3_0_0_address1 <= tmp_1108_cast_fu_10411_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_3_0_0_address1 <= tmp_1106_cast_fu_10357_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0))) then 
            x_3_0_0_address1 <= tmp_1100_cast_fu_10263_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1077_fu_10062_p1))) then 
            x_3_0_0_address1 <= tmp_1112_cast_fu_10075_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_0_0_address1 <= tmp_1098_cast_fu_9917_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_3_0_0_address1 <= tmp_1094_cast_fu_9637_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_3_0_0_address1 <= tmp_1090_cast_fu_9491_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_3_0_0_address1 <= tmp_1086_cast_fu_9354_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_3_0_0_address1 <= tmp_1082_cast_fu_9165_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_3_0_0_address1 <= tmp_1078_cast_fu_9023_p1(5 - 1 downto 0);
        else 
            x_3_0_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_3_0_0_ce0 assign process. --
    x_3_0_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1051_reg_13867 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_3_0_0_ce0 <= ap_const_logic_1;
        else 
            x_3_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_3_0_0_ce1 assign process. --
    x_3_0_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_fu_10591_p1)))) then 
            x_3_0_0_ce1 <= ap_const_logic_1;
        else 
            x_3_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_3_1_0_address0 assign process. --
    x_3_1_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_3_1_0_address0 <= tmp_1120_cast_fu_10652_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_1_0_address0 <= tmp_1124_cast_fu_10186_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_1_0_address0 <= tmp_1122_cast_fu_10130_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_1_0_address0 <= tmp_1102_cast_fu_9972_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1073_fu_10011_p1))) then 
            x_3_1_0_address0 <= tmp_1110_cast_fu_10024_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1051_reg_13867 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_1_0_address0 <= tmp_1096_cast_fu_9870_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_3_1_0_address0 <= tmp_1092_cast_fu_9583_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_3_1_0_address0 <= tmp_1088_cast_fu_9438_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_3_1_0_address0 <= tmp_1084_cast_fu_9310_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_3_1_0_address0 <= tmp_1080_cast_fu_9111_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_3_1_0_address0 <= tmp_1076_cast_fu_8972_p1(5 - 1 downto 0);
        else 
            x_3_1_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_3_1_0_address1 assign process. --
    x_3_1_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_fu_10591_p1))) then 
            x_3_1_0_address1 <= tmp_1118_cast_fu_10603_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_3_1_0_address1 <= tmp_1116_cast_fu_10553_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_3_1_0_address1 <= tmp_1114_cast_fu_10499_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_3_1_0_address1 <= tmp_1101_cast_fu_10286_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_3_1_0_address1 <= tmp_1108_cast_fu_10411_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_3_1_0_address1 <= tmp_1106_cast_fu_10357_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343))) then 
            x_3_1_0_address1 <= tmp_1100_cast_fu_10263_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1077_fu_10062_p1))) then 
            x_3_1_0_address1 <= tmp_1112_cast_fu_10075_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_1_0_address1 <= tmp_1098_cast_fu_9917_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_3_1_0_address1 <= tmp_1094_cast_fu_9637_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_3_1_0_address1 <= tmp_1090_cast_fu_9491_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_3_1_0_address1 <= tmp_1086_cast_fu_9354_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_3_1_0_address1 <= tmp_1082_cast_fu_9165_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_3_1_0_address1 <= tmp_1078_cast_fu_9023_p1(5 - 1 downto 0);
        else 
            x_3_1_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_3_1_0_ce0 assign process. --
    x_3_1_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1051_reg_13867 = ap_const_lv4_1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_3_1_0_ce0 <= ap_const_logic_1;
        else 
            x_3_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_3_1_0_ce1 assign process. --
    x_3_1_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_fu_10591_p1)))) then 
            x_3_1_0_ce1 <= ap_const_logic_1;
        else 
            x_3_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_3_2_0_address0 assign process. --
    x_3_2_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_3_2_0_address0 <= tmp_1120_cast_fu_10652_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_2_0_address0 <= tmp_1124_cast_fu_10186_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_2_0_address0 <= tmp_1122_cast_fu_10130_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_2_0_address0 <= tmp_1102_cast_fu_9972_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1073_fu_10011_p1))) then 
            x_3_2_0_address0 <= tmp_1110_cast_fu_10024_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1051_reg_13867 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_2_0_address0 <= tmp_1096_cast_fu_9870_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_3_2_0_address0 <= tmp_1092_cast_fu_9583_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_3_2_0_address0 <= tmp_1088_cast_fu_9438_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_3_2_0_address0 <= tmp_1084_cast_fu_9310_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_3_2_0_address0 <= tmp_1080_cast_fu_9111_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_3_2_0_address0 <= tmp_1076_cast_fu_8972_p1(5 - 1 downto 0);
        else 
            x_3_2_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_3_2_0_address1 assign process. --
    x_3_2_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_fu_10591_p1))) then 
            x_3_2_0_address1 <= tmp_1118_cast_fu_10603_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_3_2_0_address1 <= tmp_1116_cast_fu_10553_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_3_2_0_address1 <= tmp_1114_cast_fu_10499_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_3_2_0_address1 <= tmp_1101_cast_fu_10286_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_3_2_0_address1 <= tmp_1108_cast_fu_10411_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_3_2_0_address1 <= tmp_1106_cast_fu_10357_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343))) then 
            x_3_2_0_address1 <= tmp_1100_cast_fu_10263_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1077_fu_10062_p1))) then 
            x_3_2_0_address1 <= tmp_1112_cast_fu_10075_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_2_0_address1 <= tmp_1098_cast_fu_9917_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_3_2_0_address1 <= tmp_1094_cast_fu_9637_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_3_2_0_address1 <= tmp_1090_cast_fu_9491_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_3_2_0_address1 <= tmp_1086_cast_fu_9354_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_3_2_0_address1 <= tmp_1082_cast_fu_9165_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_3_2_0_address1 <= tmp_1078_cast_fu_9023_p1(5 - 1 downto 0);
        else 
            x_3_2_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_3_2_0_ce0 assign process. --
    x_3_2_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1051_reg_13867 = ap_const_lv4_2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_3_2_0_ce0 <= ap_const_logic_1;
        else 
            x_3_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_3_2_0_ce1 assign process. --
    x_3_2_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_fu_10591_p1)))) then 
            x_3_2_0_ce1 <= ap_const_logic_1;
        else 
            x_3_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_3_3_0_address0 assign process. --
    x_3_3_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1077_cast_fu_8996_p1, tmp_1081_cast_fu_9135_p1, tmp_1085_cast_fu_9328_p1, tmp_1089_cast_fu_9461_p1, tmp_1093_cast_fu_9607_p1, tmp_1097_cast_fu_9894_p1, tmp_1105_cast_fu_9997_p1, tmp_1111_cast_fu_10048_p1, tmp_1123_cast_fu_10155_p1, tmp_1125_cast_fu_10211_p1, tmp_1121_cast_fu_10675_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_3_3_0_address0 <= tmp_1121_cast_fu_10675_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_3_0_address0 <= tmp_1125_cast_fu_10211_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_3_0_address0 <= tmp_1123_cast_fu_10155_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_3_0_address0 <= tmp_1105_cast_fu_9997_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1073_fu_10011_p1))) then 
            x_3_3_0_address0 <= tmp_1111_cast_fu_10048_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1051_reg_13867) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_3_0_address0 <= tmp_1097_cast_fu_9894_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_3_3_0_address0 <= tmp_1093_cast_fu_9607_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_3_3_0_address0 <= tmp_1089_cast_fu_9461_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_3_3_0_address0 <= tmp_1085_cast_fu_9328_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_3_3_0_address0 <= tmp_1081_cast_fu_9135_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_3_3_0_address0 <= tmp_1077_cast_fu_8996_p1(5 - 1 downto 0);
        else 
            x_3_3_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_3_3_0_address1 assign process. --
    x_3_3_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1079_cast_fu_9047_p1, tmp_1083_cast_fu_9189_p1, tmp_1087_cast_fu_9378_p1, tmp_1091_cast_fu_9515_p1, tmp_1095_cast_fu_9661_p1, tmp_1099_cast_fu_9941_p1, tmp_1113_cast_fu_10099_p1, tmp_1103_cast_fu_10309_p1, tmp_1104_cast_fu_10327_p1, tmp_1107_cast_fu_10381_p1, tmp_1109_cast_fu_10435_p1, tmp_1115_cast_fu_10523_p1, tmp_1117_cast_fu_10577_p1, tmp_1119_cast_fu_10626_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_fu_10591_p1))) then 
            x_3_3_0_address1 <= tmp_1119_cast_fu_10626_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_3_3_0_address1 <= tmp_1117_cast_fu_10577_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_3_3_0_address1 <= tmp_1115_cast_fu_10523_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_3_3_0_address1 <= tmp_1104_cast_fu_10327_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_3_3_0_address1 <= tmp_1109_cast_fu_10435_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_3_3_0_address1 <= tmp_1107_cast_fu_10381_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343))) then 
            x_3_3_0_address1 <= tmp_1103_cast_fu_10309_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1077_fu_10062_p1))) then 
            x_3_3_0_address1 <= tmp_1113_cast_fu_10099_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_3_0_address1 <= tmp_1099_cast_fu_9941_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_3_3_0_address1 <= tmp_1095_cast_fu_9661_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_3_3_0_address1 <= tmp_1091_cast_fu_9515_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_3_3_0_address1 <= tmp_1087_cast_fu_9378_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_3_3_0_address1 <= tmp_1083_cast_fu_9189_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_3_3_0_address1 <= tmp_1079_cast_fu_9047_p1(5 - 1 downto 0);
        else 
            x_3_3_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_3_3_0_ce0 assign process. --
    x_3_3_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1051_reg_13867) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_3_3_0_ce0 <= ap_const_logic_1;
        else 
            x_3_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_3_3_0_ce1 assign process. --
    x_3_3_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_fu_10591_p1)))) then 
            x_3_3_0_ce1 <= ap_const_logic_1;
        else 
            x_3_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_3_4_0_address0 assign process. --
    x_3_4_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1077_cast_fu_8996_p1, tmp_1081_cast_fu_9135_p1, tmp_1085_cast_fu_9328_p1, tmp_1089_cast_fu_9461_p1, tmp_1093_cast_fu_9607_p1, tmp_1097_cast_fu_9894_p1, tmp_1105_cast_fu_9997_p1, tmp_1111_cast_fu_10048_p1, tmp_1123_cast_fu_10155_p1, tmp_1125_cast_fu_10211_p1, tmp_1121_cast_fu_10675_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_3_4_0_address0 <= tmp_1121_cast_fu_10675_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_4_0_address0 <= tmp_1125_cast_fu_10211_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_4_0_address0 <= tmp_1123_cast_fu_10155_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_4_0_address0 <= tmp_1105_cast_fu_9997_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_2 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_1 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_0 = tmp_1073_fu_10011_p1)))) then 
            x_3_4_0_address0 <= tmp_1111_cast_fu_10048_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_4_0_address0 <= tmp_1097_cast_fu_9894_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_3_4_0_address0 <= tmp_1093_cast_fu_9607_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_3_4_0_address0 <= tmp_1089_cast_fu_9461_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_3_4_0_address0 <= tmp_1085_cast_fu_9328_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_3_4_0_address0 <= tmp_1081_cast_fu_9135_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_3_4_0_address0 <= tmp_1077_cast_fu_8996_p1(5 - 1 downto 0);
        else 
            x_3_4_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_3_4_0_address1 assign process. --
    x_3_4_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1079_cast_fu_9047_p1, tmp_1083_cast_fu_9189_p1, tmp_1087_cast_fu_9378_p1, tmp_1091_cast_fu_9515_p1, tmp_1095_cast_fu_9661_p1, tmp_1099_cast_fu_9941_p1, tmp_1113_cast_fu_10099_p1, tmp_1103_cast_fu_10309_p1, tmp_1104_cast_fu_10327_p1, tmp_1107_cast_fu_10381_p1, tmp_1109_cast_fu_10435_p1, tmp_1115_cast_fu_10523_p1, tmp_1117_cast_fu_10577_p1, tmp_1119_cast_fu_10626_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_2 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_1 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_0 = tmp_1087_fu_10591_p1)))) then 
            x_3_4_0_address1 <= tmp_1119_cast_fu_10626_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_3_4_0_address1 <= tmp_1117_cast_fu_10577_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_3_4_0_address1 <= tmp_1115_cast_fu_10523_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_3_4_0_address1 <= tmp_1104_cast_fu_10327_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_3_4_0_address1 <= tmp_1109_cast_fu_10435_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_3_4_0_address1 <= tmp_1107_cast_fu_10381_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)))) then 
            x_3_4_0_address1 <= tmp_1103_cast_fu_10309_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_2 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_1 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_0 = tmp_1077_fu_10062_p1)))) then 
            x_3_4_0_address1 <= tmp_1113_cast_fu_10099_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_3_4_0_address1 <= tmp_1099_cast_fu_9941_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_3_4_0_address1 <= tmp_1095_cast_fu_9661_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_3_4_0_address1 <= tmp_1091_cast_fu_9515_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_3_4_0_address1 <= tmp_1087_cast_fu_9378_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_3_4_0_address1 <= tmp_1083_cast_fu_9189_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_3_4_0_address1 <= tmp_1079_cast_fu_9047_p1(5 - 1 downto 0);
        else 
            x_3_4_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_3_4_0_ce0 assign process. --
    x_3_4_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_2 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_1 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_0 = tmp_1073_fu_10011_p1))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_3_4_0_ce0 <= ap_const_logic_1;
        else 
            x_3_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_3_4_0_ce1 assign process. --
    x_3_4_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_2 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_1 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_0 = tmp_1077_fu_10062_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_1) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_2 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_1 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_0 = tmp_1087_fu_10591_p1))))) then 
            x_3_4_0_ce1 <= ap_const_logic_1;
        else 
            x_3_4_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_4_0_0_address0 assign process. --
    x_4_0_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_4_0_0_address0 <= tmp_1120_cast_fu_10652_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_0_0_address0 <= tmp_1124_cast_fu_10186_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_0_0_address0 <= tmp_1122_cast_fu_10130_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_0_0_address0 <= tmp_1102_cast_fu_9972_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1073_fu_10011_p1))) then 
            x_4_0_0_address0 <= tmp_1110_cast_fu_10024_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_0_0_address0 <= tmp_1096_cast_fu_9870_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_4_0_0_address0 <= tmp_1092_cast_fu_9583_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_4_0_0_address0 <= tmp_1088_cast_fu_9438_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_4_0_0_address0 <= tmp_1084_cast_fu_9310_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_4_0_0_address0 <= tmp_1080_cast_fu_9111_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_4_0_0_address0 <= tmp_1076_cast_fu_8972_p1(5 - 1 downto 0);
        else 
            x_4_0_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_4_0_0_address1 assign process. --
    x_4_0_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_fu_10591_p1))) then 
            x_4_0_0_address1 <= tmp_1118_cast_fu_10603_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_4_0_0_address1 <= tmp_1116_cast_fu_10553_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_4_0_0_address1 <= tmp_1114_cast_fu_10499_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_4_0_0_address1 <= tmp_1101_cast_fu_10286_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_4_0_0_address1 <= tmp_1108_cast_fu_10411_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_4_0_0_address1 <= tmp_1106_cast_fu_10357_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
            x_4_0_0_address1 <= tmp_1100_cast_fu_10263_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1077_fu_10062_p1))) then 
            x_4_0_0_address1 <= tmp_1112_cast_fu_10075_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_0_0_address1 <= tmp_1098_cast_fu_9917_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_4_0_0_address1 <= tmp_1094_cast_fu_9637_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_4_0_0_address1 <= tmp_1090_cast_fu_9491_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_4_0_0_address1 <= tmp_1086_cast_fu_9354_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_4_0_0_address1 <= tmp_1082_cast_fu_9165_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_4_0_0_address1 <= tmp_1078_cast_fu_9023_p1(5 - 1 downto 0);
        else 
            x_4_0_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_4_0_0_ce0 assign process. --
    x_4_0_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_4_0_0_ce0 <= ap_const_logic_1;
        else 
            x_4_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_4_0_0_ce1 assign process. --
    x_4_0_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_0 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_0 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_0 = tmp_1087_fu_10591_p1)))) then 
            x_4_0_0_ce1 <= ap_const_logic_1;
        else 
            x_4_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_4_1_0_address0 assign process. --
    x_4_1_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_4_1_0_address0 <= tmp_1120_cast_fu_10652_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_1_0_address0 <= tmp_1124_cast_fu_10186_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_1_0_address0 <= tmp_1122_cast_fu_10130_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_1_0_address0 <= tmp_1102_cast_fu_9972_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1073_fu_10011_p1))) then 
            x_4_1_0_address0 <= tmp_1110_cast_fu_10024_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_1_0_address0 <= tmp_1096_cast_fu_9870_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_4_1_0_address0 <= tmp_1092_cast_fu_9583_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_4_1_0_address0 <= tmp_1088_cast_fu_9438_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_4_1_0_address0 <= tmp_1084_cast_fu_9310_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_4_1_0_address0 <= tmp_1080_cast_fu_9111_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_4_1_0_address0 <= tmp_1076_cast_fu_8972_p1(5 - 1 downto 0);
        else 
            x_4_1_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_4_1_0_address1 assign process. --
    x_4_1_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_fu_10591_p1))) then 
            x_4_1_0_address1 <= tmp_1118_cast_fu_10603_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_4_1_0_address1 <= tmp_1116_cast_fu_10553_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_4_1_0_address1 <= tmp_1114_cast_fu_10499_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_4_1_0_address1 <= tmp_1101_cast_fu_10286_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_4_1_0_address1 <= tmp_1108_cast_fu_10411_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_4_1_0_address1 <= tmp_1106_cast_fu_10357_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
            x_4_1_0_address1 <= tmp_1100_cast_fu_10263_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1077_fu_10062_p1))) then 
            x_4_1_0_address1 <= tmp_1112_cast_fu_10075_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_1_0_address1 <= tmp_1098_cast_fu_9917_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_4_1_0_address1 <= tmp_1094_cast_fu_9637_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_4_1_0_address1 <= tmp_1090_cast_fu_9491_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_4_1_0_address1 <= tmp_1086_cast_fu_9354_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_4_1_0_address1 <= tmp_1082_cast_fu_9165_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_4_1_0_address1 <= tmp_1078_cast_fu_9023_p1(5 - 1 downto 0);
        else 
            x_4_1_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_4_1_0_ce0 assign process. --
    x_4_1_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_1) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_4_1_0_ce0 <= ap_const_logic_1;
        else 
            x_4_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_4_1_0_ce1 assign process. --
    x_4_1_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_1 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_1 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_1 = tmp_1087_fu_10591_p1)))) then 
            x_4_1_0_ce1 <= ap_const_logic_1;
        else 
            x_4_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_4_2_0_address0 assign process. --
    x_4_2_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1076_cast_fu_8972_p1, tmp_1080_cast_fu_9111_p1, tmp_1084_cast_fu_9310_p1, tmp_1088_cast_fu_9438_p1, tmp_1092_cast_fu_9583_p1, tmp_1096_cast_fu_9870_p1, tmp_1102_cast_fu_9972_p1, tmp_1110_cast_fu_10024_p1, tmp_1122_cast_fu_10130_p1, tmp_1124_cast_fu_10186_p1, tmp_1120_cast_fu_10652_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_4_2_0_address0 <= tmp_1120_cast_fu_10652_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_2_0_address0 <= tmp_1124_cast_fu_10186_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_2_0_address0 <= tmp_1122_cast_fu_10130_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_2_0_address0 <= tmp_1102_cast_fu_9972_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1073_fu_10011_p1))) then 
            x_4_2_0_address0 <= tmp_1110_cast_fu_10024_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_2) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_2_0_address0 <= tmp_1096_cast_fu_9870_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_4_2_0_address0 <= tmp_1092_cast_fu_9583_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_4_2_0_address0 <= tmp_1088_cast_fu_9438_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_4_2_0_address0 <= tmp_1084_cast_fu_9310_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_4_2_0_address0 <= tmp_1080_cast_fu_9111_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_4_2_0_address0 <= tmp_1076_cast_fu_8972_p1(5 - 1 downto 0);
        else 
            x_4_2_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_4_2_0_address1 assign process. --
    x_4_2_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1078_cast_fu_9023_p1, tmp_1082_cast_fu_9165_p1, tmp_1086_cast_fu_9354_p1, tmp_1090_cast_fu_9491_p1, tmp_1094_cast_fu_9637_p1, tmp_1098_cast_fu_9917_p1, tmp_1112_cast_fu_10075_p1, tmp_1100_cast_fu_10263_p1, tmp_1101_cast_fu_10286_p1, tmp_1106_cast_fu_10357_p1, tmp_1108_cast_fu_10411_p1, tmp_1114_cast_fu_10499_p1, tmp_1116_cast_fu_10553_p1, tmp_1118_cast_fu_10603_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_fu_10591_p1))) then 
            x_4_2_0_address1 <= tmp_1118_cast_fu_10603_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_4_2_0_address1 <= tmp_1116_cast_fu_10553_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_4_2_0_address1 <= tmp_1114_cast_fu_10499_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_4_2_0_address1 <= tmp_1101_cast_fu_10286_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_4_2_0_address1 <= tmp_1108_cast_fu_10411_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_4_2_0_address1 <= tmp_1106_cast_fu_10357_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
            x_4_2_0_address1 <= tmp_1100_cast_fu_10263_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1077_fu_10062_p1))) then 
            x_4_2_0_address1 <= tmp_1112_cast_fu_10075_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_2_0_address1 <= tmp_1098_cast_fu_9917_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_4_2_0_address1 <= tmp_1094_cast_fu_9637_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_4_2_0_address1 <= tmp_1090_cast_fu_9491_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_4_2_0_address1 <= tmp_1086_cast_fu_9354_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_4_2_0_address1 <= tmp_1082_cast_fu_9165_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_4_2_0_address1 <= tmp_1078_cast_fu_9023_p1(5 - 1 downto 0);
        else 
            x_4_2_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_4_2_0_ce0 assign process. --
    x_4_2_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (tmp_1051_reg_13867 = ap_const_lv4_2) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_4_2_0_ce0 <= ap_const_logic_1;
        else 
            x_4_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_4_2_0_ce1 assign process. --
    x_4_2_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_2 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_2 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_1059_reg_13343 = ap_const_lv4_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (tmp_1059_reg_13343 = ap_const_lv4_0) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_2 = tmp_1087_fu_10591_p1)))) then 
            x_4_2_0_ce1 <= ap_const_logic_1;
        else 
            x_4_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_4_3_0_address0 assign process. --
    x_4_3_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1077_cast_fu_8996_p1, tmp_1081_cast_fu_9135_p1, tmp_1085_cast_fu_9328_p1, tmp_1089_cast_fu_9461_p1, tmp_1093_cast_fu_9607_p1, tmp_1097_cast_fu_9894_p1, tmp_1105_cast_fu_9997_p1, tmp_1111_cast_fu_10048_p1, tmp_1123_cast_fu_10155_p1, tmp_1125_cast_fu_10211_p1, tmp_1121_cast_fu_10675_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_4_3_0_address0 <= tmp_1121_cast_fu_10675_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_3_0_address0 <= tmp_1125_cast_fu_10211_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_3_0_address0 <= tmp_1123_cast_fu_10155_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_3_0_address0 <= tmp_1105_cast_fu_9997_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1073_fu_10011_p1))) then 
            x_4_3_0_address0 <= tmp_1111_cast_fu_10048_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (ap_const_lv4_3 = tmp_1051_reg_13867) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_3_0_address0 <= tmp_1097_cast_fu_9894_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_4_3_0_address0 <= tmp_1093_cast_fu_9607_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_4_3_0_address0 <= tmp_1089_cast_fu_9461_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_4_3_0_address0 <= tmp_1085_cast_fu_9328_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_4_3_0_address0 <= tmp_1081_cast_fu_9135_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_4_3_0_address0 <= tmp_1077_cast_fu_8996_p1(5 - 1 downto 0);
        else 
            x_4_3_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_4_3_0_address1 assign process. --
    x_4_3_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1079_cast_fu_9047_p1, tmp_1083_cast_fu_9189_p1, tmp_1087_cast_fu_9378_p1, tmp_1091_cast_fu_9515_p1, tmp_1095_cast_fu_9661_p1, tmp_1099_cast_fu_9941_p1, tmp_1113_cast_fu_10099_p1, tmp_1103_cast_fu_10309_p1, tmp_1104_cast_fu_10327_p1, tmp_1107_cast_fu_10381_p1, tmp_1109_cast_fu_10435_p1, tmp_1115_cast_fu_10523_p1, tmp_1117_cast_fu_10577_p1, tmp_1119_cast_fu_10626_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_fu_10591_p1))) then 
            x_4_3_0_address1 <= tmp_1119_cast_fu_10626_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_4_3_0_address1 <= tmp_1117_cast_fu_10577_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_4_3_0_address1 <= tmp_1115_cast_fu_10523_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_4_3_0_address1 <= tmp_1104_cast_fu_10327_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_4_3_0_address1 <= tmp_1109_cast_fu_10435_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_4_3_0_address1 <= tmp_1107_cast_fu_10381_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
            x_4_3_0_address1 <= tmp_1103_cast_fu_10309_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1077_fu_10062_p1))) then 
            x_4_3_0_address1 <= tmp_1113_cast_fu_10099_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_3_0_address1 <= tmp_1099_cast_fu_9941_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_4_3_0_address1 <= tmp_1095_cast_fu_9661_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_4_3_0_address1 <= tmp_1091_cast_fu_9515_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_4_3_0_address1 <= tmp_1087_cast_fu_9378_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_4_3_0_address1 <= tmp_1083_cast_fu_9189_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_4_3_0_address1 <= tmp_1079_cast_fu_9047_p1(5 - 1 downto 0);
        else 
            x_4_3_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_4_3_0_ce0 assign process. --
    x_4_3_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and (ap_const_lv4_3 = tmp_1051_reg_13867) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1073_fu_10011_p1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_4_3_0_ce0 <= ap_const_logic_1;
        else 
            x_4_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_4_3_0_ce1 assign process. --
    x_4_3_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and (ap_const_lv4_3 = tmp_1055_reg_13871) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv4_3 = tmp_1077_fu_10062_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_1 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_1 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and (ap_const_lv4_3 = tmp_1087_fu_10591_p1)))) then 
            x_4_3_0_ce1 <= ap_const_logic_1;
        else 
            x_4_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_4_4_0_address0 assign process. --
    x_4_4_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1, tmp_1077_cast_fu_8996_p1, tmp_1081_cast_fu_9135_p1, tmp_1085_cast_fu_9328_p1, tmp_1089_cast_fu_9461_p1, tmp_1093_cast_fu_9607_p1, tmp_1097_cast_fu_9894_p1, tmp_1105_cast_fu_9997_p1, tmp_1111_cast_fu_10048_p1, tmp_1123_cast_fu_10155_p1, tmp_1125_cast_fu_10211_p1, tmp_1121_cast_fu_10675_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            x_4_4_0_address0 <= tmp_1121_cast_fu_10675_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_4_0_address0 <= tmp_1125_cast_fu_10211_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_4_0_address0 <= tmp_1123_cast_fu_10155_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_4_0_address0 <= tmp_1105_cast_fu_9997_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_2 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_1 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_0 = tmp_1073_fu_10011_p1)))) then 
            x_4_4_0_address0 <= tmp_1111_cast_fu_10048_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_4_0_address0 <= tmp_1097_cast_fu_9894_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_4_4_0_address0 <= tmp_1093_cast_fu_9607_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_4_4_0_address0 <= tmp_1089_cast_fu_9461_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_4_4_0_address0 <= tmp_1085_cast_fu_9328_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_4_4_0_address0 <= tmp_1081_cast_fu_9135_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_4_4_0_address0 <= tmp_1077_cast_fu_8996_p1(5 - 1 downto 0);
        else 
            x_4_4_0_address0 <= "XXXXX";
        end if; 
    end process;


    -- x_4_4_0_address1 assign process. --
    x_4_4_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1, tmp_1079_cast_fu_9047_p1, tmp_1083_cast_fu_9189_p1, tmp_1087_cast_fu_9378_p1, tmp_1091_cast_fu_9515_p1, tmp_1095_cast_fu_9661_p1, tmp_1099_cast_fu_9941_p1, tmp_1113_cast_fu_10099_p1, tmp_1103_cast_fu_10309_p1, tmp_1104_cast_fu_10327_p1, tmp_1107_cast_fu_10381_p1, tmp_1109_cast_fu_10435_p1, tmp_1115_cast_fu_10523_p1, tmp_1117_cast_fu_10577_p1, tmp_1119_cast_fu_10626_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_2 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_1 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_0 = tmp_1087_fu_10591_p1)))) then 
            x_4_4_0_address1 <= tmp_1119_cast_fu_10626_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1))) then 
            x_4_4_0_address1 <= tmp_1117_cast_fu_10577_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1))) then 
            x_4_4_0_address1 <= tmp_1115_cast_fu_10523_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1))) then 
            x_4_4_0_address1 <= tmp_1104_cast_fu_10327_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2))) then 
            x_4_4_0_address1 <= tmp_1109_cast_fu_10435_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2))) then 
            x_4_4_0_address1 <= tmp_1107_cast_fu_10381_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)))) then 
            x_4_4_0_address1 <= tmp_1103_cast_fu_10309_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_2 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_1 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_0 = tmp_1077_fu_10062_p1)))) then 
            x_4_4_0_address1 <= tmp_1113_cast_fu_10099_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2))) then 
            x_4_4_0_address1 <= tmp_1099_cast_fu_9941_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            x_4_4_0_address1 <= tmp_1095_cast_fu_9661_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            x_4_4_0_address1 <= tmp_1091_cast_fu_9515_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            x_4_4_0_address1 <= tmp_1087_cast_fu_9378_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            x_4_4_0_address1 <= tmp_1083_cast_fu_9189_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            x_4_4_0_address1 <= tmp_1079_cast_fu_9047_p1(5 - 1 downto 0);
        else 
            x_4_4_0_address1 <= "XXXXX";
        end if; 
    end process;


    -- x_4_4_0_ce0 assign process. --
    x_4_4_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2, tmp_969_reg_12281, tmp_1051_reg_13867, ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1, tmp_1059_reg_13343, ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1, ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1, ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1073_fu_10011_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1005_reg_11140_pp0_it2) and not((ap_const_lv4_3 = tmp_1051_reg_13867)) and not((tmp_1051_reg_13867 = ap_const_lv4_2)) and not((tmp_1051_reg_13867 = ap_const_lv4_1)) and not((tmp_1051_reg_13867 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_reg_11298_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_2 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_1 = tmp_1073_fu_10011_p1)) and not((ap_const_lv4_0 = tmp_1073_fu_10011_p1))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_4_reg_11361_pp0_it1) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_3_reg_11399_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_4_4_reg_11435_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)))) then 
            x_4_4_0_ce0 <= ap_const_logic_1;
        else 
            x_4_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- x_4_4_0_ce1 assign process. --
    x_4_4_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2, tmp_969_reg_12281, tmp_1059_reg_13343, ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2, tmp_1055_reg_13871, ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2, ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2, ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1, ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1, ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg6_fsm_7, tmp_1077_fu_10062_p1, tmp_1087_fu_10591_p1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1011_reg_11160_pp0_it2) and not((ap_const_lv4_3 = tmp_1055_reg_13871)) and not((ap_const_lv4_2 = tmp_1055_reg_13871)) and not((ap_const_lv4_1 = tmp_1055_reg_13871)) and not((ap_const_lv4_0 = tmp_1055_reg_13871)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_3_1_reg_11327_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((ap_const_lv4_3 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_2 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_1 = tmp_1077_fu_10062_p1)) and not((ap_const_lv4_0 = tmp_1077_fu_10062_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_3 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_3_reg_11180_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (ap_const_lv4_2 = tmp_1059_reg_13343) and not((tmp_969_reg_12281 = ap_const_lv4_3)) and not((tmp_969_reg_12281 = ap_const_lv4_2)) and not((tmp_969_reg_12281 = ap_const_lv4_1)) and not((tmp_969_reg_12281 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_0_0_4_reg_11239_pp0_it2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and not((ap_const_lv4_3 = tmp_1059_reg_13343)) and not((ap_const_lv4_2 = tmp_1059_reg_13343)) and not((ap_const_lv4_1 = tmp_1059_reg_13343)) and not((tmp_1059_reg_13343 = ap_const_lv4_0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_53_0_3_reg_11255_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_3 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_3_reg_11391_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_3) and (ap_const_lv4_2 = tmp_1059_reg_13343) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond5_0_3_4_reg_11422_pp0_it1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_flatten2_reg_11039_pp0_it2 = ap_const_lv1_0) and (tmp_969_reg_12281 = ap_const_lv4_2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_0_4_reg_11395_pp0_it1) and not((ap_const_lv4_3 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_2 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_1 = tmp_1087_fu_10591_p1)) and not((ap_const_lv4_0 = tmp_1087_fu_10591_p1))))) then 
            x_4_4_0_ce1 <= ap_const_logic_1;
        else 
            x_4_4_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_assign_2_fu_11020_p3 <= 
        reg_8020 when (tmp_750_fu_11014_p2(0) = '1') else 
        ap_const_lv32_0;
    x_assign_to_int_fu_10978_p1 <= reg_8020;
end behav;
