# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 1918893446 # Weave simulation time
 time: # Simulator time breakdown
  init: 1460419774852
  bound: 12829974831
  weave: 2152551554
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 22726 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 227261930 # Simulated unhalted cycles
   cCycles: 43375107 # Cycles due to contention stalls
   instrs: 100001187 # Simulated instructions
   uops: 109364356 # Retired micro-ops
   bbls: 20080927 # Basic blocks
   approxInstrs: 1766103 # Instrs with approx uop decoding
   mispredBranches: 1074488 # Mispredicted branches
   condBranches: 19038303 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 25627346 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 200873 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 4681 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 4562 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 580102 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 22763911 # Filtered GETS hits
   fhGETX: 4128879 # Filtered GETX hits
   hGETS: 2402553 # GETS hits
   hGETX: 2511128 # GETX hits
   mGETS: 3472863 # GETS misses
   mGETXIM: 736557 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1202 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 317003256 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 754404 # GETS hits
   hGETX: 129815 # GETX hits
   mGETS: 2723140 # GETS misses
   mGETXIM: 606742 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 2421740 # Clean evictions (from lower level)
   PUTX: 1786023 # Dirty evictions (from lower level)
   INV: 14196 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 275442348 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 956304 # GETS hits
   hGETX: 201076 # GETX hits
   mGETS: 1766836 # GETS misses
   mGETXIM: 405666 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 2002959 # Clean evictions (from lower level)
   PUTX: 1308633 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 195525180 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 542778 # Read requests
   wr: 209576 # Write requests
   rdlat: 73711431 # Total latency experienced by read requests
   wrlat: 31147762 # Total latency experienced by write requests
   rdhits: 12698 # Read row hits
   wrhits: 1040 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 597
    12: 603
    13: 484618
    14: 36490
    15: 6873
    16: 2964
    17: 944
    18: 381
    19: 406
    20: 475
    21: 562
    22: 425
    23: 511
    24: 857
    25: 614
    26: 208
    27: 236
    28: 255
    29: 258
    30: 330
    31: 346
    32: 317
    33: 319
    34: 328
    35: 336
    36: 323
    37: 337
    38: 320
    39: 285
    40: 303
    41: 306
    42: 301
    43: 123
    44: 30
    45: 41
    46: 37
    47: 49
    48: 50
    49: 10
    50: 5
    51: 1
    52: 1
    53: 0
    54: 2
    55: 1
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 543731 # Read requests
   wr: 209647 # Write requests
   rdlat: 73826232 # Total latency experienced by read requests
   wrlat: 31260618 # Total latency experienced by write requests
   rdhits: 12572 # Read row hits
   wrhits: 1026 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 561
    12: 533
    13: 485102
    14: 35878
    15: 7600
    16: 3631
    17: 928
    18: 351
    19: 395
    20: 407
    21: 606
    22: 476
    23: 569
    24: 849
    25: 544
    26: 194
    27: 213
    28: 243
    29: 295
    30: 326
    31: 297
    32: 338
    33: 337
    34: 336
    35: 310
    36: 316
    37: 294
    38: 327
    39: 292
    40: 263
    41: 265
    42: 313
    43: 132
    44: 51
    45: 25
    46: 41
    47: 38
    48: 33
    49: 9
    50: 1
    51: 6
    52: 3
    53: 2
    54: 1
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 542319 # Read requests
   wr: 208758 # Write requests
   rdlat: 73680257 # Total latency experienced by read requests
   wrlat: 31058986 # Total latency experienced by write requests
   rdhits: 12262 # Read row hits
   wrhits: 1097 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 526
    12: 536
    13: 482749
    14: 37994
    15: 6919
    16: 2866
    17: 969
    18: 331
    19: 363
    20: 455
    21: 579
    22: 442
    23: 603
    24: 946
    25: 630
    26: 204
    27: 193
    28: 274
    29: 299
    30: 348
    31: 336
    32: 321
    33: 296
    34: 321
    35: 344
    36: 297
    37: 329
    38: 321
    39: 304
    40: 288
    41: 273
    42: 276
    43: 154
    44: 42
    45: 28
    46: 31
    47: 46
    48: 61
    49: 9
    50: 6
    51: 2
    52: 2
    53: 2
    54: 3
    55: 0
    56: 0
    57: 0
    58: 0
    59: 1
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 543654 # Read requests
   wr: 209207 # Write requests
   rdlat: 73868636 # Total latency experienced by read requests
   wrlat: 31174710 # Total latency experienced by write requests
   rdhits: 12520 # Read row hits
   wrhits: 1038 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 653
    12: 508
    13: 484326
    14: 37278
    15: 7112
    16: 3001
    17: 929
    18: 436
    19: 425
    20: 449
    21: 520
    22: 426
    23: 502
    24: 960
    25: 603
    26: 200
    27: 200
    28: 251
    29: 285
    30: 332
    31: 312
    32: 358
    33: 328
    34: 324
    35: 344
    36: 347
    37: 335
    38: 339
    39: 305
    40: 308
    41: 329
    42: 317
    43: 101
    44: 48
    45: 33
    46: 33
    47: 35
    48: 44
    49: 4
    50: 4
    51: 5
    52: 2
    53: 1
    54: 2
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 22726
  rqSzHist: # Run queue size histogram
   0: 22726
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 227261930
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100001187
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
