Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: divider_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "divider_test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "divider_test"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : divider_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
CASE Implementation Style          : Full
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/OWner/Documents/ceng441/UvicSummer2016Ceng441/PRNG_VHDL/PRNG/divide_2.vhd" in Library work.
Entity <divider_test> compiled.
Entity <divider_test> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <divider_test> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <divider_test> in library <work> (Architecture <behavioral>).
Entity <divider_test> analyzed. Unit <divider_test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divider_test>.
    Related source file is "C:/Users/OWner/Documents/ceng441/UvicSummer2016Ceng441/PRNG_VHDL/PRNG/divide_2.vhd".
WARNING:Xst:1306 - Output <output_ready> is never assigned.
WARNING:Xst:1306 - Output <temp2_dbg> is never assigned.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <temp3_dbg> is never assigned.
WARNING:Xst:1306 - Output <temp4_dbg> is never assigned.
WARNING:Xst:1306 - Output <temp1_dbg> is never assigned.
WARNING:Xst:653 - Signal <operands_valid> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:643 - "C:/Users/OWner/Documents/ceng441/UvicSummer2016Ceng441/PRNG_VHDL/PRNG/divide_2.vhd" line 170: The result of a 32x32-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/OWner/Documents/ceng441/UvicSummer2016Ceng441/PRNG_VHDL/PRNG/divide_2.vhd" line 184: The result of a 32x2-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/OWner/Documents/ceng441/UvicSummer2016Ceng441/PRNG_VHDL/PRNG/divide_2.vhd" line 169: The result of a 32x2-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 32-bit register for signal <R>.
    Found 32-bit register for signal <Q>.
    Found 32-bit register for signal <delta>.
    Found 6-bit comparator greater for signal <delta_temp_9$cmp_gt0000> created at line 140.
    Found 6-bit subtractor for signal <delta_temp_9$sub0000> created at line 137.
    Found 1-bit register for signal <divider_busy>.
    Found 5-bit comparator lessequal for signal <divider_busy$cmp_le0000> created at line 161.
    Found 2-bit register for signal <mu_phase1>.
    Found 2-bit register for signal <mu_phase2>.
    Found 32-bit comparator greatequal for signal <mu_phase2$cmp_ge0000> created at line 123.
    Found 5-bit register for signal <px>.
    Found 5-bit register for signal <py>.
    Found 32-bit comparator greater for signal <py$cmp_gt0000> created at line 87.
    Found 32-bit comparator less for signal <py$cmp_lt0000> created at line 83.
    Found 32-bit register for signal <X_buffer>.
    Found 32-bit register for signal <Y_buffer>.
    Found 32-bit subtractor for signal <Y_buffer$addsub0000>.
    Found 32x32-bit multiplier for signal <Y_buffer$mult0002> created at line 170.
    Found 32x2-bit multiplier for signal <Y_buffer$mult0003> created at line 184.
    Found 32x2-bit multiplier for signal <Y_buffer$mult0004> created at line 169.
    Found 32-bit up accumulator for signal <Z>.
    Found 32-bit comparator greatequal for signal <Z$cmp_ge0000> created at line 182.
    Found 5-bit comparator greater for signal <Z$cmp_gt0000> created at line 161.
    Found 32-bit comparator less for signal <Z$cmp_lt0000> created at line 182.
    Summary:
	inferred   1 Accumulator(s).
	inferred 175 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
	inferred   8 Comparator(s).
Unit <divider_test> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 32x2-bit multiplier                                   : 2
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 32-bit subtractor                                     : 1
 6-bit subtractor                                      : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 10
 1-bit register                                        : 1
 2-bit register                                        : 2
 32-bit register                                       : 5
 5-bit register                                        : 2
# Comparators                                          : 8
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 2
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <delta_0> (without init value) has a constant value of 0 in block <divider_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mu_phase1_0> (without init value) has a constant value of 1 in block <divider_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mu_phase2_0> (without init value) has a constant value of 1 in block <divider_test>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <divider_test>.
The following registers are absorbed into accumulator <Y_buffer>: 1 register on signal <Y_buffer>.
	Found pipelined multiplier on signal <Y_buffer_mult0002>:
		- 1 pipeline level(s) found in a register on signal <X_buf_dbg>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <Y_buffer_mult0003>:
		- 1 pipeline level(s) found in a register on signal <X_buf_dbg>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <Y_buffer_mult0004>:
		- 1 pipeline level(s) found in a register on signal <delta_dbg>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_Y_buffer_mult0002 by adding 3 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_Y_buffer_mult0003 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_Y_buffer_mult0004 by adding 2 register level(s).
Unit <divider_test> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 32x2-bit registered multiplier                        : 2
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 1
 6-bit subtractor                                      : 1
# Accumulators                                         : 2
 32-bit down loadable accumulator                      : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 143
 Flip-Flops                                            : 143
# Comparators                                          : 8
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 2
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <delta_0> (without init value) has a constant value of 0 in block <divider_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mu_phase1_0> (without init value) has a constant value of 1 in block <divider_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mu_phase2_0> (without init value) has a constant value of 1 in block <divider_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mmult_Y_buffer_mult0004_31> (without init value) has a constant value of 0 in block <divider_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_Y_buffer_mult0002_submult_11> of sequential type is unconnected in block <divider_test>.
INFO:Xst:2261 - The FF/Latch <X_buffer_7> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_24> 
INFO:Xst:2261 - The FF/Latch <X_buffer_10> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_21> 
INFO:Xst:2261 - The FF/Latch <X_buffer_8> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_23> 
INFO:Xst:2261 - The FF/Latch <X_buffer_11> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_20> 
INFO:Xst:2261 - The FF/Latch <X_buffer_9> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_22> 
INFO:Xst:2261 - The FF/Latch <X_buffer_12> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_19> 
INFO:Xst:2261 - The FF/Latch <X_buffer_13> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_18> 
INFO:Xst:2261 - The FF/Latch <X_buffer_14> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_17> 
INFO:Xst:2261 - The FF/Latch <X_buffer_20> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_11> 
INFO:Xst:2261 - The FF/Latch <X_buffer_15> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_16> 
INFO:Xst:2261 - The FF/Latch <X_buffer_16> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_15> 
INFO:Xst:2261 - The FF/Latch <X_buffer_21> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_10> 
INFO:Xst:2261 - The FF/Latch <X_buffer_17> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_14> 
INFO:Xst:2261 - The FF/Latch <X_buffer_22> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_9> 
INFO:Xst:2261 - The FF/Latch <X_buffer_18> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_13> 
INFO:Xst:2261 - The FF/Latch <X_buffer_23> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_8> 
INFO:Xst:2261 - The FF/Latch <X_buffer_19> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_12> 
INFO:Xst:2261 - The FF/Latch <X_buffer_24> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_7> 
INFO:Xst:2261 - The FF/Latch <X_buffer_30> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_1> 
INFO:Xst:2261 - The FF/Latch <X_buffer_25> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_6> 
INFO:Xst:2261 - The FF/Latch <X_buffer_26> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_5> 
INFO:Xst:2261 - The FF/Latch <X_buffer_31> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_0> 
INFO:Xst:2261 - The FF/Latch <X_buffer_27> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_4> 
INFO:Xst:2261 - The FF/Latch <X_buffer_28> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_3> 
INFO:Xst:2261 - The FF/Latch <X_buffer_29> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_2> 
INFO:Xst:2261 - The FF/Latch <X_buffer_0> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_31> 
INFO:Xst:2261 - The FF/Latch <X_buffer_1> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_30> 
INFO:Xst:2261 - The FF/Latch <X_buffer_2> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_29> 
INFO:Xst:2261 - The FF/Latch <X_buffer_3> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_28> 
INFO:Xst:2261 - The FF/Latch <X_buffer_4> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_27> 
INFO:Xst:2261 - The FF/Latch <X_buffer_5> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_26> 
INFO:Xst:2261 - The FF/Latch <X_buffer_6> in Unit <divider_test> is equivalent to the following FF/Latch, which will be removed : <Mmult_Y_buffer_mult0003_25> 

Optimizing unit <divider_test> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block divider_test, actual ratio is 3.
FlipFlop mu_phase1_1 has been replicated 2 time(s)
FlipFlop X_buffer_31 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_30 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_29 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_28 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_27 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_26 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 269
 Flip-Flops                                            : 269

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : divider_test.ngr
Top Level Output File Name         : divider_test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 518

Cell Usage :
# BELS                             : 848
#      GND                         : 1
#      INV                         : 5
#      LUT2                        : 145
#      LUT3                        : 81
#      LUT3_L                      : 1
#      LUT4                        : 222
#      LUT4_L                      : 26
#      MUXCY                       : 198
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 162
# FlipFlops/Latches                : 269
#      FD                          : 8
#      FD_1                        : 8
#      FDE                         : 96
#      FDE_1                       : 5
#      FDR                         : 24
#      FDR_1                       : 23
#      FDRE                        : 96
#      FDRSE_1                     : 1
#      FDS_1                       : 4
#      FDSE_1                      : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 387
#      IBUF                        : 65
#      OBUF                        : 322
# MULTs                            : 3
#      MULT18X18SIO                : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      266  out of   8672     3%  
 Number of Slice Flip Flops:            237  out of  17344     1%  
 Number of 4 input LUTs:                480  out of  17344     2%  
 Number of IOs:                         518
 Number of bonded IOBs:                 388  out of    250   155% (*) 
    IOB Flip Flops:                      32
 Number of MULT18X18SIOs:                 3  out of     28    10%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 271   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 31.505ns (Maximum Frequency: 31.741MHz)
   Minimum input arrival time before clock: 7.040ns
   Maximum output required time after clock: 4.764ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 31.505ns (frequency: 31.741MHz)
  Total number of paths / destination ports: 3231147 / 395
-------------------------------------------------------------------------
Delay:               15.752ns (Levels of Logic = 37)
  Source:            mu_phase1_1_1 (FF)
  Destination:       Y_buffer_31 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: mu_phase1_1_1 to Y_buffer_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q           14   0.514   0.880  mu_phase1_1_1 (mu_phase1_1_1)
     LUT3:I2->O            1   0.612   0.000  Mmult_Y_buffer_mult0004_Madd_lut<2> (Mmult_Y_buffer_mult0004_Madd_lut<2>)
     MUXCY:S->O            1   0.404   0.000  Mmult_Y_buffer_mult0004_Madd_cy<2> (Mmult_Y_buffer_mult0004_Madd_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_Y_buffer_mult0004_Madd_cy<3> (Mmult_Y_buffer_mult0004_Madd_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_Y_buffer_mult0004_Madd_cy<4> (Mmult_Y_buffer_mult0004_Madd_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_Y_buffer_mult0004_Madd_cy<5> (Mmult_Y_buffer_mult0004_Madd_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_Y_buffer_mult0004_Madd_cy<6> (Mmult_Y_buffer_mult0004_Madd_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_Y_buffer_mult0004_Madd_cy<7> (Mmult_Y_buffer_mult0004_Madd_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_Y_buffer_mult0004_Madd_cy<8> (Mmult_Y_buffer_mult0004_Madd_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_Y_buffer_mult0004_Madd_cy<9> (Mmult_Y_buffer_mult0004_Madd_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_Y_buffer_mult0004_Madd_cy<10> (Mmult_Y_buffer_mult0004_Madd_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_Y_buffer_mult0004_Madd_cy<11> (Mmult_Y_buffer_mult0004_Madd_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_Y_buffer_mult0004_Madd_cy<12> (Mmult_Y_buffer_mult0004_Madd_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_Y_buffer_mult0004_Madd_cy<13> (Mmult_Y_buffer_mult0004_Madd_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_Y_buffer_mult0004_Madd_cy<14> (Mmult_Y_buffer_mult0004_Madd_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_Y_buffer_mult0004_Madd_cy<15> (Mmult_Y_buffer_mult0004_Madd_cy<15>)
     XORCY:CI->O           3   0.699   0.451  Mmult_Y_buffer_mult0004_Madd_xor<16> (Y_buffer_mult0004<16>)
     MULT18X18SIO:A16->P17    1   4.331   0.426  Mmult_Y_buffer_mult0002_submult_0 (Mmult_Y_buffer_mult0002_submult_0_P_to_Adder_A_17)
     LUT2:I1->O            1   0.612   0.000  Mmult_Y_buffer_mult0002_submult_00_Madd_lut<17> (Mmult_Y_buffer_mult0002_submult_00_Madd_lut<17>)
     MUXCY:S->O            1   0.404   0.000  Mmult_Y_buffer_mult0002_submult_00_Madd_cy<17> (Mmult_Y_buffer_mult0002_submult_00_Madd_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mmult_Y_buffer_mult0002_submult_00_Madd_cy<18> (Mmult_Y_buffer_mult0002_submult_00_Madd_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mmult_Y_buffer_mult0002_submult_00_Madd_cy<19> (Mmult_Y_buffer_mult0002_submult_00_Madd_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Mmult_Y_buffer_mult0002_submult_00_Madd_cy<20> (Mmult_Y_buffer_mult0002_submult_00_Madd_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Mmult_Y_buffer_mult0002_submult_00_Madd_cy<21> (Mmult_Y_buffer_mult0002_submult_00_Madd_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Mmult_Y_buffer_mult0002_submult_00_Madd_cy<22> (Mmult_Y_buffer_mult0002_submult_00_Madd_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Mmult_Y_buffer_mult0002_submult_00_Madd_cy<23> (Mmult_Y_buffer_mult0002_submult_00_Madd_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Mmult_Y_buffer_mult0002_submult_00_Madd_cy<24> (Mmult_Y_buffer_mult0002_submult_00_Madd_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Mmult_Y_buffer_mult0002_submult_00_Madd_cy<25> (Mmult_Y_buffer_mult0002_submult_00_Madd_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Mmult_Y_buffer_mult0002_submult_00_Madd_cy<26> (Mmult_Y_buffer_mult0002_submult_00_Madd_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Mmult_Y_buffer_mult0002_submult_00_Madd_cy<27> (Mmult_Y_buffer_mult0002_submult_00_Madd_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Mmult_Y_buffer_mult0002_submult_00_Madd_cy<28> (Mmult_Y_buffer_mult0002_submult_00_Madd_cy<28>)
     XORCY:CI->O           1   0.699   0.426  Mmult_Y_buffer_mult0002_submult_00_Madd_xor<29> (Mmult_Y_buffer_mult0002_submult_0_29)
     LUT2:I1->O            1   0.612   0.000  Mmult_Y_buffer_mult00020_Madd_lut<29> (Mmult_Y_buffer_mult00020_Madd_lut<29>)
     MUXCY:S->O            1   0.404   0.000  Mmult_Y_buffer_mult00020_Madd_cy<29> (Mmult_Y_buffer_mult00020_Madd_cy<29>)
     XORCY:CI->O           1   0.699   0.360  Mmult_Y_buffer_mult00020_Madd_xor<30> (Y_buffer_mult0002<30>)
     LUT4:I3->O            1   0.612   0.000  Maccum_Y_buffer_lut<30> (Maccum_Y_buffer_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Maccum_Y_buffer_cy<30> (Maccum_Y_buffer_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Maccum_Y_buffer_xor<31> (Result<31>1)
     FDE:D                     0.268          Y_buffer_31
    ----------------------------------------
    Total                     15.752ns (13.209ns logic, 2.543ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2269 / 326
-------------------------------------------------------------------------
Offset:              7.040ns (Levels of Logic = 35)
  Source:            start (PAD)
  Destination:       Y_buffer_31 (FF)
  Destination Clock: clk rising

  Data Path: start to Y_buffer_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   1.106   1.285  start_IBUF (Y_buffer_eqn)
     LUT2:I0->O            1   0.612   0.509  Eqn_01 (Eqn_0)
     LUT4:I0->O            1   0.612   0.000  Maccum_Y_buffer_lut<0> (Maccum_Y_buffer_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Maccum_Y_buffer_cy<0> (Maccum_Y_buffer_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<1> (Maccum_Y_buffer_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<2> (Maccum_Y_buffer_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<3> (Maccum_Y_buffer_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<4> (Maccum_Y_buffer_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<5> (Maccum_Y_buffer_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<6> (Maccum_Y_buffer_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<7> (Maccum_Y_buffer_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<8> (Maccum_Y_buffer_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<9> (Maccum_Y_buffer_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<10> (Maccum_Y_buffer_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<11> (Maccum_Y_buffer_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<12> (Maccum_Y_buffer_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<13> (Maccum_Y_buffer_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<14> (Maccum_Y_buffer_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<15> (Maccum_Y_buffer_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<16> (Maccum_Y_buffer_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<17> (Maccum_Y_buffer_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<18> (Maccum_Y_buffer_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<19> (Maccum_Y_buffer_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<20> (Maccum_Y_buffer_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<21> (Maccum_Y_buffer_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<22> (Maccum_Y_buffer_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<23> (Maccum_Y_buffer_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<24> (Maccum_Y_buffer_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<25> (Maccum_Y_buffer_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<26> (Maccum_Y_buffer_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<27> (Maccum_Y_buffer_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<28> (Maccum_Y_buffer_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<29> (Maccum_Y_buffer_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Maccum_Y_buffer_cy<30> (Maccum_Y_buffer_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Maccum_Y_buffer_xor<31> (Result<31>1)
     FDE:D                     0.268          Y_buffer_31
    ----------------------------------------
    Total                      7.040ns (5.246ns logic, 1.794ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 264 / 264
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 1)
  Source:            mu_phase2_1 (FF)
  Destination:       mu2_dbg<31> (PAD)
  Source Clock:      clk falling

  Data Path: mu_phase2_1 to mu2_dbg<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q           63   0.514   1.081  mu_phase2_1 (mu_phase2_1)
     OBUF:I->O                 3.169          mu2_dbg_31_OBUF (mu2_dbg<31>)
    ----------------------------------------
    Total                      4.764ns (3.683ns logic, 1.081ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.84 secs
 
--> 

Total memory usage is 328280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :   36 (   0 filtered)

