# Reading D:/Quartus/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do skeleton_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Quartus/ECE550/Processor/Processor {D:/Quartus/ECE550/Processor/Processor/imem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:14 on Nov 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/ECE550/Processor/Processor" D:/Quartus/ECE550/Processor/Processor/imem.v 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 04:20:14 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/ECE550/Processor/Processor {D:/Quartus/ECE550/Processor/Processor/dmem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:14 on Nov 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/ECE550/Processor/Processor" D:/Quartus/ECE550/Processor/Processor/dmem.v 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 04:20:14 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/ECE550/Processor/Processor {D:/Quartus/ECE550/Processor/Processor/skeleton.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:14 on Nov 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/ECE550/Processor/Processor" D:/Quartus/ECE550/Processor/Processor/skeleton.v 
# -- Compiling module skeleton
# 
# Top level modules:
# 	skeleton
# End time: 04:20:14 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/ECE550/Processor/Processor {D:/Quartus/ECE550/Processor/Processor/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:14 on Nov 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/ECE550/Processor/Processor" D:/Quartus/ECE550/Processor/Processor/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 04:20:14 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/ECE550/Processor/Processor {D:/Quartus/ECE550/Processor/Processor/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:14 on Nov 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/ECE550/Processor/Processor" D:/Quartus/ECE550/Processor/Processor/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 04:20:14 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/ECE550/Processor/Processor {D:/Quartus/ECE550/Processor/Processor/decoder_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:14 on Nov 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/ECE550/Processor/Processor" D:/Quartus/ECE550/Processor/Processor/decoder_32.v 
# -- Compiling module decoder_32
# 
# Top level modules:
# 	decoder_32
# End time: 04:20:14 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/ECE550/Processor/Processor {D:/Quartus/ECE550/Processor/Processor/pc_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:14 on Nov 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/ECE550/Processor/Processor" D:/Quartus/ECE550/Processor/Processor/pc_counter.v 
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# End time: 04:20:14 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/ECE550/Processor/Processor {D:/Quartus/ECE550/Processor/Processor/clk_div2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:14 on Nov 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/ECE550/Processor/Processor" D:/Quartus/ECE550/Processor/Processor/clk_div2.v 
# -- Compiling module clk_div2
# 
# Top level modules:
# 	clk_div2
# End time: 04:20:14 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/ECE550/Processor/Processor {D:/Quartus/ECE550/Processor/Processor/clk_div4_p.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:14 on Nov 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/ECE550/Processor/Processor" D:/Quartus/ECE550/Processor/Processor/clk_div4_p.v 
# -- Compiling module clk_div4_p
# 
# Top level modules:
# 	clk_div4_p
# End time: 04:20:14 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/ECE550/Processor/Processor {D:/Quartus/ECE550/Processor/Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:14 on Nov 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/ECE550/Processor/Processor" D:/Quartus/ECE550/Processor/Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 04:20:14 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/ECE550/Processor/Processor {D:/Quartus/ECE550/Processor/Processor/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:14 on Nov 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/ECE550/Processor/Processor" D:/Quartus/ECE550/Processor/Processor/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 04:20:14 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Quartus/ECE550/Processor/Processor {D:/Quartus/ECE550/Processor/Processor/skeleton_test_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:14 on Nov 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/ECE550/Processor/Processor" D:/Quartus/ECE550/Processor/Processor/skeleton_test_tb.v 
# -- Compiling module skeleton_test_tb
# 
# Top level modules:
# 	skeleton_test_tb
# End time: 04:20:14 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  skeleton_test_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" skeleton_test_tb 
# Start time: 04:20:15 on Nov 06,2023
# Loading work.skeleton_test_tb
# Loading work.skeleton
# Loading work.clk_div4_p
# Loading work.clk_div2
# Loading work.imem
# Loading altera_mf_ver.altsyncram
# Loading work.dmem
# Loading work.regfile
# Loading work.processor
# Loading work.pc_counter
# Loading work.control
# Loading work.decoder_32
# Loading work.alu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 10527  Hostname: LAPTOP-2R751DDF  ProcessID: 10204
#           Attempting to use alternate WLF file "./wlft881xcr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft881xcr
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                   10 << Starting the Simulation >>
# ** Note: $stop    : D:/Quartus/ECE550/Processor/Processor/skeleton_test_tb.v(107)
#    Time: 180 ns  Iteration: 1  Instance: /skeleton_test_tb
# Break in Module skeleton_test_tb at D:/Quartus/ECE550/Processor/Processor/skeleton_test_tb.v line 107
# End time: 04:22:43 on Nov 06,2023, Elapsed time: 0:02:28
# Errors: 0, Warnings: 2
