include <%= ENV['TOOLS_DISTRIB'] %>/share/testsMakefile.include

LIBC_PATH   = $(RISCV_PSEUDOLIBC_PATH)
LIBC_INCLUDES = $(RISCV_PSEUDOLIBC_INCLUDES)

CC         = $(RISCV_CC)
OBJCOPY    = $(RISCV_OBJCOPY)
CFLAGS     = $(RISCV_CFLAGS_COMMON) -march=rv32i -mabi=ilp32 <%= disable_warnings ? "-w" : "" %>
LDFLAGS    = $(RISCV_LDFLAGS_COMMON)
LDSCRIPT   = $(RISCV_C_LD_SCRIPT)

<% if asm_c_ext %>
CFLAGS += -march=rv32imc
<% end %>

LIBC = <%= disable_security ? "c_ns" : "c" %>

SRC  = <%= input_c %>
DIRECTORY = <%= c_root %>
.PHONY : all

all: test.elf test.v tcl_copy

clean:
	rm test.elf
	rm test.v

tcl_copy: $(TESTBENCH_TOOLS_SRC)/trace/filter_init.tcl
	cp $(TESTBENCH_TOOLS_SRC)/trace/filter_init.tcl filter_init.tcl

test.elf:  command_line.s $(SRC) $(LIBC_PATH)/libc.a
	$(CC) $(CFLAGS) command_line.s $(SRC) -I$(DIRECTORY) -I$(LIBC_INCLUDES) \
    -static -L$(LIBC_PATH) -l$(LIBC) \
    -Xlinker --defsym=__SOC_MEM_SIZE=$(SOC_RAM_SIZE) \
    -Xlinker -T$(LDSCRIPT) -o test.elf

test.v: test.elf
	$(OBJCOPY) --target verilog test.elf test.v
