{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.625",
   "Default View_TopLeft":"1464,883",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 1570 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x -10 -y 1630 -defaultsOSRD
preplace port port-id_rx -pg 1 -lvl 0 -x -10 -y 1750 -defaultsOSRD
preplace port port-id_tx -pg 1 -lvl 7 -x 2520 -y 1530 -defaultsOSRD
preplace portBus led -pg 1 -lvl 7 -x 2520 -y 1410 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 110 -y 1570 -defaultsOSRD
preplace inst BlockRam_0 -pg 1 -lvl 5 -x 2030 -y 440 -defaultsOSRD
preplace inst CC_0 -pg 1 -lvl 4 -x 1420 -y 650 -defaultsOSRD
preplace inst BRAMMUX_0 -pg 1 -lvl 3 -x 870 -y 910 -defaultsOSRD
preplace inst waveParser_0 -pg 1 -lvl 4 -x 1420 -y 200 -defaultsOSRD
preplace inst clk1Mhz_0 -pg 1 -lvl 3 -x 870 -y 1150 -defaultsOSRD
preplace inst dds_compiler_1 -pg 1 -lvl 3 -x 870 -y 710 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -x 2030 -y 1210 -defaultsOSRD
preplace inst AddressFixer_0 -pg 1 -lvl 5 -x 2030 -y 1090 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 2030 -y 990 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -x 870 -y 1530 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -x 1420 -y 1540 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -x 390 -y 1470 -defaultsOSRD
preplace inst rst_clk_wiz_0_200M -pg 1 -lvl 2 -x 390 -y 1650 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -x 2030 -y 1540 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 2030 -y 1350 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -x 1420 -y 1330 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 6 -x 2400 -y 1610 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -x 2400 -y 1090 -defaultsOSRD
preplace netloc AddressFixer_0_address 1 5 1 2240 1090n
preplace netloc BRAMMUX_0_Ref0 1 3 1 1140 560n
preplace netloc BRAMMUX_0_Ref0Address 1 3 2 NJ 920 1760
preplace netloc BRAMMUX_0_Ref1 1 3 1 1150 620n
preplace netloc BRAMMUX_0_Ref1Address 1 3 2 NJ 940 1770
preplace netloc BRAMMUX_0_Ref2 1 3 1 1170 680n
preplace netloc BRAMMUX_0_Ref2Address 1 3 2 NJ 960 1850
preplace netloc BRAMMUX_0_Ref3 1 3 1 1180 740n
preplace netloc BRAMMUX_0_Ref3Address 1 3 2 NJ 980 1860
preplace netloc BlockRam_0_wave00 1 3 3 1220 420 1710J 90 2200
preplace netloc BlockRam_0_wave0 1 3 3 1210 900 NJ 900 2260
preplace netloc BlockRam_0_wave01 1 3 3 1250 860 NJ 860 2240
preplace netloc BlockRam_0_wave1 1 3 3 1200 410 1680J 80 2240
preplace netloc BlockRam_0_wave02 1 3 3 1230 870 NJ 870 2230
preplace netloc BlockRam_0_wave2 1 3 3 1230 430 1660J 780 2210
preplace netloc BlockRam_0_wave03 1 3 3 1220 880 NJ 880 2220
preplace netloc BlockRam_0_wave3 1 3 3 1240 440 1650J 790 2200
preplace netloc BlockRam_0_waveRef0 1 2 4 620 -10 NJ -10 NJ -10 2260
preplace netloc BlockRam_0_waveRef1 1 2 4 640 400 NJ 400 1690J 100 2210
preplace netloc BlockRam_0_waveRef2 1 2 4 630 0 NJ 0 NJ 0 2250
preplace netloc BlockRam_0_waveRef3 1 2 4 640 1050 1240J 910 NJ 910 2250
preplace netloc CC_0_count 1 4 1 1630 800n
preplace netloc CC_0_wave00Address 1 4 1 N 540
preplace netloc CC_0_wave01Address 1 4 1 N 600
preplace netloc CC_0_wave02Address 1 4 1 N 660
preplace netloc CC_0_wave03Address 1 4 1 N 720
preplace netloc CC_0_wave0Address 1 4 1 N 520
preplace netloc CC_0_wave1Address 1 4 1 N 580
preplace netloc CC_0_wave2Address 1 4 1 N 640
preplace netloc CC_0_wave3Address 1 4 1 N 700
preplace netloc CC_0_waveRef0Address 1 2 3 620 1070 NJ 1070 1620
preplace netloc CC_0_waveRef1Address 1 2 3 610 1080 NJ 1080 1610
preplace netloc CC_0_waveRef2Address 1 2 3 600 1090 NJ 1090 1600
preplace netloc CC_0_waveRef3Address 1 2 3 630 1060 NJ 1060 1590
preplace netloc CC_0_xcorr 1 4 1 1640 740n
preplace netloc Net1 1 3 2 1160 890 1750
preplace netloc axi_gpio_0_gpio_io_o 1 5 1 2220 1030n
preplace netloc axi_uartlite_0_tx 1 5 2 2260J 1530 NJ
preplace netloc blk_mem_gen_0_douta 1 5 1 2250 1070n
preplace netloc clk_1 1 0 1 NJ 1570
preplace netloc dds_compiler_0_m_axis_data_tdata 1 3 1 1130 170n
preplace netloc mdm_1_debug_sys_rst 1 1 2 220 1540 560
preplace netloc microblaze_0_Clk 1 1 5 210 1400 590 630 1190 970 1820 930 2300
preplace netloc reset_rtl_0_1 1 0 2 NJ 1630 NJ
preplace netloc rst_clk_wiz_0_200M_bus_struct_reset 1 2 2 NJ 1630 1250
preplace netloc rst_clk_wiz_0_200M_mb_reset 1 2 1 630 1560n
preplace netloc rst_clk_wiz_0_200M_peripheral_aresetn 1 2 3 560J 1620 1230 1620 1860
preplace netloc rx_0_1 1 0 6 NJ 1750 NJ 1750 NJ 1750 NJ 1750 NJ 1750 2200
preplace netloc waveParser_0_buffer 1 4 1 1670 80n
preplace netloc waveParser_0_buffer1 1 4 1 1650 100n
preplace netloc waveParser_0_bufferRef 1 4 1 1860 60n
preplace netloc waveParser_0_wave00Address 1 4 1 1760 160n
preplace netloc waveParser_0_wave01Address 1 4 1 1660 220n
preplace netloc waveParser_0_wave02Address 1 4 1 1740 280n
preplace netloc waveParser_0_wave03Address 1 4 1 1670 340n
preplace netloc waveParser_0_wave0Address 1 4 1 1840 140n
preplace netloc waveParser_0_wave1Address 1 4 1 1830 200n
preplace netloc waveParser_0_wave2Address 1 4 1 1770 260n
preplace netloc waveParser_0_wave3Address 1 4 1 1700 320n
preplace netloc waveParser_0_waveRef0Address 1 4 1 1850 120n
preplace netloc waveParser_0_waveRef1Address 1 4 1 1720 180n
preplace netloc waveParser_0_waveRef2Address 1 4 1 1620 240n
preplace netloc waveParser_0_waveRef3Address 1 4 1 1730 300n
preplace netloc xlconstant_0_dout 1 5 1 2230 990n
preplace netloc xlconstant_1_dout 1 6 1 2500 1410n
preplace netloc xlslice_0_Dout 1 5 1 2240 1150n
preplace netloc microblaze_0_M_AXI_DP 1 3 1 1100 1250n
preplace netloc microblaze_0_axi_periph_M00_AXI 1 4 1 1590 1320n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 1 1590 1340n
preplace netloc microblaze_0_debug 1 2 1 570 1460n
preplace netloc microblaze_0_dlmb_1 1 3 1 N 1510
preplace netloc microblaze_0_ilmb_1 1 3 1 N 1530
levelinfo -pg 1 -10 110 390 870 1420 2030 2400 2520
pagesize -pg 1 -db -bbox -sgen -100 -20 2630 1780
"
}
{
   "da_axi4_cnt":"18",
   "da_board_cnt":"14",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"16",
   "da_mb_cnt":"6"
}
