use core::{alloc::Layout, num::NonZeroUsize, ptr::NonNull};

use ax_memory_addr::{MemoryAddr, PAGE_SIZE_4K, VirtAddr};
use dma_api::{
    DeviceDma, DmaAllocHandle, DmaConstraints, DmaDirection, DmaDomainId, DmaError, DmaMapHandle,
    DmaOp,
};
use mbarrier::mb;

use crate::DmaCoherentMappingOutcome;

pub struct KlibDma;

static DMA: KlibDma = KlibDma;

pub fn op() -> &'static KlibDma {
    &DMA
}

pub const fn domain_id() -> DmaDomainId {
    DmaDomainId::legacy_global()
}

pub fn device_with_mask(dma_mask: u64) -> DeviceDma {
    DeviceDma::new(domain_id(), dma_mask, op())
}

struct DmaPages {
    cpu_addr: NonNull<u8>,
    dma_addr: u64,
    num_pages: usize,
}

impl DmaPages {
    fn layout_pages(layout: Layout) -> usize {
        layout.size().div_ceil(PAGE_SIZE_4K)
    }

    fn layout_align(layout: Layout, constraints: DmaConstraints) -> usize {
        layout.align().max(constraints.align).max(PAGE_SIZE_4K)
    }

    /// Allocates DMA-visible pages using the kernel DMA allocator.
    ///
    /// `dma_alloc_pages` is expected to honor `addr_mask` and the requested
    /// alignment. The checks below are defensive validation so a bad platform
    /// allocator fails before the buffer is handed to a device.
    unsafe fn alloc_for_layout(
        constraints: DmaConstraints,
        layout: Layout,
    ) -> Result<Self, DmaError> {
        if layout.size() == 0 {
            return Ok(Self {
                cpu_addr: NonNull::dangling(),
                dma_addr: 0,
                num_pages: 0,
            });
        }

        let num_pages = Self::layout_pages(layout);
        let align = Self::layout_align(layout, constraints);
        let cpu_vaddr = crate::klib::dma_alloc_pages(constraints.addr_mask, num_pages, align)
            .map_err(|_| DmaError::NoMemory)?;
        let cpu_addr = NonNull::new(cpu_vaddr.as_mut_ptr()).ok_or(DmaError::NoMemory)?;
        let dma_addr = dma_addr_from_vaddr(cpu_vaddr);

        if !dma_range_fits_mask(dma_addr, layout.size(), constraints.addr_mask) {
            unsafe { Self::dealloc_pages(cpu_addr, num_pages) };
            return Err(DmaError::DmaMaskNotMatch {
                addr: dma_addr.into(),
                mask: constraints.addr_mask,
            });
        }
        if !dma_addr_is_aligned(dma_addr, constraints.align.max(layout.align())) {
            unsafe { Self::dealloc_pages(cpu_addr, num_pages) };
            return Err(DmaError::AlignMismatch {
                required: constraints.align.max(layout.align()),
                address: dma_addr.into(),
            });
        }

        Ok(Self {
            cpu_addr,
            dma_addr,
            num_pages,
        })
    }

    unsafe fn dealloc_pages(cpu_addr: NonNull<u8>, num_pages: usize) {
        if num_pages == 0 {
            return;
        }
        crate::klib::dma_dealloc_pages(VirtAddr::from_usize(cpu_addr.as_ptr() as usize), num_pages);
    }
}

struct CoherentDmaPolicy;

impl CoherentDmaPolicy {
    fn make_uncached(pages: &DmaPages, layout: Layout) -> DmaCoherentMappingOutcome {
        if pages.num_pages == 0 {
            return DmaCoherentMappingOutcome::Updated;
        }

        let range_size = pages.num_pages * PAGE_SIZE_4K;
        let start = VirtAddr::from_usize(pages.cpu_addr.as_ptr() as usize).align_down_4k();
        let outcome = crate::klib::mem_make_dma_coherent_uncached(start, range_size);
        if outcome != DmaCoherentMappingOutcome::Updated {
            return outcome;
        }
        unsafe {
            pages.cpu_addr.as_ptr().write_bytes(0, layout.size());
        }
        DmaCoherentMappingOutcome::Updated
    }

    fn restore_cached(pages: NonNull<u8>, num_pages: usize) -> Result<(), DmaError> {
        if num_pages == 0 {
            return Ok(());
        }

        let start = VirtAddr::from_usize(pages.as_ptr() as usize).align_down_4k();
        crate::klib::mem_restore_dma_cached(start, num_pages * PAGE_SIZE_4K)
            .map_err(|_| DmaError::NoMemory)
    }
}

fn release_coherent_pages(
    restore_cached: impl FnOnce() -> Result<(), DmaError>,
    dealloc_pages: impl FnOnce(),
) -> Result<(), DmaError> {
    restore_cached()?;
    dealloc_pages();
    Ok(())
}

fn finish_coherent_mapping(
    outcome: DmaCoherentMappingOutcome,
    dealloc_pages: impl FnOnce(),
) -> Option<()> {
    match outcome {
        DmaCoherentMappingOutcome::Updated => Some(()),
        DmaCoherentMappingOutcome::NotStarted(_) => {
            dealloc_pages();
            None
        }
        // The PTE update may already be visible on only part of the CPU set.
        // Returning these pages to the allocator could let cached and uncached
        // aliases race with a new owner, so quarantine them permanently.
        DmaCoherentMappingOutcome::StateUncertain(_) => None,
    }
}

impl DmaOp for KlibDma {
    fn page_size(&self) -> usize {
        PAGE_SIZE_4K
    }

    unsafe fn alloc_contiguous(
        &self,
        constraints: DmaConstraints,
        layout: Layout,
    ) -> Option<DmaAllocHandle> {
        let pages = unsafe { DmaPages::alloc_for_layout(constraints, layout).ok()? };
        Some(unsafe { DmaAllocHandle::new(pages.cpu_addr, pages.dma_addr.into(), layout) })
    }

    unsafe fn dealloc_contiguous(&self, handle: DmaAllocHandle) {
        let num_pages = DmaPages::layout_pages(handle.layout());
        unsafe { DmaPages::dealloc_pages(handle.as_ptr(), num_pages) };
    }

    unsafe fn alloc_coherent(
        &self,
        constraints: DmaConstraints,
        layout: Layout,
    ) -> Option<DmaAllocHandle> {
        let pages = unsafe { DmaPages::alloc_for_layout(constraints, layout).ok()? };
        finish_coherent_mapping(
            CoherentDmaPolicy::make_uncached(&pages, layout),
            || unsafe { DmaPages::dealloc_pages(pages.cpu_addr, pages.num_pages) },
        )?;

        Some(unsafe { DmaAllocHandle::new(pages.cpu_addr, pages.dma_addr.into(), layout) })
    }

    unsafe fn dealloc_coherent(&self, handle: DmaAllocHandle) -> Result<(), DmaError> {
        let num_pages = DmaPages::layout_pages(handle.layout());
        release_coherent_pages(
            || {
                CoherentDmaPolicy::restore_cached(handle.as_ptr(), num_pages)
                    .map_err(|_| DmaError::CoherentReleaseFailed)
            },
            || unsafe { DmaPages::dealloc_pages(handle.as_ptr(), num_pages) },
        )
    }

    unsafe fn map_streaming(
        &self,
        constraints: DmaConstraints,
        addr: NonNull<u8>,
        size: NonZeroUsize,
        _direction: DmaDirection,
    ) -> Result<DmaMapHandle, DmaError> {
        let align = constraints.align.max(1);
        let layout = Layout::from_size_align(size.get(), align)?;
        let dma_addr = dma_addr_from_ptr(addr);

        if dma_mapping_can_be_direct(dma_addr, size.get(), constraints) {
            return Ok(unsafe { DmaMapHandle::new(addr, dma_addr.into(), layout, None) });
        }

        let map_pages = unsafe { DmaPages::alloc_for_layout(constraints, layout)? };
        Ok(unsafe {
            DmaMapHandle::new(
                addr,
                map_pages.dma_addr.into(),
                layout,
                Some(map_pages.cpu_addr),
            )
        })
    }

    unsafe fn unmap_streaming(&self, handle: DmaMapHandle) {
        if let Some(map_virt) = handle.bounce_ptr() {
            let num_pages = DmaPages::layout_pages(handle.layout());
            unsafe { DmaPages::dealloc_pages(map_virt, num_pages) };
        }
    }

    fn flush(&self, addr: NonNull<u8>, size: usize) {
        mb();
        crate::klib::dma_cache_clean(VirtAddr::from_usize(addr.as_ptr() as usize), size);
    }

    fn invalidate(&self, addr: NonNull<u8>, size: usize) {
        crate::klib::dma_cache_invalidate(VirtAddr::from_usize(addr.as_ptr() as usize), size);
        mb();
    }

    fn flush_invalidate(&self, addr: NonNull<u8>, size: usize) {
        mb();
        crate::klib::dma_cache_clean_invalidate(VirtAddr::from_usize(addr.as_ptr() as usize), size);
        mb();
    }
}

fn dma_addr_from_ptr(ptr: NonNull<u8>) -> u64 {
    dma_addr_from_vaddr(VirtAddr::from_usize(ptr.as_ptr() as usize))
}

fn dma_addr_from_vaddr(vaddr: VirtAddr) -> u64 {
    crate::klib::mem_virt_to_phys(vaddr).as_usize() as u64
}

fn dma_range_fits_mask(dma_addr: u64, size: usize, dma_mask: u64) -> bool {
    if size == 0 {
        dma_addr <= dma_mask
    } else {
        dma_addr
            .checked_add(size.saturating_sub(1) as u64)
            .map(|end| end <= dma_mask)
            .unwrap_or(false)
    }
}

fn dma_addr_is_aligned(dma_addr: u64, align: usize) -> bool {
    dma_addr.is_multiple_of(align.max(1) as u64)
}

fn dma_mapping_can_be_direct(dma_addr: u64, size: usize, constraints: DmaConstraints) -> bool {
    let align = constraints.align.max(1);
    // A direct streaming mapping transfers cache-line ownership to the device.
    // Keep both ends aligned so unrelated heap objects cannot share that range.
    dma_range_fits_mask(dma_addr, size, constraints.addr_mask)
        && dma_addr_is_aligned(dma_addr, align)
        && size.is_multiple_of(align)
}

#[cfg(test)]
mod tests {
    use alloc::{rc::Rc, vec::Vec};
    use core::cell::RefCell;

    use super::*;
    use crate::AxError;

    #[test]
    fn coherent_release_restores_mapping_before_free() {
        let events = Rc::new(RefCell::new(Vec::new()));
        let restore_events = events.clone();
        let free_events = events.clone();

        let result = release_coherent_pages(
            move || {
                restore_events.borrow_mut().push("restore");
                Ok(())
            },
            move || free_events.borrow_mut().push("free"),
        );

        assert_eq!(result, Ok(()));
        assert_eq!(*events.borrow(), ["restore", "free"]);
    }

    #[test]
    fn coherent_release_quarantines_pages_when_restore_fails() {
        let events = Rc::new(RefCell::new(Vec::new()));
        let restore_events = events.clone();
        let free_events = events.clone();

        let result = release_coherent_pages(
            move || {
                restore_events.borrow_mut().push("restore");
                Err(DmaError::CoherentReleaseFailed)
            },
            move || free_events.borrow_mut().push("free"),
        );

        assert_eq!(result, Err(DmaError::CoherentReleaseFailed));
        assert_eq!(*events.borrow(), ["restore"]);
    }

    #[test]
    fn coherent_allocation_reclaims_pages_when_mapping_did_not_start() {
        let events = Rc::new(RefCell::new(Vec::new()));
        let free_events = events.clone();

        let result = finish_coherent_mapping(
            DmaCoherentMappingOutcome::NotStarted(AxError::Unsupported),
            move || free_events.borrow_mut().push("free"),
        );

        assert_eq!(result, None);
        assert_eq!(*events.borrow(), ["free"]);
    }

    #[test]
    fn coherent_allocation_quarantines_pages_when_mapping_state_is_uncertain() {
        let events = Rc::new(RefCell::new(Vec::new()));
        let free_events = events.clone();

        let result = finish_coherent_mapping(
            DmaCoherentMappingOutcome::StateUncertain(AxError::TimedOut),
            move || free_events.borrow_mut().push("free"),
        );

        assert_eq!(result, None);
        assert!(events.borrow().is_empty());
    }

    #[test]
    fn direct_streaming_mapping_requires_an_isolated_aligned_range() {
        let constraints = DmaConstraints::new(u32::MAX as u64).with_align(64);

        assert!(dma_mapping_can_be_direct(0x1000, 64, constraints));
        assert!(dma_mapping_can_be_direct(0x1000, 128, constraints));
        assert!(!dma_mapping_can_be_direct(0x1000, 9, constraints));
        assert!(!dma_mapping_can_be_direct(0x1001, 64, constraints));
    }
}
