|AP9
VGA_VS <= VGA_MOD:inst.VSYNC
KEY[0] => inst7.IN0
CLOCK_50 => lpm_dff1:inst1.clock
CLOCK_50 => lpm_rom0:inst3.clock
CLOCK_50 => VGA_MOD:inst.MEM_CLK
SW[8] => inst9.IN0
SW[8] => inst8.IN1
SW[8] => LEDR[8].DATAIN
SW[2] => SeletorClock:inst20.sel[2]
SW[1] => SeletorClock:inst20.sel[1]
SW[0] => SeletorClock:inst20.sel[0]
SW[9] => debounce:inst23.pb
PS2_CLK => keyboard:inst14.keyboard_clk
PS2_DAT => keyboard:inst14.keyboard_data
VGA_HS <= VGA_MOD:inst.HSYNC
LEDR[8] <= SW[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_MOD:inst.BLUE[0]
VGA_B[1] <= VGA_MOD:inst.BLUE[1]
VGA_B[2] <= VGA_MOD:inst.BLUE[2]
VGA_B[3] <= VGA_MOD:inst.BLUE[3]
VGA_G[0] <= VGA_MOD:inst.GREEN[0]
VGA_G[1] <= VGA_MOD:inst.GREEN[1]
VGA_G[2] <= VGA_MOD:inst.GREEN[2]
VGA_G[3] <= VGA_MOD:inst.GREEN[3]
VGA_R[0] <= VGA_MOD:inst.RED[0]
VGA_R[1] <= VGA_MOD:inst.RED[1]
VGA_R[2] <= VGA_MOD:inst.RED[2]
VGA_R[3] <= VGA_MOD:inst.RED[3]
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~


|AP9|VGA_MOD:inst
HSYNC <= VIDEO_FILTER:inst8.oHSYNC
VGA_CLK => VIDEO_FILTER:inst8.CLK
VGA_CLK => VGA_SYNC:inst.CLK
VGA_CLK => inst5.IN0
VGA_CLK => CLOCK.DATAIN
RST => VGA_SYNC:inst.RST
RST => COLOR_BRIDGE:inst1.RST
RST => fifo0:inst7.aclr
MEM_CLK => COLOR_BRIDGE:inst1.CLK
MEM_CLK => inst10.IN0
MEM_CLK => fifo0:inst7.clock
MEM_CLK => lpm_ram_dq0:inst3.clock
MEM_CLK => lpm_ram_dq1:inst2.clock
VGA_QUEUE => fifo0:inst7.wrreq
DATA[0] => fifo0:inst7.data[0]
DATA[1] => fifo0:inst7.data[1]
DATA[2] => fifo0:inst7.data[2]
DATA[3] => fifo0:inst7.data[3]
DATA[4] => fifo0:inst7.data[4]
DATA[5] => fifo0:inst7.data[5]
DATA[6] => fifo0:inst7.data[6]
DATA[7] => fifo0:inst7.data[7]
DATA[8] => fifo0:inst7.data[8]
DATA[9] => fifo0:inst7.data[9]
DATA[10] => fifo0:inst7.data[10]
DATA[11] => fifo0:inst7.data[11]
DATA[12] => fifo0:inst7.data[12]
DATA[13] => fifo0:inst7.data[13]
DATA[14] => fifo0:inst7.data[14]
DATA[15] => fifo0:inst7.data[15]
DATA[16] => fifo0:inst7.data[16]
DATA[17] => fifo0:inst7.data[17]
DATA[18] => fifo0:inst7.data[18]
DATA[19] => fifo0:inst7.data[19]
DATA[20] => fifo0:inst7.data[20]
VSYNC <= VIDEO_FILTER:inst8.oVSYNC
BLANK <= <VCC>
CLOCK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
BLUE[0] <= VIDEO_FILTER:inst8.oB[0]
BLUE[1] <= VIDEO_FILTER:inst8.oB[1]
BLUE[2] <= VIDEO_FILTER:inst8.oB[2]
BLUE[3] <= VIDEO_FILTER:inst8.oB[3]
GREEN[0] <= VIDEO_FILTER:inst8.oG[0]
GREEN[1] <= VIDEO_FILTER:inst8.oG[1]
GREEN[2] <= VIDEO_FILTER:inst8.oG[2]
GREEN[3] <= VIDEO_FILTER:inst8.oG[3]
RED[0] <= VIDEO_FILTER:inst8.oR[0]
RED[1] <= VIDEO_FILTER:inst8.oR[1]
RED[2] <= VIDEO_FILTER:inst8.oR[2]
RED[3] <= VIDEO_FILTER:inst8.oR[3]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8
oVSYNC <= lpm_dff0:inst1.q
iVSYNC => lpm_dff0:inst1.data
CLK => lpm_dff0:inst1.clock
CLK => lpm_dff0:inst.clock
CLK => lpm_dff2:inst4.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst2.clock
oHSYNC <= lpm_dff0:inst.q
iHSYNC => lpm_dff0:inst.data
oB[0] <= lpm_dff2:inst4.q[0]
oB[1] <= lpm_dff2:inst4.q[1]
oB[2] <= lpm_dff2:inst4.q[2]
oB[3] <= lpm_dff2:inst4.q[3]
iB[0] => lpm_dff2:inst4.data[0]
iB[1] => lpm_dff2:inst4.data[1]
iB[2] => lpm_dff2:inst4.data[2]
iB[3] => lpm_dff2:inst4.data[3]
oG[0] <= lpm_dff2:inst3.q[0]
oG[1] <= lpm_dff2:inst3.q[1]
oG[2] <= lpm_dff2:inst3.q[2]
oG[3] <= lpm_dff2:inst3.q[3]
iG[0] => lpm_dff2:inst3.data[0]
iG[1] => lpm_dff2:inst3.data[1]
iG[2] => lpm_dff2:inst3.data[2]
iG[3] => lpm_dff2:inst3.data[3]
oR[0] <= lpm_dff2:inst2.q[0]
oR[1] <= lpm_dff2:inst2.q[1]
oR[2] <= lpm_dff2:inst2.q[2]
oR[3] <= lpm_dff2:inst2.q[3]
iR[0] => lpm_dff2:inst2.data[0]
iR[1] => lpm_dff2:inst2.data[1]
iR[2] => lpm_dff2:inst2.data[2]
iR[3] => lpm_dff2:inst2.data[3]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VGA_SYNC:inst
CLK => VSYNC~reg0.CLK
CLK => Vcnt[0].CLK
CLK => Vcnt[1].CLK
CLK => Vcnt[2].CLK
CLK => Vcnt[3].CLK
CLK => Vcnt[4].CLK
CLK => Vcnt[5].CLK
CLK => Vcnt[6].CLK
CLK => Vcnt[7].CLK
CLK => Vcnt[8].CLK
CLK => Vcnt[9].CLK
CLK => HSYNC~reg0.CLK
CLK => Hcnt[0].CLK
CLK => Hcnt[1].CLK
CLK => Hcnt[2].CLK
CLK => Hcnt[3].CLK
CLK => Hcnt[4].CLK
CLK => Hcnt[5].CLK
CLK => Hcnt[6].CLK
CLK => Hcnt[7].CLK
CLK => Hcnt[8].CLK
CLK => Hcnt[9].CLK
RST => Vcnt[0].ACLR
RST => Vcnt[1].ACLR
RST => Vcnt[2].ACLR
RST => Vcnt[3].ACLR
RST => Vcnt[4].ACLR
RST => Vcnt[5].ACLR
RST => Vcnt[6].ACLR
RST => Vcnt[7].ACLR
RST => Vcnt[8].ACLR
RST => Vcnt[9].ACLR
RST => Hcnt[0].ACLR
RST => Hcnt[1].ACLR
RST => Hcnt[2].ACLR
RST => Hcnt[3].ACLR
RST => Hcnt[4].ACLR
RST => Hcnt[5].ACLR
RST => Hcnt[6].ACLR
RST => Hcnt[7].ACLR
RST => Hcnt[8].ACLR
RST => Hcnt[9].ACLR
RST => VSYNC~reg0.ENA
RST => HSYNC~reg0.ENA
PIXELECT[0] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[1] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[2] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[3] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[4] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[5] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[6] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[7] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[8] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[9] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[10] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[11] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[12] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[13] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[14] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[15] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[16] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
HSYNC <= HSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSYNC <= VSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIDEO_EN <= process_2.DB_MAX_OUTPUT_PORT_TYPE
STACK_EN <= process_3.DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|COLOR_BRIDGE:inst1
CLK => B[0]~reg0.CLK
CLK => B[1]~reg0.CLK
CLK => B[2]~reg0.CLK
CLK => B[3]~reg0.CLK
CLK => G[0]~reg0.CLK
CLK => G[1]~reg0.CLK
CLK => G[2]~reg0.CLK
CLK => G[3]~reg0.CLK
CLK => R[0]~reg0.CLK
CLK => R[1]~reg0.CLK
CLK => R[2]~reg0.CLK
CLK => R[3]~reg0.CLK
RST => B[0]~reg0.ACLR
RST => B[1]~reg0.ACLR
RST => B[2]~reg0.ACLR
RST => B[3]~reg0.ACLR
RST => G[0]~reg0.ACLR
RST => G[1]~reg0.ACLR
RST => G[2]~reg0.ACLR
RST => G[3]~reg0.ACLR
RST => R[0]~reg0.ACLR
RST => R[1]~reg0.ACLR
RST => R[2]~reg0.ACLR
RST => R[3]~reg0.ACLR
BRG_EN => R.OUTPUTSELECT
BRG_EN => R.OUTPUTSELECT
BRG_EN => R.OUTPUTSELECT
BRG_EN => G.OUTPUTSELECT
BRG_EN => G.OUTPUTSELECT
BRG_EN => G.OUTPUTSELECT
BRG_EN => B.OUTPUTSELECT
BRG_EN => B.OUTPUTSELECT
BRG_EN => B.OUTPUTSELECT
COLOR[0] => Mux0.IN19
COLOR[0] => Mux1.IN19
COLOR[0] => Mux2.IN19
COLOR[0] => Mux3.IN19
COLOR[0] => Mux4.IN19
COLOR[0] => Mux5.IN19
COLOR[0] => Mux6.IN19
COLOR[0] => Mux7.IN19
COLOR[0] => Mux8.IN19
COLOR[1] => Mux0.IN18
COLOR[1] => Mux1.IN18
COLOR[1] => Mux2.IN18
COLOR[1] => Mux3.IN18
COLOR[1] => Mux4.IN18
COLOR[1] => Mux5.IN18
COLOR[1] => Mux6.IN18
COLOR[1] => Mux7.IN18
COLOR[1] => Mux8.IN18
COLOR[2] => Mux0.IN17
COLOR[2] => Mux1.IN17
COLOR[2] => Mux2.IN17
COLOR[2] => Mux3.IN17
COLOR[2] => Mux4.IN17
COLOR[2] => Mux5.IN17
COLOR[2] => Mux6.IN17
COLOR[2] => Mux7.IN17
COLOR[2] => Mux8.IN17
COLOR[3] => Mux0.IN16
COLOR[3] => Mux1.IN16
COLOR[3] => Mux2.IN16
COLOR[3] => Mux3.IN16
COLOR[3] => Mux4.IN16
COLOR[3] => Mux5.IN16
COLOR[3] => Mux6.IN16
COLOR[3] => Mux7.IN16
COLOR[3] => Mux8.IN16
R[0] <= R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|BUSMUX:inst13
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|AP9|VGA_MOD:inst|BUSMUX:inst13|lpm_mux:$00000
data[0][0] => mux_sjc:auto_generated.data[0]
data[0][1] => mux_sjc:auto_generated.data[1]
data[0][2] => mux_sjc:auto_generated.data[2]
data[0][3] => mux_sjc:auto_generated.data[3]
data[1][0] => mux_sjc:auto_generated.data[4]
data[1][1] => mux_sjc:auto_generated.data[5]
data[1][2] => mux_sjc:auto_generated.data[6]
data[1][3] => mux_sjc:auto_generated.data[7]
sel[0] => mux_sjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_sjc:auto_generated.result[0]
result[1] <= mux_sjc:auto_generated.result[1]
result[2] <= mux_sjc:auto_generated.result[2]
result[3] <= mux_sjc:auto_generated.result[3]


|AP9|VGA_MOD:inst|BUSMUX:inst13|lpm_mux:$00000|mux_sjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
address[15] => altsyncram:altsyncram_component.address_a[15]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_o1j1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_o1j1:auto_generated.data_a[0]
data_a[1] => altsyncram_o1j1:auto_generated.data_a[1]
data_a[2] => altsyncram_o1j1:auto_generated.data_a[2]
data_a[3] => altsyncram_o1j1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o1j1:auto_generated.address_a[0]
address_a[1] => altsyncram_o1j1:auto_generated.address_a[1]
address_a[2] => altsyncram_o1j1:auto_generated.address_a[2]
address_a[3] => altsyncram_o1j1:auto_generated.address_a[3]
address_a[4] => altsyncram_o1j1:auto_generated.address_a[4]
address_a[5] => altsyncram_o1j1:auto_generated.address_a[5]
address_a[6] => altsyncram_o1j1:auto_generated.address_a[6]
address_a[7] => altsyncram_o1j1:auto_generated.address_a[7]
address_a[8] => altsyncram_o1j1:auto_generated.address_a[8]
address_a[9] => altsyncram_o1j1:auto_generated.address_a[9]
address_a[10] => altsyncram_o1j1:auto_generated.address_a[10]
address_a[11] => altsyncram_o1j1:auto_generated.address_a[11]
address_a[12] => altsyncram_o1j1:auto_generated.address_a[12]
address_a[13] => altsyncram_o1j1:auto_generated.address_a[13]
address_a[14] => altsyncram_o1j1:auto_generated.address_a[14]
address_a[15] => altsyncram_o1j1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o1j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o1j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_o1j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_o1j1:auto_generated.q_a[2]
q_a[3] <= altsyncram_o1j1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_dla:decode3.data[0]
address_a[13] => decode_61a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_dla:decode3.data[1]
address_a[14] => decode_61a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_dla:decode3.data[2]
address_a[15] => decode_61a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a28.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a5.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a21.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a29.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a6.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a22.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a30.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a7.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a23.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_pfb:mux2.result[0]
q_a[1] <= mux_pfb:mux2.result[1]
q_a[2] <= mux_pfb:mux2.result[2]
q_a[3] <= mux_pfb:mux2.result[3]
wren_a => decode_dla:decode3.enable


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3
data[0] => w_anode235w[1].IN0
data[0] => w_anode252w[1].IN1
data[0] => w_anode262w[1].IN0
data[0] => w_anode272w[1].IN1
data[0] => w_anode282w[1].IN0
data[0] => w_anode292w[1].IN1
data[0] => w_anode302w[1].IN0
data[0] => w_anode312w[1].IN1
data[1] => w_anode235w[2].IN0
data[1] => w_anode252w[2].IN0
data[1] => w_anode262w[2].IN1
data[1] => w_anode272w[2].IN1
data[1] => w_anode282w[2].IN0
data[1] => w_anode292w[2].IN0
data[1] => w_anode302w[2].IN1
data[1] => w_anode312w[2].IN1
data[2] => w_anode235w[3].IN0
data[2] => w_anode252w[3].IN0
data[2] => w_anode262w[3].IN0
data[2] => w_anode272w[3].IN0
data[2] => w_anode282w[3].IN1
data[2] => w_anode292w[3].IN1
data[2] => w_anode302w[3].IN1
data[2] => w_anode312w[3].IN1
enable => w_anode235w[1].IN0
enable => w_anode252w[1].IN0
enable => w_anode262w[1].IN0
enable => w_anode272w[1].IN0
enable => w_anode282w[1].IN0
enable => w_anode292w[1].IN0
enable => w_anode302w[1].IN0
enable => w_anode312w[1].IN0
eq[0] <= w_anode235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode302w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode312w[3].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode
data[0] => w_anode323w[1].IN0
data[0] => w_anode341w[1].IN1
data[0] => w_anode352w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode374w[1].IN0
data[0] => w_anode385w[1].IN1
data[0] => w_anode396w[1].IN0
data[0] => w_anode407w[1].IN1
data[1] => w_anode323w[2].IN0
data[1] => w_anode341w[2].IN0
data[1] => w_anode352w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode374w[2].IN0
data[1] => w_anode385w[2].IN0
data[1] => w_anode396w[2].IN1
data[1] => w_anode407w[2].IN1
data[2] => w_anode323w[3].IN0
data[2] => w_anode341w[3].IN0
data[2] => w_anode352w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode374w[3].IN1
data[2] => w_anode385w[3].IN1
data[2] => w_anode396w[3].IN1
data[2] => w_anode407w[3].IN1
eq[0] <= w_anode323w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode352w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode374w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode385w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode407w[3].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|mux_pfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
data[8] => l1_w0_n1_mux_dataout.IN1
data[9] => l1_w1_n1_mux_dataout.IN1
data[10] => l1_w2_n1_mux_dataout.IN1
data[11] => l1_w3_n1_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w0_n2_mux_dataout.IN1
data[17] => l1_w1_n2_mux_dataout.IN1
data[18] => l1_w2_n2_mux_dataout.IN1
data[19] => l1_w3_n2_mux_dataout.IN1
data[20] => l1_w0_n2_mux_dataout.IN1
data[21] => l1_w1_n2_mux_dataout.IN1
data[22] => l1_w2_n2_mux_dataout.IN1
data[23] => l1_w3_n2_mux_dataout.IN1
data[24] => l1_w0_n3_mux_dataout.IN1
data[25] => l1_w1_n3_mux_dataout.IN1
data[26] => l1_w2_n3_mux_dataout.IN1
data[27] => l1_w3_n3_mux_dataout.IN1
data[28] => l1_w0_n3_mux_dataout.IN1
data[29] => l1_w1_n3_mux_dataout.IN1
data[30] => l1_w2_n3_mux_dataout.IN1
data[31] => l1_w3_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0


|AP9|VGA_MOD:inst|DEMUX:inst18
OUT1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
IN => inst1.IN0
IN => inst.IN1
SEL => inst1.IN1
SEL => inst2.IN0
OUT0 <= inst.DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|fifo0:inst7
aclr => scfifo:scfifo_component.aclr
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component
data[0] => scfifo_2491:auto_generated.data[0]
data[1] => scfifo_2491:auto_generated.data[1]
data[2] => scfifo_2491:auto_generated.data[2]
data[3] => scfifo_2491:auto_generated.data[3]
data[4] => scfifo_2491:auto_generated.data[4]
data[5] => scfifo_2491:auto_generated.data[5]
data[6] => scfifo_2491:auto_generated.data[6]
data[7] => scfifo_2491:auto_generated.data[7]
data[8] => scfifo_2491:auto_generated.data[8]
data[9] => scfifo_2491:auto_generated.data[9]
data[10] => scfifo_2491:auto_generated.data[10]
data[11] => scfifo_2491:auto_generated.data[11]
data[12] => scfifo_2491:auto_generated.data[12]
data[13] => scfifo_2491:auto_generated.data[13]
data[14] => scfifo_2491:auto_generated.data[14]
data[15] => scfifo_2491:auto_generated.data[15]
data[16] => scfifo_2491:auto_generated.data[16]
data[17] => scfifo_2491:auto_generated.data[17]
data[18] => scfifo_2491:auto_generated.data[18]
data[19] => scfifo_2491:auto_generated.data[19]
data[20] => scfifo_2491:auto_generated.data[20]
q[0] <= scfifo_2491:auto_generated.q[0]
q[1] <= scfifo_2491:auto_generated.q[1]
q[2] <= scfifo_2491:auto_generated.q[2]
q[3] <= scfifo_2491:auto_generated.q[3]
q[4] <= scfifo_2491:auto_generated.q[4]
q[5] <= scfifo_2491:auto_generated.q[5]
q[6] <= scfifo_2491:auto_generated.q[6]
q[7] <= scfifo_2491:auto_generated.q[7]
q[8] <= scfifo_2491:auto_generated.q[8]
q[9] <= scfifo_2491:auto_generated.q[9]
q[10] <= scfifo_2491:auto_generated.q[10]
q[11] <= scfifo_2491:auto_generated.q[11]
q[12] <= scfifo_2491:auto_generated.q[12]
q[13] <= scfifo_2491:auto_generated.q[13]
q[14] <= scfifo_2491:auto_generated.q[14]
q[15] <= scfifo_2491:auto_generated.q[15]
q[16] <= scfifo_2491:auto_generated.q[16]
q[17] <= scfifo_2491:auto_generated.q[17]
q[18] <= scfifo_2491:auto_generated.q[18]
q[19] <= scfifo_2491:auto_generated.q[19]
q[20] <= scfifo_2491:auto_generated.q[20]
wrreq => scfifo_2491:auto_generated.wrreq
rdreq => scfifo_2491:auto_generated.rdreq
clock => scfifo_2491:auto_generated.clock
aclr => scfifo_2491:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_2491:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated
aclr => a_dpfifo_9a91:dpfifo.aclr
clock => a_dpfifo_9a91:dpfifo.clock
data[0] => a_dpfifo_9a91:dpfifo.data[0]
data[1] => a_dpfifo_9a91:dpfifo.data[1]
data[2] => a_dpfifo_9a91:dpfifo.data[2]
data[3] => a_dpfifo_9a91:dpfifo.data[3]
data[4] => a_dpfifo_9a91:dpfifo.data[4]
data[5] => a_dpfifo_9a91:dpfifo.data[5]
data[6] => a_dpfifo_9a91:dpfifo.data[6]
data[7] => a_dpfifo_9a91:dpfifo.data[7]
data[8] => a_dpfifo_9a91:dpfifo.data[8]
data[9] => a_dpfifo_9a91:dpfifo.data[9]
data[10] => a_dpfifo_9a91:dpfifo.data[10]
data[11] => a_dpfifo_9a91:dpfifo.data[11]
data[12] => a_dpfifo_9a91:dpfifo.data[12]
data[13] => a_dpfifo_9a91:dpfifo.data[13]
data[14] => a_dpfifo_9a91:dpfifo.data[14]
data[15] => a_dpfifo_9a91:dpfifo.data[15]
data[16] => a_dpfifo_9a91:dpfifo.data[16]
data[17] => a_dpfifo_9a91:dpfifo.data[17]
data[18] => a_dpfifo_9a91:dpfifo.data[18]
data[19] => a_dpfifo_9a91:dpfifo.data[19]
data[20] => a_dpfifo_9a91:dpfifo.data[20]
empty <= a_dpfifo_9a91:dpfifo.empty
q[0] <= a_dpfifo_9a91:dpfifo.q[0]
q[1] <= a_dpfifo_9a91:dpfifo.q[1]
q[2] <= a_dpfifo_9a91:dpfifo.q[2]
q[3] <= a_dpfifo_9a91:dpfifo.q[3]
q[4] <= a_dpfifo_9a91:dpfifo.q[4]
q[5] <= a_dpfifo_9a91:dpfifo.q[5]
q[6] <= a_dpfifo_9a91:dpfifo.q[6]
q[7] <= a_dpfifo_9a91:dpfifo.q[7]
q[8] <= a_dpfifo_9a91:dpfifo.q[8]
q[9] <= a_dpfifo_9a91:dpfifo.q[9]
q[10] <= a_dpfifo_9a91:dpfifo.q[10]
q[11] <= a_dpfifo_9a91:dpfifo.q[11]
q[12] <= a_dpfifo_9a91:dpfifo.q[12]
q[13] <= a_dpfifo_9a91:dpfifo.q[13]
q[14] <= a_dpfifo_9a91:dpfifo.q[14]
q[15] <= a_dpfifo_9a91:dpfifo.q[15]
q[16] <= a_dpfifo_9a91:dpfifo.q[16]
q[17] <= a_dpfifo_9a91:dpfifo.q[17]
q[18] <= a_dpfifo_9a91:dpfifo.q[18]
q[19] <= a_dpfifo_9a91:dpfifo.q[19]
q[20] <= a_dpfifo_9a91:dpfifo.q[20]
rdreq => a_dpfifo_9a91:dpfifo.rreq
wrreq => a_dpfifo_9a91:dpfifo.wreq


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[11].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_vhb:rd_ptr_msb.aclr
aclr => cntr_ci7:usedw_counter.aclr
aclr => cntr_0ib:wr_ptr.aclr
clock => altsyncram_lek1:FIFOram.clock0
clock => altsyncram_lek1:FIFOram.clock1
clock => cntr_vhb:rd_ptr_msb.clock
clock => cntr_ci7:usedw_counter.clock
clock => cntr_0ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_lek1:FIFOram.data_a[0]
data[1] => altsyncram_lek1:FIFOram.data_a[1]
data[2] => altsyncram_lek1:FIFOram.data_a[2]
data[3] => altsyncram_lek1:FIFOram.data_a[3]
data[4] => altsyncram_lek1:FIFOram.data_a[4]
data[5] => altsyncram_lek1:FIFOram.data_a[5]
data[6] => altsyncram_lek1:FIFOram.data_a[6]
data[7] => altsyncram_lek1:FIFOram.data_a[7]
data[8] => altsyncram_lek1:FIFOram.data_a[8]
data[9] => altsyncram_lek1:FIFOram.data_a[9]
data[10] => altsyncram_lek1:FIFOram.data_a[10]
data[11] => altsyncram_lek1:FIFOram.data_a[11]
data[12] => altsyncram_lek1:FIFOram.data_a[12]
data[13] => altsyncram_lek1:FIFOram.data_a[13]
data[14] => altsyncram_lek1:FIFOram.data_a[14]
data[15] => altsyncram_lek1:FIFOram.data_a[15]
data[16] => altsyncram_lek1:FIFOram.data_a[16]
data[17] => altsyncram_lek1:FIFOram.data_a[17]
data[18] => altsyncram_lek1:FIFOram.data_a[18]
data[19] => altsyncram_lek1:FIFOram.data_a[19]
data[20] => altsyncram_lek1:FIFOram.data_a[20]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_lek1:FIFOram.q_b[0]
q[1] <= altsyncram_lek1:FIFOram.q_b[1]
q[2] <= altsyncram_lek1:FIFOram.q_b[2]
q[3] <= altsyncram_lek1:FIFOram.q_b[3]
q[4] <= altsyncram_lek1:FIFOram.q_b[4]
q[5] <= altsyncram_lek1:FIFOram.q_b[5]
q[6] <= altsyncram_lek1:FIFOram.q_b[6]
q[7] <= altsyncram_lek1:FIFOram.q_b[7]
q[8] <= altsyncram_lek1:FIFOram.q_b[8]
q[9] <= altsyncram_lek1:FIFOram.q_b[9]
q[10] <= altsyncram_lek1:FIFOram.q_b[10]
q[11] <= altsyncram_lek1:FIFOram.q_b[11]
q[12] <= altsyncram_lek1:FIFOram.q_b[12]
q[13] <= altsyncram_lek1:FIFOram.q_b[13]
q[14] <= altsyncram_lek1:FIFOram.q_b[14]
q[15] <= altsyncram_lek1:FIFOram.q_b[15]
q[16] <= altsyncram_lek1:FIFOram.q_b[16]
q[17] <= altsyncram_lek1:FIFOram.q_b[17]
q[18] <= altsyncram_lek1:FIFOram.q_b[18]
q[19] <= altsyncram_lek1:FIFOram.q_b[19]
q[20] <= altsyncram_lek1:FIFOram.q_b[20]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_vhb:rd_ptr_msb.sclr
sclr => cntr_ci7:usedw_counter.sclr
sclr => cntr_0ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|altsyncram_lek1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cmpr_im8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cmpr_im8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_vhb:rd_ptr_msb
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|AP9|VGA_MOD:inst|BUSMUX:inst15
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|AP9|VGA_MOD:inst|BUSMUX:inst15|lpm_mux:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|AP9|VGA_MOD:inst|BUSMUX:inst15|lpm_mux:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_k1j1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k1j1:auto_generated.data_a[0]
data_a[1] => altsyncram_k1j1:auto_generated.data_a[1]
data_a[2] => altsyncram_k1j1:auto_generated.data_a[2]
data_a[3] => altsyncram_k1j1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k1j1:auto_generated.address_a[0]
address_a[1] => altsyncram_k1j1:auto_generated.address_a[1]
address_a[2] => altsyncram_k1j1:auto_generated.address_a[2]
address_a[3] => altsyncram_k1j1:auto_generated.address_a[3]
address_a[4] => altsyncram_k1j1:auto_generated.address_a[4]
address_a[5] => altsyncram_k1j1:auto_generated.address_a[5]
address_a[6] => altsyncram_k1j1:auto_generated.address_a[6]
address_a[7] => altsyncram_k1j1:auto_generated.address_a[7]
address_a[8] => altsyncram_k1j1:auto_generated.address_a[8]
address_a[9] => altsyncram_k1j1:auto_generated.address_a[9]
address_a[10] => altsyncram_k1j1:auto_generated.address_a[10]
address_a[11] => altsyncram_k1j1:auto_generated.address_a[11]
address_a[12] => altsyncram_k1j1:auto_generated.address_a[12]
address_a[13] => altsyncram_k1j1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k1j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k1j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_k1j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_k1j1:auto_generated.q_a[2]
q_a[3] <= altsyncram_k1j1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5la:decode3.data[0]
address_a[13] => decode_u0a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a6.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a7.PORTADATAIN
q_a[0] <= mux_hfb:mux2.result[0]
q_a[1] <= mux_hfb:mux2.result[1]
q_a[2] <= mux_hfb:mux2.result[2]
q_a[3] <= mux_hfb:mux2.result[3]
wren_a => decode_5la:decode3.enable


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|decode_5la:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|decode_u0a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|mux_hfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|AP9|VGA_MOD:inst|BUSMUX:inst14
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]


|AP9|VGA_MOD:inst|BUSMUX:inst14|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[1][0] => mux_dlc:auto_generated.data[14]
data[1][1] => mux_dlc:auto_generated.data[15]
data[1][2] => mux_dlc:auto_generated.data[16]
data[1][3] => mux_dlc:auto_generated.data[17]
data[1][4] => mux_dlc:auto_generated.data[18]
data[1][5] => mux_dlc:auto_generated.data[19]
data[1][6] => mux_dlc:auto_generated.data[20]
data[1][7] => mux_dlc:auto_generated.data[21]
data[1][8] => mux_dlc:auto_generated.data[22]
data[1][9] => mux_dlc:auto_generated.data[23]
data[1][10] => mux_dlc:auto_generated.data[24]
data[1][11] => mux_dlc:auto_generated.data[25]
data[1][12] => mux_dlc:auto_generated.data[26]
data[1][13] => mux_dlc:auto_generated.data[27]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]


|AP9|VGA_MOD:inst|BUSMUX:inst14|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w0_n0_mux_dataout.IN1
data[15] => l1_w1_n0_mux_dataout.IN1
data[16] => l1_w2_n0_mux_dataout.IN1
data[17] => l1_w3_n0_mux_dataout.IN1
data[18] => l1_w4_n0_mux_dataout.IN1
data[19] => l1_w5_n0_mux_dataout.IN1
data[20] => l1_w6_n0_mux_dataout.IN1
data[21] => l1_w7_n0_mux_dataout.IN1
data[22] => l1_w8_n0_mux_dataout.IN1
data[23] => l1_w9_n0_mux_dataout.IN1
data[24] => l1_w10_n0_mux_dataout.IN1
data[25] => l1_w11_n0_mux_dataout.IN1
data[26] => l1_w12_n0_mux_dataout.IN1
data[27] => l1_w13_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|AP9|lpm_dff1:inst1
clock => lpm_ff:lpm_ff_component.clock
q <= lpm_ff:lpm_ff_component.q[0]


|AP9|lpm_dff1:inst1|lpm_ff:lpm_ff_component
data[0] => ~NO_FANOUT~
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|AP9|TEXT_DRAWER:inst2
CLK => DATA[0]~reg0.CLK
CLK => DATA[1]~reg0.CLK
CLK => DATA[2]~reg0.CLK
CLK => DATA[3]~reg0.CLK
CLK => DATA[4]~reg0.CLK
CLK => DATA[5]~reg0.CLK
CLK => DATA[6]~reg0.CLK
CLK => DATA[7]~reg0.CLK
CLK => DATA[8]~reg0.CLK
CLK => DATA[9]~reg0.CLK
CLK => DATA[10]~reg0.CLK
CLK => DATA[11]~reg0.CLK
CLK => DATA[12]~reg0.CLK
CLK => DATA[13]~reg0.CLK
CLK => DATA[14]~reg0.CLK
CLK => DATA[15]~reg0.CLK
CLK => DATA[16]~reg0.CLK
CLK => DATA[17]~reg0.CLK
CLK => DATA[18]~reg0.CLK
CLK => DATA[19]~reg0.CLK
CLK => DATA[20]~reg0.CLK
CLK => CHARADDR[0]~reg0.CLK
CLK => CHARADDR[1]~reg0.CLK
CLK => CHARADDR[2]~reg0.CLK
CLK => CHARADDR[3]~reg0.CLK
CLK => CHARADDR[4]~reg0.CLK
CLK => CHARADDR[5]~reg0.CLK
CLK => CHARADDR[6]~reg0.CLK
CLK => CHARADDR[7]~reg0.CLK
CLK => CHARADDR[8]~reg0.CLK
CLK => CHARADDR[9]~reg0.CLK
CLK => DATA_QUEUE~reg0.CLK
CLK => STATE[0].CLK
CLK => STATE[1].CLK
CLK => STATE[2].CLK
CLK => STATE[3].CLK
CLK => LNAUX[0].CLK
CLK => LNAUX[1].CLK
CLK => LNAUX[2].CLK
CLK => LNAUX[3].CLK
CLK => PREVSIZE.CLK
CLK => PREVCOLOR[0].CLK
CLK => PREVCOLOR[1].CLK
CLK => PREVCOLOR[2].CLK
CLK => PREVCOLOR[3].CLK
CLK => PREVYPOS[0].CLK
CLK => PREVYPOS[1].CLK
CLK => PREVYPOS[2].CLK
CLK => PREVYPOS[3].CLK
CLK => PREVYPOS[4].CLK
CLK => PREVCHAR[0].CLK
CLK => PREVCHAR[1].CLK
CLK => PREVCHAR[2].CLK
CLK => PREVCHAR[3].CLK
CLK => PREVCHAR[4].CLK
CLK => PREVCHAR[5].CLK
CLK => PREVCHAR[6].CLK
CLK => YP[0].CLK
CLK => YP[1].CLK
CLK => YP[2].CLK
CLK => YP[3].CLK
CLK => YP[4].CLK
CLK => YP[5].CLK
CLK => YP[6].CLK
CLK => YP[7].CLK
CLK => XP[0].CLK
CLK => XP[1].CLK
CLK => XP[2].CLK
CLK => XP[3].CLK
CLK => XP[4].CLK
CLK => XP[5].CLK
CLK => XP[6].CLK
CLK => XP[7].CLK
CLK => XP[8].CLK
CLK => PREVXPOS[0].CLK
CLK => PREVXPOS[1].CLK
CLK => PREVXPOS[2].CLK
CLK => PREVXPOS[3].CLK
CLK => PREVXPOS[4].CLK
CLK => PREVXPOS[5].CLK
CLK => LNCNT[0].CLK
CLK => LNCNT[1].CLK
CLK => LNCNT[2].CLK
CLK => LNCNT[3].CLK
CLK => PIXCNT[0].CLK
CLK => PIXCNT[1].CLK
CLK => PIXCNT[2].CLK
CLK => PIXCNT[3].CLK
CLK => OUTDATA[0].CLK
CLK => OUTDATA[1].CLK
CLK => OUTDATA[2].CLK
CLK => OUTDATA[3].CLK
CLK => OUTDATA[4].CLK
CLK => OUTDATA[5].CLK
CLK => OUTDATA[6].CLK
CLK => OUTDATA[7].CLK
CLK => OUTDATA[8].CLK
CLK => OUTDATA[9].CLK
CLK => OUTDATA[10].CLK
CLK => OUTDATA[11].CLK
CLK => OUTDATA[12].CLK
CLK => OUTDATA[13].CLK
CLK => OUTDATA[14].CLK
CLK => OUTDATA[15].CLK
CLK => OUTDATA[16].CLK
CLK => OUTDATA[17].CLK
CLK => OUTDATA[18].CLK
CLK => OUTDATA[19].CLK
CLK => OUTDATA[20].CLK
RST => DATA_QUEUE~reg0.ACLR
RST => STATE[0].ACLR
RST => STATE[1].ACLR
RST => STATE[2].ACLR
RST => STATE[3].ACLR
RST => YP[0].ACLR
RST => YP[1].ACLR
RST => YP[2].ACLR
RST => YP[3].ACLR
RST => YP[4].ACLR
RST => YP[5].ACLR
RST => YP[6].ACLR
RST => YP[7].ACLR
RST => XP[0].ACLR
RST => XP[1].ACLR
RST => XP[2].ACLR
RST => XP[3].ACLR
RST => XP[4].ACLR
RST => XP[5].ACLR
RST => XP[6].ACLR
RST => XP[7].ACLR
RST => XP[8].ACLR
RST => PREVXPOS[0].PRESET
RST => PREVXPOS[1].PRESET
RST => PREVXPOS[2].PRESET
RST => PREVXPOS[3].PRESET
RST => PREVXPOS[4].PRESET
RST => PREVXPOS[5].PRESET
RST => LNCNT[0].ACLR
RST => LNCNT[1].ACLR
RST => LNCNT[2].ACLR
RST => LNCNT[3].ACLR
RST => PIXCNT[0].ACLR
RST => PIXCNT[1].ACLR
RST => PIXCNT[2].ACLR
RST => PIXCNT[3].ACLR
RST => OUTDATA[0].ACLR
RST => OUTDATA[1].ACLR
RST => OUTDATA[2].ACLR
RST => OUTDATA[3].ACLR
RST => OUTDATA[4].ACLR
RST => OUTDATA[5].ACLR
RST => OUTDATA[6].ACLR
RST => OUTDATA[7].ACLR
RST => OUTDATA[8].ACLR
RST => OUTDATA[9].ACLR
RST => OUTDATA[10].ACLR
RST => OUTDATA[11].ACLR
RST => OUTDATA[12].ACLR
RST => OUTDATA[13].ACLR
RST => OUTDATA[14].ACLR
RST => OUTDATA[15].ACLR
RST => OUTDATA[16].ACLR
RST => OUTDATA[17].ACLR
RST => OUTDATA[18].ACLR
RST => OUTDATA[19].ACLR
RST => OUTDATA[20].ACLR
RST => PREVCHAR[6].ENA
RST => PREVCHAR[5].ENA
RST => PREVCHAR[4].ENA
RST => PREVCHAR[3].ENA
RST => PREVCHAR[2].ENA
RST => PREVCHAR[1].ENA
RST => PREVCHAR[0].ENA
RST => PREVYPOS[4].ENA
RST => PREVYPOS[3].ENA
RST => PREVYPOS[2].ENA
RST => PREVYPOS[1].ENA
RST => PREVYPOS[0].ENA
RST => PREVCOLOR[3].ENA
RST => PREVCOLOR[2].ENA
RST => PREVCOLOR[1].ENA
RST => PREVCOLOR[0].ENA
RST => PREVSIZE.ENA
RST => LNAUX[3].ENA
RST => LNAUX[2].ENA
RST => LNAUX[1].ENA
RST => DATA[0]~reg0.ENA
RST => LNAUX[0].ENA
RST => CHARADDR[9]~reg0.ENA
RST => CHARADDR[8]~reg0.ENA
RST => CHARADDR[7]~reg0.ENA
RST => CHARADDR[6]~reg0.ENA
RST => CHARADDR[5]~reg0.ENA
RST => CHARADDR[4]~reg0.ENA
RST => CHARADDR[3]~reg0.ENA
RST => CHARADDR[2]~reg0.ENA
RST => CHARADDR[1]~reg0.ENA
RST => CHARADDR[0]~reg0.ENA
RST => DATA[20]~reg0.ENA
RST => DATA[19]~reg0.ENA
RST => DATA[18]~reg0.ENA
RST => DATA[17]~reg0.ENA
RST => DATA[16]~reg0.ENA
RST => DATA[15]~reg0.ENA
RST => DATA[14]~reg0.ENA
RST => DATA[13]~reg0.ENA
RST => DATA[12]~reg0.ENA
RST => DATA[11]~reg0.ENA
RST => DATA[10]~reg0.ENA
RST => DATA[9]~reg0.ENA
RST => DATA[8]~reg0.ENA
RST => DATA[7]~reg0.ENA
RST => DATA[6]~reg0.ENA
RST => DATA[5]~reg0.ENA
RST => DATA[4]~reg0.ENA
RST => DATA[3]~reg0.ENA
RST => DATA[2]~reg0.ENA
RST => DATA[1]~reg0.ENA
DRAW => process_0.IN1
CHAR[0] => Equal0.IN6
CHAR[0] => PREVCHAR.DATAB
CHAR[0] => Mux59.IN0
CHAR[1] => Equal0.IN5
CHAR[1] => PREVCHAR.DATAB
CHAR[1] => Mux58.IN0
CHAR[2] => Equal0.IN4
CHAR[2] => PREVCHAR.DATAB
CHAR[2] => Mux57.IN0
CHAR[3] => Equal0.IN3
CHAR[3] => PREVCHAR.DATAB
CHAR[3] => Mux56.IN0
CHAR[4] => Equal0.IN2
CHAR[4] => PREVCHAR.DATAB
CHAR[4] => Mux55.IN0
CHAR[5] => Equal0.IN1
CHAR[5] => PREVCHAR.DATAB
CHAR[5] => Mux54.IN0
CHAR[6] => Equal0.IN0
CHAR[6] => PREVCHAR.DATAB
CHAR[6] => Mux53.IN0
XPOS[0] => Equal1.IN5
XPOS[0] => LessThan0.IN18
XPOS[0] => LessThan2.IN18
XPOS[0] => XP.DATAB
XPOS[0] => XP.DATAA
XPOS[0] => PREVXPOS.DATAB
XPOS[1] => Equal1.IN4
XPOS[1] => LessThan0.IN17
XPOS[1] => LessThan2.IN17
XPOS[1] => XP.DATAB
XPOS[1] => XP.DATAA
XPOS[1] => PREVXPOS.DATAB
XPOS[2] => Equal1.IN3
XPOS[2] => LessThan0.IN16
XPOS[2] => LessThan2.IN16
XPOS[2] => XP.DATAB
XPOS[2] => XP.DATAA
XPOS[2] => PREVXPOS.DATAB
XPOS[3] => Equal1.IN2
XPOS[3] => LessThan0.IN15
XPOS[3] => LessThan2.IN15
XPOS[3] => XP.DATAB
XPOS[3] => XP.DATAA
XPOS[3] => PREVXPOS.DATAB
XPOS[4] => Equal1.IN1
XPOS[4] => LessThan0.IN14
XPOS[4] => LessThan2.IN14
XPOS[4] => XP.DATAB
XPOS[4] => XP.DATAA
XPOS[4] => PREVXPOS.DATAB
XPOS[5] => Equal1.IN0
XPOS[5] => LessThan2.IN13
XPOS[5] => XP.DATAA
XPOS[5] => PREVXPOS.DATAB
YPOS[0] => Equal2.IN4
YPOS[0] => LessThan1.IN16
YPOS[0] => LessThan3.IN16
YPOS[0] => YP.DATAB
YPOS[0] => YP.DATAA
YPOS[0] => PREVYPOS.DATAB
YPOS[1] => Equal2.IN3
YPOS[1] => LessThan1.IN15
YPOS[1] => LessThan3.IN15
YPOS[1] => YP.DATAB
YPOS[1] => YP.DATAA
YPOS[1] => PREVYPOS.DATAB
YPOS[2] => Equal2.IN2
YPOS[2] => LessThan1.IN14
YPOS[2] => LessThan3.IN14
YPOS[2] => YP.DATAB
YPOS[2] => YP.DATAA
YPOS[2] => PREVYPOS.DATAB
YPOS[3] => Equal2.IN1
YPOS[3] => LessThan1.IN13
YPOS[3] => LessThan3.IN13
YPOS[3] => YP.DATAB
YPOS[3] => YP.DATAA
YPOS[3] => PREVYPOS.DATAB
YPOS[4] => Equal2.IN0
YPOS[4] => LessThan3.IN12
YPOS[4] => YP.DATAA
YPOS[4] => PREVYPOS.DATAB
COLOR[0] => Equal3.IN3
COLOR[0] => PREVCOLOR.DATAB
COLOR[0] => OUTDATA.DATAB
COLOR[1] => Equal3.IN2
COLOR[1] => PREVCOLOR.DATAB
COLOR[1] => OUTDATA.DATAB
COLOR[2] => Equal3.IN1
COLOR[2] => PREVCOLOR.DATAB
COLOR[2] => OUTDATA.DATAB
COLOR[3] => Equal3.IN0
COLOR[3] => PREVCOLOR.DATAB
COLOR[3] => OUTDATA.DATAB
SIZE => process_0.IN1
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => STATE.OUTPUTSELECT
SIZE => STATE.OUTPUTSELECT
SIZE => STATE.OUTPUTSELECT
SIZE => STATE.OUTPUTSELECT
SIZE => PREVSIZE.DATAB
SIZE => LNAUX.OUTPUTSELECT
SIZE => LNAUX.OUTPUTSELECT
SIZE => LNAUX.OUTPUTSELECT
SIZE => LNAUX.OUTPUTSELECT
SIZE => PIXAUX.OUTPUTSELECT
SIZE => PIXAUX.OUTPUTSELECT
SIZE => PIXAUX.OUTPUTSELECT
SIZE => process_0.IN1
SIZE => process_0.IN1
SIZE => process_0.IN1
SIZE => process_0.IN1
CHARLINEDATA[0] => Mux0.IN3
CHARLINEDATA[1] => Mux0.IN4
CHARLINEDATA[2] => Mux0.IN5
CHARLINEDATA[3] => Mux0.IN6
CHARLINEDATA[4] => Mux0.IN7
CHARLINEDATA[5] => Mux0.IN8
CHARLINEDATA[6] => Mux0.IN9
CHARLINEDATA[7] => Mux0.IN10
CHARADDR[0] <= CHARADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[1] <= CHARADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[2] <= CHARADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[3] <= CHARADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[4] <= CHARADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[5] <= CHARADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[6] <= CHARADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[7] <= CHARADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[8] <= CHARADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[9] <= CHARADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[0] <= DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[8] <= DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[9] <= DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[10] <= DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[11] <= DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[12] <= DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[13] <= DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[14] <= DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[15] <= DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[16] <= DATA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[17] <= DATA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[18] <= DATA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[19] <= DATA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[20] <= DATA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_QUEUE <= DATA_QUEUE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|notepad:inst10
clkvideo => fantasma3_posa[0].CLK
clkvideo => fantasma3_posa[1].CLK
clkvideo => fantasma3_posa[2].CLK
clkvideo => fantasma3_posa[3].CLK
clkvideo => fantasma3_posa[4].CLK
clkvideo => fantasma3_posa[5].CLK
clkvideo => fantasma3_posa[6].CLK
clkvideo => fantasma3_posa[7].CLK
clkvideo => fantasma3_posa[8].CLK
clkvideo => fantasma3_posa[9].CLK
clkvideo => fantasma3_posa[10].CLK
clkvideo => fantasma3_posa[11].CLK
clkvideo => fantasma3_posa[12].CLK
clkvideo => fantasma3_posa[13].CLK
clkvideo => fantasma3_posa[14].CLK
clkvideo => fantasma3_posa[15].CLK
clkvideo => fantasma2_posa[0].CLK
clkvideo => fantasma2_posa[1].CLK
clkvideo => fantasma2_posa[2].CLK
clkvideo => fantasma2_posa[3].CLK
clkvideo => fantasma2_posa[4].CLK
clkvideo => fantasma2_posa[5].CLK
clkvideo => fantasma2_posa[6].CLK
clkvideo => fantasma2_posa[7].CLK
clkvideo => fantasma2_posa[8].CLK
clkvideo => fantasma2_posa[9].CLK
clkvideo => fantasma2_posa[10].CLK
clkvideo => fantasma2_posa[11].CLK
clkvideo => fantasma2_posa[12].CLK
clkvideo => fantasma2_posa[13].CLK
clkvideo => fantasma2_posa[14].CLK
clkvideo => fantasma2_posa[15].CLK
clkvideo => vga_pos[0]~reg0.CLK
clkvideo => vga_pos[1]~reg0.CLK
clkvideo => vga_pos[2]~reg0.CLK
clkvideo => vga_pos[3]~reg0.CLK
clkvideo => vga_pos[4]~reg0.CLK
clkvideo => vga_pos[5]~reg0.CLK
clkvideo => vga_pos[6]~reg0.CLK
clkvideo => vga_pos[7]~reg0.CLK
clkvideo => vga_pos[8]~reg0.CLK
clkvideo => vga_pos[9]~reg0.CLK
clkvideo => vga_pos[10]~reg0.CLK
clkvideo => vga_pos[11]~reg0.CLK
clkvideo => vga_pos[12]~reg0.CLK
clkvideo => vga_pos[13]~reg0.CLK
clkvideo => vga_pos[14]~reg0.CLK
clkvideo => vga_pos[15]~reg0.CLK
clkvideo => vga_char[0]~reg0.CLK
clkvideo => vga_char[1]~reg0.CLK
clkvideo => vga_char[2]~reg0.CLK
clkvideo => vga_char[3]~reg0.CLK
clkvideo => vga_char[4]~reg0.CLK
clkvideo => vga_char[5]~reg0.CLK
clkvideo => vga_char[6]~reg0.CLK
clkvideo => vga_char[7]~reg0.CLK
clkvideo => vga_char[8]~reg0.CLK
clkvideo => vga_char[9]~reg0.CLK
clkvideo => vga_char[10]~reg0.CLK
clkvideo => vga_char[11]~reg0.CLK
clkvideo => vga_char[12]~reg0.CLK
clkvideo => vga_char[13]~reg0.CLK
clkvideo => vga_char[14]~reg0.CLK
clkvideo => vga_char[15]~reg0.CLK
clkvideo => fantasma1_posa[0].CLK
clkvideo => fantasma1_posa[1].CLK
clkvideo => fantasma1_posa[2].CLK
clkvideo => fantasma1_posa[3].CLK
clkvideo => fantasma1_posa[4].CLK
clkvideo => fantasma1_posa[5].CLK
clkvideo => fantasma1_posa[6].CLK
clkvideo => fantasma1_posa[7].CLK
clkvideo => fantasma1_posa[8].CLK
clkvideo => fantasma1_posa[9].CLK
clkvideo => fantasma1_posa[10].CLK
clkvideo => fantasma1_posa[11].CLK
clkvideo => fantasma1_posa[12].CLK
clkvideo => fantasma1_posa[13].CLK
clkvideo => fantasma1_posa[14].CLK
clkvideo => fantasma1_posa[15].CLK
clkvideo => pacmanposa[0].CLK
clkvideo => pacmanposa[1].CLK
clkvideo => pacmanposa[2].CLK
clkvideo => pacmanposa[3].CLK
clkvideo => pacmanposa[4].CLK
clkvideo => pacmanposa[5].CLK
clkvideo => pacmanposa[6].CLK
clkvideo => pacmanposa[7].CLK
clkvideo => pacmanposa[8].CLK
clkvideo => pacmanposa[9].CLK
clkvideo => pacmanposa[10].CLK
clkvideo => pacmanposa[11].CLK
clkvideo => pacmanposa[12].CLK
clkvideo => pacmanposa[13].CLK
clkvideo => pacmanposa[14].CLK
clkvideo => pacmanposa[15].CLK
clkvideo => videoflag~reg0.CLK
clkvideo => VIDEOE[0].CLK
clkvideo => VIDEOE[1].CLK
clkvideo => VIDEOE[2].CLK
clkvideo => VIDEOE[3].CLK
clkvideo => VIDEOE[4].CLK
clkvideo => VIDEOE[5].CLK
clkvideo => VIDEOE[6].CLK
clkvideo => VIDEOE[7].CLK
clkvideo => position[0].CLK
clkvideo => position[1].CLK
clkvideo => position[2].CLK
clkvideo => position[3].CLK
clkvideo => position[4].CLK
clkvideo => position[5].CLK
clkvideo => position[6].CLK
clkvideo => position[7].CLK
clkvideo => position[8].CLK
clkvideo => position[9].CLK
clkvideo => position[10].CLK
clkvideo => position[11].CLK
clkvideo => position[12].CLK
clkvideo => position[13].CLK
clkvideo => position[14].CLK
clkvideo => position[15].CLK
clkvideo => position[16].CLK
clkvideo => position[17].CLK
clkvideo => position[18].CLK
clkvideo => position[19].CLK
clkvideo => position[20].CLK
clkvideo => position[21].CLK
clkvideo => position[22].CLK
clkvideo => position[23].CLK
clkvideo => position[24].CLK
clkvideo => position[25].CLK
clkvideo => position[26].CLK
clkvideo => position[27].CLK
clkvideo => position[28].CLK
clkvideo => position[29].CLK
clkvideo => position[30].CLK
clkvideo => position[31].CLK
clkvideo => over_pos2[0].CLK
clkvideo => over_pos2[1].CLK
clkvideo => over_pos2[2].CLK
clkvideo => over_pos2[3].CLK
clkvideo => over_pos2[4].CLK
clkvideo => over_pos2[5].CLK
clkvideo => over_pos2[6].CLK
clkvideo => over_pos2[7].CLK
clkvideo => over_pos2[8].CLK
clkvideo => over_pos2[9].CLK
clkvideo => over_pos2[10].CLK
clkvideo => over_pos2[11].CLK
clkvideo => over_pos2[12].CLK
clkvideo => over_pos2[13].CLK
clkvideo => over_pos2[14].CLK
clkvideo => over_pos2[15].CLK
clkvideo => over_pos[0].CLK
clkvideo => over_pos[1].CLK
clkvideo => over_pos[2].CLK
clkvideo => over_pos[3].CLK
clkvideo => over_pos[4].CLK
clkvideo => over_pos[5].CLK
clkvideo => over_pos[6].CLK
clkvideo => over_pos[7].CLK
clkvideo => over_pos[8].CLK
clkvideo => over_pos[9].CLK
clkvideo => over_pos[10].CLK
clkvideo => over_pos[11].CLK
clkvideo => over_pos[12].CLK
clkvideo => over_pos[13].CLK
clkvideo => over_pos[14].CLK
clkvideo => over_pos[15].CLK
clkvideo => over_char[0].CLK
clkvideo => over_char[1].CLK
clkvideo => over_char[2].CLK
clkvideo => over_char[3].CLK
clkvideo => over_char[4].CLK
clkvideo => over_char[5].CLK
clkvideo => over_char[6].CLK
clkvideo => over_char[7].CLK
clkvideo => curRENT_POS[0].CLK
clkvideo => curRENT_POS[1].CLK
clkvideo => curRENT_POS[2].CLK
clkvideo => curRENT_POS[3].CLK
clkvideo => curRENT_POS[4].CLK
clkvideo => curRENT_POS[5].CLK
clkvideo => curRENT_POS[6].CLK
clkvideo => curRENT_POS[7].CLK
clkvideo => curRENT_POS[8].CLK
clkvideo => curRENT_POS[9].CLK
clkvideo => curRENT_POS[10].CLK
clkvideo => curRENT_POS[11].CLK
clkvideo => curRENT_POS[12].CLK
clkvideo => curRENT_POS[13].CLK
clkvideo => curRENT_POS[14].CLK
clkvideo => curRENT_POS[15].CLK
clk => F3_ESTADO[0].CLK
clk => F3_ESTADO[1].CLK
clk => F3_ESTADO[2].CLK
clk => F3_ESTADO[3].CLK
clk => F3_ESTADO[4].CLK
clk => F3_ESTADO[5].CLK
clk => F3_ESTADO[6].CLK
clk => F3_ESTADO[7].CLK
clk => DELAY4[0].CLK
clk => DELAY4[1].CLK
clk => DELAY4[2].CLK
clk => DELAY4[3].CLK
clk => DELAY4[4].CLK
clk => DELAY4[5].CLK
clk => DELAY4[6].CLK
clk => DELAY4[7].CLK
clk => DELAY4[8].CLK
clk => DELAY4[9].CLK
clk => DELAY4[10].CLK
clk => DELAY4[11].CLK
clk => DELAY4[12].CLK
clk => DELAY4[13].CLK
clk => DELAY4[14].CLK
clk => DELAY4[15].CLK
clk => DELAY4[16].CLK
clk => DELAY4[17].CLK
clk => DELAY4[18].CLK
clk => DELAY4[19].CLK
clk => DELAY4[20].CLK
clk => DELAY4[21].CLK
clk => DELAY4[22].CLK
clk => DELAY4[23].CLK
clk => DELAY4[24].CLK
clk => DELAY4[25].CLK
clk => DELAY4[26].CLK
clk => DELAY4[27].CLK
clk => DELAY4[28].CLK
clk => DELAY4[29].CLK
clk => DELAY4[30].CLK
clk => DELAY4[31].CLK
clk => SINAL3[0].CLK
clk => SINAL3[1].CLK
clk => SINAL3[2].CLK
clk => fantasma3_pos[0].CLK
clk => fantasma3_pos[1].CLK
clk => fantasma3_pos[2].CLK
clk => fantasma3_pos[3].CLK
clk => fantasma3_pos[4].CLK
clk => fantasma3_pos[5].CLK
clk => fantasma3_pos[6].CLK
clk => fantasma3_pos[7].CLK
clk => fantasma3_pos[8].CLK
clk => fantasma3_pos[9].CLK
clk => fantasma3_pos[10].CLK
clk => fantasma3_pos[11].CLK
clk => fantasma3_pos[12].CLK
clk => fantasma3_pos[13].CLK
clk => fantasma3_pos[14].CLK
clk => fantasma3_pos[15].CLK
clk => F2_ESTADO[0].CLK
clk => F2_ESTADO[1].CLK
clk => F2_ESTADO[2].CLK
clk => F2_ESTADO[3].CLK
clk => F2_ESTADO[4].CLK
clk => F2_ESTADO[5].CLK
clk => F2_ESTADO[6].CLK
clk => F2_ESTADO[7].CLK
clk => DELAY3[0].CLK
clk => DELAY3[1].CLK
clk => DELAY3[2].CLK
clk => DELAY3[3].CLK
clk => DELAY3[4].CLK
clk => DELAY3[5].CLK
clk => DELAY3[6].CLK
clk => DELAY3[7].CLK
clk => DELAY3[8].CLK
clk => DELAY3[9].CLK
clk => DELAY3[10].CLK
clk => DELAY3[11].CLK
clk => DELAY3[12].CLK
clk => DELAY3[13].CLK
clk => DELAY3[14].CLK
clk => DELAY3[15].CLK
clk => DELAY3[16].CLK
clk => DELAY3[17].CLK
clk => DELAY3[18].CLK
clk => DELAY3[19].CLK
clk => DELAY3[20].CLK
clk => DELAY3[21].CLK
clk => DELAY3[22].CLK
clk => DELAY3[23].CLK
clk => DELAY3[24].CLK
clk => DELAY3[25].CLK
clk => DELAY3[26].CLK
clk => DELAY3[27].CLK
clk => DELAY3[28].CLK
clk => DELAY3[29].CLK
clk => DELAY3[30].CLK
clk => DELAY3[31].CLK
clk => SINAL2[0].CLK
clk => SINAL2[1].CLK
clk => fantasma2_pos[0].CLK
clk => fantasma2_pos[1].CLK
clk => fantasma2_pos[2].CLK
clk => fantasma2_pos[3].CLK
clk => fantasma2_pos[4].CLK
clk => fantasma2_pos[5].CLK
clk => fantasma2_pos[6].CLK
clk => fantasma2_pos[7].CLK
clk => fantasma2_pos[8].CLK
clk => fantasma2_pos[9].CLK
clk => fantasma2_pos[10].CLK
clk => fantasma2_pos[11].CLK
clk => fantasma2_pos[12].CLK
clk => fantasma2_pos[13].CLK
clk => fantasma2_pos[14].CLK
clk => fantasma2_pos[15].CLK
clk => F1_ESTADO[0].CLK
clk => F1_ESTADO[1].CLK
clk => F1_ESTADO[2].CLK
clk => F1_ESTADO[3].CLK
clk => F1_ESTADO[4].CLK
clk => F1_ESTADO[5].CLK
clk => F1_ESTADO[6].CLK
clk => F1_ESTADO[7].CLK
clk => DELAY2[0].CLK
clk => DELAY2[1].CLK
clk => DELAY2[2].CLK
clk => DELAY2[3].CLK
clk => DELAY2[4].CLK
clk => DELAY2[5].CLK
clk => DELAY2[6].CLK
clk => DELAY2[7].CLK
clk => DELAY2[8].CLK
clk => DELAY2[9].CLK
clk => DELAY2[10].CLK
clk => DELAY2[11].CLK
clk => DELAY2[12].CLK
clk => DELAY2[13].CLK
clk => DELAY2[14].CLK
clk => DELAY2[15].CLK
clk => DELAY2[16].CLK
clk => DELAY2[17].CLK
clk => DELAY2[18].CLK
clk => DELAY2[19].CLK
clk => DELAY2[20].CLK
clk => DELAY2[21].CLK
clk => DELAY2[22].CLK
clk => DELAY2[23].CLK
clk => DELAY2[24].CLK
clk => DELAY2[25].CLK
clk => DELAY2[26].CLK
clk => DELAY2[27].CLK
clk => DELAY2[28].CLK
clk => DELAY2[29].CLK
clk => DELAY2[30].CLK
clk => DELAY2[31].CLK
clk => SINAL[0].CLK
clk => SINAL[1].CLK
clk => fantasma1_pos[0].CLK
clk => fantasma1_pos[1].CLK
clk => fantasma1_pos[2].CLK
clk => fantasma1_pos[3].CLK
clk => fantasma1_pos[4].CLK
clk => fantasma1_pos[5].CLK
clk => fantasma1_pos[6].CLK
clk => fantasma1_pos[7].CLK
clk => fantasma1_pos[8].CLK
clk => fantasma1_pos[9].CLK
clk => fantasma1_pos[10].CLK
clk => fantasma1_pos[11].CLK
clk => fantasma1_pos[12].CLK
clk => fantasma1_pos[13].CLK
clk => fantasma1_pos[14].CLK
clk => fantasma1_pos[15].CLK
clk => pacmanestado[0].CLK
clk => pacmanestado[1].CLK
clk => pacmanestado[2].CLK
clk => pacmanestado[3].CLK
clk => pacmanestado[4].CLK
clk => pacmanestado[5].CLK
clk => pacmanestado[6].CLK
clk => pacmanestado[7].CLK
clk => DELAY1[0].CLK
clk => DELAY1[1].CLK
clk => DELAY1[2].CLK
clk => DELAY1[3].CLK
clk => DELAY1[4].CLK
clk => DELAY1[5].CLK
clk => DELAY1[6].CLK
clk => DELAY1[7].CLK
clk => DELAY1[8].CLK
clk => DELAY1[9].CLK
clk => DELAY1[10].CLK
clk => DELAY1[11].CLK
clk => DELAY1[12].CLK
clk => DELAY1[13].CLK
clk => DELAY1[14].CLK
clk => DELAY1[15].CLK
clk => DELAY1[16].CLK
clk => DELAY1[17].CLK
clk => DELAY1[18].CLK
clk => DELAY1[19].CLK
clk => DELAY1[20].CLK
clk => DELAY1[21].CLK
clk => DELAY1[22].CLK
clk => DELAY1[23].CLK
clk => DELAY1[24].CLK
clk => DELAY1[25].CLK
clk => DELAY1[26].CLK
clk => DELAY1[27].CLK
clk => DELAY1[28].CLK
clk => DELAY1[29].CLK
clk => DELAY1[30].CLK
clk => DELAY1[31].CLK
clk => pacmanpos[0].CLK
clk => pacmanpos[1].CLK
clk => pacmanpos[2].CLK
clk => pacmanpos[3].CLK
clk => pacmanpos[4].CLK
clk => pacmanpos[5].CLK
clk => pacmanpos[6].CLK
clk => pacmanpos[7].CLK
clk => pacmanpos[8].CLK
clk => pacmanpos[9].CLK
clk => pacmanpos[10].CLK
clk => pacmanpos[11].CLK
clk => pacmanpos[12].CLK
clk => pacmanpos[13].CLK
clk => pacmanpos[14].CLK
clk => pacmanpos[15].CLK
clk => pacmanchar[0].CLK
clk => pacmanchar[1].CLK
clk => pacmanchar[2].CLK
clk => pacmanchar[3].CLK
clk => pacmanchar[4].CLK
clk => pacmanchar[5].CLK
clk => pacmanchar[6].CLK
clk => pacmanchar[7].CLK
clk => Pontuacao[0].CLK
clk => Pontuacao[1].CLK
clk => Pontuacao[2].CLK
clk => Pontuacao[3].CLK
clk => Pontuacao[4].CLK
clk => Pontuacao[5].CLK
clk => Pontuacao[6].CLK
clk => Pontuacao[7].CLK
clk => Pontuacao[8].CLK
clk => Pontuacao[9].CLK
clk => Pontuacao[10].CLK
clk => Pontuacao[11].CLK
clk => Pontuacao[12].CLK
clk => Pontuacao[13].CLK
clk => Pontuacao[14].CLK
clk => Pontuacao[15].CLK
clk => Pontuacao[16].CLK
clk => Pontuacao[17].CLK
clk => Pontuacao[18].CLK
clk => Pontuacao[19].CLK
clk => Pontuacao[20].CLK
clk => Pontuacao[21].CLK
clk => Pontuacao[22].CLK
clk => Pontuacao[23].CLK
clk => Pontuacao[24].CLK
clk => Pontuacao[25].CLK
clk => Pontuacao[26].CLK
clk => Pontuacao[27].CLK
clk => Pontuacao[28].CLK
clk => Pontuacao[29].CLK
clk => Pontuacao[30].CLK
clk => Pontuacao[31].CLK
clk => Pontuacao[32].CLK
clk => Pontuacao[33].CLK
clk => Pontuacao[34].CLK
clk => Pontuacao[35].CLK
clk => Pontuacao[36].CLK
clk => Pontuacao[37].CLK
clk => Pontuacao[38].CLK
clk => Pontuacao[39].CLK
clk => Pontuacao[40].CLK
clk => Pontuacao[41].CLK
clk => Pontuacao[42].CLK
clk => Pontuacao[43].CLK
clk => Pontuacao[44].CLK
clk => Pontuacao[45].CLK
clk => Pontuacao[46].CLK
clk => Pontuacao[47].CLK
clk => Pontuacao[48].CLK
clk => Pontuacao[49].CLK
clk => Pontuacao[50].CLK
clk => Pontuacao[51].CLK
clk => Pontuacao[52].CLK
clk => Pontuacao[53].CLK
clk => Pontuacao[54].CLK
clk => Pontuacao[55].CLK
clk => Pontuacao[56].CLK
clk => Pontuacao[57].CLK
clk => Pontuacao[58].CLK
clk => Pontuacao[59].CLK
clk => Pontuacao[60].CLK
clk => Pontuacao[61].CLK
clk => Pontuacao[62].CLK
clk => Pontuacao[63].CLK
clk => Pontuacao[64].CLK
clk => Pontuacao[65].CLK
clk => Pontuacao[66].CLK
clk => Pontuacao[67].CLK
clk => Pontuacao[68].CLK
clk => Pontuacao[69].CLK
clk => Pontuacao[70].CLK
clk => Pontuacao[71].CLK
clk => Pontuacao[72].CLK
clk => Pontuacao[73].CLK
clk => Pontuacao[74].CLK
clk => Pontuacao[75].CLK
clk => Pontuacao[76].CLK
clk => Pontuacao[77].CLK
clk => Pontuacao[78].CLK
clk => Pontuacao[79].CLK
clk => Pontuacao[80].CLK
clk => Pontuacao[81].CLK
clk => Pontuacao[82].CLK
clk => Pontuacao[83].CLK
clk => Pontuacao[84].CLK
clk => Pontuacao[85].CLK
clk => Pontuacao[86].CLK
clk => Pontuacao[87].CLK
clk => Pontuacao[88].CLK
clk => Pontuacao[89].CLK
clk => Pontuacao[90].CLK
clk => Pontuacao[91].CLK
clk => Pontuacao[92].CLK
clk => Pontuacao[93].CLK
clk => Pontuacao[94].CLK
clk => Pontuacao[95].CLK
clk => Pontuacao[96].CLK
clk => Pontuacao[97].CLK
clk => Pontuacao[98].CLK
clk => Pontuacao[99].CLK
clk => Pontuacao[100].CLK
clk => Pontuacao[101].CLK
clk => Pontuacao[102].CLK
clk => Pontuacao[103].CLK
clk => Pontuacao[104].CLK
clk => Pontuacao[105].CLK
clk => Pontuacao[106].CLK
clk => Pontuacao[107].CLK
clk => Pontuacao[108].CLK
clk => Pontuacao[109].CLK
clk => Pontuacao[110].CLK
clk => Pontuacao[111].CLK
clk => Pontuacao[112].CLK
clk => Pontuacao[113].CLK
clk => Pontuacao[114].CLK
clk => Pontuacao[115].CLK
clk => Pontuacao[116].CLK
clk => Pontuacao[117].CLK
clk => Pontuacao[118].CLK
clk => Pontuacao[119].CLK
clk => Pontuacao[120].CLK
clk => Pontuacao[121].CLK
clk => Pontuacao[122].CLK
clk => Pontuacao[123].CLK
clk => Pontuacao[124].CLK
clk => Pontuacao[125].CLK
clk => Pontuacao[126].CLK
clk => Pontuacao[127].CLK
clk => Pontuacao[128].CLK
clk => Pontuacao[129].CLK
clk => Pontuacao[130].CLK
clk => Pontuacao[131].CLK
clk => Pontuacao[132].CLK
clk => Pontuacao[133].CLK
clk => Pontuacao[134].CLK
clk => Pontuacao[135].CLK
clk => Pontuacao[136].CLK
clk => Pontuacao[137].CLK
clk => Pontuacao[138].CLK
clk => Pontuacao[139].CLK
clk => Pontuacao[140].CLK
clk => Pontuacao[141].CLK
clk => Pontuacao[142].CLK
clk => Pontuacao[143].CLK
clk => Pontuacao[144].CLK
clk => Pontuacao[145].CLK
clk => Pontuacao[146].CLK
clk => Pontuacao[147].CLK
clk => Pontuacao[148].CLK
clk => Pontuacao[149].CLK
clk => Pontuacao[150].CLK
clk => Pontuacao[151].CLK
clk => Pontuacao[152].CLK
clk => Pontuacao[153].CLK
clk => Pontuacao[154].CLK
clk => Pontuacao[155].CLK
clk => Pontuacao[156].CLK
clk => Pontuacao[157].CLK
clk => Pontuacao[158].CLK
clk => Pontuacao[159].CLK
clk => Pontuacao[160].CLK
clk => Pontuacao[161].CLK
clk => Pontuacao[162].CLK
clk => Pontuacao[163].CLK
clk => Pontuacao[164].CLK
clk => Pontuacao[165].CLK
clk => Pontuacao[166].CLK
clk => Pontuacao[167].CLK
clk => Pontuacao[168].CLK
clk => Pontuacao[169].CLK
clk => Pontuacao[170].CLK
clk => Pontuacao[171].CLK
clk => Pontuacao[172].CLK
clk => Pontuacao[173].CLK
clk => Pontuacao[174].CLK
clk => Pontuacao[175].CLK
clk => Pontuacao[176].CLK
clk => Pontuacao[177].CLK
clk => Pontuacao[178].CLK
clk => Pontuacao[179].CLK
clk => Pontuacao[180].CLK
clk => Pontuacao[181].CLK
clk => Pontuacao[182].CLK
clk => Pontuacao[183].CLK
clk => Pontuacao[184].CLK
clk => Pontuacao[185].CLK
clk => Pontuacao[186].CLK
clk => Pontuacao[187].CLK
clk => Pontuacao[188].CLK
clk => Pontuacao[189].CLK
clk => Pontuacao[190].CLK
clk => Pontuacao[191].CLK
clk => Pontuacao[192].CLK
clk => Pontuacao[193].CLK
clk => Pontuacao[194].CLK
clk => Pontuacao[195].CLK
clk => Pontuacao[196].CLK
clk => Pontuacao[197].CLK
clk => Pontuacao[198].CLK
clk => Pontuacao[199].CLK
clk => Pontuacao[200].CLK
clk => Pontuacao[201].CLK
clk => Pontuacao[202].CLK
clk => Pontuacao[203].CLK
clk => Pontuacao[204].CLK
clk => Pontuacao[205].CLK
clk => Pontuacao[206].CLK
clk => Pontuacao[207].CLK
clk => Pontuacao[208].CLK
clk => Pontuacao[209].CLK
clk => Pontuacao[210].CLK
clk => Pontuacao[211].CLK
clk => Pontuacao[212].CLK
clk => Pontuacao[213].CLK
clk => Pontuacao[214].CLK
clk => Pontuacao[215].CLK
clk => Pontuacao[216].CLK
clk => Pontuacao[217].CLK
clk => Pontuacao[218].CLK
clk => Pontuacao[219].CLK
clk => Pontuacao[220].CLK
clk => Pontuacao[221].CLK
clk => Pontuacao[222].CLK
clk => Pontuacao[223].CLK
clk => Pontuacao[224].CLK
clk => Pontuacao[225].CLK
clk => Pontuacao[226].CLK
clk => Pontuacao[227].CLK
clk => Pontuacao[228].CLK
clk => Pontuacao[229].CLK
clk => Pontuacao[230].CLK
clk => Pontuacao[231].CLK
clk => Pontuacao[232].CLK
clk => Pontuacao[233].CLK
clk => Pontuacao[234].CLK
clk => Pontuacao[235].CLK
clk => Pontuacao[236].CLK
clk => Pontuacao[237].CLK
clk => Pontuacao[238].CLK
clk => Pontuacao[239].CLK
clk => Pontuacao[240].CLK
clk => Pontuacao[241].CLK
clk => Pontuacao[242].CLK
clk => Pontuacao[243].CLK
clk => Pontuacao[244].CLK
clk => Pontuacao[245].CLK
clk => Pontuacao[246].CLK
clk => Pontuacao[247].CLK
clk => Pontuacao[248].CLK
clk => Pontuacao[249].CLK
clk => Pontuacao[250].CLK
clk => Pontuacao[251].CLK
clk => Pontuacao[252].CLK
clk => Pontuacao[253].CLK
clk => Pontuacao[254].CLK
clk => Pontuacao[255].CLK
clk => Pontuacao[256].CLK
clk => Pontuacao[257].CLK
clk => Pontuacao[258].CLK
clk => Pontuacao[259].CLK
clk => Pontuacao[260].CLK
clk => Pontuacao[261].CLK
clk => Pontuacao[262].CLK
clk => Pontuacao[263].CLK
clk => Pontuacao[264].CLK
clk => Pontuacao[265].CLK
clk => Pontuacao[266].CLK
clk => Pontuacao[267].CLK
clk => Pontuacao[268].CLK
clk => Pontuacao[269].CLK
clk => Pontuacao[270].CLK
clk => Pontuacao[271].CLK
clk => Pontuacao[272].CLK
clk => Pontuacao[273].CLK
clk => Pontuacao[274].CLK
clk => Pontuacao[275].CLK
clk => Pontuacao[276].CLK
clk => Pontuacao[277].CLK
clk => Pontuacao[278].CLK
clk => Pontuacao[279].CLK
clk => Pontuacao[280].CLK
clk => Pontuacao[281].CLK
clk => Pontuacao[282].CLK
clk => Pontuacao[283].CLK
clk => Pontuacao[284].CLK
clk => Pontuacao[285].CLK
clk => Pontuacao[286].CLK
clk => Pontuacao[287].CLK
clk => Pontuacao[288].CLK
clk => Pontuacao[289].CLK
clk => Pontuacao[290].CLK
clk => Pontuacao[291].CLK
clk => Pontuacao[292].CLK
clk => Pontuacao[293].CLK
clk => Pontuacao[294].CLK
clk => Pontuacao[295].CLK
clk => Pontuacao[296].CLK
clk => Pontuacao[297].CLK
clk => Pontuacao[298].CLK
clk => Pontuacao[299].CLK
clk => Pontuacao[300].CLK
clk => Pontuacao[301].CLK
clk => Pontuacao[302].CLK
clk => Pontuacao[303].CLK
clk => Pontuacao[304].CLK
clk => Pontuacao[305].CLK
clk => Pontuacao[306].CLK
clk => Pontuacao[307].CLK
clk => Pontuacao[308].CLK
clk => Pontuacao[309].CLK
clk => Pontuacao[310].CLK
clk => Pontuacao[311].CLK
clk => Pontuacao[312].CLK
clk => Pontuacao[313].CLK
clk => Pontuacao[314].CLK
clk => Pontuacao[315].CLK
clk => Pontuacao[316].CLK
clk => Pontuacao[317].CLK
clk => Pontuacao[318].CLK
clk => Pontuacao[319].CLK
clk => Pontuacao[320].CLK
clk => Pontuacao[321].CLK
clk => Pontuacao[322].CLK
clk => Pontuacao[323].CLK
clk => Pontuacao[324].CLK
clk => Pontuacao[325].CLK
clk => Pontuacao[326].CLK
clk => Pontuacao[327].CLK
clk => Pontuacao[328].CLK
clk => Pontuacao[329].CLK
clk => Pontuacao[330].CLK
clk => Pontuacao[331].CLK
clk => Pontuacao[332].CLK
clk => Pontuacao[333].CLK
clk => Pontuacao[334].CLK
clk => Pontuacao[335].CLK
clk => Pontuacao[336].CLK
clk => Pontuacao[337].CLK
clk => Pontuacao[338].CLK
clk => Pontuacao[339].CLK
clk => Pontuacao[340].CLK
clk => Pontuacao[341].CLK
clk => Pontuacao[342].CLK
clk => Pontuacao[343].CLK
clk => Pontuacao[344].CLK
clk => Pontuacao[345].CLK
clk => Pontuacao[346].CLK
clk => Pontuacao[347].CLK
clk => Pontuacao[348].CLK
clk => Pontuacao[349].CLK
clk => Pontuacao[350].CLK
clk => Pontuacao[351].CLK
clk => Pontuacao[352].CLK
clk => Pontuacao[353].CLK
clk => Pontuacao[354].CLK
clk => Pontuacao[355].CLK
clk => Pontuacao[356].CLK
clk => Pontuacao[357].CLK
clk => Pontuacao[358].CLK
clk => Pontuacao[359].CLK
clk => Pontuacao[360].CLK
clk => Pontuacao[361].CLK
clk => Pontuacao[362].CLK
clk => Pontuacao[363].CLK
clk => Pontuacao[364].CLK
clk => Pontuacao[365].CLK
clk => Pontuacao[366].CLK
clk => Pontuacao[367].CLK
clk => Pontuacao[368].CLK
clk => Pontuacao[369].CLK
clk => Pontuacao[370].CLK
clk => Pontuacao[371].CLK
clk => Pontuacao[372].CLK
clk => Pontuacao[373].CLK
clk => Pontuacao[374].CLK
clk => Pontuacao[375].CLK
clk => Pontuacao[376].CLK
clk => Pontuacao[377].CLK
clk => Pontuacao[378].CLK
clk => Pontuacao[379].CLK
clk => Pontuacao[380].CLK
clk => Pontuacao[381].CLK
clk => Pontuacao[382].CLK
clk => Pontuacao[383].CLK
clk => Pontuacao[384].CLK
clk => Pontuacao[385].CLK
clk => Pontuacao[386].CLK
clk => Pontuacao[387].CLK
clk => Pontuacao[388].CLK
clk => Pontuacao[389].CLK
clk => Pontuacao[390].CLK
clk => Pontuacao[391].CLK
clk => Pontuacao[392].CLK
clk => Pontuacao[393].CLK
clk => Pontuacao[394].CLK
clk => Pontuacao[395].CLK
clk => Pontuacao[396].CLK
clk => Pontuacao[397].CLK
clk => Pontuacao[398].CLK
clk => Pontuacao[399].CLK
clk => Pontuacao[400].CLK
clk => Pontuacao[401].CLK
clk => Pontuacao[402].CLK
clk => Pontuacao[403].CLK
clk => Pontuacao[404].CLK
clk => Pontuacao[405].CLK
clk => Pontuacao[406].CLK
clk => Pontuacao[407].CLK
clk => Pontuacao[408].CLK
clk => Pontuacao[409].CLK
clk => Pontuacao[410].CLK
clk => Pontuacao[411].CLK
clk => Pontuacao[412].CLK
clk => Pontuacao[413].CLK
clk => Pontuacao[414].CLK
clk => Pontuacao[415].CLK
clk => Pontuacao[416].CLK
clk => Pontuacao[417].CLK
clk => Pontuacao[418].CLK
clk => Pontuacao[419].CLK
clk => Pontuacao[420].CLK
clk => Pontuacao[421].CLK
clk => Pontuacao[422].CLK
clk => Pontuacao[423].CLK
clk => Pontuacao[424].CLK
clk => Pontuacao[425].CLK
clk => Pontuacao[426].CLK
clk => Pontuacao[427].CLK
clk => Pontuacao[428].CLK
clk => Pontuacao[429].CLK
clk => Pontuacao[430].CLK
clk => Pontuacao[431].CLK
clk => Pontuacao[432].CLK
clk => Pontuacao[433].CLK
clk => Pontuacao[434].CLK
clk => Pontuacao[435].CLK
clk => Pontuacao[436].CLK
clk => Pontuacao[437].CLK
clk => Pontuacao[438].CLK
clk => Pontuacao[439].CLK
clk => Pontuacao[440].CLK
clk => Pontuacao[441].CLK
clk => Pontuacao[442].CLK
clk => Pontuacao[443].CLK
clk => Pontuacao[444].CLK
clk => Pontuacao[445].CLK
clk => Pontuacao[446].CLK
clk => Pontuacao[447].CLK
clk => Pontuacao[448].CLK
clk => Pontuacao[449].CLK
clk => Pontuacao[450].CLK
clk => Pontuacao[451].CLK
clk => Pontuacao[452].CLK
clk => Pontuacao[453].CLK
clk => Pontuacao[454].CLK
clk => Pontuacao[455].CLK
clk => Pontuacao[456].CLK
clk => Pontuacao[457].CLK
clk => Pontuacao[458].CLK
clk => Pontuacao[459].CLK
clk => Pontuacao[460].CLK
clk => Pontuacao[461].CLK
clk => Pontuacao[462].CLK
clk => Pontuacao[463].CLK
clk => Pontuacao[464].CLK
clk => Pontuacao[465].CLK
clk => Pontuacao[466].CLK
clk => Pontuacao[467].CLK
clk => Pontuacao[468].CLK
clk => Pontuacao[469].CLK
clk => Pontuacao[470].CLK
clk => Pontuacao[471].CLK
clk => Pontuacao[472].CLK
clk => Pontuacao[473].CLK
clk => Pontuacao[474].CLK
clk => Pontuacao[475].CLK
clk => Pontuacao[476].CLK
clk => Pontuacao[477].CLK
clk => Pontuacao[478].CLK
clk => Pontuacao[479].CLK
clk => Pontuacao[480].CLK
clk => Pontuacao[481].CLK
clk => Pontuacao[482].CLK
clk => Pontuacao[483].CLK
clk => Pontuacao[484].CLK
clk => Pontuacao[485].CLK
clk => Pontuacao[486].CLK
clk => Pontuacao[487].CLK
clk => Pontuacao[488].CLK
clk => Pontuacao[489].CLK
clk => Pontuacao[490].CLK
clk => Pontuacao[491].CLK
clk => Pontuacao[492].CLK
clk => Pontuacao[493].CLK
clk => Pontuacao[494].CLK
clk => Pontuacao[495].CLK
clk => Pontuacao[496].CLK
clk => Pontuacao[497].CLK
clk => Pontuacao[498].CLK
clk => Pontuacao[499].CLK
clk => Pontuacao[500].CLK
clk => Pontuacao[501].CLK
clk => Pontuacao[502].CLK
clk => Pontuacao[503].CLK
clk => Pontuacao[504].CLK
clk => Pontuacao[505].CLK
clk => Pontuacao[506].CLK
clk => Pontuacao[507].CLK
clk => Pontuacao[508].CLK
clk => Pontuacao[509].CLK
clk => Pontuacao[510].CLK
clk => Pontuacao[511].CLK
clk => Pontuacao[512].CLK
clk => Pontuacao[513].CLK
clk => Pontuacao[514].CLK
clk => Pontuacao[515].CLK
clk => Pontuacao[516].CLK
clk => Pontuacao[517].CLK
clk => Pontuacao[518].CLK
clk => Pontuacao[519].CLK
clk => Pontuacao[520].CLK
clk => Pontuacao[521].CLK
clk => Pontuacao[522].CLK
clk => Pontuacao[523].CLK
clk => Pontuacao[524].CLK
clk => Pontuacao[525].CLK
clk => Pontuacao[526].CLK
clk => Pontuacao[527].CLK
clk => Pontuacao[528].CLK
clk => Pontuacao[529].CLK
clk => Pontuacao[530].CLK
clk => Pontuacao[531].CLK
clk => Pontuacao[532].CLK
clk => Pontuacao[533].CLK
clk => Pontuacao[534].CLK
clk => Pontuacao[535].CLK
clk => Pontuacao[536].CLK
clk => Pontuacao[537].CLK
clk => Pontuacao[538].CLK
clk => Pontuacao[539].CLK
clk => Pontuacao[540].CLK
clk => Pontuacao[541].CLK
clk => Pontuacao[542].CLK
clk => Pontuacao[543].CLK
clk => Pontuacao[544].CLK
clk => Pontuacao[545].CLK
clk => Pontuacao[546].CLK
clk => Pontuacao[547].CLK
clk => Pontuacao[548].CLK
clk => Pontuacao[549].CLK
clk => Pontuacao[550].CLK
clk => Pontuacao[551].CLK
clk => Pontuacao[552].CLK
clk => Pontuacao[553].CLK
clk => Pontuacao[554].CLK
clk => Pontuacao[555].CLK
clk => Pontuacao[556].CLK
clk => Pontuacao[557].CLK
clk => Pontuacao[558].CLK
clk => Pontuacao[559].CLK
clk => Pontuacao[560].CLK
clk => Pontuacao[561].CLK
clk => Pontuacao[562].CLK
clk => Pontuacao[563].CLK
clk => Pontuacao[564].CLK
clk => Pontuacao[565].CLK
clk => Pontuacao[566].CLK
clk => Pontuacao[567].CLK
clk => Pontuacao[568].CLK
clk => Pontuacao[569].CLK
clk => Pontuacao[570].CLK
clk => Pontuacao[571].CLK
clk => Pontuacao[572].CLK
clk => Pontuacao[573].CLK
clk => Pontuacao[574].CLK
clk => Pontuacao[575].CLK
clk => Pontuacao[576].CLK
clk => Pontuacao[577].CLK
clk => Pontuacao[578].CLK
clk => Pontuacao[579].CLK
clk => Pontuacao[580].CLK
clk => Pontuacao[581].CLK
clk => Pontuacao[582].CLK
clk => Pontuacao[583].CLK
clk => Pontuacao[584].CLK
clk => Pontuacao[585].CLK
clk => Pontuacao[586].CLK
clk => Pontuacao[587].CLK
clk => Pontuacao[588].CLK
clk => Pontuacao[589].CLK
clk => Pontuacao[590].CLK
clk => Pontuacao[591].CLK
clk => Pontuacao[592].CLK
clk => Pontuacao[593].CLK
clk => Pontuacao[594].CLK
clk => Pontuacao[595].CLK
clk => Pontuacao[596].CLK
clk => Pontuacao[597].CLK
clk => Pontuacao[598].CLK
clk => Pontuacao[599].CLK
clk => Pontuacao[600].CLK
clk => Pontuacao[601].CLK
clk => Pontuacao[602].CLK
clk => Pontuacao[603].CLK
clk => Pontuacao[604].CLK
clk => Pontuacao[605].CLK
clk => Pontuacao[606].CLK
clk => Pontuacao[607].CLK
clk => Pontuacao[608].CLK
clk => Pontuacao[609].CLK
clk => Pontuacao[610].CLK
clk => Pontuacao[611].CLK
clk => Pontuacao[612].CLK
clk => Pontuacao[613].CLK
clk => Pontuacao[614].CLK
clk => Pontuacao[615].CLK
clk => Pontuacao[616].CLK
clk => Pontuacao[617].CLK
clk => Pontuacao[618].CLK
clk => Pontuacao[619].CLK
clk => Pontuacao[620].CLK
clk => Pontuacao[621].CLK
clk => Pontuacao[622].CLK
clk => Pontuacao[623].CLK
clk => Pontuacao[624].CLK
clk => Pontuacao[625].CLK
clk => Pontuacao[626].CLK
clk => Pontuacao[627].CLK
clk => Pontuacao[628].CLK
clk => Pontuacao[629].CLK
clk => Pontuacao[630].CLK
clk => Pontuacao[631].CLK
clk => Pontuacao[632].CLK
clk => Pontuacao[633].CLK
clk => Pontuacao[634].CLK
clk => Pontuacao[635].CLK
clk => Pontuacao[636].CLK
clk => Pontuacao[637].CLK
clk => Pontuacao[638].CLK
clk => Pontuacao[639].CLK
clk => Pontuacao[640].CLK
clk => Pontuacao[641].CLK
clk => Pontuacao[642].CLK
clk => Pontuacao[643].CLK
clk => Pontuacao[644].CLK
clk => Pontuacao[645].CLK
clk => Pontuacao[646].CLK
clk => Pontuacao[647].CLK
clk => Pontuacao[648].CLK
clk => Pontuacao[649].CLK
clk => Pontuacao[650].CLK
clk => Pontuacao[651].CLK
clk => Pontuacao[652].CLK
clk => Pontuacao[653].CLK
clk => Pontuacao[654].CLK
clk => Pontuacao[655].CLK
clk => Pontuacao[656].CLK
clk => Pontuacao[657].CLK
clk => Pontuacao[658].CLK
clk => Pontuacao[659].CLK
clk => Pontuacao[660].CLK
clk => Pontuacao[661].CLK
clk => Pontuacao[662].CLK
clk => Pontuacao[663].CLK
clk => Pontuacao[664].CLK
clk => Pontuacao[665].CLK
clk => Pontuacao[666].CLK
clk => Pontuacao[667].CLK
clk => Pontuacao[668].CLK
clk => Pontuacao[669].CLK
clk => Pontuacao[670].CLK
clk => Pontuacao[671].CLK
clk => Pontuacao[672].CLK
clk => Pontuacao[673].CLK
clk => Pontuacao[674].CLK
clk => Pontuacao[675].CLK
clk => Pontuacao[676].CLK
clk => Pontuacao[677].CLK
clk => Pontuacao[678].CLK
clk => Pontuacao[679].CLK
clk => Pontuacao[680].CLK
clk => Pontuacao[681].CLK
clk => Pontuacao[682].CLK
clk => Pontuacao[683].CLK
clk => Pontuacao[684].CLK
clk => Pontuacao[685].CLK
clk => Pontuacao[686].CLK
clk => Pontuacao[687].CLK
clk => Pontuacao[688].CLK
clk => Pontuacao[689].CLK
clk => Pontuacao[690].CLK
clk => Pontuacao[691].CLK
clk => Pontuacao[692].CLK
clk => Pontuacao[693].CLK
clk => Pontuacao[694].CLK
clk => Pontuacao[695].CLK
clk => Pontuacao[696].CLK
clk => Pontuacao[697].CLK
clk => Pontuacao[698].CLK
clk => Pontuacao[699].CLK
clk => Pontuacao[700].CLK
clk => Pontuacao[701].CLK
clk => Pontuacao[702].CLK
clk => Pontuacao[703].CLK
clk => Pontuacao[704].CLK
clk => Pontuacao[705].CLK
clk => Pontuacao[706].CLK
clk => Pontuacao[707].CLK
clk => Pontuacao[708].CLK
clk => Pontuacao[709].CLK
clk => Pontuacao[710].CLK
clk => Pontuacao[711].CLK
clk => Pontuacao[712].CLK
clk => Pontuacao[713].CLK
clk => Pontuacao[714].CLK
clk => Pontuacao[715].CLK
clk => Pontuacao[716].CLK
clk => Pontuacao[717].CLK
clk => Pontuacao[718].CLK
clk => Pontuacao[719].CLK
clk => Pontuacao[720].CLK
clk => Pontuacao[721].CLK
clk => Pontuacao[722].CLK
clk => Pontuacao[723].CLK
clk => Pontuacao[724].CLK
clk => Pontuacao[725].CLK
clk => Pontuacao[726].CLK
clk => Pontuacao[727].CLK
clk => Pontuacao[728].CLK
clk => Pontuacao[729].CLK
clk => Pontuacao[730].CLK
clk => Pontuacao[731].CLK
clk => Pontuacao[732].CLK
clk => Pontuacao[733].CLK
clk => Pontuacao[734].CLK
clk => Pontuacao[735].CLK
clk => Pontuacao[736].CLK
clk => Pontuacao[737].CLK
clk => Pontuacao[738].CLK
clk => Pontuacao[739].CLK
clk => Pontuacao[740].CLK
clk => Pontuacao[741].CLK
clk => Pontuacao[742].CLK
clk => Pontuacao[743].CLK
clk => Pontuacao[744].CLK
clk => Pontuacao[745].CLK
clk => Pontuacao[746].CLK
clk => Pontuacao[747].CLK
clk => Pontuacao[748].CLK
clk => Pontuacao[749].CLK
clk => Pontuacao[750].CLK
clk => Pontuacao[751].CLK
clk => Pontuacao[752].CLK
clk => Pontuacao[753].CLK
clk => Pontuacao[754].CLK
clk => Pontuacao[755].CLK
clk => Pontuacao[756].CLK
clk => Pontuacao[757].CLK
clk => Pontuacao[758].CLK
clk => Pontuacao[759].CLK
clk => Pontuacao[760].CLK
clk => Pontuacao[761].CLK
clk => Pontuacao[762].CLK
clk => Pontuacao[763].CLK
clk => Pontuacao[764].CLK
clk => Pontuacao[765].CLK
clk => Pontuacao[766].CLK
clk => Pontuacao[767].CLK
clk => Pontuacao[768].CLK
clk => Pontuacao[769].CLK
clk => Pontuacao[770].CLK
clk => Pontuacao[771].CLK
clk => Pontuacao[772].CLK
clk => Pontuacao[773].CLK
clk => Pontuacao[774].CLK
clk => Pontuacao[775].CLK
clk => Pontuacao[776].CLK
clk => Pontuacao[777].CLK
clk => Pontuacao[778].CLK
clk => Pontuacao[779].CLK
clk => Pontuacao[780].CLK
clk => Pontuacao[781].CLK
clk => Pontuacao[782].CLK
clk => Pontuacao[783].CLK
clk => Pontuacao[784].CLK
clk => Pontuacao[785].CLK
clk => Pontuacao[786].CLK
clk => Pontuacao[787].CLK
clk => Pontuacao[788].CLK
clk => Pontuacao[789].CLK
clk => Pontuacao[790].CLK
clk => Pontuacao[791].CLK
clk => Pontuacao[792].CLK
clk => Pontuacao[793].CLK
clk => Pontuacao[794].CLK
clk => Pontuacao[795].CLK
clk => Pontuacao[796].CLK
clk => Pontuacao[797].CLK
clk => Pontuacao[798].CLK
clk => Pontuacao[799].CLK
clk => Pontuacao[800].CLK
clk => Pontuacao[801].CLK
clk => Pontuacao[802].CLK
clk => Pontuacao[803].CLK
clk => Pontuacao[804].CLK
clk => Pontuacao[805].CLK
clk => Pontuacao[806].CLK
clk => Pontuacao[807].CLK
clk => Pontuacao[808].CLK
clk => Pontuacao[809].CLK
clk => Pontuacao[810].CLK
clk => Pontuacao[811].CLK
clk => Pontuacao[812].CLK
clk => Pontuacao[813].CLK
clk => Pontuacao[814].CLK
clk => Pontuacao[815].CLK
clk => Pontuacao[816].CLK
clk => Pontuacao[817].CLK
clk => Pontuacao[818].CLK
clk => Pontuacao[819].CLK
clk => Pontuacao[820].CLK
clk => Pontuacao[821].CLK
clk => Pontuacao[822].CLK
clk => Pontuacao[823].CLK
clk => Pontuacao[824].CLK
clk => Pontuacao[825].CLK
clk => Pontuacao[826].CLK
clk => Pontuacao[827].CLK
clk => Pontuacao[828].CLK
clk => Pontuacao[829].CLK
clk => Pontuacao[830].CLK
clk => Pontuacao[831].CLK
clk => Pontuacao[832].CLK
clk => Pontuacao[833].CLK
clk => Pontuacao[834].CLK
clk => Pontuacao[835].CLK
clk => Pontuacao[836].CLK
clk => Pontuacao[837].CLK
clk => Pontuacao[838].CLK
clk => Pontuacao[839].CLK
clk => Pontuacao[840].CLK
clk => Pontuacao[841].CLK
clk => Pontuacao[842].CLK
clk => Pontuacao[843].CLK
clk => Pontuacao[844].CLK
clk => Pontuacao[845].CLK
clk => Pontuacao[846].CLK
clk => Pontuacao[847].CLK
clk => Pontuacao[848].CLK
clk => Pontuacao[849].CLK
clk => Pontuacao[850].CLK
clk => Pontuacao[851].CLK
clk => Pontuacao[852].CLK
clk => Pontuacao[853].CLK
clk => Pontuacao[854].CLK
clk => Pontuacao[855].CLK
clk => Pontuacao[856].CLK
clk => Pontuacao[857].CLK
clk => Pontuacao[858].CLK
clk => Pontuacao[859].CLK
clk => Pontuacao[860].CLK
clk => Pontuacao[861].CLK
clk => Pontuacao[862].CLK
clk => Pontuacao[863].CLK
clk => Pontuacao[864].CLK
clk => Pontuacao[865].CLK
clk => Pontuacao[866].CLK
clk => Pontuacao[867].CLK
clk => Pontuacao[868].CLK
clk => Pontuacao[869].CLK
clk => Pontuacao[870].CLK
clk => Pontuacao[871].CLK
clk => Pontuacao[872].CLK
clk => Pontuacao[873].CLK
clk => Pontuacao[874].CLK
clk => Pontuacao[875].CLK
clk => Pontuacao[876].CLK
clk => Pontuacao[877].CLK
clk => Pontuacao[878].CLK
clk => Pontuacao[879].CLK
clk => Pontuacao[880].CLK
clk => Pontuacao[881].CLK
clk => Pontuacao[882].CLK
clk => Pontuacao[883].CLK
clk => Pontuacao[884].CLK
clk => Pontuacao[885].CLK
clk => Pontuacao[886].CLK
clk => Pontuacao[887].CLK
clk => Pontuacao[888].CLK
clk => Pontuacao[889].CLK
clk => Pontuacao[890].CLK
clk => Pontuacao[891].CLK
clk => Pontuacao[892].CLK
clk => Pontuacao[893].CLK
clk => Pontuacao[894].CLK
clk => Pontuacao[895].CLK
clk => Pontuacao[896].CLK
clk => Pontuacao[897].CLK
clk => Pontuacao[898].CLK
clk => Pontuacao[899].CLK
clk => Pontuacao[900].CLK
clk => Pontuacao[901].CLK
clk => Pontuacao[902].CLK
clk => Pontuacao[903].CLK
clk => Pontuacao[904].CLK
clk => Pontuacao[905].CLK
clk => Pontuacao[906].CLK
clk => Pontuacao[907].CLK
clk => Pontuacao[908].CLK
clk => Pontuacao[909].CLK
clk => Pontuacao[910].CLK
clk => Pontuacao[911].CLK
clk => Pontuacao[912].CLK
clk => Pontuacao[913].CLK
clk => Pontuacao[914].CLK
clk => Pontuacao[915].CLK
clk => Pontuacao[916].CLK
clk => Pontuacao[917].CLK
clk => Pontuacao[918].CLK
clk => Pontuacao[919].CLK
clk => Pontuacao[920].CLK
clk => Pontuacao[921].CLK
clk => Pontuacao[922].CLK
clk => Pontuacao[923].CLK
clk => Pontuacao[924].CLK
clk => Pontuacao[925].CLK
clk => Pontuacao[926].CLK
clk => Pontuacao[927].CLK
clk => Pontuacao[928].CLK
clk => Pontuacao[929].CLK
clk => Pontuacao[930].CLK
clk => Pontuacao[931].CLK
clk => Pontuacao[932].CLK
clk => Pontuacao[933].CLK
clk => Pontuacao[934].CLK
clk => Pontuacao[935].CLK
clk => Pontuacao[936].CLK
clk => Pontuacao[937].CLK
clk => Pontuacao[938].CLK
clk => Pontuacao[939].CLK
clk => Pontuacao[940].CLK
clk => Pontuacao[941].CLK
clk => Pontuacao[942].CLK
clk => Pontuacao[943].CLK
clk => Pontuacao[944].CLK
clk => Pontuacao[945].CLK
clk => Pontuacao[946].CLK
clk => Pontuacao[947].CLK
clk => Pontuacao[948].CLK
clk => Pontuacao[949].CLK
clk => Pontuacao[950].CLK
clk => Pontuacao[951].CLK
clk => Pontuacao[952].CLK
clk => Pontuacao[953].CLK
clk => Pontuacao[954].CLK
clk => Pontuacao[955].CLK
clk => Pontuacao[956].CLK
clk => Pontuacao[957].CLK
clk => Pontuacao[958].CLK
clk => Pontuacao[959].CLK
clk => Pontuacao[960].CLK
clk => Pontuacao[961].CLK
clk => Pontuacao[962].CLK
clk => Pontuacao[963].CLK
clk => Pontuacao[964].CLK
clk => Pontuacao[965].CLK
clk => Pontuacao[966].CLK
clk => Pontuacao[967].CLK
clk => Pontuacao[968].CLK
clk => Pontuacao[969].CLK
clk => Pontuacao[970].CLK
clk => Pontuacao[971].CLK
clk => Pontuacao[972].CLK
clk => Pontuacao[973].CLK
clk => Pontuacao[974].CLK
clk => Pontuacao[975].CLK
clk => Pontuacao[976].CLK
clk => Pontuacao[977].CLK
clk => Pontuacao[978].CLK
clk => Pontuacao[979].CLK
clk => Pontuacao[980].CLK
clk => Pontuacao[981].CLK
clk => Pontuacao[982].CLK
clk => Pontuacao[983].CLK
clk => Pontuacao[984].CLK
clk => Pontuacao[985].CLK
clk => Pontuacao[986].CLK
clk => Pontuacao[987].CLK
clk => Pontuacao[988].CLK
clk => Pontuacao[989].CLK
clk => Pontuacao[990].CLK
clk => Pontuacao[991].CLK
clk => Pontuacao[992].CLK
clk => Pontuacao[993].CLK
clk => Pontuacao[994].CLK
clk => Pontuacao[995].CLK
clk => Pontuacao[996].CLK
clk => Pontuacao[997].CLK
clk => Pontuacao[998].CLK
clk => Pontuacao[999].CLK
clk => Pontuacao[1000].CLK
clk => Pontuacao[1001].CLK
clk => Pontuacao[1002].CLK
clk => Pontuacao[1003].CLK
clk => Pontuacao[1004].CLK
clk => Pontuacao[1005].CLK
clk => Pontuacao[1006].CLK
clk => Pontuacao[1007].CLK
clk => Pontuacao[1008].CLK
clk => Pontuacao[1009].CLK
clk => Pontuacao[1010].CLK
clk => Pontuacao[1011].CLK
clk => Pontuacao[1012].CLK
clk => Pontuacao[1013].CLK
clk => Pontuacao[1014].CLK
clk => Pontuacao[1015].CLK
clk => Pontuacao[1016].CLK
clk => Pontuacao[1017].CLK
clk => Pontuacao[1018].CLK
clk => Pontuacao[1019].CLK
clk => Pontuacao[1020].CLK
clk => Pontuacao[1021].CLK
clk => Pontuacao[1022].CLK
clk => Pontuacao[1023].CLK
clk => Pontuacao[1024].CLK
clk => Pontuacao[1025].CLK
clk => Pontuacao[1026].CLK
clk => Pontuacao[1027].CLK
clk => Pontuacao[1028].CLK
clk => Pontuacao[1029].CLK
clk => Pontuacao[1030].CLK
clk => Pontuacao[1031].CLK
clk => Pontuacao[1032].CLK
clk => Pontuacao[1033].CLK
clk => Pontuacao[1034].CLK
clk => Pontuacao[1035].CLK
clk => Pontuacao[1036].CLK
clk => Pontuacao[1037].CLK
clk => Pontuacao[1038].CLK
clk => Pontuacao[1039].CLK
clk => Pontuacao[1040].CLK
clk => Pontuacao[1041].CLK
clk => Pontuacao[1042].CLK
clk => Pontuacao[1043].CLK
clk => Pontuacao[1044].CLK
clk => Pontuacao[1045].CLK
clk => Pontuacao[1046].CLK
clk => Pontuacao[1047].CLK
clk => Pontuacao[1048].CLK
clk => Pontuacao[1049].CLK
clk => Pontuacao[1050].CLK
clk => Pontuacao[1051].CLK
clk => Pontuacao[1052].CLK
clk => Pontuacao[1053].CLK
clk => Pontuacao[1054].CLK
clk => Pontuacao[1055].CLK
clk => Pontuacao[1056].CLK
clk => Pontuacao[1057].CLK
clk => Pontuacao[1058].CLK
clk => Pontuacao[1059].CLK
clk => Pontuacao[1060].CLK
clk => Pontuacao[1061].CLK
clk => Pontuacao[1062].CLK
clk => Pontuacao[1063].CLK
clk => Pontuacao[1064].CLK
clk => Pontuacao[1065].CLK
clk => Pontuacao[1066].CLK
clk => Pontuacao[1067].CLK
clk => Pontuacao[1068].CLK
clk => Pontuacao[1069].CLK
clk => Pontuacao[1070].CLK
clk => Pontuacao[1071].CLK
clk => Pontuacao[1072].CLK
clk => Pontuacao[1073].CLK
clk => Pontuacao[1074].CLK
clk => Pontuacao[1075].CLK
clk => Pontuacao[1076].CLK
clk => Pontuacao[1077].CLK
clk => Pontuacao[1078].CLK
clk => Pontuacao[1079].CLK
clk => Pontuacao[1080].CLK
clk => Pontuacao[1081].CLK
clk => Pontuacao[1082].CLK
clk => Pontuacao[1083].CLK
clk => Pontuacao[1084].CLK
clk => Pontuacao[1085].CLK
clk => Pontuacao[1086].CLK
clk => Pontuacao[1087].CLK
clk => Pontuacao[1088].CLK
clk => Pontuacao[1089].CLK
clk => Pontuacao[1090].CLK
clk => Pontuacao[1091].CLK
clk => Pontuacao[1092].CLK
clk => Pontuacao[1093].CLK
clk => Pontuacao[1094].CLK
clk => Pontuacao[1095].CLK
clk => Pontuacao[1096].CLK
clk => Pontuacao[1097].CLK
clk => Pontuacao[1098].CLK
clk => Pontuacao[1099].CLK
clk => Pontuacao[1100].CLK
clk => Pontuacao[1101].CLK
clk => Pontuacao[1102].CLK
clk => Pontuacao[1103].CLK
clk => Pontuacao[1104].CLK
clk => Pontuacao[1105].CLK
clk => Pontuacao[1106].CLK
clk => Pontuacao[1107].CLK
clk => Pontuacao[1108].CLK
clk => Pontuacao[1109].CLK
clk => Pontuacao[1110].CLK
clk => Pontuacao[1111].CLK
clk => Pontuacao[1112].CLK
clk => Pontuacao[1113].CLK
clk => Pontuacao[1114].CLK
clk => Pontuacao[1115].CLK
clk => Pontuacao[1116].CLK
clk => Pontuacao[1117].CLK
clk => Pontuacao[1118].CLK
clk => Pontuacao[1119].CLK
clk => Pontuacao[1120].CLK
clk => Pontuacao[1121].CLK
clk => Pontuacao[1122].CLK
clk => Pontuacao[1123].CLK
clk => Pontuacao[1124].CLK
clk => Pontuacao[1125].CLK
clk => Pontuacao[1126].CLK
clk => Pontuacao[1127].CLK
clk => Pontuacao[1128].CLK
clk => Pontuacao[1129].CLK
clk => Pontuacao[1130].CLK
clk => Pontuacao[1131].CLK
clk => Pontuacao[1132].CLK
clk => Pontuacao[1133].CLK
clk => Pontuacao[1134].CLK
clk => Pontuacao[1135].CLK
clk => Pontuacao[1136].CLK
clk => Pontuacao[1137].CLK
clk => Pontuacao[1138].CLK
clk => Pontuacao[1139].CLK
clk => Pontuacao[1140].CLK
clk => Pontuacao[1141].CLK
clk => Pontuacao[1142].CLK
clk => Pontuacao[1143].CLK
clk => Pontuacao[1144].CLK
clk => Pontuacao[1145].CLK
clk => Pontuacao[1146].CLK
clk => Pontuacao[1147].CLK
clk => Pontuacao[1148].CLK
clk => Pontuacao[1149].CLK
clk => Pontuacao[1150].CLK
clk => Pontuacao[1151].CLK
clk => Pontuacao[1152].CLK
clk => Pontuacao[1153].CLK
clk => Pontuacao[1154].CLK
clk => Pontuacao[1155].CLK
clk => Pontuacao[1156].CLK
clk => Pontuacao[1157].CLK
clk => Pontuacao[1158].CLK
clk => Pontuacao[1159].CLK
clk => Pontuacao[1160].CLK
clk => Pontuacao[1161].CLK
clk => Pontuacao[1162].CLK
clk => Pontuacao[1163].CLK
clk => Pontuacao[1164].CLK
clk => Pontuacao[1165].CLK
clk => Pontuacao[1166].CLK
clk => Pontuacao[1167].CLK
clk => Pontuacao[1168].CLK
clk => Pontuacao[1169].CLK
clk => Pontuacao[1170].CLK
clk => Pontuacao[1171].CLK
clk => Pontuacao[1172].CLK
clk => Pontuacao[1173].CLK
clk => Pontuacao[1174].CLK
clk => Pontuacao[1175].CLK
clk => Pontuacao[1176].CLK
clk => Pontuacao[1177].CLK
clk => Pontuacao[1178].CLK
clk => Pontuacao[1179].CLK
clk => Pontuacao[1180].CLK
clk => Pontuacao[1181].CLK
clk => Pontuacao[1182].CLK
clk => Pontuacao[1183].CLK
clk => Pontuacao[1184].CLK
clk => Pontuacao[1185].CLK
clk => Pontuacao[1186].CLK
clk => Pontuacao[1187].CLK
clk => Pontuacao[1188].CLK
clk => Pontuacao[1189].CLK
clk => Pontuacao[1190].CLK
clk => Pontuacao[1191].CLK
clk => Pontuacao[1192].CLK
clk => Pontuacao[1193].CLK
clk => Pontuacao[1194].CLK
clk => Pontuacao[1195].CLK
clk => Pontuacao[1196].CLK
clk => Pontuacao[1197].CLK
clk => Pontuacao[1198].CLK
clk => Pontuacao[1199].CLK
reset => fantasma1_posa[0].PRESET
reset => fantasma1_posa[1].ACLR
reset => fantasma1_posa[2].PRESET
reset => fantasma1_posa[3].PRESET
reset => fantasma1_posa[4].ACLR
reset => fantasma1_posa[5].PRESET
reset => fantasma1_posa[6].ACLR
reset => fantasma1_posa[7].ACLR
reset => fantasma1_posa[8].ACLR
reset => fantasma1_posa[9].ACLR
reset => fantasma1_posa[10].ACLR
reset => fantasma1_posa[11].ACLR
reset => fantasma1_posa[12].ACLR
reset => fantasma1_posa[13].ACLR
reset => fantasma1_posa[14].ACLR
reset => fantasma1_posa[15].ACLR
reset => pacmanposa[0].ACLR
reset => pacmanposa[1].ACLR
reset => pacmanposa[2].ACLR
reset => pacmanposa[3].ACLR
reset => pacmanposa[4].ACLR
reset => pacmanposa[5].ACLR
reset => pacmanposa[6].ACLR
reset => pacmanposa[7].ACLR
reset => pacmanposa[8].ACLR
reset => pacmanposa[9].ACLR
reset => pacmanposa[10].ACLR
reset => pacmanposa[11].ACLR
reset => pacmanposa[12].ACLR
reset => pacmanposa[13].ACLR
reset => pacmanposa[14].ACLR
reset => pacmanposa[15].ACLR
reset => videoflag~reg0.ACLR
reset => VIDEOE[0].PRESET
reset => VIDEOE[1].ACLR
reset => VIDEOE[2].ACLR
reset => VIDEOE[3].ACLR
reset => VIDEOE[4].ACLR
reset => VIDEOE[5].ACLR
reset => VIDEOE[6].ACLR
reset => VIDEOE[7].ACLR
reset => over_pos2[0].ACLR
reset => over_pos2[1].PRESET
reset => over_pos2[2].ACLR
reset => over_pos2[3].ACLR
reset => over_pos2[4].ACLR
reset => over_pos2[5].ACLR
reset => over_pos2[6].PRESET
reset => over_pos2[7].ACLR
reset => over_pos2[8].ACLR
reset => over_pos2[9].PRESET
reset => over_pos2[10].ACLR
reset => over_pos2[11].ACLR
reset => over_pos2[12].ACLR
reset => over_pos2[13].ACLR
reset => over_pos2[14].ACLR
reset => over_pos2[15].ACLR
reset => over_pos[0].ACLR
reset => over_pos[1].PRESET
reset => over_pos[2].ACLR
reset => over_pos[3].PRESET
reset => over_pos[4].PRESET
reset => over_pos[5].ACLR
reset => over_pos[6].ACLR
reset => over_pos[7].ACLR
reset => over_pos[8].ACLR
reset => over_pos[9].PRESET
reset => over_pos[10].ACLR
reset => over_pos[11].ACLR
reset => over_pos[12].ACLR
reset => over_pos[13].ACLR
reset => over_pos[14].ACLR
reset => over_pos[15].ACLR
reset => over_char[0].ACLR
reset => over_char[1].ACLR
reset => over_char[2].ACLR
reset => over_char[3].PRESET
reset => over_char[4].ACLR
reset => over_char[5].ACLR
reset => over_char[6].ACLR
reset => over_char[7].ACLR
reset => curRENT_POS[0].ACLR
reset => curRENT_POS[1].ACLR
reset => curRENT_POS[2].ACLR
reset => curRENT_POS[3].ACLR
reset => curRENT_POS[4].ACLR
reset => curRENT_POS[5].ACLR
reset => curRENT_POS[6].ACLR
reset => curRENT_POS[7].ACLR
reset => curRENT_POS[8].ACLR
reset => curRENT_POS[9].ACLR
reset => curRENT_POS[10].ACLR
reset => curRENT_POS[11].ACLR
reset => curRENT_POS[12].ACLR
reset => curRENT_POS[13].ACLR
reset => curRENT_POS[14].ACLR
reset => curRENT_POS[15].ACLR
reset => F3_ESTADO[0].ACLR
reset => F3_ESTADO[1].ACLR
reset => F3_ESTADO[2].ACLR
reset => F3_ESTADO[3].ACLR
reset => F3_ESTADO[4].ACLR
reset => F3_ESTADO[5].ACLR
reset => F3_ESTADO[6].ACLR
reset => F3_ESTADO[7].ACLR
reset => DELAY4[0].ACLR
reset => DELAY4[1].ACLR
reset => DELAY4[2].ACLR
reset => DELAY4[3].ACLR
reset => DELAY4[4].ACLR
reset => DELAY4[5].ACLR
reset => DELAY4[6].ACLR
reset => DELAY4[7].ACLR
reset => DELAY4[8].ACLR
reset => DELAY4[9].ACLR
reset => DELAY4[10].ACLR
reset => DELAY4[11].ACLR
reset => DELAY4[12].ACLR
reset => DELAY4[13].ACLR
reset => DELAY4[14].ACLR
reset => DELAY4[15].ACLR
reset => DELAY4[16].ACLR
reset => DELAY4[17].ACLR
reset => DELAY4[18].ACLR
reset => DELAY4[19].ACLR
reset => DELAY4[20].ACLR
reset => DELAY4[21].ACLR
reset => DELAY4[22].ACLR
reset => DELAY4[23].ACLR
reset => DELAY4[24].ACLR
reset => DELAY4[25].ACLR
reset => DELAY4[26].ACLR
reset => DELAY4[27].ACLR
reset => DELAY4[28].ACLR
reset => DELAY4[29].ACLR
reset => DELAY4[30].ACLR
reset => DELAY4[31].ACLR
reset => SINAL3[0].ACLR
reset => SINAL3[1].ACLR
reset => SINAL3[2].ACLR
reset => fantasma3_pos[0].ACLR
reset => fantasma3_pos[1].PRESET
reset => fantasma3_pos[2].PRESET
reset => fantasma3_pos[3].ACLR
reset => fantasma3_pos[4].ACLR
reset => fantasma3_pos[5].ACLR
reset => fantasma3_pos[6].ACLR
reset => fantasma3_pos[7].PRESET
reset => fantasma3_pos[8].PRESET
reset => fantasma3_pos[9].PRESET
reset => fantasma3_pos[10].ACLR
reset => fantasma3_pos[11].ACLR
reset => fantasma3_pos[12].ACLR
reset => fantasma3_pos[13].ACLR
reset => fantasma3_pos[14].ACLR
reset => fantasma3_pos[15].ACLR
reset => F2_ESTADO[0].ACLR
reset => F2_ESTADO[1].ACLR
reset => F2_ESTADO[2].ACLR
reset => F2_ESTADO[3].ACLR
reset => F2_ESTADO[4].ACLR
reset => F2_ESTADO[5].ACLR
reset => F2_ESTADO[6].ACLR
reset => F2_ESTADO[7].ACLR
reset => DELAY3[0].ACLR
reset => DELAY3[1].ACLR
reset => DELAY3[2].ACLR
reset => DELAY3[3].ACLR
reset => DELAY3[4].ACLR
reset => DELAY3[5].ACLR
reset => DELAY3[6].ACLR
reset => DELAY3[7].ACLR
reset => DELAY3[8].ACLR
reset => DELAY3[9].ACLR
reset => DELAY3[10].ACLR
reset => DELAY3[11].ACLR
reset => DELAY3[12].ACLR
reset => DELAY3[13].ACLR
reset => DELAY3[14].ACLR
reset => DELAY3[15].ACLR
reset => DELAY3[16].ACLR
reset => DELAY3[17].ACLR
reset => DELAY3[18].ACLR
reset => DELAY3[19].ACLR
reset => DELAY3[20].ACLR
reset => DELAY3[21].ACLR
reset => DELAY3[22].ACLR
reset => DELAY3[23].ACLR
reset => DELAY3[24].ACLR
reset => DELAY3[25].ACLR
reset => DELAY3[26].ACLR
reset => DELAY3[27].ACLR
reset => DELAY3[28].ACLR
reset => DELAY3[29].ACLR
reset => DELAY3[30].ACLR
reset => DELAY3[31].ACLR
reset => SINAL2[0].ACLR
reset => SINAL2[1].ACLR
reset => fantasma2_pos[0].ACLR
reset => fantasma2_pos[1].PRESET
reset => fantasma2_pos[2].PRESET
reset => fantasma2_pos[3].ACLR
reset => fantasma2_pos[4].ACLR
reset => fantasma2_pos[5].ACLR
reset => fantasma2_pos[6].PRESET
reset => fantasma2_pos[7].PRESET
reset => fantasma2_pos[8].PRESET
reset => fantasma2_pos[9].ACLR
reset => fantasma2_pos[10].ACLR
reset => fantasma2_pos[11].ACLR
reset => fantasma2_pos[12].ACLR
reset => fantasma2_pos[13].ACLR
reset => fantasma2_pos[14].ACLR
reset => fantasma2_pos[15].ACLR
reset => F1_ESTADO[0].ACLR
reset => F1_ESTADO[1].ACLR
reset => F1_ESTADO[2].ACLR
reset => F1_ESTADO[3].ACLR
reset => F1_ESTADO[4].ACLR
reset => F1_ESTADO[5].ACLR
reset => F1_ESTADO[6].ACLR
reset => F1_ESTADO[7].ACLR
reset => DELAY2[0].ACLR
reset => DELAY2[1].ACLR
reset => DELAY2[2].ACLR
reset => DELAY2[3].ACLR
reset => DELAY2[4].ACLR
reset => DELAY2[5].ACLR
reset => DELAY2[6].ACLR
reset => DELAY2[7].ACLR
reset => DELAY2[8].ACLR
reset => DELAY2[9].ACLR
reset => DELAY2[10].ACLR
reset => DELAY2[11].ACLR
reset => DELAY2[12].ACLR
reset => DELAY2[13].ACLR
reset => DELAY2[14].ACLR
reset => DELAY2[15].ACLR
reset => DELAY2[16].ACLR
reset => DELAY2[17].ACLR
reset => DELAY2[18].ACLR
reset => DELAY2[19].ACLR
reset => DELAY2[20].ACLR
reset => DELAY2[21].ACLR
reset => DELAY2[22].ACLR
reset => DELAY2[23].ACLR
reset => DELAY2[24].ACLR
reset => DELAY2[25].ACLR
reset => DELAY2[26].ACLR
reset => DELAY2[27].ACLR
reset => DELAY2[28].ACLR
reset => DELAY2[29].ACLR
reset => DELAY2[30].ACLR
reset => DELAY2[31].ACLR
reset => SINAL[0].ACLR
reset => SINAL[1].ACLR
reset => fantasma1_pos[0].PRESET
reset => fantasma1_pos[1].ACLR
reset => fantasma1_pos[2].PRESET
reset => fantasma1_pos[3].PRESET
reset => fantasma1_pos[4].ACLR
reset => fantasma1_pos[5].PRESET
reset => fantasma1_pos[6].ACLR
reset => fantasma1_pos[7].ACLR
reset => fantasma1_pos[8].ACLR
reset => fantasma1_pos[9].ACLR
reset => fantasma1_pos[10].ACLR
reset => fantasma1_pos[11].ACLR
reset => fantasma1_pos[12].ACLR
reset => fantasma1_pos[13].ACLR
reset => fantasma1_pos[14].ACLR
reset => fantasma1_pos[15].ACLR
reset => pacmanestado[0].ACLR
reset => pacmanestado[1].ACLR
reset => pacmanestado[2].ACLR
reset => pacmanestado[3].ACLR
reset => pacmanestado[4].ACLR
reset => pacmanestado[5].ACLR
reset => pacmanestado[6].ACLR
reset => pacmanestado[7].ACLR
reset => DELAY1[0].ACLR
reset => DELAY1[1].ACLR
reset => DELAY1[2].ACLR
reset => DELAY1[3].ACLR
reset => DELAY1[4].ACLR
reset => DELAY1[5].ACLR
reset => DELAY1[6].ACLR
reset => DELAY1[7].ACLR
reset => DELAY1[8].ACLR
reset => DELAY1[9].ACLR
reset => DELAY1[10].ACLR
reset => DELAY1[11].ACLR
reset => DELAY1[12].ACLR
reset => DELAY1[13].ACLR
reset => DELAY1[14].ACLR
reset => DELAY1[15].ACLR
reset => DELAY1[16].ACLR
reset => DELAY1[17].ACLR
reset => DELAY1[18].ACLR
reset => DELAY1[19].ACLR
reset => DELAY1[20].ACLR
reset => DELAY1[21].ACLR
reset => DELAY1[22].ACLR
reset => DELAY1[23].ACLR
reset => DELAY1[24].ACLR
reset => DELAY1[25].ACLR
reset => DELAY1[26].ACLR
reset => DELAY1[27].ACLR
reset => DELAY1[28].ACLR
reset => DELAY1[29].ACLR
reset => DELAY1[30].ACLR
reset => DELAY1[31].ACLR
reset => pacmanpos[0].PRESET
reset => pacmanpos[1].PRESET
reset => pacmanpos[2].ACLR
reset => pacmanpos[3].PRESET
reset => pacmanpos[4].PRESET
reset => pacmanpos[5].ACLR
reset => pacmanpos[6].PRESET
reset => pacmanpos[7].PRESET
reset => pacmanpos[8].ACLR
reset => pacmanpos[9].ACLR
reset => pacmanpos[10].ACLR
reset => pacmanpos[11].ACLR
reset => pacmanpos[12].ACLR
reset => pacmanpos[13].ACLR
reset => pacmanpos[14].ACLR
reset => pacmanpos[15].ACLR
reset => pacmanchar[0].PRESET
reset => pacmanchar[1].PRESET
reset => pacmanchar[2].ACLR
reset => pacmanchar[3].ACLR
reset => pacmanchar[4].ACLR
reset => pacmanchar[5].ACLR
reset => pacmanchar[6].ACLR
reset => pacmanchar[7].ACLR
reset => Pontuacao[0].PRESET
reset => Pontuacao[1].PRESET
reset => Pontuacao[2].PRESET
reset => Pontuacao[3].PRESET
reset => Pontuacao[4].PRESET
reset => Pontuacao[5].PRESET
reset => Pontuacao[6].PRESET
reset => Pontuacao[7].PRESET
reset => Pontuacao[8].PRESET
reset => Pontuacao[9].PRESET
reset => Pontuacao[10].PRESET
reset => Pontuacao[11].PRESET
reset => Pontuacao[12].PRESET
reset => Pontuacao[13].PRESET
reset => Pontuacao[14].PRESET
reset => Pontuacao[15].PRESET
reset => Pontuacao[16].PRESET
reset => Pontuacao[17].PRESET
reset => Pontuacao[18].PRESET
reset => Pontuacao[19].PRESET
reset => Pontuacao[20].PRESET
reset => Pontuacao[21].PRESET
reset => Pontuacao[22].PRESET
reset => Pontuacao[23].PRESET
reset => Pontuacao[24].PRESET
reset => Pontuacao[25].PRESET
reset => Pontuacao[26].PRESET
reset => Pontuacao[27].PRESET
reset => Pontuacao[28].PRESET
reset => Pontuacao[29].PRESET
reset => Pontuacao[30].PRESET
reset => Pontuacao[31].PRESET
reset => Pontuacao[32].PRESET
reset => Pontuacao[33].PRESET
reset => Pontuacao[34].PRESET
reset => Pontuacao[35].PRESET
reset => Pontuacao[36].PRESET
reset => Pontuacao[37].PRESET
reset => Pontuacao[38].PRESET
reset => Pontuacao[39].PRESET
reset => Pontuacao[40].PRESET
reset => Pontuacao[41].PRESET
reset => Pontuacao[42].PRESET
reset => Pontuacao[43].PRESET
reset => Pontuacao[44].PRESET
reset => Pontuacao[45].ACLR
reset => Pontuacao[46].ACLR
reset => Pontuacao[47].ACLR
reset => Pontuacao[48].ACLR
reset => Pontuacao[49].ACLR
reset => Pontuacao[50].ACLR
reset => Pontuacao[51].ACLR
reset => Pontuacao[52].ACLR
reset => Pontuacao[53].ACLR
reset => Pontuacao[54].ACLR
reset => Pontuacao[55].ACLR
reset => Pontuacao[56].ACLR
reset => Pontuacao[57].ACLR
reset => Pontuacao[58].ACLR
reset => Pontuacao[59].PRESET
reset => Pontuacao[60].PRESET
reset => Pontuacao[61].ACLR
reset => Pontuacao[62].ACLR
reset => Pontuacao[63].ACLR
reset => Pontuacao[64].ACLR
reset => Pontuacao[65].ACLR
reset => Pontuacao[66].ACLR
reset => Pontuacao[67].ACLR
reset => Pontuacao[68].ACLR
reset => Pontuacao[69].ACLR
reset => Pontuacao[70].ACLR
reset => Pontuacao[71].ACLR
reset => Pontuacao[72].ACLR
reset => Pontuacao[73].ACLR
reset => Pontuacao[74].ACLR
reset => Pontuacao[75].PRESET
reset => Pontuacao[76].PRESET
reset => Pontuacao[77].PRESET
reset => Pontuacao[78].PRESET
reset => Pontuacao[79].PRESET
reset => Pontuacao[80].PRESET
reset => Pontuacao[81].PRESET
reset => Pontuacao[82].PRESET
reset => Pontuacao[83].PRESET
reset => Pontuacao[84].PRESET
reset => Pontuacao[85].ACLR
reset => Pontuacao[86].PRESET
reset => Pontuacao[87].PRESET
reset => Pontuacao[88].PRESET
reset => Pontuacao[89].PRESET
reset => Pontuacao[90].PRESET
reset => Pontuacao[91].ACLR
reset => Pontuacao[92].PRESET
reset => Pontuacao[93].PRESET
reset => Pontuacao[94].PRESET
reset => Pontuacao[95].PRESET
reset => Pontuacao[96].PRESET
reset => Pontuacao[97].PRESET
reset => Pontuacao[98].ACLR
reset => Pontuacao[99].PRESET
reset => Pontuacao[100].PRESET
reset => Pontuacao[101].ACLR
reset => Pontuacao[102].PRESET
reset => Pontuacao[103].PRESET
reset => Pontuacao[104].PRESET
reset => Pontuacao[105].PRESET
reset => Pontuacao[106].PRESET
reset => Pontuacao[107].PRESET
reset => Pontuacao[108].ACLR
reset => Pontuacao[109].PRESET
reset => Pontuacao[110].PRESET
reset => Pontuacao[111].PRESET
reset => Pontuacao[112].PRESET
reset => Pontuacao[113].PRESET
reset => Pontuacao[114].ACLR
reset => Pontuacao[115].PRESET
reset => Pontuacao[116].PRESET
reset => Pontuacao[117].PRESET
reset => Pontuacao[118].PRESET
reset => Pontuacao[119].PRESET
reset => Pontuacao[120].PRESET
reset => Pontuacao[121].PRESET
reset => Pontuacao[122].PRESET
reset => Pontuacao[123].PRESET
reset => Pontuacao[124].PRESET
reset => Pontuacao[125].ACLR
reset => Pontuacao[126].PRESET
reset => Pontuacao[127].PRESET
reset => Pontuacao[128].PRESET
reset => Pontuacao[129].PRESET
reset => Pontuacao[130].PRESET
reset => Pontuacao[131].ACLR
reset => Pontuacao[132].PRESET
reset => Pontuacao[133].PRESET
reset => Pontuacao[134].PRESET
reset => Pontuacao[135].PRESET
reset => Pontuacao[136].PRESET
reset => Pontuacao[137].PRESET
reset => Pontuacao[138].ACLR
reset => Pontuacao[139].PRESET
reset => Pontuacao[140].PRESET
reset => Pontuacao[141].ACLR
reset => Pontuacao[142].PRESET
reset => Pontuacao[143].PRESET
reset => Pontuacao[144].PRESET
reset => Pontuacao[145].PRESET
reset => Pontuacao[146].PRESET
reset => Pontuacao[147].PRESET
reset => Pontuacao[148].ACLR
reset => Pontuacao[149].PRESET
reset => Pontuacao[150].PRESET
reset => Pontuacao[151].PRESET
reset => Pontuacao[152].PRESET
reset => Pontuacao[153].PRESET
reset => Pontuacao[154].ACLR
reset => Pontuacao[155].PRESET
reset => Pontuacao[156].PRESET
reset => Pontuacao[157].PRESET
reset => Pontuacao[158].PRESET
reset => Pontuacao[159].PRESET
reset => Pontuacao[160].PRESET
reset => Pontuacao[161].PRESET
reset => Pontuacao[162].PRESET
reset => Pontuacao[163].PRESET
reset => Pontuacao[164].PRESET
reset => Pontuacao[165].ACLR
reset => Pontuacao[166].PRESET
reset => Pontuacao[167].PRESET
reset => Pontuacao[168].PRESET
reset => Pontuacao[169].PRESET
reset => Pontuacao[170].PRESET
reset => Pontuacao[171].ACLR
reset => Pontuacao[172].PRESET
reset => Pontuacao[173].PRESET
reset => Pontuacao[174].PRESET
reset => Pontuacao[175].PRESET
reset => Pontuacao[176].PRESET
reset => Pontuacao[177].PRESET
reset => Pontuacao[178].ACLR
reset => Pontuacao[179].PRESET
reset => Pontuacao[180].PRESET
reset => Pontuacao[181].ACLR
reset => Pontuacao[182].PRESET
reset => Pontuacao[183].PRESET
reset => Pontuacao[184].PRESET
reset => Pontuacao[185].PRESET
reset => Pontuacao[186].PRESET
reset => Pontuacao[187].PRESET
reset => Pontuacao[188].ACLR
reset => Pontuacao[189].PRESET
reset => Pontuacao[190].PRESET
reset => Pontuacao[191].PRESET
reset => Pontuacao[192].PRESET
reset => Pontuacao[193].PRESET
reset => Pontuacao[194].ACLR
reset => Pontuacao[195].PRESET
reset => Pontuacao[196].PRESET
reset => Pontuacao[197].PRESET
reset => Pontuacao[198].PRESET
reset => Pontuacao[199].PRESET
reset => Pontuacao[200].PRESET
reset => Pontuacao[201].PRESET
reset => Pontuacao[202].PRESET
reset => Pontuacao[203].PRESET
reset => Pontuacao[204].PRESET
reset => Pontuacao[205].ACLR
reset => Pontuacao[206].ACLR
reset => Pontuacao[207].ACLR
reset => Pontuacao[208].ACLR
reset => Pontuacao[209].ACLR
reset => Pontuacao[210].ACLR
reset => Pontuacao[211].ACLR
reset => Pontuacao[212].ACLR
reset => Pontuacao[213].ACLR
reset => Pontuacao[214].ACLR
reset => Pontuacao[215].ACLR
reset => Pontuacao[216].ACLR
reset => Pontuacao[217].ACLR
reset => Pontuacao[218].ACLR
reset => Pontuacao[219].ACLR
reset => Pontuacao[220].ACLR
reset => Pontuacao[221].ACLR
reset => Pontuacao[222].ACLR
reset => Pontuacao[223].ACLR
reset => Pontuacao[224].ACLR
reset => Pontuacao[225].ACLR
reset => Pontuacao[226].ACLR
reset => Pontuacao[227].ACLR
reset => Pontuacao[228].ACLR
reset => Pontuacao[229].ACLR
reset => Pontuacao[230].ACLR
reset => Pontuacao[231].ACLR
reset => Pontuacao[232].ACLR
reset => Pontuacao[233].ACLR
reset => Pontuacao[234].ACLR
reset => Pontuacao[235].PRESET
reset => Pontuacao[236].PRESET
reset => Pontuacao[237].PRESET
reset => Pontuacao[238].PRESET
reset => Pontuacao[239].PRESET
reset => Pontuacao[240].PRESET
reset => Pontuacao[241].PRESET
reset => Pontuacao[242].PRESET
reset => Pontuacao[243].PRESET
reset => Pontuacao[244].PRESET
reset => Pontuacao[245].ACLR
reset => Pontuacao[246].PRESET
reset => Pontuacao[247].PRESET
reset => Pontuacao[248].PRESET
reset => Pontuacao[249].PRESET
reset => Pontuacao[250].PRESET
reset => Pontuacao[251].ACLR
reset => Pontuacao[252].PRESET
reset => Pontuacao[253].PRESET
reset => Pontuacao[254].ACLR
reset => Pontuacao[255].PRESET
reset => Pontuacao[256].PRESET
reset => Pontuacao[257].PRESET
reset => Pontuacao[258].PRESET
reset => Pontuacao[259].PRESET
reset => Pontuacao[260].PRESET
reset => Pontuacao[261].PRESET
reset => Pontuacao[262].PRESET
reset => Pontuacao[263].PRESET
reset => Pontuacao[264].PRESET
reset => Pontuacao[265].ACLR
reset => Pontuacao[266].PRESET
reset => Pontuacao[267].PRESET
reset => Pontuacao[268].ACLR
reset => Pontuacao[269].PRESET
reset => Pontuacao[270].PRESET
reset => Pontuacao[271].PRESET
reset => Pontuacao[272].PRESET
reset => Pontuacao[273].PRESET
reset => Pontuacao[274].ACLR
reset => Pontuacao[275].PRESET
reset => Pontuacao[276].PRESET
reset => Pontuacao[277].PRESET
reset => Pontuacao[278].PRESET
reset => Pontuacao[279].PRESET
reset => Pontuacao[280].PRESET
reset => Pontuacao[281].PRESET
reset => Pontuacao[282].PRESET
reset => Pontuacao[283].PRESET
reset => Pontuacao[284].PRESET
reset => Pontuacao[285].ACLR
reset => Pontuacao[286].PRESET
reset => Pontuacao[287].PRESET
reset => Pontuacao[288].PRESET
reset => Pontuacao[289].PRESET
reset => Pontuacao[290].PRESET
reset => Pontuacao[291].ACLR
reset => Pontuacao[292].PRESET
reset => Pontuacao[293].PRESET
reset => Pontuacao[294].ACLR
reset => Pontuacao[295].PRESET
reset => Pontuacao[296].PRESET
reset => Pontuacao[297].PRESET
reset => Pontuacao[298].PRESET
reset => Pontuacao[299].PRESET
reset => Pontuacao[300].PRESET
reset => Pontuacao[301].PRESET
reset => Pontuacao[302].PRESET
reset => Pontuacao[303].PRESET
reset => Pontuacao[304].PRESET
reset => Pontuacao[305].ACLR
reset => Pontuacao[306].PRESET
reset => Pontuacao[307].PRESET
reset => Pontuacao[308].ACLR
reset => Pontuacao[309].PRESET
reset => Pontuacao[310].PRESET
reset => Pontuacao[311].PRESET
reset => Pontuacao[312].PRESET
reset => Pontuacao[313].PRESET
reset => Pontuacao[314].ACLR
reset => Pontuacao[315].PRESET
reset => Pontuacao[316].PRESET
reset => Pontuacao[317].PRESET
reset => Pontuacao[318].PRESET
reset => Pontuacao[319].PRESET
reset => Pontuacao[320].PRESET
reset => Pontuacao[321].PRESET
reset => Pontuacao[322].PRESET
reset => Pontuacao[323].PRESET
reset => Pontuacao[324].PRESET
reset => Pontuacao[325].ACLR
reset => Pontuacao[326].PRESET
reset => Pontuacao[327].PRESET
reset => Pontuacao[328].PRESET
reset => Pontuacao[329].PRESET
reset => Pontuacao[330].PRESET
reset => Pontuacao[331].ACLR
reset => Pontuacao[332].PRESET
reset => Pontuacao[333].PRESET
reset => Pontuacao[334].ACLR
reset => Pontuacao[335].ACLR
reset => Pontuacao[336].ACLR
reset => Pontuacao[337].ACLR
reset => Pontuacao[338].ACLR
reset => Pontuacao[339].PRESET
reset => Pontuacao[340].PRESET
reset => Pontuacao[341].ACLR
reset => Pontuacao[342].ACLR
reset => Pontuacao[343].ACLR
reset => Pontuacao[344].ACLR
reset => Pontuacao[345].ACLR
reset => Pontuacao[346].PRESET
reset => Pontuacao[347].PRESET
reset => Pontuacao[348].ACLR
reset => Pontuacao[349].PRESET
reset => Pontuacao[350].PRESET
reset => Pontuacao[351].PRESET
reset => Pontuacao[352].PRESET
reset => Pontuacao[353].PRESET
reset => Pontuacao[354].ACLR
reset => Pontuacao[355].PRESET
reset => Pontuacao[356].PRESET
reset => Pontuacao[357].PRESET
reset => Pontuacao[358].PRESET
reset => Pontuacao[359].PRESET
reset => Pontuacao[360].PRESET
reset => Pontuacao[361].PRESET
reset => Pontuacao[362].PRESET
reset => Pontuacao[363].PRESET
reset => Pontuacao[364].PRESET
reset => Pontuacao[365].ACLR
reset => Pontuacao[366].ACLR
reset => Pontuacao[367].ACLR
reset => Pontuacao[368].ACLR
reset => Pontuacao[369].ACLR
reset => Pontuacao[370].ACLR
reset => Pontuacao[371].ACLR
reset => Pontuacao[372].PRESET
reset => Pontuacao[373].PRESET
reset => Pontuacao[374].PRESET
reset => Pontuacao[375].PRESET
reset => Pontuacao[376].PRESET
reset => Pontuacao[377].PRESET
reset => Pontuacao[378].ACLR
reset => Pontuacao[379].PRESET
reset => Pontuacao[380].PRESET
reset => Pontuacao[381].ACLR
reset => Pontuacao[382].PRESET
reset => Pontuacao[383].PRESET
reset => Pontuacao[384].PRESET
reset => Pontuacao[385].PRESET
reset => Pontuacao[386].PRESET
reset => Pontuacao[387].PRESET
reset => Pontuacao[388].ACLR
reset => Pontuacao[389].ACLR
reset => Pontuacao[390].ACLR
reset => Pontuacao[391].ACLR
reset => Pontuacao[392].ACLR
reset => Pontuacao[393].ACLR
reset => Pontuacao[394].ACLR
reset => Pontuacao[395].PRESET
reset => Pontuacao[396].PRESET
reset => Pontuacao[397].PRESET
reset => Pontuacao[398].PRESET
reset => Pontuacao[399].PRESET
reset => Pontuacao[400].PRESET
reset => Pontuacao[401].PRESET
reset => Pontuacao[402].PRESET
reset => Pontuacao[403].PRESET
reset => Pontuacao[404].PRESET
reset => Pontuacao[405].ACLR
reset => Pontuacao[406].PRESET
reset => Pontuacao[407].PRESET
reset => Pontuacao[408].PRESET
reset => Pontuacao[409].PRESET
reset => Pontuacao[410].PRESET
reset => Pontuacao[411].ACLR
reset => Pontuacao[412].PRESET
reset => Pontuacao[413].PRESET
reset => Pontuacao[414].PRESET
reset => Pontuacao[415].PRESET
reset => Pontuacao[416].PRESET
reset => Pontuacao[417].PRESET
reset => Pontuacao[418].ACLR
reset => Pontuacao[419].PRESET
reset => Pontuacao[420].PRESET
reset => Pontuacao[421].ACLR
reset => Pontuacao[422].PRESET
reset => Pontuacao[423].PRESET
reset => Pontuacao[424].PRESET
reset => Pontuacao[425].PRESET
reset => Pontuacao[426].PRESET
reset => Pontuacao[427].PRESET
reset => Pontuacao[428].ACLR
reset => Pontuacao[429].PRESET
reset => Pontuacao[430].PRESET
reset => Pontuacao[431].PRESET
reset => Pontuacao[432].PRESET
reset => Pontuacao[433].PRESET
reset => Pontuacao[434].ACLR
reset => Pontuacao[435].PRESET
reset => Pontuacao[436].PRESET
reset => Pontuacao[437].PRESET
reset => Pontuacao[438].PRESET
reset => Pontuacao[439].PRESET
reset => Pontuacao[440].PRESET
reset => Pontuacao[441].PRESET
reset => Pontuacao[442].PRESET
reset => Pontuacao[443].PRESET
reset => Pontuacao[444].PRESET
reset => Pontuacao[445].ACLR
reset => Pontuacao[446].PRESET
reset => Pontuacao[447].PRESET
reset => Pontuacao[448].PRESET
reset => Pontuacao[449].PRESET
reset => Pontuacao[450].PRESET
reset => Pontuacao[451].ACLR
reset => Pontuacao[452].PRESET
reset => Pontuacao[453].PRESET
reset => Pontuacao[454].ACLR
reset => Pontuacao[455].ACLR
reset => Pontuacao[456].ACLR
reset => Pontuacao[457].ACLR
reset => Pontuacao[458].ACLR
reset => Pontuacao[459].ACLR
reset => Pontuacao[460].ACLR
reset => Pontuacao[461].ACLR
reset => Pontuacao[462].ACLR
reset => Pontuacao[463].ACLR
reset => Pontuacao[464].ACLR
reset => Pontuacao[465].ACLR
reset => Pontuacao[466].PRESET
reset => Pontuacao[467].PRESET
reset => Pontuacao[468].ACLR
reset => Pontuacao[469].PRESET
reset => Pontuacao[470].PRESET
reset => Pontuacao[471].PRESET
reset => Pontuacao[472].PRESET
reset => Pontuacao[473].PRESET
reset => Pontuacao[474].ACLR
reset => Pontuacao[475].PRESET
reset => Pontuacao[476].PRESET
reset => Pontuacao[477].PRESET
reset => Pontuacao[478].PRESET
reset => Pontuacao[479].PRESET
reset => Pontuacao[480].PRESET
reset => Pontuacao[481].PRESET
reset => Pontuacao[482].PRESET
reset => Pontuacao[483].PRESET
reset => Pontuacao[484].PRESET
reset => Pontuacao[485].ACLR
reset => Pontuacao[486].PRESET
reset => Pontuacao[487].PRESET
reset => Pontuacao[488].PRESET
reset => Pontuacao[489].PRESET
reset => Pontuacao[490].PRESET
reset => Pontuacao[491].ACLR
reset => Pontuacao[492].PRESET
reset => Pontuacao[493].PRESET
reset => Pontuacao[494].ACLR
reset => Pontuacao[495].PRESET
reset => Pontuacao[496].PRESET
reset => Pontuacao[497].PRESET
reset => Pontuacao[498].PRESET
reset => Pontuacao[499].PRESET
reset => Pontuacao[500].PRESET
reset => Pontuacao[501].PRESET
reset => Pontuacao[502].PRESET
reset => Pontuacao[503].PRESET
reset => Pontuacao[504].PRESET
reset => Pontuacao[505].ACLR
reset => Pontuacao[506].PRESET
reset => Pontuacao[507].PRESET
reset => Pontuacao[508].ACLR
reset => Pontuacao[509].PRESET
reset => Pontuacao[510].PRESET
reset => Pontuacao[511].PRESET
reset => Pontuacao[512].PRESET
reset => Pontuacao[513].PRESET
reset => Pontuacao[514].ACLR
reset => Pontuacao[515].PRESET
reset => Pontuacao[516].PRESET
reset => Pontuacao[517].PRESET
reset => Pontuacao[518].PRESET
reset => Pontuacao[519].PRESET
reset => Pontuacao[520].PRESET
reset => Pontuacao[521].PRESET
reset => Pontuacao[522].PRESET
reset => Pontuacao[523].PRESET
reset => Pontuacao[524].PRESET
reset => Pontuacao[525].ACLR
reset => Pontuacao[526].ACLR
reset => Pontuacao[527].ACLR
reset => Pontuacao[528].ACLR
reset => Pontuacao[529].ACLR
reset => Pontuacao[530].ACLR
reset => Pontuacao[531].ACLR
reset => Pontuacao[532].ACLR
reset => Pontuacao[533].ACLR
reset => Pontuacao[534].ACLR
reset => Pontuacao[535].PRESET
reset => Pontuacao[536].PRESET
reset => Pontuacao[537].PRESET
reset => Pontuacao[538].PRESET
reset => Pontuacao[539].PRESET
reset => Pontuacao[540].PRESET
reset => Pontuacao[541].PRESET
reset => Pontuacao[542].PRESET
reset => Pontuacao[543].PRESET
reset => Pontuacao[544].PRESET
reset => Pontuacao[545].ACLR
reset => Pontuacao[546].ACLR
reset => Pontuacao[547].ACLR
reset => Pontuacao[548].ACLR
reset => Pontuacao[549].ACLR
reset => Pontuacao[550].ACLR
reset => Pontuacao[551].ACLR
reset => Pontuacao[552].ACLR
reset => Pontuacao[553].ACLR
reset => Pontuacao[554].ACLR
reset => Pontuacao[555].PRESET
reset => Pontuacao[556].PRESET
reset => Pontuacao[557].PRESET
reset => Pontuacao[558].PRESET
reset => Pontuacao[559].PRESET
reset => Pontuacao[560].PRESET
reset => Pontuacao[561].PRESET
reset => Pontuacao[562].PRESET
reset => Pontuacao[563].PRESET
reset => Pontuacao[564].PRESET
reset => Pontuacao[565].ACLR
reset => Pontuacao[566].PRESET
reset => Pontuacao[567].PRESET
reset => Pontuacao[568].PRESET
reset => Pontuacao[569].PRESET
reset => Pontuacao[570].PRESET
reset => Pontuacao[571].ACLR
reset => Pontuacao[572].PRESET
reset => Pontuacao[573].PRESET
reset => Pontuacao[574].ACLR
reset => Pontuacao[575].PRESET
reset => Pontuacao[576].PRESET
reset => Pontuacao[577].PRESET
reset => Pontuacao[578].PRESET
reset => Pontuacao[579].PRESET
reset => Pontuacao[580].PRESET
reset => Pontuacao[581].PRESET
reset => Pontuacao[582].PRESET
reset => Pontuacao[583].PRESET
reset => Pontuacao[584].PRESET
reset => Pontuacao[585].ACLR
reset => Pontuacao[586].PRESET
reset => Pontuacao[587].PRESET
reset => Pontuacao[588].ACLR
reset => Pontuacao[589].PRESET
reset => Pontuacao[590].PRESET
reset => Pontuacao[591].PRESET
reset => Pontuacao[592].PRESET
reset => Pontuacao[593].PRESET
reset => Pontuacao[594].ACLR
reset => Pontuacao[595].PRESET
reset => Pontuacao[596].PRESET
reset => Pontuacao[597].PRESET
reset => Pontuacao[598].PRESET
reset => Pontuacao[599].PRESET
reset => Pontuacao[600].PRESET
reset => Pontuacao[601].PRESET
reset => Pontuacao[602].PRESET
reset => Pontuacao[603].PRESET
reset => Pontuacao[604].PRESET
reset => Pontuacao[605].ACLR
reset => Pontuacao[606].ACLR
reset => Pontuacao[607].ACLR
reset => Pontuacao[608].ACLR
reset => Pontuacao[609].ACLR
reset => Pontuacao[610].ACLR
reset => Pontuacao[611].ACLR
reset => Pontuacao[612].ACLR
reset => Pontuacao[613].ACLR
reset => Pontuacao[614].ACLR
reset => Pontuacao[615].PRESET
reset => Pontuacao[616].PRESET
reset => Pontuacao[617].PRESET
reset => Pontuacao[618].PRESET
reset => Pontuacao[619].PRESET
reset => Pontuacao[620].PRESET
reset => Pontuacao[621].PRESET
reset => Pontuacao[622].PRESET
reset => Pontuacao[623].PRESET
reset => Pontuacao[624].PRESET
reset => Pontuacao[625].ACLR
reset => Pontuacao[626].ACLR
reset => Pontuacao[627].ACLR
reset => Pontuacao[628].ACLR
reset => Pontuacao[629].ACLR
reset => Pontuacao[630].ACLR
reset => Pontuacao[631].ACLR
reset => Pontuacao[632].ACLR
reset => Pontuacao[633].ACLR
reset => Pontuacao[634].ACLR
reset => Pontuacao[635].PRESET
reset => Pontuacao[636].PRESET
reset => Pontuacao[637].PRESET
reset => Pontuacao[638].PRESET
reset => Pontuacao[639].PRESET
reset => Pontuacao[640].PRESET
reset => Pontuacao[641].PRESET
reset => Pontuacao[642].PRESET
reset => Pontuacao[643].PRESET
reset => Pontuacao[644].PRESET
reset => Pontuacao[645].ACLR
reset => Pontuacao[646].PRESET
reset => Pontuacao[647].PRESET
reset => Pontuacao[648].PRESET
reset => Pontuacao[649].PRESET
reset => Pontuacao[650].PRESET
reset => Pontuacao[651].ACLR
reset => Pontuacao[652].PRESET
reset => Pontuacao[653].PRESET
reset => Pontuacao[654].ACLR
reset => Pontuacao[655].ACLR
reset => Pontuacao[656].ACLR
reset => Pontuacao[657].ACLR
reset => Pontuacao[658].ACLR
reset => Pontuacao[659].ACLR
reset => Pontuacao[660].ACLR
reset => Pontuacao[661].ACLR
reset => Pontuacao[662].ACLR
reset => Pontuacao[663].ACLR
reset => Pontuacao[664].ACLR
reset => Pontuacao[665].ACLR
reset => Pontuacao[666].PRESET
reset => Pontuacao[667].PRESET
reset => Pontuacao[668].ACLR
reset => Pontuacao[669].PRESET
reset => Pontuacao[670].PRESET
reset => Pontuacao[671].PRESET
reset => Pontuacao[672].PRESET
reset => Pontuacao[673].PRESET
reset => Pontuacao[674].ACLR
reset => Pontuacao[675].PRESET
reset => Pontuacao[676].PRESET
reset => Pontuacao[677].PRESET
reset => Pontuacao[678].PRESET
reset => Pontuacao[679].PRESET
reset => Pontuacao[680].PRESET
reset => Pontuacao[681].PRESET
reset => Pontuacao[682].PRESET
reset => Pontuacao[683].PRESET
reset => Pontuacao[684].PRESET
reset => Pontuacao[685].ACLR
reset => Pontuacao[686].PRESET
reset => Pontuacao[687].PRESET
reset => Pontuacao[688].PRESET
reset => Pontuacao[689].PRESET
reset => Pontuacao[690].PRESET
reset => Pontuacao[691].ACLR
reset => Pontuacao[692].PRESET
reset => Pontuacao[693].PRESET
reset => Pontuacao[694].ACLR
reset => Pontuacao[695].PRESET
reset => Pontuacao[696].PRESET
reset => Pontuacao[697].PRESET
reset => Pontuacao[698].PRESET
reset => Pontuacao[699].PRESET
reset => Pontuacao[700].PRESET
reset => Pontuacao[701].PRESET
reset => Pontuacao[702].PRESET
reset => Pontuacao[703].PRESET
reset => Pontuacao[704].PRESET
reset => Pontuacao[705].ACLR
reset => Pontuacao[706].PRESET
reset => Pontuacao[707].PRESET
reset => Pontuacao[708].ACLR
reset => Pontuacao[709].PRESET
reset => Pontuacao[710].PRESET
reset => Pontuacao[711].PRESET
reset => Pontuacao[712].PRESET
reset => Pontuacao[713].PRESET
reset => Pontuacao[714].ACLR
reset => Pontuacao[715].PRESET
reset => Pontuacao[716].PRESET
reset => Pontuacao[717].PRESET
reset => Pontuacao[718].PRESET
reset => Pontuacao[719].PRESET
reset => Pontuacao[720].PRESET
reset => Pontuacao[721].PRESET
reset => Pontuacao[722].PRESET
reset => Pontuacao[723].PRESET
reset => Pontuacao[724].PRESET
reset => Pontuacao[725].ACLR
reset => Pontuacao[726].PRESET
reset => Pontuacao[727].PRESET
reset => Pontuacao[728].PRESET
reset => Pontuacao[729].PRESET
reset => Pontuacao[730].PRESET
reset => Pontuacao[731].ACLR
reset => Pontuacao[732].PRESET
reset => Pontuacao[733].PRESET
reset => Pontuacao[734].ACLR
reset => Pontuacao[735].PRESET
reset => Pontuacao[736].PRESET
reset => Pontuacao[737].PRESET
reset => Pontuacao[738].PRESET
reset => Pontuacao[739].PRESET
reset => Pontuacao[740].PRESET
reset => Pontuacao[741].PRESET
reset => Pontuacao[742].PRESET
reset => Pontuacao[743].PRESET
reset => Pontuacao[744].PRESET
reset => Pontuacao[745].ACLR
reset => Pontuacao[746].PRESET
reset => Pontuacao[747].PRESET
reset => Pontuacao[748].ACLR
reset => Pontuacao[749].PRESET
reset => Pontuacao[750].PRESET
reset => Pontuacao[751].PRESET
reset => Pontuacao[752].PRESET
reset => Pontuacao[753].PRESET
reset => Pontuacao[754].ACLR
reset => Pontuacao[755].PRESET
reset => Pontuacao[756].PRESET
reset => Pontuacao[757].PRESET
reset => Pontuacao[758].PRESET
reset => Pontuacao[759].PRESET
reset => Pontuacao[760].PRESET
reset => Pontuacao[761].PRESET
reset => Pontuacao[762].PRESET
reset => Pontuacao[763].PRESET
reset => Pontuacao[764].PRESET
reset => Pontuacao[765].ACLR
reset => Pontuacao[766].ACLR
reset => Pontuacao[767].ACLR
reset => Pontuacao[768].ACLR
reset => Pontuacao[769].ACLR
reset => Pontuacao[770].ACLR
reset => Pontuacao[771].ACLR
reset => Pontuacao[772].ACLR
reset => Pontuacao[773].ACLR
reset => Pontuacao[774].ACLR
reset => Pontuacao[775].ACLR
reset => Pontuacao[776].ACLR
reset => Pontuacao[777].ACLR
reset => Pontuacao[778].ACLR
reset => Pontuacao[779].PRESET
reset => Pontuacao[780].PRESET
reset => Pontuacao[781].ACLR
reset => Pontuacao[782].ACLR
reset => Pontuacao[783].ACLR
reset => Pontuacao[784].ACLR
reset => Pontuacao[785].ACLR
reset => Pontuacao[786].ACLR
reset => Pontuacao[787].ACLR
reset => Pontuacao[788].ACLR
reset => Pontuacao[789].ACLR
reset => Pontuacao[790].ACLR
reset => Pontuacao[791].ACLR
reset => Pontuacao[792].ACLR
reset => Pontuacao[793].ACLR
reset => Pontuacao[794].ACLR
reset => Pontuacao[795].PRESET
reset => Pontuacao[796].PRESET
reset => Pontuacao[797].PRESET
reset => Pontuacao[798].PRESET
reset => Pontuacao[799].PRESET
reset => Pontuacao[800].PRESET
reset => Pontuacao[801].PRESET
reset => Pontuacao[802].PRESET
reset => Pontuacao[803].PRESET
reset => Pontuacao[804].PRESET
reset => Pontuacao[805].ACLR
reset => Pontuacao[806].PRESET
reset => Pontuacao[807].PRESET
reset => Pontuacao[808].PRESET
reset => Pontuacao[809].PRESET
reset => Pontuacao[810].PRESET
reset => Pontuacao[811].ACLR
reset => Pontuacao[812].PRESET
reset => Pontuacao[813].PRESET
reset => Pontuacao[814].PRESET
reset => Pontuacao[815].PRESET
reset => Pontuacao[816].PRESET
reset => Pontuacao[817].PRESET
reset => Pontuacao[818].ACLR
reset => Pontuacao[819].PRESET
reset => Pontuacao[820].PRESET
reset => Pontuacao[821].ACLR
reset => Pontuacao[822].PRESET
reset => Pontuacao[823].PRESET
reset => Pontuacao[824].PRESET
reset => Pontuacao[825].PRESET
reset => Pontuacao[826].PRESET
reset => Pontuacao[827].PRESET
reset => Pontuacao[828].ACLR
reset => Pontuacao[829].PRESET
reset => Pontuacao[830].PRESET
reset => Pontuacao[831].PRESET
reset => Pontuacao[832].PRESET
reset => Pontuacao[833].PRESET
reset => Pontuacao[834].ACLR
reset => Pontuacao[835].PRESET
reset => Pontuacao[836].PRESET
reset => Pontuacao[837].PRESET
reset => Pontuacao[838].PRESET
reset => Pontuacao[839].PRESET
reset => Pontuacao[840].PRESET
reset => Pontuacao[841].PRESET
reset => Pontuacao[842].PRESET
reset => Pontuacao[843].PRESET
reset => Pontuacao[844].PRESET
reset => Pontuacao[845].ACLR
reset => Pontuacao[846].PRESET
reset => Pontuacao[847].PRESET
reset => Pontuacao[848].PRESET
reset => Pontuacao[849].PRESET
reset => Pontuacao[850].PRESET
reset => Pontuacao[851].ACLR
reset => Pontuacao[852].PRESET
reset => Pontuacao[853].PRESET
reset => Pontuacao[854].PRESET
reset => Pontuacao[855].PRESET
reset => Pontuacao[856].PRESET
reset => Pontuacao[857].PRESET
reset => Pontuacao[858].ACLR
reset => Pontuacao[859].PRESET
reset => Pontuacao[860].PRESET
reset => Pontuacao[861].ACLR
reset => Pontuacao[862].PRESET
reset => Pontuacao[863].PRESET
reset => Pontuacao[864].PRESET
reset => Pontuacao[865].PRESET
reset => Pontuacao[866].PRESET
reset => Pontuacao[867].PRESET
reset => Pontuacao[868].ACLR
reset => Pontuacao[869].PRESET
reset => Pontuacao[870].PRESET
reset => Pontuacao[871].PRESET
reset => Pontuacao[872].PRESET
reset => Pontuacao[873].PRESET
reset => Pontuacao[874].ACLR
reset => Pontuacao[875].PRESET
reset => Pontuacao[876].PRESET
reset => Pontuacao[877].PRESET
reset => Pontuacao[878].PRESET
reset => Pontuacao[879].PRESET
reset => Pontuacao[880].PRESET
reset => Pontuacao[881].PRESET
reset => Pontuacao[882].PRESET
reset => Pontuacao[883].PRESET
reset => Pontuacao[884].PRESET
reset => Pontuacao[885].ACLR
reset => Pontuacao[886].ACLR
reset => Pontuacao[887].ACLR
reset => Pontuacao[888].ACLR
reset => Pontuacao[889].PRESET
reset => Pontuacao[890].PRESET
reset => Pontuacao[891].ACLR
reset => Pontuacao[892].ACLR
reset => Pontuacao[893].ACLR
reset => Pontuacao[894].ACLR
reset => Pontuacao[895].ACLR
reset => Pontuacao[896].ACLR
reset => Pontuacao[897].ACLR
reset => Pontuacao[898].ACLR
reset => Pontuacao[899].ACLR
reset => Pontuacao[900].ACLR
reset => Pontuacao[901].ACLR
reset => Pontuacao[902].ACLR
reset => Pontuacao[903].ACLR
reset => Pontuacao[904].ACLR
reset => Pontuacao[905].ACLR
reset => Pontuacao[906].ACLR
reset => Pontuacao[907].ACLR
reset => Pontuacao[908].ACLR
reset => Pontuacao[909].PRESET
reset => Pontuacao[910].PRESET
reset => Pontuacao[911].ACLR
reset => Pontuacao[912].ACLR
reset => Pontuacao[913].ACLR
reset => Pontuacao[914].ACLR
reset => Pontuacao[915].PRESET
reset => Pontuacao[916].PRESET
reset => Pontuacao[917].PRESET
reset => Pontuacao[918].PRESET
reset => Pontuacao[919].PRESET
reset => Pontuacao[920].PRESET
reset => Pontuacao[921].PRESET
reset => Pontuacao[922].PRESET
reset => Pontuacao[923].PRESET
reset => Pontuacao[924].PRESET
reset => Pontuacao[925].PRESET
reset => Pontuacao[926].PRESET
reset => Pontuacao[927].PRESET
reset => Pontuacao[928].ACLR
reset => Pontuacao[929].PRESET
reset => Pontuacao[930].PRESET
reset => Pontuacao[931].ACLR
reset => Pontuacao[932].PRESET
reset => Pontuacao[933].PRESET
reset => Pontuacao[934].ACLR
reset => Pontuacao[935].PRESET
reset => Pontuacao[936].PRESET
reset => Pontuacao[937].PRESET
reset => Pontuacao[938].PRESET
reset => Pontuacao[939].PRESET
reset => Pontuacao[940].PRESET
reset => Pontuacao[941].PRESET
reset => Pontuacao[942].PRESET
reset => Pontuacao[943].PRESET
reset => Pontuacao[944].PRESET
reset => Pontuacao[945].ACLR
reset => Pontuacao[946].PRESET
reset => Pontuacao[947].PRESET
reset => Pontuacao[948].ACLR
reset => Pontuacao[949].PRESET
reset => Pontuacao[950].PRESET
reset => Pontuacao[951].ACLR
reset => Pontuacao[952].PRESET
reset => Pontuacao[953].PRESET
reset => Pontuacao[954].PRESET
reset => Pontuacao[955].PRESET
reset => Pontuacao[956].PRESET
reset => Pontuacao[957].PRESET
reset => Pontuacao[958].PRESET
reset => Pontuacao[959].PRESET
reset => Pontuacao[960].PRESET
reset => Pontuacao[961].PRESET
reset => Pontuacao[962].PRESET
reset => Pontuacao[963].PRESET
reset => Pontuacao[964].PRESET
reset => Pontuacao[965].PRESET
reset => Pontuacao[966].PRESET
reset => Pontuacao[967].PRESET
reset => Pontuacao[968].ACLR
reset => Pontuacao[969].PRESET
reset => Pontuacao[970].PRESET
reset => Pontuacao[971].ACLR
reset => Pontuacao[972].PRESET
reset => Pontuacao[973].PRESET
reset => Pontuacao[974].ACLR
reset => Pontuacao[975].PRESET
reset => Pontuacao[976].PRESET
reset => Pontuacao[977].PRESET
reset => Pontuacao[978].PRESET
reset => Pontuacao[979].PRESET
reset => Pontuacao[980].PRESET
reset => Pontuacao[981].PRESET
reset => Pontuacao[982].PRESET
reset => Pontuacao[983].PRESET
reset => Pontuacao[984].PRESET
reset => Pontuacao[985].ACLR
reset => Pontuacao[986].PRESET
reset => Pontuacao[987].PRESET
reset => Pontuacao[988].ACLR
reset => Pontuacao[989].PRESET
reset => Pontuacao[990].PRESET
reset => Pontuacao[991].ACLR
reset => Pontuacao[992].PRESET
reset => Pontuacao[993].PRESET
reset => Pontuacao[994].PRESET
reset => Pontuacao[995].PRESET
reset => Pontuacao[996].PRESET
reset => Pontuacao[997].PRESET
reset => Pontuacao[998].PRESET
reset => Pontuacao[999].PRESET
reset => Pontuacao[1000].PRESET
reset => Pontuacao[1001].PRESET
reset => Pontuacao[1002].PRESET
reset => Pontuacao[1003].PRESET
reset => Pontuacao[1004].PRESET
reset => Pontuacao[1005].ACLR
reset => Pontuacao[1006].ACLR
reset => Pontuacao[1007].ACLR
reset => Pontuacao[1008].ACLR
reset => Pontuacao[1009].ACLR
reset => Pontuacao[1010].ACLR
reset => Pontuacao[1011].ACLR
reset => Pontuacao[1012].PRESET
reset => Pontuacao[1013].PRESET
reset => Pontuacao[1014].ACLR
reset => Pontuacao[1015].ACLR
reset => Pontuacao[1016].ACLR
reset => Pontuacao[1017].ACLR
reset => Pontuacao[1018].ACLR
reset => Pontuacao[1019].PRESET
reset => Pontuacao[1020].PRESET
reset => Pontuacao[1021].ACLR
reset => Pontuacao[1022].ACLR
reset => Pontuacao[1023].ACLR
reset => Pontuacao[1024].ACLR
reset => Pontuacao[1025].ACLR
reset => Pontuacao[1026].PRESET
reset => Pontuacao[1027].PRESET
reset => Pontuacao[1028].ACLR
reset => Pontuacao[1029].ACLR
reset => Pontuacao[1030].ACLR
reset => Pontuacao[1031].ACLR
reset => Pontuacao[1032].ACLR
reset => Pontuacao[1033].ACLR
reset => Pontuacao[1034].ACLR
reset => Pontuacao[1035].PRESET
reset => Pontuacao[1036].PRESET
reset => Pontuacao[1037].PRESET
reset => Pontuacao[1038].PRESET
reset => Pontuacao[1039].PRESET
reset => Pontuacao[1040].PRESET
reset => Pontuacao[1041].PRESET
reset => Pontuacao[1042].PRESET
reset => Pontuacao[1043].PRESET
reset => Pontuacao[1044].PRESET
reset => Pontuacao[1045].ACLR
reset => Pontuacao[1046].PRESET
reset => Pontuacao[1047].PRESET
reset => Pontuacao[1048].PRESET
reset => Pontuacao[1049].PRESET
reset => Pontuacao[1050].PRESET
reset => Pontuacao[1051].PRESET
reset => Pontuacao[1052].PRESET
reset => Pontuacao[1053].PRESET
reset => Pontuacao[1054].PRESET
reset => Pontuacao[1055].PRESET
reset => Pontuacao[1056].PRESET
reset => Pontuacao[1057].PRESET
reset => Pontuacao[1058].ACLR
reset => Pontuacao[1059].PRESET
reset => Pontuacao[1060].PRESET
reset => Pontuacao[1061].ACLR
reset => Pontuacao[1062].PRESET
reset => Pontuacao[1063].PRESET
reset => Pontuacao[1064].PRESET
reset => Pontuacao[1065].PRESET
reset => Pontuacao[1066].PRESET
reset => Pontuacao[1067].PRESET
reset => Pontuacao[1068].PRESET
reset => Pontuacao[1069].PRESET
reset => Pontuacao[1070].PRESET
reset => Pontuacao[1071].PRESET
reset => Pontuacao[1072].PRESET
reset => Pontuacao[1073].PRESET
reset => Pontuacao[1074].ACLR
reset => Pontuacao[1075].PRESET
reset => Pontuacao[1076].PRESET
reset => Pontuacao[1077].PRESET
reset => Pontuacao[1078].PRESET
reset => Pontuacao[1079].PRESET
reset => Pontuacao[1080].PRESET
reset => Pontuacao[1081].PRESET
reset => Pontuacao[1082].PRESET
reset => Pontuacao[1083].PRESET
reset => Pontuacao[1084].PRESET
reset => Pontuacao[1085].ACLR
reset => Pontuacao[1086].PRESET
reset => Pontuacao[1087].PRESET
reset => Pontuacao[1088].PRESET
reset => Pontuacao[1089].PRESET
reset => Pontuacao[1090].PRESET
reset => Pontuacao[1091].PRESET
reset => Pontuacao[1092].PRESET
reset => Pontuacao[1093].PRESET
reset => Pontuacao[1094].PRESET
reset => Pontuacao[1095].PRESET
reset => Pontuacao[1096].PRESET
reset => Pontuacao[1097].PRESET
reset => Pontuacao[1098].ACLR
reset => Pontuacao[1099].PRESET
reset => Pontuacao[1100].PRESET
reset => Pontuacao[1101].ACLR
reset => Pontuacao[1102].PRESET
reset => Pontuacao[1103].PRESET
reset => Pontuacao[1104].PRESET
reset => Pontuacao[1105].PRESET
reset => Pontuacao[1106].PRESET
reset => Pontuacao[1107].PRESET
reset => Pontuacao[1108].PRESET
reset => Pontuacao[1109].PRESET
reset => Pontuacao[1110].PRESET
reset => Pontuacao[1111].PRESET
reset => Pontuacao[1112].PRESET
reset => Pontuacao[1113].PRESET
reset => Pontuacao[1114].ACLR
reset => Pontuacao[1115].PRESET
reset => Pontuacao[1116].PRESET
reset => Pontuacao[1117].PRESET
reset => Pontuacao[1118].PRESET
reset => Pontuacao[1119].PRESET
reset => Pontuacao[1120].PRESET
reset => Pontuacao[1121].PRESET
reset => Pontuacao[1122].PRESET
reset => Pontuacao[1123].PRESET
reset => Pontuacao[1124].PRESET
reset => Pontuacao[1125].ACLR
reset => Pontuacao[1126].ACLR
reset => Pontuacao[1127].ACLR
reset => Pontuacao[1128].ACLR
reset => Pontuacao[1129].ACLR
reset => Pontuacao[1130].ACLR
reset => Pontuacao[1131].ACLR
reset => Pontuacao[1132].ACLR
reset => Pontuacao[1133].ACLR
reset => Pontuacao[1134].ACLR
reset => Pontuacao[1135].ACLR
reset => Pontuacao[1136].ACLR
reset => Pontuacao[1137].ACLR
reset => Pontuacao[1138].ACLR
reset => Pontuacao[1139].ACLR
reset => Pontuacao[1140].ACLR
reset => Pontuacao[1141].ACLR
reset => Pontuacao[1142].ACLR
reset => Pontuacao[1143].ACLR
reset => Pontuacao[1144].ACLR
reset => Pontuacao[1145].ACLR
reset => Pontuacao[1146].ACLR
reset => Pontuacao[1147].ACLR
reset => Pontuacao[1148].ACLR
reset => Pontuacao[1149].ACLR
reset => Pontuacao[1150].ACLR
reset => Pontuacao[1151].ACLR
reset => Pontuacao[1152].ACLR
reset => Pontuacao[1153].ACLR
reset => Pontuacao[1154].ACLR
reset => Pontuacao[1155].PRESET
reset => Pontuacao[1156].PRESET
reset => Pontuacao[1157].PRESET
reset => Pontuacao[1158].PRESET
reset => Pontuacao[1159].PRESET
reset => Pontuacao[1160].PRESET
reset => Pontuacao[1161].PRESET
reset => Pontuacao[1162].PRESET
reset => Pontuacao[1163].PRESET
reset => Pontuacao[1164].PRESET
reset => Pontuacao[1165].PRESET
reset => Pontuacao[1166].PRESET
reset => Pontuacao[1167].PRESET
reset => Pontuacao[1168].PRESET
reset => Pontuacao[1169].PRESET
reset => Pontuacao[1170].PRESET
reset => Pontuacao[1171].PRESET
reset => Pontuacao[1172].PRESET
reset => Pontuacao[1173].PRESET
reset => Pontuacao[1174].PRESET
reset => Pontuacao[1175].PRESET
reset => Pontuacao[1176].PRESET
reset => Pontuacao[1177].PRESET
reset => Pontuacao[1178].PRESET
reset => Pontuacao[1179].PRESET
reset => Pontuacao[1180].PRESET
reset => Pontuacao[1181].PRESET
reset => Pontuacao[1182].PRESET
reset => Pontuacao[1183].PRESET
reset => Pontuacao[1184].PRESET
reset => Pontuacao[1185].PRESET
reset => Pontuacao[1186].PRESET
reset => Pontuacao[1187].PRESET
reset => Pontuacao[1188].PRESET
reset => Pontuacao[1189].PRESET
reset => Pontuacao[1190].PRESET
reset => Pontuacao[1191].PRESET
reset => Pontuacao[1192].PRESET
reset => Pontuacao[1193].PRESET
reset => Pontuacao[1194].PRESET
reset => Pontuacao[1195].PRESET
reset => Pontuacao[1196].PRESET
reset => Pontuacao[1197].PRESET
reset => Pontuacao[1198].PRESET
reset => Pontuacao[1199].PRESET
reset => position[31].ENA
reset => position[30].ENA
reset => position[29].ENA
reset => position[28].ENA
reset => position[27].ENA
reset => position[26].ENA
reset => position[25].ENA
reset => position[24].ENA
reset => position[23].ENA
reset => position[22].ENA
reset => position[21].ENA
reset => position[20].ENA
reset => position[19].ENA
reset => position[18].ENA
reset => position[17].ENA
reset => position[16].ENA
reset => position[15].ENA
reset => position[14].ENA
reset => position[13].ENA
reset => position[12].ENA
reset => position[11].ENA
reset => position[10].ENA
reset => position[9].ENA
reset => position[8].ENA
reset => position[7].ENA
reset => position[6].ENA
reset => position[5].ENA
reset => position[4].ENA
reset => position[3].ENA
reset => position[2].ENA
reset => position[1].ENA
reset => position[0].ENA
reset => fantasma3_posa[0].ENA
reset => vga_char[15]~reg0.ENA
reset => vga_char[14]~reg0.ENA
reset => vga_char[13]~reg0.ENA
reset => vga_char[12]~reg0.ENA
reset => vga_char[11]~reg0.ENA
reset => vga_char[10]~reg0.ENA
reset => vga_char[9]~reg0.ENA
reset => vga_char[8]~reg0.ENA
reset => vga_char[7]~reg0.ENA
reset => vga_char[6]~reg0.ENA
reset => vga_char[5]~reg0.ENA
reset => vga_char[4]~reg0.ENA
reset => vga_char[3]~reg0.ENA
reset => vga_char[2]~reg0.ENA
reset => vga_char[1]~reg0.ENA
reset => vga_char[0]~reg0.ENA
reset => vga_pos[15]~reg0.ENA
reset => vga_pos[14]~reg0.ENA
reset => vga_pos[13]~reg0.ENA
reset => vga_pos[12]~reg0.ENA
reset => vga_pos[11]~reg0.ENA
reset => vga_pos[10]~reg0.ENA
reset => vga_pos[9]~reg0.ENA
reset => vga_pos[8]~reg0.ENA
reset => vga_pos[7]~reg0.ENA
reset => vga_pos[6]~reg0.ENA
reset => vga_pos[5]~reg0.ENA
reset => vga_pos[4]~reg0.ENA
reset => vga_pos[3]~reg0.ENA
reset => vga_pos[2]~reg0.ENA
reset => vga_pos[1]~reg0.ENA
reset => vga_pos[0]~reg0.ENA
reset => fantasma2_posa[15].ENA
reset => fantasma2_posa[14].ENA
reset => fantasma2_posa[13].ENA
reset => fantasma2_posa[12].ENA
reset => fantasma2_posa[11].ENA
reset => fantasma2_posa[10].ENA
reset => fantasma2_posa[9].ENA
reset => fantasma2_posa[8].ENA
reset => fantasma2_posa[7].ENA
reset => fantasma2_posa[6].ENA
reset => fantasma2_posa[5].ENA
reset => fantasma2_posa[4].ENA
reset => fantasma2_posa[3].ENA
reset => fantasma2_posa[2].ENA
reset => fantasma2_posa[1].ENA
reset => fantasma2_posa[0].ENA
reset => fantasma3_posa[15].ENA
reset => fantasma3_posa[14].ENA
reset => fantasma3_posa[13].ENA
reset => fantasma3_posa[12].ENA
reset => fantasma3_posa[11].ENA
reset => fantasma3_posa[10].ENA
reset => fantasma3_posa[9].ENA
reset => fantasma3_posa[8].ENA
reset => fantasma3_posa[7].ENA
reset => fantasma3_posa[6].ENA
reset => fantasma3_posa[5].ENA
reset => fantasma3_posa[4].ENA
reset => fantasma3_posa[3].ENA
reset => fantasma3_posa[2].ENA
reset => fantasma3_posa[1].ENA
videoflag <= videoflag~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[0] <= vga_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[1] <= vga_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[2] <= vga_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[3] <= vga_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[4] <= vga_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[5] <= vga_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[6] <= vga_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[7] <= vga_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[8] <= vga_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[9] <= vga_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[10] <= vga_pos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[11] <= vga_pos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[12] <= vga_pos[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[13] <= vga_pos[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[14] <= vga_pos[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[15] <= vga_pos[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[0] <= vga_char[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[1] <= vga_char[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[2] <= vga_char[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[3] <= vga_char[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[4] <= vga_char[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[5] <= vga_char[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[6] <= vga_char[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[7] <= vga_char[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[8] <= vga_char[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[9] <= vga_char[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[10] <= vga_char[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[11] <= vga_char[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[12] <= vga_char[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[13] <= vga_char[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[14] <= vga_char[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[15] <= vga_char[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key[0] => Mux4.IN11
key[0] => Mux5.IN11
key[0] => Mux6.IN11
key[0] => Mux7.IN11
key[0] => Mux8.IN11
key[0] => Mux9.IN11
key[0] => Mux10.IN11
key[0] => Mux11.IN11
key[0] => Mux12.IN11
key[0] => Mux13.IN11
key[0] => Mux14.IN11
key[0] => Mux15.IN11
key[0] => Mux16.IN11
key[0] => Mux17.IN9
key[0] => Mux18.IN9
key[0] => Mux19.IN9
key[0] => Mux20.IN11
key[0] => Mux21.IN11
key[0] => Mux22.IN11
key[0] => Mux23.IN11
key[0] => Mux24.IN11
key[0] => Mux25.IN11
key[0] => Mux26.IN11
key[0] => Mux27.IN11
key[1] => Mux4.IN10
key[1] => Mux5.IN10
key[1] => Mux6.IN10
key[1] => Mux7.IN10
key[1] => Mux8.IN10
key[1] => Mux9.IN10
key[1] => Mux10.IN10
key[1] => Mux11.IN10
key[1] => Mux12.IN10
key[1] => Mux13.IN10
key[1] => Mux14.IN10
key[1] => Mux15.IN10
key[1] => Mux16.IN10
key[1] => Mux17.IN8
key[1] => Mux18.IN8
key[1] => Mux19.IN8
key[1] => Mux20.IN10
key[1] => Mux21.IN10
key[1] => Mux22.IN10
key[1] => Mux23.IN10
key[1] => Mux24.IN10
key[1] => Mux25.IN10
key[1] => Mux26.IN10
key[1] => Mux27.IN10
key[2] => Mux4.IN9
key[2] => Mux5.IN9
key[2] => Mux6.IN9
key[2] => Mux7.IN9
key[2] => Mux8.IN9
key[2] => Mux9.IN9
key[2] => Mux10.IN9
key[2] => Mux11.IN9
key[2] => Mux12.IN9
key[2] => Mux13.IN9
key[2] => Mux14.IN9
key[2] => Mux15.IN9
key[2] => Mux16.IN9
key[2] => Mux17.IN7
key[2] => Mux18.IN7
key[2] => Mux19.IN7
key[2] => Mux20.IN9
key[2] => Mux21.IN9
key[2] => Mux22.IN9
key[2] => Mux23.IN9
key[2] => Mux24.IN9
key[2] => Mux25.IN9
key[2] => Mux26.IN9
key[2] => Mux27.IN9
key[3] => Mux4.IN8
key[3] => Mux5.IN8
key[3] => Mux6.IN8
key[3] => Mux7.IN8
key[3] => Mux8.IN8
key[3] => Mux9.IN8
key[3] => Mux10.IN8
key[3] => Mux11.IN8
key[3] => Mux12.IN8
key[3] => Mux13.IN8
key[3] => Mux14.IN8
key[3] => Mux15.IN8
key[3] => Mux16.IN8
key[3] => Mux17.IN6
key[3] => Mux18.IN6
key[3] => Mux19.IN6
key[3] => Mux20.IN8
key[3] => Mux21.IN8
key[3] => Mux22.IN8
key[3] => Mux23.IN8
key[3] => Mux24.IN8
key[3] => Mux25.IN8
key[3] => Mux26.IN8
key[3] => Mux27.IN8
key[4] => Mux4.IN7
key[4] => Mux5.IN7
key[4] => Mux6.IN7
key[4] => Mux7.IN7
key[4] => Mux8.IN7
key[4] => Mux9.IN7
key[4] => Mux10.IN7
key[4] => Mux11.IN7
key[4] => Mux12.IN7
key[4] => Mux13.IN7
key[4] => Mux14.IN7
key[4] => Mux15.IN7
key[4] => Mux16.IN7
key[4] => Mux17.IN5
key[4] => Mux18.IN5
key[4] => Mux19.IN5
key[4] => Mux20.IN7
key[4] => Mux21.IN7
key[4] => Mux22.IN7
key[4] => Mux23.IN7
key[4] => Mux24.IN7
key[4] => Mux25.IN7
key[4] => Mux26.IN7
key[4] => Mux27.IN7
key[5] => Mux4.IN6
key[5] => Mux5.IN6
key[5] => Mux6.IN6
key[5] => Mux7.IN6
key[5] => Mux8.IN6
key[5] => Mux9.IN6
key[5] => Mux10.IN6
key[5] => Mux11.IN6
key[5] => Mux12.IN6
key[5] => Mux13.IN6
key[5] => Mux14.IN6
key[5] => Mux15.IN6
key[5] => Mux16.IN6
key[5] => Mux17.IN4
key[5] => Mux18.IN4
key[5] => Mux19.IN4
key[5] => Mux20.IN6
key[5] => Mux21.IN6
key[5] => Mux22.IN6
key[5] => Mux23.IN6
key[5] => Mux24.IN6
key[5] => Mux25.IN6
key[5] => Mux26.IN6
key[5] => Mux27.IN6
key[6] => Mux4.IN5
key[6] => Mux5.IN5
key[6] => Mux6.IN5
key[6] => Mux7.IN5
key[6] => Mux8.IN5
key[6] => Mux9.IN5
key[6] => Mux10.IN5
key[6] => Mux11.IN5
key[6] => Mux12.IN5
key[6] => Mux13.IN5
key[6] => Mux14.IN5
key[6] => Mux15.IN5
key[6] => Mux16.IN5
key[6] => Mux17.IN3
key[6] => Mux18.IN3
key[6] => Mux19.IN3
key[6] => Mux20.IN5
key[6] => Mux21.IN5
key[6] => Mux22.IN5
key[6] => Mux23.IN5
key[6] => Mux24.IN5
key[6] => Mux25.IN5
key[6] => Mux26.IN5
key[6] => Mux27.IN5
key[7] => Mux4.IN4
key[7] => Mux5.IN4
key[7] => Mux6.IN4
key[7] => Mux7.IN4
key[7] => Mux8.IN4
key[7] => Mux9.IN4
key[7] => Mux10.IN4
key[7] => Mux11.IN4
key[7] => Mux12.IN4
key[7] => Mux13.IN4
key[7] => Mux14.IN4
key[7] => Mux15.IN4
key[7] => Mux16.IN4
key[7] => Mux17.IN2
key[7] => Mux18.IN2
key[7] => Mux19.IN2
key[7] => Mux20.IN4
key[7] => Mux21.IN4
key[7] => Mux22.IN4
key[7] => Mux23.IN4
key[7] => Mux24.IN4
key[7] => Mux25.IN4
key[7] => Mux26.IN4
key[7] => Mux27.IN4


|AP9|SeletorClock:inst20
clock => clock_saida~reg0.CLK
reset => clock_saida~reg0.ACLR
sel[0] => Mux0.IN11
sel[1] => Mux0.IN10
sel[2] => Mux0.IN9
sel[3] => Mux0.IN8
clock_1hz => Mux0.IN12
clock_10hz => Mux0.IN13
clock_100hz => Mux0.IN14
clock_1khz => Mux0.IN15
clock_10khz => Mux0.IN16
clock_100khz => Mux0.IN17
clock_1mhz => Mux0.IN18
clock_12mhz => Mux0.IN19
clock_saida <= clock_saida~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|clk_div:inst25
clock_25Mhz => clock_1Hz~reg0.CLK
clock_25Mhz => clock_6Mhz~reg0.CLK
clock_25Mhz => clock_10Hz~reg0.CLK
clock_25Mhz => clock_100Hz~reg0.CLK
clock_25Mhz => clock_1KHz~reg0.CLK
clock_25Mhz => clock_10KHz~reg0.CLK
clock_25Mhz => clock_100KHz~reg0.CLK
clock_25Mhz => clock_1MHz~reg0.CLK
clock_25Mhz => clock_3Mhz~reg0.CLK
clock_25Mhz => clock_12Mhz~reg0.CLK
clock_25Mhz => clock_1Mhz_int.CLK
clock_25Mhz => count_1Mhz[0].CLK
clock_25Mhz => count_1Mhz[1].CLK
clock_25Mhz => count_1Mhz[2].CLK
clock_25Mhz => count_1Mhz[3].CLK
clock_25Mhz => count_1Mhz[4].CLK
clock_25Mhz => clock_12Mhz_int.CLK
clock_12Mhz <= clock_12Mhz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_6Mhz <= clock_6Mhz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_3Mhz <= clock_3Mhz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1MHz <= clock_1MHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100KHz <= clock_100KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10KHz <= clock_10KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1KHz <= clock_1KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100Hz <= clock_100Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10Hz <= clock_10Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1Hz <= clock_1Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|debounce:inst23
pb => SHIFT_PB[3].DATAIN
clock_100Hz => pb_debounced~reg0.CLK
clock_100Hz => SHIFT_PB[0].CLK
clock_100Hz => SHIFT_PB[1].CLK
clock_100Hz => SHIFT_PB[2].CLK
clock_100Hz => SHIFT_PB[3].CLK
pb_debounced <= pb_debounced~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|dec_keyboard:inst11
hex_bus[0] => Equal0.IN15
hex_bus[0] => Mux0.IN263
hex_bus[0] => Mux1.IN263
hex_bus[0] => Mux2.IN263
hex_bus[0] => Mux3.IN263
hex_bus[0] => Mux4.IN263
hex_bus[0] => Mux5.IN263
hex_bus[0] => Mux6.IN263
hex_bus[0] => Mux7.IN263
hex_bus[1] => Equal0.IN14
hex_bus[1] => Mux0.IN262
hex_bus[1] => Mux1.IN262
hex_bus[1] => Mux2.IN262
hex_bus[1] => Mux3.IN262
hex_bus[1] => Mux4.IN262
hex_bus[1] => Mux5.IN262
hex_bus[1] => Mux6.IN262
hex_bus[1] => Mux7.IN262
hex_bus[2] => Equal0.IN13
hex_bus[2] => Mux0.IN261
hex_bus[2] => Mux1.IN261
hex_bus[2] => Mux2.IN261
hex_bus[2] => Mux3.IN261
hex_bus[2] => Mux4.IN261
hex_bus[2] => Mux5.IN261
hex_bus[2] => Mux6.IN261
hex_bus[2] => Mux7.IN261
hex_bus[3] => Equal0.IN12
hex_bus[3] => Mux0.IN260
hex_bus[3] => Mux1.IN260
hex_bus[3] => Mux2.IN260
hex_bus[3] => Mux3.IN260
hex_bus[3] => Mux4.IN260
hex_bus[3] => Mux5.IN260
hex_bus[3] => Mux6.IN260
hex_bus[3] => Mux7.IN260
hex_bus[4] => Equal0.IN11
hex_bus[4] => Mux0.IN259
hex_bus[4] => Mux1.IN259
hex_bus[4] => Mux2.IN259
hex_bus[4] => Mux3.IN259
hex_bus[4] => Mux4.IN259
hex_bus[4] => Mux5.IN259
hex_bus[4] => Mux6.IN259
hex_bus[4] => Mux7.IN259
hex_bus[5] => Equal0.IN10
hex_bus[5] => Mux0.IN258
hex_bus[5] => Mux1.IN258
hex_bus[5] => Mux2.IN258
hex_bus[5] => Mux3.IN258
hex_bus[5] => Mux4.IN258
hex_bus[5] => Mux5.IN258
hex_bus[5] => Mux6.IN258
hex_bus[5] => Mux7.IN258
hex_bus[6] => Equal0.IN9
hex_bus[6] => Mux0.IN257
hex_bus[6] => Mux1.IN257
hex_bus[6] => Mux2.IN257
hex_bus[6] => Mux3.IN257
hex_bus[6] => Mux4.IN257
hex_bus[6] => Mux5.IN257
hex_bus[6] => Mux6.IN257
hex_bus[6] => Mux7.IN257
hex_bus[7] => Equal0.IN8
hex_bus[7] => Mux0.IN256
hex_bus[7] => Mux1.IN256
hex_bus[7] => Mux2.IN256
hex_bus[7] => Mux3.IN256
hex_bus[7] => Mux4.IN256
hex_bus[7] => Mux5.IN256
hex_bus[7] => Mux6.IN256
hex_bus[7] => Mux7.IN256
scan_rd => f.CLK
clk => f2.CLK
clk => state.CLK
clk => f3.CLK
bin_digit[0] <= bin_digit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[1] <= bin_digit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[2] <= bin_digit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[3] <= bin_digit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[4] <= bin_digit[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[5] <= bin_digit[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[6] <= bin_digit[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[7] <= bin_digit[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|keyboard:inst14
keyboard_clk => scan_code[0]~reg0.CLK
keyboard_clk => scan_code[1]~reg0.CLK
keyboard_clk => scan_code[2]~reg0.CLK
keyboard_clk => scan_code[3]~reg0.CLK
keyboard_clk => scan_code[4]~reg0.CLK
keyboard_clk => scan_code[5]~reg0.CLK
keyboard_clk => scan_code[6]~reg0.CLK
keyboard_clk => scan_code[7]~reg0.CLK
keyboard_clk => SHIFTIN[0].CLK
keyboard_clk => SHIFTIN[1].CLK
keyboard_clk => SHIFTIN[2].CLK
keyboard_clk => SHIFTIN[3].CLK
keyboard_clk => SHIFTIN[4].CLK
keyboard_clk => SHIFTIN[5].CLK
keyboard_clk => SHIFTIN[6].CLK
keyboard_clk => SHIFTIN[7].CLK
keyboard_clk => SHIFTIN[8].CLK
keyboard_clk => ready_set.CLK
keyboard_clk => READ_CHAR.CLK
keyboard_clk => INCNT[0].CLK
keyboard_clk => INCNT[1].CLK
keyboard_clk => INCNT[2].CLK
keyboard_clk => INCNT[3].CLK
keyboard_data => SHIFTIN.DATAB
keyboard_data => process_1.IN1
reset => INCNT.OUTPUTSELECT
reset => INCNT.OUTPUTSELECT
reset => INCNT.OUTPUTSELECT
reset => INCNT.OUTPUTSELECT
reset => READ_CHAR.OUTPUTSELECT
reset => scan_code[0]~reg0.ENA
reset => scan_code[1]~reg0.ENA
reset => scan_code[2]~reg0.ENA
reset => scan_code[3]~reg0.ENA
reset => scan_code[4]~reg0.ENA
reset => scan_code[5]~reg0.ENA
reset => scan_code[6]~reg0.ENA
reset => scan_code[7]~reg0.ENA
reset => SHIFTIN[0].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[8].ENA
reset => ready_set.ENA
read => scan_ready~reg0.ACLR
scan_code[0] <= scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_ready <= scan_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|ASCII_CONV:inst4
ASCII[0] => CMAP[0].DATAIN
ASCII[1] => CMAP[1].DATAIN
ASCII[2] => CMAP[2].DATAIN
ASCII[3] => CMAP[3].DATAIN
ASCII[4] => CMAP[4].DATAIN
ASCII[5] => CMAP[5].DATAIN
ASCII[6] => CMAP[6].DATAIN
ASCII[7] => ~NO_FANOUT~
CMAP[0] <= ASCII[0].DB_MAX_OUTPUT_PORT_TYPE
CMAP[1] <= ASCII[1].DB_MAX_OUTPUT_PORT_TYPE
CMAP[2] <= ASCII[2].DB_MAX_OUTPUT_PORT_TYPE
CMAP[3] <= ASCII[3].DB_MAX_OUTPUT_PORT_TYPE
CMAP[4] <= ASCII[4].DB_MAX_OUTPUT_PORT_TYPE
CMAP[5] <= ASCII[5].DB_MAX_OUTPUT_PORT_TYPE
CMAP[6] <= ASCII[6].DB_MAX_OUTPUT_PORT_TYPE


|AP9|lpm_rom0:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|AP9|lpm_rom0:inst3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7kd1:auto_generated.address_a[0]
address_a[1] => altsyncram_7kd1:auto_generated.address_a[1]
address_a[2] => altsyncram_7kd1:auto_generated.address_a[2]
address_a[3] => altsyncram_7kd1:auto_generated.address_a[3]
address_a[4] => altsyncram_7kd1:auto_generated.address_a[4]
address_a[5] => altsyncram_7kd1:auto_generated.address_a[5]
address_a[6] => altsyncram_7kd1:auto_generated.address_a[6]
address_a[7] => altsyncram_7kd1:auto_generated.address_a[7]
address_a[8] => altsyncram_7kd1:auto_generated.address_a[8]
address_a[9] => altsyncram_7kd1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7kd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7kd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7kd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7kd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7kd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7kd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7kd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7kd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7kd1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AP9|lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_7kd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|AP9|POS_CONV:inst13
LPOS[0] => Mod0.IN17
LPOS[0] => Div0.IN12
LPOS[1] => Mod0.IN16
LPOS[1] => Div0.IN11
LPOS[2] => Mod0.IN15
LPOS[2] => Div0.IN10
LPOS[3] => Mod0.IN14
LPOS[3] => Div0.IN9
LPOS[4] => Mod0.IN13
LPOS[4] => Div0.IN8
LPOS[5] => Mod0.IN12
LPOS[5] => Div0.IN7
LPOS[6] => Mod0.IN11
LPOS[6] => Div0.IN6
LPOS[7] => Mod0.IN10
LPOS[7] => Div0.IN5
LPOS[8] => Mod0.IN9
LPOS[8] => Div0.IN4
LPOS[9] => Mod0.IN8
LPOS[9] => Div0.IN3
LPOS[10] => Mod0.IN7
LPOS[10] => Div0.IN2
LPOS[11] => ~NO_FANOUT~
LPOS[12] => ~NO_FANOUT~
LPOS[13] => ~NO_FANOUT~
LPOS[14] => ~NO_FANOUT~
LPOS[15] => ~NO_FANOUT~
SIZE => Mod0.IN18
SIZE => Mod0.IN19
SIZE => Div0.IN13
SIZE => Div0.IN14
SIZE => Mod0.IN20
SIZE => Mod0.IN21
SIZE => Div0.IN15
SIZE => Div0.IN16
XPOS[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


