# VLSI_Verilog_Codes
My Verilog Codes for VLSI 1 Fall 2018
This is a design for a Syschrnous Serial Port (SSP)
