vendor_name = ModelSim
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_3.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/db/D_latch.cbx.xml
design_name = hard_block
design_name = D_latch
instance = comp, \Q~output\, Q~output, D_latch, 1
instance = comp, \Q1~output\, Q1~output, D_latch, 1
instance = comp, \D~input\, D~input, D_latch, 1
instance = comp, \RST~input\, RST~input, D_latch, 1
instance = comp, \clk~input\, clk~input, D_latch, 1
instance = comp, \nand2|F~1\, nand2|F~1, D_latch, 1
instance = comp, \nand3|F~0\, nand3|F~0, D_latch, 1
