{"Source Block": ["oh/stubs/hdl/ISERDESE2.v@58:69@HdlStmProcess", "\n\n   reg [3:0] even_samples;\n   reg [3:0] odd_samples;\n   \n   always @ (posedge CLK)\n     even_samples[3:0] <= {odd_samples[2:0],D};\n\n   always @ (negedge CLK)\n     odd_samples[3:0] <= {odd_samples[2:0],D};\n\n   assign Q1 = odd_samples[0];\n"], "Clone Blocks": [["oh/stubs/hdl/ISERDESE2.v@61:72", "   reg [3:0] odd_samples;\n   \n   always @ (posedge CLK)\n     even_samples[3:0] <= {odd_samples[2:0],D};\n\n   always @ (negedge CLK)\n     odd_samples[3:0] <= {odd_samples[2:0],D};\n\n   assign Q1 = odd_samples[0];\n   assign Q2 = even_samples[0];\n   assign Q3 = odd_samples[1];\n   assign Q4 = even_samples[1];\n"]], "Diff Content": {"Delete": [[64, "     even_samples[3:0] <= {odd_samples[2:0],D};\n"]], "Add": [[64, "     even_samples[3:0] <= {even_samples[2:0],D};\n"]]}}