// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_HH_
#define _relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s : public sc_module {
    // Port declarations 59
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_in< sc_lv<16> > data_5_V_read;
    sc_in< sc_lv<16> > data_6_V_read;
    sc_in< sc_lv<16> > data_7_V_read;
    sc_in< sc_lv<16> > data_8_V_read;
    sc_in< sc_lv<16> > data_9_V_read;
    sc_in< sc_lv<16> > data_10_V_read;
    sc_in< sc_lv<16> > data_11_V_read;
    sc_in< sc_lv<16> > data_12_V_read;
    sc_in< sc_lv<16> > data_13_V_read;
    sc_in< sc_lv<16> > data_14_V_read;
    sc_in< sc_lv<16> > data_15_V_read;
    sc_in< sc_lv<16> > data_16_V_read;
    sc_in< sc_lv<16> > data_18_V_read;
    sc_in< sc_lv<16> > data_20_V_read;
    sc_in< sc_lv<16> > data_21_V_read;
    sc_in< sc_lv<16> > data_22_V_read;
    sc_in< sc_lv<16> > data_23_V_read;
    sc_in< sc_lv<16> > data_24_V_read;
    sc_in< sc_lv<16> > data_25_V_read;
    sc_in< sc_lv<16> > data_26_V_read;
    sc_in< sc_lv<16> > data_27_V_read;
    sc_in< sc_lv<16> > data_28_V_read;
    sc_in< sc_lv<16> > data_29_V_read;
    sc_in< sc_lv<16> > data_31_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;
    sc_out< sc_lv<16> > ap_return_5;
    sc_out< sc_lv<16> > ap_return_6;
    sc_out< sc_lv<16> > ap_return_7;
    sc_out< sc_lv<16> > ap_return_8;
    sc_out< sc_lv<16> > ap_return_9;
    sc_out< sc_lv<16> > ap_return_10;
    sc_out< sc_lv<16> > ap_return_11;
    sc_out< sc_lv<16> > ap_return_12;
    sc_out< sc_lv<16> > ap_return_13;
    sc_out< sc_lv<16> > ap_return_14;
    sc_out< sc_lv<16> > ap_return_15;
    sc_out< sc_lv<16> > ap_return_16;
    sc_out< sc_lv<16> > ap_return_17;
    sc_out< sc_lv<16> > ap_return_18;
    sc_out< sc_lv<16> > ap_return_19;
    sc_out< sc_lv<16> > ap_return_20;
    sc_out< sc_lv<16> > ap_return_21;
    sc_out< sc_lv<16> > ap_return_22;
    sc_out< sc_lv<16> > ap_return_23;
    sc_out< sc_lv<16> > ap_return_24;
    sc_out< sc_lv<16> > ap_return_25;
    sc_out< sc_lv<16> > ap_return_26;
    sc_out< sc_lv<16> > ap_return_27;
    sc_out< sc_lv<16> > ap_return_28;


    // Module declarations
    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s(sc_module_name name);
    SC_HAS_PROCESS(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s);

    ~relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<1> > icmp_ln1494_fu_250_p2;
    sc_signal< sc_lv<15> > trunc_ln45_fu_256_p1;
    sc_signal< sc_lv<15> > select_ln45_fu_260_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_272_p2;
    sc_signal< sc_lv<15> > trunc_ln45_93_fu_278_p1;
    sc_signal< sc_lv<15> > select_ln45_93_fu_282_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_294_p2;
    sc_signal< sc_lv<15> > trunc_ln45_94_fu_300_p1;
    sc_signal< sc_lv<15> > select_ln45_94_fu_304_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_3_fu_316_p2;
    sc_signal< sc_lv<15> > trunc_ln45_95_fu_322_p1;
    sc_signal< sc_lv<15> > select_ln45_95_fu_326_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_4_fu_338_p2;
    sc_signal< sc_lv<15> > trunc_ln45_96_fu_344_p1;
    sc_signal< sc_lv<15> > select_ln45_96_fu_348_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_5_fu_360_p2;
    sc_signal< sc_lv<15> > trunc_ln45_97_fu_366_p1;
    sc_signal< sc_lv<15> > select_ln45_97_fu_370_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_6_fu_382_p2;
    sc_signal< sc_lv<15> > trunc_ln45_98_fu_388_p1;
    sc_signal< sc_lv<15> > select_ln45_98_fu_392_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_7_fu_404_p2;
    sc_signal< sc_lv<15> > trunc_ln45_99_fu_410_p1;
    sc_signal< sc_lv<15> > select_ln45_99_fu_414_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_8_fu_426_p2;
    sc_signal< sc_lv<15> > trunc_ln45_100_fu_432_p1;
    sc_signal< sc_lv<15> > select_ln45_100_fu_436_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_9_fu_448_p2;
    sc_signal< sc_lv<15> > trunc_ln45_101_fu_454_p1;
    sc_signal< sc_lv<15> > select_ln45_101_fu_458_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_10_fu_470_p2;
    sc_signal< sc_lv<15> > trunc_ln45_102_fu_476_p1;
    sc_signal< sc_lv<15> > select_ln45_102_fu_480_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_11_fu_492_p2;
    sc_signal< sc_lv<15> > trunc_ln45_103_fu_498_p1;
    sc_signal< sc_lv<15> > select_ln45_103_fu_502_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_12_fu_514_p2;
    sc_signal< sc_lv<15> > trunc_ln45_104_fu_520_p1;
    sc_signal< sc_lv<15> > select_ln45_104_fu_524_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_13_fu_536_p2;
    sc_signal< sc_lv<15> > trunc_ln45_105_fu_542_p1;
    sc_signal< sc_lv<15> > select_ln45_105_fu_546_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_14_fu_558_p2;
    sc_signal< sc_lv<15> > trunc_ln45_106_fu_564_p1;
    sc_signal< sc_lv<15> > select_ln45_106_fu_568_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_15_fu_580_p2;
    sc_signal< sc_lv<15> > trunc_ln45_107_fu_586_p1;
    sc_signal< sc_lv<15> > select_ln45_107_fu_590_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_16_fu_602_p2;
    sc_signal< sc_lv<15> > trunc_ln45_108_fu_608_p1;
    sc_signal< sc_lv<15> > select_ln45_108_fu_612_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_18_fu_624_p2;
    sc_signal< sc_lv<15> > trunc_ln45_109_fu_630_p1;
    sc_signal< sc_lv<15> > select_ln45_109_fu_634_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_20_fu_646_p2;
    sc_signal< sc_lv<15> > trunc_ln45_110_fu_652_p1;
    sc_signal< sc_lv<15> > select_ln45_110_fu_656_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_21_fu_668_p2;
    sc_signal< sc_lv<15> > trunc_ln45_111_fu_674_p1;
    sc_signal< sc_lv<15> > select_ln45_111_fu_678_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_22_fu_690_p2;
    sc_signal< sc_lv<15> > trunc_ln45_112_fu_696_p1;
    sc_signal< sc_lv<15> > select_ln45_112_fu_700_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_23_fu_712_p2;
    sc_signal< sc_lv<15> > trunc_ln45_113_fu_718_p1;
    sc_signal< sc_lv<15> > select_ln45_113_fu_722_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_24_fu_734_p2;
    sc_signal< sc_lv<15> > trunc_ln45_114_fu_740_p1;
    sc_signal< sc_lv<15> > select_ln45_114_fu_744_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_25_fu_756_p2;
    sc_signal< sc_lv<15> > trunc_ln45_115_fu_762_p1;
    sc_signal< sc_lv<15> > select_ln45_115_fu_766_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_26_fu_778_p2;
    sc_signal< sc_lv<15> > trunc_ln45_116_fu_784_p1;
    sc_signal< sc_lv<15> > select_ln45_116_fu_788_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_27_fu_800_p2;
    sc_signal< sc_lv<15> > trunc_ln45_117_fu_806_p1;
    sc_signal< sc_lv<15> > select_ln45_117_fu_810_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_28_fu_822_p2;
    sc_signal< sc_lv<15> > trunc_ln45_118_fu_828_p1;
    sc_signal< sc_lv<15> > select_ln45_118_fu_832_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_29_fu_844_p2;
    sc_signal< sc_lv<15> > trunc_ln45_119_fu_850_p1;
    sc_signal< sc_lv<15> > select_ln45_119_fu_854_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_31_fu_866_p2;
    sc_signal< sc_lv<15> > trunc_ln45_120_fu_872_p1;
    sc_signal< sc_lv<15> > select_ln45_120_fu_876_p3;
    sc_signal< sc_lv<16> > zext_ln45_fu_268_p1;
    sc_signal< sc_lv<16> > zext_ln45_93_fu_290_p1;
    sc_signal< sc_lv<16> > zext_ln45_94_fu_312_p1;
    sc_signal< sc_lv<16> > zext_ln45_95_fu_334_p1;
    sc_signal< sc_lv<16> > zext_ln45_96_fu_356_p1;
    sc_signal< sc_lv<16> > zext_ln45_97_fu_378_p1;
    sc_signal< sc_lv<16> > zext_ln45_98_fu_400_p1;
    sc_signal< sc_lv<16> > zext_ln45_99_fu_422_p1;
    sc_signal< sc_lv<16> > zext_ln45_100_fu_444_p1;
    sc_signal< sc_lv<16> > zext_ln45_101_fu_466_p1;
    sc_signal< sc_lv<16> > zext_ln45_102_fu_488_p1;
    sc_signal< sc_lv<16> > zext_ln45_103_fu_510_p1;
    sc_signal< sc_lv<16> > zext_ln45_104_fu_532_p1;
    sc_signal< sc_lv<16> > zext_ln45_105_fu_554_p1;
    sc_signal< sc_lv<16> > zext_ln45_106_fu_576_p1;
    sc_signal< sc_lv<16> > zext_ln45_107_fu_598_p1;
    sc_signal< sc_lv<16> > zext_ln45_108_fu_620_p1;
    sc_signal< sc_lv<16> > zext_ln45_109_fu_642_p1;
    sc_signal< sc_lv<16> > zext_ln45_110_fu_664_p1;
    sc_signal< sc_lv<16> > zext_ln45_111_fu_686_p1;
    sc_signal< sc_lv<16> > zext_ln45_112_fu_708_p1;
    sc_signal< sc_lv<16> > zext_ln45_113_fu_730_p1;
    sc_signal< sc_lv<16> > zext_ln45_114_fu_752_p1;
    sc_signal< sc_lv<16> > zext_ln45_115_fu_774_p1;
    sc_signal< sc_lv<16> > zext_ln45_116_fu_796_p1;
    sc_signal< sc_lv<16> > zext_ln45_117_fu_818_p1;
    sc_signal< sc_lv<16> > zext_ln45_118_fu_840_p1;
    sc_signal< sc_lv<16> > zext_ln45_119_fu_862_p1;
    sc_signal< sc_lv<16> > zext_ln45_120_fu_884_p1;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_12();
    void thread_ap_return_13();
    void thread_ap_return_14();
    void thread_ap_return_15();
    void thread_ap_return_16();
    void thread_ap_return_17();
    void thread_ap_return_18();
    void thread_ap_return_19();
    void thread_ap_return_2();
    void thread_ap_return_20();
    void thread_ap_return_21();
    void thread_ap_return_22();
    void thread_ap_return_23();
    void thread_ap_return_24();
    void thread_ap_return_25();
    void thread_ap_return_26();
    void thread_ap_return_27();
    void thread_ap_return_28();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_icmp_ln1494_10_fu_470_p2();
    void thread_icmp_ln1494_11_fu_492_p2();
    void thread_icmp_ln1494_12_fu_514_p2();
    void thread_icmp_ln1494_13_fu_536_p2();
    void thread_icmp_ln1494_14_fu_558_p2();
    void thread_icmp_ln1494_15_fu_580_p2();
    void thread_icmp_ln1494_16_fu_602_p2();
    void thread_icmp_ln1494_18_fu_624_p2();
    void thread_icmp_ln1494_1_fu_272_p2();
    void thread_icmp_ln1494_20_fu_646_p2();
    void thread_icmp_ln1494_21_fu_668_p2();
    void thread_icmp_ln1494_22_fu_690_p2();
    void thread_icmp_ln1494_23_fu_712_p2();
    void thread_icmp_ln1494_24_fu_734_p2();
    void thread_icmp_ln1494_25_fu_756_p2();
    void thread_icmp_ln1494_26_fu_778_p2();
    void thread_icmp_ln1494_27_fu_800_p2();
    void thread_icmp_ln1494_28_fu_822_p2();
    void thread_icmp_ln1494_29_fu_844_p2();
    void thread_icmp_ln1494_2_fu_294_p2();
    void thread_icmp_ln1494_31_fu_866_p2();
    void thread_icmp_ln1494_3_fu_316_p2();
    void thread_icmp_ln1494_4_fu_338_p2();
    void thread_icmp_ln1494_5_fu_360_p2();
    void thread_icmp_ln1494_6_fu_382_p2();
    void thread_icmp_ln1494_7_fu_404_p2();
    void thread_icmp_ln1494_8_fu_426_p2();
    void thread_icmp_ln1494_9_fu_448_p2();
    void thread_icmp_ln1494_fu_250_p2();
    void thread_select_ln45_100_fu_436_p3();
    void thread_select_ln45_101_fu_458_p3();
    void thread_select_ln45_102_fu_480_p3();
    void thread_select_ln45_103_fu_502_p3();
    void thread_select_ln45_104_fu_524_p3();
    void thread_select_ln45_105_fu_546_p3();
    void thread_select_ln45_106_fu_568_p3();
    void thread_select_ln45_107_fu_590_p3();
    void thread_select_ln45_108_fu_612_p3();
    void thread_select_ln45_109_fu_634_p3();
    void thread_select_ln45_110_fu_656_p3();
    void thread_select_ln45_111_fu_678_p3();
    void thread_select_ln45_112_fu_700_p3();
    void thread_select_ln45_113_fu_722_p3();
    void thread_select_ln45_114_fu_744_p3();
    void thread_select_ln45_115_fu_766_p3();
    void thread_select_ln45_116_fu_788_p3();
    void thread_select_ln45_117_fu_810_p3();
    void thread_select_ln45_118_fu_832_p3();
    void thread_select_ln45_119_fu_854_p3();
    void thread_select_ln45_120_fu_876_p3();
    void thread_select_ln45_93_fu_282_p3();
    void thread_select_ln45_94_fu_304_p3();
    void thread_select_ln45_95_fu_326_p3();
    void thread_select_ln45_96_fu_348_p3();
    void thread_select_ln45_97_fu_370_p3();
    void thread_select_ln45_98_fu_392_p3();
    void thread_select_ln45_99_fu_414_p3();
    void thread_select_ln45_fu_260_p3();
    void thread_trunc_ln45_100_fu_432_p1();
    void thread_trunc_ln45_101_fu_454_p1();
    void thread_trunc_ln45_102_fu_476_p1();
    void thread_trunc_ln45_103_fu_498_p1();
    void thread_trunc_ln45_104_fu_520_p1();
    void thread_trunc_ln45_105_fu_542_p1();
    void thread_trunc_ln45_106_fu_564_p1();
    void thread_trunc_ln45_107_fu_586_p1();
    void thread_trunc_ln45_108_fu_608_p1();
    void thread_trunc_ln45_109_fu_630_p1();
    void thread_trunc_ln45_110_fu_652_p1();
    void thread_trunc_ln45_111_fu_674_p1();
    void thread_trunc_ln45_112_fu_696_p1();
    void thread_trunc_ln45_113_fu_718_p1();
    void thread_trunc_ln45_114_fu_740_p1();
    void thread_trunc_ln45_115_fu_762_p1();
    void thread_trunc_ln45_116_fu_784_p1();
    void thread_trunc_ln45_117_fu_806_p1();
    void thread_trunc_ln45_118_fu_828_p1();
    void thread_trunc_ln45_119_fu_850_p1();
    void thread_trunc_ln45_120_fu_872_p1();
    void thread_trunc_ln45_93_fu_278_p1();
    void thread_trunc_ln45_94_fu_300_p1();
    void thread_trunc_ln45_95_fu_322_p1();
    void thread_trunc_ln45_96_fu_344_p1();
    void thread_trunc_ln45_97_fu_366_p1();
    void thread_trunc_ln45_98_fu_388_p1();
    void thread_trunc_ln45_99_fu_410_p1();
    void thread_trunc_ln45_fu_256_p1();
    void thread_zext_ln45_100_fu_444_p1();
    void thread_zext_ln45_101_fu_466_p1();
    void thread_zext_ln45_102_fu_488_p1();
    void thread_zext_ln45_103_fu_510_p1();
    void thread_zext_ln45_104_fu_532_p1();
    void thread_zext_ln45_105_fu_554_p1();
    void thread_zext_ln45_106_fu_576_p1();
    void thread_zext_ln45_107_fu_598_p1();
    void thread_zext_ln45_108_fu_620_p1();
    void thread_zext_ln45_109_fu_642_p1();
    void thread_zext_ln45_110_fu_664_p1();
    void thread_zext_ln45_111_fu_686_p1();
    void thread_zext_ln45_112_fu_708_p1();
    void thread_zext_ln45_113_fu_730_p1();
    void thread_zext_ln45_114_fu_752_p1();
    void thread_zext_ln45_115_fu_774_p1();
    void thread_zext_ln45_116_fu_796_p1();
    void thread_zext_ln45_117_fu_818_p1();
    void thread_zext_ln45_118_fu_840_p1();
    void thread_zext_ln45_119_fu_862_p1();
    void thread_zext_ln45_120_fu_884_p1();
    void thread_zext_ln45_93_fu_290_p1();
    void thread_zext_ln45_94_fu_312_p1();
    void thread_zext_ln45_95_fu_334_p1();
    void thread_zext_ln45_96_fu_356_p1();
    void thread_zext_ln45_97_fu_378_p1();
    void thread_zext_ln45_98_fu_400_p1();
    void thread_zext_ln45_99_fu_422_p1();
    void thread_zext_ln45_fu_268_p1();
};

}

using namespace ap_rtl;

#endif
