
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/addersub.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/addersub.v' to AST representation.
Generating RTLIL representation for module `\addersub'.
Generating RTLIL representation for module `\dummy_add_sub'.
Generating RTLIL representation for module `\full_adder'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: full_adder          
root of   1 design levels: dummy_add_sub       
root of   2 design levels: addersub            
Automatically selected addersub as design top module.

2.2. Analyzing design hierarchy..
Top module:  \addersub
Used module:     \dummy_add_sub
Used module:         \full_adder

2.3. Analyzing design hierarchy..
Top module:  \addersub
Used module:     \dummy_add_sub
Used module:         \full_adder
Removed 0 unused modules.
Mapping positional arguments of cell dummy_add_sub.bit31 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit30 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit29 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit28 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit27 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit26 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit25 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit24 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit23 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit22 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit21 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit20 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit19 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit18 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit17 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit16 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit15 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit14 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit13 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit12 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit11 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit10 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit9 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit8 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit7 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit6 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit5 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit4 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit3 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit2 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit1 (full_adder).
Mapping positional arguments of cell dummy_add_sub.bit0 (full_adder).
Mapping positional arguments of cell addersub.adder32bit (dummy_add_sub).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module full_adder.
Optimizing module dummy_add_sub.
Optimizing module addersub.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module full_adder.
Optimizing module dummy_add_sub.
Optimizing module addersub.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\full_adder'.
Finding identical cells in module `\dummy_add_sub'.
Finding identical cells in module `\addersub'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dummy_add_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \addersub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \full_adder.
  Optimizing cells in module \dummy_add_sub.
  Optimizing cells in module \addersub.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\full_adder'.
Finding identical cells in module `\dummy_add_sub'.
Finding identical cells in module `\addersub'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module \dummy_add_sub..
Finding unused cells or wires in module \addersub..
Removed 1 unused cells and 5 unused wires.
<suppressed ~4 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module addersub.
Optimizing module dummy_add_sub.
Optimizing module full_adder.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addersub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dummy_add_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addersub.
  Optimizing cells in module \dummy_add_sub.
  Optimizing cells in module \full_adder.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addersub'.
Finding identical cells in module `\dummy_add_sub'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addersub..
Finding unused cells or wires in module \dummy_add_sub..
Finding unused cells or wires in module \full_adder..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module addersub.
Optimizing module dummy_add_sub.
Optimizing module full_adder.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== addersub ===

   Number of wires:                  8
   Number of wire bits:            135
   Number of public wires:           8
   Number of public wire bits:     135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not                            1

=== dummy_add_sub ===

   Number of wires:                  6
   Number of wire bits:            162
   Number of public wires:           6
   Number of public wire bits:     162
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32

=== full_adder ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and                            3
     $or                             2
     $xor                            2

=== design hierarchy ===

   addersub                          1
     dummy_add_sub                   0
       full_adder                    0

   Number of wires:                  8
   Number of wire bits:            135
   Number of public wires:           8
   Number of public wire bits:     135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not                            1

End of script. Logfile hash: 3d4a7ef30b, CPU: user 0.04s system 0.00s, MEM: 11.29 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 39% 4x opt_expr (0 sec), 19% 3x opt_merge (0 sec), ...
