# Reading C:/modeltech64_10.4/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# OpenFile D:/Desktop/COD_Lab/lab30_Risc5CPU/sim/ALU/lab30_ALU.mpf
# Loading project lab30_ALU
vsim -novopt work.ALU_tb
# vsim -gui D:\Desktop\COD_Lab\lab30_Risc5CPU\sim\ALU\lab30_ALU.mpf 
# Start time: 21:49:38 on Dec 31,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.adder_32bits
# Loading work.adder_4bits
# Loading work.adder_4bits_select
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder/adder1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder/adder1/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder/adder2/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder/adder2/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder/adder3/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder/adder3/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder/adder4/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder/adder4/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder/adder5/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder/adder5/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder/adder6/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder/adder6/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder/adder7/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/adder/adder7/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
add wave -position insertpoint  \
sim:/ALU_tb/B \
sim:/ALU_tb/ALUResult \
sim:/ALU_tb/ALUCode \
sim:/ALU_tb/A
run -all
# ** Note: $stop    : D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ALU_tb.v(42)
#    Time: 1200 ns  Iteration: 0  Instance: /ALU_tb
# Break in Module ALU_tb at D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ALU_tb.v line 42
# Causality operation skipped due to absence of debug database file
# End time: 22:06:14 on Dec 31,2022, Elapsed time: 0:16:36
# Errors: 0, Warnings: 16
