{
    "TRA": 132,
    "CP": 31,
    "ACC": 23.484848484848484,
    "TRR": 28,
    "TRRC": 21,
    "TRRW": 7,
    "ACCRR": 75.0,
    "MISSREGS": [],
    "MISSCATS": [
        "0x40026010",
        "0x40026028",
        "0x40026040",
        "0x40026058",
        "0x40026070",
        "0x40026088",
        "0x400260a0",
        "0x400260b8",
        "0x40026410",
        "0x40026428",
        "0x40026440",
        "0x40026458",
        "0x40026470",
        "0x40026474",
        "0x40026478",
        "0x4002647c",
        "0x40026484",
        "0x40026488",
        "0x400264a0",
        "0x400264b8"
    ],
    "MISCAT_READ": [
        [
            "Base address",
            "Reg address",
            "Reg name",
            "Reg cat",
            "Model Cat",
            "Read",
            "Write",
            "Correct cat",
            "Comments GT"
        ],
        [
            "0x40000000",
            "0x4000000c",
            "17.4.4TIM1&TIM8 DMA/interrupt enable register (TIMx_DIER)   ",
            "CR",
            "DR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40004800",
            "0x40004800",
            "Status register (USART_SR)  ",
            "SR",
            "DR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40007000",
            "0x40007004",
            "PWR power control/status register (PWR_CSR)for STM32F405xx/07xx and STM32F415xx/17xx  ",
            "SR",
            "C&SR",
            1,
            1,
            "NO",
            "HYBRID"
        ],
        [
            "0x40020000",
            "0x40020014",
            "GPIO port output data register (GPIOx_ODR) (x = A..I/J/K)  ",
            "DR",
            "CR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40023800",
            "0x40023800",
            "RCC clock control register (RCC_CR) ",
            "CR",
            "C&SR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40023800",
            "0x40023808",
            "RCC clock configuration register (RCC_CFGR)  ",
            "CR",
            "C&SR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40026400",
            "0x40026470",
            "",
            "",
            "CR",
            1,
            1,
            "NO",
            ""
        ]
    ],
    "NUMPER": 17,
    "NUMSRSITES": 6,
    "SRSITES": [
        "0x8002d36",
        "0x8002cb4",
        "0x8002d0c",
        "0x8002cf0",
        "0x8002d04",
        "0x8002ce0"
    ],
    "INTERRUPTS": [
        34,
        56,
        39,
        44,
        76,
        55,
        22,
        23,
        24,
        25,
        26
    ],
    "NUMINTERRUPTS": 11
}