
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 476.81

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  61.90 source latency r.rr[0]$_DFF_P_/CLK ^
 -54.61 target latency r_o_r[5]$_SDFFE_PP0N_/CLK ^
  -3.10 CRPR
--------------
   4.19 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0_o_v_r$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_v_r$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.94    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.21    0.38    0.38 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   19.86   37.43   28.50   28.88 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 37.91    2.37   31.26 ^ clkbuf_4_10_0_clk/A (BUFx10_ASAP7_75t_R)
     8    5.95    9.80   23.63   54.89 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_10_0_clk (net)
                 10.52    1.37   56.25 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.03   14.42   36.87   93.12 ^ u0_o_v_r$_SDFFE_PP0N_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _0007_ (net)
                 14.42    0.05   93.17 ^ _1366_/A2 (OA21x2_ASAP7_75t_R)
     1    0.75    5.87   16.56  109.74 ^ _1366_/Y (OA21x2_ASAP7_75t_R)
                                         _0341_ (net)
                  5.87    0.06  109.80 ^ _1367_/B (NOR2x1_ASAP7_75t_R)
     1    0.56    5.67    6.12  115.92 v _1367_/Y (NOR2x1_ASAP7_75t_R)
                                         _0229_ (net)
                  5.67    0.04  115.96 v u0_o_v_r$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
                                115.96   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.35    0.42    0.42 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   24.62   44.85   31.56   31.98 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 45.46    2.95   34.93 ^ clkbuf_4_10_0_clk/A (BUFx10_ASAP7_75t_R)
     8    7.23   11.08   25.37   60.30 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_10_0_clk (net)
                 11.97    1.63   61.92 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
                         -5.67   56.25   clock reconvergence pessimism
                         11.64   67.89   library hold time
                                 67.89   data required time
-----------------------------------------------------------------------------
                                 67.89   data required time
                               -115.96   data arrival time
-----------------------------------------------------------------------------
                                 48.07   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: l_i[34] (input port clocked by core_clock)
Endpoint: u0_i_bp (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 v input external delay
     1    1.16    0.00    0.00  200.00 v l_i[34] (in)
                                         l_i[34] (net)
                  0.28    0.09  200.09 v input28/A (BUFx3_ASAP7_75t_R)
     4    3.95   10.51   12.97  213.05 v input28/Y (BUFx3_ASAP7_75t_R)
                                         net28 (net)
                 10.61    0.58  213.63 v _0701_/A (NOR2x1_ASAP7_75t_R)
     5    3.33   27.19   17.53  231.16 ^ _0701_/Y (NOR2x1_ASAP7_75t_R)
                                         _0358_ (net)
                 27.20    0.32  231.48 ^ _0709_/D (AND5x1_ASAP7_75t_R)
     1    1.03   15.99   38.40  269.88 ^ _0709_/Y (AND5x1_ASAP7_75t_R)
                                         _0365_ (net)
                 15.99    0.09  269.97 ^ _0710_/C (AOI221x1_ASAP7_75t_R)
     3    3.25   40.28   20.34  290.32 v _0710_/Y (AOI221x1_ASAP7_75t_R)
                                         _0366_ (net)
                 40.29    0.35  290.66 v _0711_/A (INVx2_ASAP7_75t_R)
     4    4.02   22.41   17.24  307.90 ^ _0711_/Y (INVx2_ASAP7_75t_R)
                                         net191 (net)
                 22.43    0.35  308.25 ^ output191/A (BUFx3_ASAP7_75t_R)
     1    0.29    4.72   14.92  323.16 ^ output191/Y (BUFx3_ASAP7_75t_R)
                                         u0_i_bp (net)
                  4.72    0.02  323.19 ^ u0_i_bp (out)
                                323.19   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -323.19   data arrival time
-----------------------------------------------------------------------------
                                476.81   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: l_i[34] (input port clocked by core_clock)
Endpoint: u0_i_bp (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 v input external delay
     1    1.16    0.00    0.00  200.00 v l_i[34] (in)
                                         l_i[34] (net)
                  0.28    0.09  200.09 v input28/A (BUFx3_ASAP7_75t_R)
     4    3.95   10.51   12.97  213.05 v input28/Y (BUFx3_ASAP7_75t_R)
                                         net28 (net)
                 10.61    0.58  213.63 v _0701_/A (NOR2x1_ASAP7_75t_R)
     5    3.33   27.19   17.53  231.16 ^ _0701_/Y (NOR2x1_ASAP7_75t_R)
                                         _0358_ (net)
                 27.20    0.32  231.48 ^ _0709_/D (AND5x1_ASAP7_75t_R)
     1    1.03   15.99   38.40  269.88 ^ _0709_/Y (AND5x1_ASAP7_75t_R)
                                         _0365_ (net)
                 15.99    0.09  269.97 ^ _0710_/C (AOI221x1_ASAP7_75t_R)
     3    3.25   40.28   20.34  290.32 v _0710_/Y (AOI221x1_ASAP7_75t_R)
                                         _0366_ (net)
                 40.29    0.35  290.66 v _0711_/A (INVx2_ASAP7_75t_R)
     4    4.02   22.41   17.24  307.90 ^ _0711_/Y (INVx2_ASAP7_75t_R)
                                         net191 (net)
                 22.43    0.35  308.25 ^ output191/A (BUFx3_ASAP7_75t_R)
     1    0.29    4.72   14.92  323.16 ^ output191/Y (BUFx3_ASAP7_75t_R)
                                         u0_i_bp (net)
                  4.72    0.02  323.19 ^ u0_i_bp (out)
                                323.19   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -323.19   data arrival time
-----------------------------------------------------------------------------
                                476.81   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
234.7690887451172

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7337

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
20.957855224609375

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9096

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: r.rr[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_r[15]$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  31.98   31.98 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  28.32   60.30 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
   1.61   61.90 ^ r.rr[0]$_DFF_P_/CLK (DFFHQNx3_ASAP7_75t_R)
  56.22  118.12 v r.rr[0]$_DFF_P_/QN (DFFHQNx3_ASAP7_75t_R)
  18.00  136.12 ^ _0722_/Y (INVx1_ASAP7_75t_R)
  32.83  168.95 v _1197_/Y (OAI21x1_ASAP7_75t_R)
  45.00  213.94 ^ _1200_/Y (NAND2x2_ASAP7_75t_R)
  23.95  237.89 ^ _1201_/Y (BUFx6f_ASAP7_75t_R)
  16.90  254.79 ^ _1231_/Y (AO21x1_ASAP7_75t_R)
  18.67  273.46 ^ _1234_/Y (OA211x2_ASAP7_75t_R)
   0.05  273.50 ^ u0_o_r[15]$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
         273.50   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock source latency
   0.00 1000.00 ^ clk (in)
  28.88 1028.88 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  25.83 1054.71 ^ clkbuf_4_1_0_clk/Y (BUFx10_ASAP7_75t_R)
   0.70 1055.41 ^ u0_o_r[15]$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
   3.10 1058.51   clock reconvergence pessimism
  -6.12 1052.39   library setup time
        1052.39   data required time
---------------------------------------------------------
        1052.39   data required time
        -273.50   data arrival time
---------------------------------------------------------
         778.89   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0_o_v_r$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_v_r$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  28.88   28.88 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  26.00   54.89 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
   1.37   56.25 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.87   93.12 ^ u0_o_v_r$_SDFFE_PP0N_/QN (DFFHQNx1_ASAP7_75t_R)
  16.61  109.74 ^ _1366_/Y (OA21x2_ASAP7_75t_R)
   6.18  115.92 v _1367_/Y (NOR2x1_ASAP7_75t_R)
   0.04  115.96 v u0_o_v_r$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
         115.96   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  31.98   31.98 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  28.32   60.30 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
   1.63   61.92 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
  -5.67   56.25   clock reconvergence pessimism
  11.64   67.89   library hold time
          67.89   data required time
---------------------------------------------------------
          67.89   data required time
        -115.96   data arrival time
---------------------------------------------------------
          48.07   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
55.4126

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
61.5426

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
323.1850

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
476.8149

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
147.536210

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.88e-04   9.00e-06   1.85e-08   1.97e-04  33.4%
Combinational          7.44e-05   4.70e-05   6.72e-08   1.21e-04  20.6%
Clock                  1.90e-04   8.08e-05   6.71e-09   2.71e-04  46.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.53e-04   1.37e-04   9.24e-08   5.90e-04 100.0%
                          76.8%      23.2%       0.0%
