{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1399430554339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399430554339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 19:42:34 2014 " "Processing started: Tue May 06 19:42:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399430554339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1399430554339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off osc -c osc " "Command: quartus_map --read_settings_files=on --write_settings_files=off osc -c osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1399430554340 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1399430554832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc/synthesis/proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-rtl " "Found design unit 1: proc-rtl" {  } { { "proc/synthesis/proc.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555466 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc/synthesis/proc.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "proc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "proc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_irq_mapper " "Found entity 1: proc_irq_mapper" {  } { { "proc/synthesis/submodules/proc_irq_mapper.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0 " "Found entity 1: proc_mm_interconnect_0" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "proc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "proc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555507 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: proc_mm_interconnect_0_rsp_xbar_mux" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: proc_mm_interconnect_0_rsp_xbar_demux" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: proc_mm_interconnect_0_cmd_xbar_mux" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: proc_mm_interconnect_0_cmd_xbar_demux" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file proc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555528 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555528 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555528 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555528 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555528 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555528 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at proc_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1399430555531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at proc_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1399430555532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: proc_mm_interconnect_0_id_router_001_default_decode" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555533 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_mm_interconnect_0_id_router_001 " "Found entity 2: proc_mm_interconnect_0_id_router_001" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at proc_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1399430555535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at proc_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1399430555536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_id_router_default_decode " "Found entity 1: proc_mm_interconnect_0_id_router_default_decode" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555536 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_mm_interconnect_0_id_router " "Found entity 2: proc_mm_interconnect_0_id_router" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at proc_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1399430555539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at proc_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1399430555539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_addr_router_default_decode " "Found entity 1: proc_mm_interconnect_0_addr_router_default_decode" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555540 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_mm_interconnect_0_addr_router " "Found entity 2: proc_mm_interconnect_0_addr_router" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "proc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "proc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "proc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "proc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "proc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_sysid_qsys_0 " "Found entity 1: proc_sysid_qsys_0" {  } { { "proc/synthesis/submodules/proc_sysid_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_ONCHIP_mem " "Found entity 1: proc_ONCHIP_mem" {  } { { "proc/synthesis/submodules/proc_ONCHIP_mem.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ONCHIP_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_BRIDGE " "Found entity 1: proc_BRIDGE" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_pin_share.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_pin_share.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PIN_share " "Found entity 1: proc_PIN_share" {  } { { "proc/synthesis/submodules/proc_PIN_share.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555580 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_pin_share_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_pin_share_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PIN_share_arbiter " "Found entity 1: proc_PIN_share_arbiter" {  } { { "proc/synthesis/submodules/proc_PIN_share_arbiter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_pin_share_pin_sharer.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/proc_pin_share_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PIN_share_pin_sharer " "Found entity 1: proc_PIN_share_pin_sharer" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555586 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_PIN_share_pin_sharer_multiplexor_2 " "Found entity 2: proc_PIN_share_pin_sharer_multiplexor_2" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_rom_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_rom_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_ROM_ctrl " "Found entity 1: proc_ROM_ctrl" {  } { { "proc/synthesis/submodules/proc_ROM_ctrl.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ROM_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "proc/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "proc/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_ram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_ram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_RAM_ctrl " "Found entity 1: proc_RAM_ctrl" {  } { { "proc/synthesis/submodules/proc_RAM_ctrl.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_RAM_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc.v 21 21 " "Found 21 design units, including 21 entities, in source file proc/synthesis/submodules/proc_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_register_bank_a_module " "Found entity 1: proc_PROC_register_bank_a_module" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_PROC_register_bank_b_module " "Found entity 2: proc_PROC_register_bank_b_module" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "3 proc_PROC_nios2_oci_debug " "Found entity 3: proc_PROC_nios2_oci_debug" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "4 proc_PROC_ociram_sp_ram_module " "Found entity 4: proc_PROC_ociram_sp_ram_module" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "5 proc_PROC_nios2_ocimem " "Found entity 5: proc_PROC_nios2_ocimem" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "6 proc_PROC_nios2_avalon_reg " "Found entity 6: proc_PROC_nios2_avalon_reg" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "7 proc_PROC_nios2_oci_break " "Found entity 7: proc_PROC_nios2_oci_break" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "8 proc_PROC_nios2_oci_xbrk " "Found entity 8: proc_PROC_nios2_oci_xbrk" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "9 proc_PROC_nios2_oci_dbrk " "Found entity 9: proc_PROC_nios2_oci_dbrk" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "10 proc_PROC_nios2_oci_itrace " "Found entity 10: proc_PROC_nios2_oci_itrace" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "11 proc_PROC_nios2_oci_td_mode " "Found entity 11: proc_PROC_nios2_oci_td_mode" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "12 proc_PROC_nios2_oci_dtrace " "Found entity 12: proc_PROC_nios2_oci_dtrace" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "13 proc_PROC_nios2_oci_compute_input_tm_cnt " "Found entity 13: proc_PROC_nios2_oci_compute_input_tm_cnt" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "14 proc_PROC_nios2_oci_fifo_wrptr_inc " "Found entity 14: proc_PROC_nios2_oci_fifo_wrptr_inc" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "15 proc_PROC_nios2_oci_fifo_cnt_inc " "Found entity 15: proc_PROC_nios2_oci_fifo_cnt_inc" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "16 proc_PROC_nios2_oci_fifo " "Found entity 16: proc_PROC_nios2_oci_fifo" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "17 proc_PROC_nios2_oci_pib " "Found entity 17: proc_PROC_nios2_oci_pib" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "18 proc_PROC_nios2_oci_im " "Found entity 18: proc_PROC_nios2_oci_im" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "19 proc_PROC_nios2_performance_monitors " "Found entity 19: proc_PROC_nios2_performance_monitors" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "20 proc_PROC_nios2_oci " "Found entity 20: proc_PROC_nios2_oci" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""} { "Info" "ISGN_ENTITY_NAME" "21 proc_PROC " "Found entity 21: proc_PROC" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_jtag_debug_module_sysclk " "Found entity 1: proc_PROC_jtag_debug_module_sysclk" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_jtag_debug_module_tck " "Found entity 1: proc_PROC_jtag_debug_module_tck" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_tck.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_jtag_debug_module_wrapper " "Found entity 1: proc_PROC_jtag_debug_module_wrapper" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_oci_test_bench " "Found entity 1: proc_PROC_oci_test_bench" {  } { { "proc/synthesis/submodules/proc_PROC_oci_test_bench.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_test_bench " "Found entity 1: proc_PROC_test_bench" {  } { { "proc/synthesis/submodules/proc_PROC_test_bench.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file osc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 osc " "Found entity 1: osc" {  } { { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430555650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430555650 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proc_PROC.v(1605) " "Verilog HDL or VHDL warning at proc_PROC.v(1605): conditional expression evaluates to a constant" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1399430555702 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proc_PROC.v(1607) " "Verilog HDL or VHDL warning at proc_PROC.v(1607): conditional expression evaluates to a constant" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1399430555702 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proc_PROC.v(1763) " "Verilog HDL or VHDL warning at proc_PROC.v(1763): conditional expression evaluates to a constant" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1399430555703 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proc_PROC.v(2587) " "Verilog HDL or VHDL warning at proc_PROC.v(2587): conditional expression evaluates to a constant" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1399430555707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "osc " "Elaborating entity \"osc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1399430555829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:inst " "Elaborating entity \"proc\" for hierarchy \"proc:inst\"" {  } { { "osc.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 232 280 920 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430555832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC proc:inst\|proc_PROC:proc " "Elaborating entity \"proc_PROC\" for hierarchy \"proc:inst\|proc_PROC:proc\"" {  } { { "proc/synthesis/proc.vhd" "proc" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430555880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_test_bench proc:inst\|proc_PROC:proc\|proc_PROC_test_bench:the_proc_PROC_test_bench " "Elaborating entity \"proc_PROC_test_bench\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_test_bench:the_proc_PROC_test_bench\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_test_bench" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_register_bank_a_module proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a " "Elaborating entity \"proc_PROC_register_bank_a_module\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "proc_PROC_register_bank_a" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399430556198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proc_PROC_rf_ram_a.mif " "Parameter \"init_file\" = \"proc_PROC_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556199 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399430556199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_otf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_otf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_otf1 " "Found entity 1: altsyncram_otf1" {  } { { "db/altsyncram_otf1.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_otf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430556290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430556290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_otf1 proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_otf1:auto_generated " "Elaborating entity \"altsyncram_otf1\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_otf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_register_bank_b_module proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b " "Elaborating entity \"proc_PROC_register_bank_b_module\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "proc_PROC_register_bank_b" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proc_PROC_rf_ram_b.mif " "Parameter \"init_file\" = \"proc_PROC_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556346 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399430556346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ptf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptf1 " "Found entity 1: altsyncram_ptf1" {  } { { "db/altsyncram_ptf1.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_ptf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430556437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430556437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptf1 proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ptf1:auto_generated " "Elaborating entity \"altsyncram_ptf1\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ptf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci " "Elaborating entity \"proc_PROC_nios2_oci\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_debug proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug " "Elaborating entity \"proc_PROC_nios2_oci_debug\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_debug" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_altera_std_synchronizer" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399430556543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556543 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399430556543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_ocimem proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem " "Elaborating entity \"proc_PROC_nios2_ocimem\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_ocimem" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_ociram_sp_ram_module proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram " "Elaborating entity \"proc_PROC_ociram_sp_ram_module\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "proc_PROC_ociram_sp_ram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399430556590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proc_PROC_ociram_default_contents.mif " "Parameter \"init_file\" = \"proc_PROC_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556590 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399430556590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b481 " "Found entity 1: altsyncram_b481" {  } { { "db/altsyncram_b481.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_b481.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430556680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430556680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b481 proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_b481:auto_generated " "Elaborating entity \"altsyncram_b481\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_b481:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_avalon_reg proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_avalon_reg:the_proc_PROC_nios2_avalon_reg " "Elaborating entity \"proc_PROC_nios2_avalon_reg\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_avalon_reg:the_proc_PROC_nios2_avalon_reg\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_avalon_reg" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_break proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_break:the_proc_PROC_nios2_oci_break " "Elaborating entity \"proc_PROC_nios2_oci_break\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_break:the_proc_PROC_nios2_oci_break\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_break" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_xbrk proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_xbrk:the_proc_PROC_nios2_oci_xbrk " "Elaborating entity \"proc_PROC_nios2_oci_xbrk\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_xbrk:the_proc_PROC_nios2_oci_xbrk\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_xbrk" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_dbrk proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dbrk:the_proc_PROC_nios2_oci_dbrk " "Elaborating entity \"proc_PROC_nios2_oci_dbrk\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dbrk:the_proc_PROC_nios2_oci_dbrk\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_dbrk" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_itrace proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_itrace:the_proc_PROC_nios2_oci_itrace " "Elaborating entity \"proc_PROC_nios2_oci_itrace\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_itrace:the_proc_PROC_nios2_oci_itrace\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_itrace" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_dtrace proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dtrace:the_proc_PROC_nios2_oci_dtrace " "Elaborating entity \"proc_PROC_nios2_oci_dtrace\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dtrace:the_proc_PROC_nios2_oci_dtrace\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_dtrace" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_td_mode proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dtrace:the_proc_PROC_nios2_oci_dtrace\|proc_PROC_nios2_oci_td_mode:proc_PROC_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"proc_PROC_nios2_oci_td_mode\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dtrace:the_proc_PROC_nios2_oci_dtrace\|proc_PROC_nios2_oci_td_mode:proc_PROC_nios2_oci_trc_ctrl_td_mode\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "proc_PROC_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_fifo proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo " "Elaborating entity \"proc_PROC_nios2_oci_fifo\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_fifo" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_compute_input_tm_cnt proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_compute_input_tm_cnt:the_proc_PROC_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"proc_PROC_nios2_oci_compute_input_tm_cnt\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_compute_input_tm_cnt:the_proc_PROC_nios2_oci_compute_input_tm_cnt\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_fifo_wrptr_inc proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_fifo_wrptr_inc:the_proc_PROC_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"proc_PROC_nios2_oci_fifo_wrptr_inc\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_fifo_wrptr_inc:the_proc_PROC_nios2_oci_fifo_wrptr_inc\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_fifo_cnt_inc proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_fifo_cnt_inc:the_proc_PROC_nios2_oci_fifo_cnt_inc " "Elaborating entity \"proc_PROC_nios2_oci_fifo_cnt_inc\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_fifo_cnt_inc:the_proc_PROC_nios2_oci_fifo_cnt_inc\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_oci_test_bench proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_oci_test_bench:the_proc_PROC_oci_test_bench " "Elaborating entity \"proc_PROC_oci_test_bench\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_oci_test_bench:the_proc_PROC_oci_test_bench\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_oci_test_bench" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_pib proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_pib:the_proc_PROC_nios2_oci_pib " "Elaborating entity \"proc_PROC_nios2_oci_pib\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_pib:the_proc_PROC_nios2_oci_pib\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_pib" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_im proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_im:the_proc_PROC_nios2_oci_im " "Elaborating entity \"proc_PROC_nios2_oci_im\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_im:the_proc_PROC_nios2_oci_im\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_im" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_jtag_debug_module_wrapper proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper " "Elaborating entity \"proc_PROC_jtag_debug_module_wrapper\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_jtag_debug_module_wrapper" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_jtag_debug_module_tck proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|proc_PROC_jtag_debug_module_tck:the_proc_PROC_jtag_debug_module_tck " "Elaborating entity \"proc_PROC_jtag_debug_module_tck\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|proc_PROC_jtag_debug_module_tck:the_proc_PROC_jtag_debug_module_tck\"" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "the_proc_PROC_jtag_debug_module_tck" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_jtag_debug_module_sysclk proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|proc_PROC_jtag_debug_module_sysclk:the_proc_PROC_jtag_debug_module_sysclk " "Elaborating entity \"proc_PROC_jtag_debug_module_sysclk\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|proc_PROC_jtag_debug_module_sysclk:the_proc_PROC_jtag_debug_module_sysclk\"" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "the_proc_PROC_jtag_debug_module_sysclk" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\"" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "proc_PROC_jtag_debug_module_phy" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\"" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399430556963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556963 ""}  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399430556963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/program files/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556965 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_RAM_ctrl proc:inst\|proc_RAM_ctrl:ram_ctrl " "Elaborating entity \"proc_RAM_ctrl\" for hierarchy \"proc:inst\|proc_RAM_ctrl:ram_ctrl\"" {  } { { "proc/synthesis/proc.vhd" "ram_ctrl" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_tristate_controller_translator:tdt\"" {  } { { "proc/synthesis/submodules/proc_RAM_ctrl.v" "tdt" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_RAM_ctrl.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "proc/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399430556995 "|osc|proc:inst|proc_RAM_ctrl:ram_ctrl|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_merlin_slave_translator:slave_translator\"" {  } { { "proc/synthesis/submodules/proc_RAM_ctrl.v" "slave_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_RAM_ctrl.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430556998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_tristate_controller_aggregator:tda\"" {  } { { "proc/synthesis/submodules/proc_RAM_ctrl.v" "tda" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_RAM_ctrl.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_ROM_ctrl proc:inst\|proc_ROM_ctrl:rom_ctrl " "Elaborating entity \"proc_ROM_ctrl\" for hierarchy \"proc:inst\|proc_ROM_ctrl:rom_ctrl\"" {  } { { "proc/synthesis/proc.vhd" "rom_ctrl" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator proc:inst\|proc_ROM_ctrl:rom_ctrl\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"proc:inst\|proc_ROM_ctrl:rom_ctrl\|altera_tristate_controller_translator:tdt\"" {  } { { "proc/synthesis/submodules/proc_ROM_ctrl.v" "tdt" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ROM_ctrl.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (3)" {  } { { "proc/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399430557029 "|osc|proc:inst|proc_ROM_ctrl:rom_ctrl|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_ROM_ctrl:rom_ctrl\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_ROM_ctrl:rom_ctrl\|altera_merlin_slave_translator:slave_translator\"" {  } { { "proc/synthesis/submodules/proc_ROM_ctrl.v" "slave_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ROM_ctrl.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share proc:inst\|proc_PIN_share:pin_share " "Elaborating entity \"proc_PIN_share\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\"" {  } { { "proc/synthesis/proc.vhd" "pin_share" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_pin_sharer proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer " "Elaborating entity \"proc_PIN_share_pin_sharer\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\"" {  } { { "proc/synthesis/submodules/proc_PIN_share.v" "pin_sharer" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 proc_PIN_share_pin_sharer.sv(95) " "Verilog HDL assignment warning at proc_PIN_share_pin_sharer.sv(95): truncated value with size 32 to match size of target (2)" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399430557053 "|osc|proc:inst|proc_PIN_share:pin_share|proc_PIN_share_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_pin_sharer_multiplexor_2 proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_2:address_mux " "Elaborating entity \"proc_PIN_share_pin_sharer_multiplexor_2\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_2:address_mux\"" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "address_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 proc_PIN_share_pin_sharer.sv(217) " "Verilog HDL assignment warning at proc_PIN_share_pin_sharer.sv(217): truncated value with size 32 to match size of target (2)" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399430557055 "|osc|proc:inst|proc_PIN_share:pin_share|proc_PIN_share_pin_sharer:pin_sharer|proc_PIN_share_pin_sharer_multiplexor_2:address_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_pin_sharer_multiplexor_2 proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_2:data_outen_mux " "Elaborating entity \"proc_PIN_share_pin_sharer_multiplexor_2\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_2:data_outen_mux\"" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "data_outen_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 proc_PIN_share_pin_sharer.sv(217) " "Verilog HDL assignment warning at proc_PIN_share_pin_sharer.sv(217): truncated value with size 32 to match size of target (2)" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399430557057 "|osc|proc:inst|proc_PIN_share:pin_share|proc_PIN_share_pin_sharer:pin_sharer|proc_PIN_share_pin_sharer_multiplexor_2:data_outen_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_pin_sharer_multiplexor_2 proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_2:data_mux " "Elaborating entity \"proc_PIN_share_pin_sharer_multiplexor_2\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_2:data_mux\"" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "data_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 proc_PIN_share_pin_sharer.sv(217) " "Verilog HDL assignment warning at proc_PIN_share_pin_sharer.sv(217): truncated value with size 32 to match size of target (2)" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399430557059 "|osc|proc:inst|proc_PIN_share:pin_share|proc_PIN_share_pin_sharer:pin_sharer|proc_PIN_share_pin_sharer_multiplexor_2:data_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_arbiter proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter " "Elaborating entity \"proc_PIN_share_arbiter\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\"" {  } { { "proc/synthesis/submodules/proc_PIN_share.v" "arbiter" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "proc/synthesis/submodules/proc_PIN_share_arbiter.sv" "arb" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_arbiter.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_BRIDGE proc:inst\|proc_BRIDGE:bridge " "Elaborating entity \"proc_BRIDGE\" for hierarchy \"proc:inst\|proc_BRIDGE:bridge\"" {  } { { "proc/synthesis/proc.vhd" "bridge" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_ONCHIP_mem proc:inst\|proc_ONCHIP_mem:onchip_mem " "Elaborating entity \"proc_ONCHIP_mem\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\"" {  } { { "proc/synthesis/proc.vhd" "onchip_mem" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_ONCHIP_mem.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ONCHIP_mem.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_ONCHIP_mem.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ONCHIP_mem.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399430557088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proc_ONCHIP_mem.hex " "Parameter \"init_file\" = \"proc_ONCHIP_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557088 ""}  } { { "proc/synthesis/submodules/proc_ONCHIP_mem.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ONCHIP_mem.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399430557088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_el91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_el91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_el91 " "Found entity 1: altsyncram_el91" {  } { { "db/altsyncram_el91.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_el91.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430557181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430557181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_el91 proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated " "Elaborating entity \"altsyncram_el91\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430557265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430557265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dra proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\|decode_dra:decode3 " "Elaborating entity \"decode_dra\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\|decode_dra:decode3\"" {  } { { "db/altsyncram_el91.tdf" "decode3" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_el91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tlb " "Found entity 1: mux_tlb" {  } { { "db/mux_tlb.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/mux_tlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399430557348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399430557348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tlb proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\|mux_tlb:mux2 " "Elaborating entity \"mux_tlb\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\|mux_tlb:mux2\"" {  } { { "db/altsyncram_el91.tdf" "mux2" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_el91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_sysid_qsys_0 proc:inst\|proc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"proc_sysid_qsys_0\" for hierarchy \"proc:inst\|proc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "proc/synthesis/proc.vhd" "sysid_qsys_0" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0 proc:inst\|proc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"proc_mm_interconnect_0\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "proc/synthesis/proc.vhd" "mm_interconnect_0" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_instruction_master_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_instruction_master_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_data_master_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_data_master_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_jtag_debug_module_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_jtag_debug_module_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rom_ctrl_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rom_ctrl_uas_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rom_ctrl_uas_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "proc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rom_ctrl_uas_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rom_ctrl_uas_translator_avalon_universal_slave_0_agent\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rom_ctrl_uas_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rom_ctrl_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rom_ctrl_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "proc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rom_ctrl_uas_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rom_ctrl_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rom_ctrl_uas_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_addr_router proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"proc_mm_interconnect_0_addr_router\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_addr_router:addr_router\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "addr_router" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_addr_router_default_decode proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_addr_router:addr_router\|proc_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"proc_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_addr_router:addr_router\|proc_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_id_router proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router:id_router " "Elaborating entity \"proc_mm_interconnect_0_id_router\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router:id_router\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "id_router" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_id_router_default_decode proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router:id_router\|proc_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"proc_mm_interconnect_0_id_router_default_decode\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router:id_router\|proc_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_id_router_001 proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"proc_mm_interconnect_0_id_router_001\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "id_router_001" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_id_router_001_default_decode proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_001:id_router_001\|proc_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"proc_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_001:id_router_001\|proc_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "burst_adapter" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_cmd_xbar_demux proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"proc_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_cmd_xbar_mux proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"proc_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_rsp_xbar_demux proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"proc_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rsp_xbar_demux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_rsp_xbar_mux proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"proc_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "width_adapter" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557951 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "proc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399430557956 "|osc|proc:inst|proc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "proc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399430557956 "|osc|proc:inst|proc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "width_adapter_003" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_irq_mapper proc:inst\|proc_irq_mapper:irq_mapper " "Elaborating entity \"proc_irq_mapper\" for hierarchy \"proc:inst\|proc_irq_mapper:irq_mapper\"" {  } { { "proc/synthesis/proc.vhd" "irq_mapper" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller proc:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"proc:inst\|altera_reset_controller:rst_controller\"" {  } { { "proc/synthesis/proc.vhd" "rst_controller" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer proc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"proc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "proc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer proc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"proc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "proc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399430557995 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "bridge_out_RAM_ctrl_tcm_chipselect_n_out bridge_out_RAM_ctrl_tcm_chipselect_n_out\[0\] inst " "Port \"bridge_out_RAM_ctrl_tcm_chipselect_n_out\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"bridge_out_RAM_ctrl_tcm_chipselect_n_out\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "osc.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 232 280 920 440 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1399430559271 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "bridge_out_ROM_ctrl_tcm_chipselect_n_out bridge_out_ROM_ctrl_tcm_chipselect_n_out\[0\] inst " "Port \"bridge_out_ROM_ctrl_tcm_chipselect_n_out\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"bridge_out_ROM_ctrl_tcm_chipselect_n_out\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "osc.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 232 280 920 440 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1399430559271 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "bridge_out_r_w bridge_out_r_w\[0\] inst " "Port \"bridge_out_r_w\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"bridge_out_r_w\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "osc.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 232 280 920 440 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1399430559271 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1399430564359 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|r_w\[0\] data_dir " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|r_w\[0\]\" to the node \"data_dir\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1399430564489 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1399430564489 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3205 -1 0 } } { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 4172 -1 0 } } { "proc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 195 -1 0 } } { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3780 -1 0 } } { "proc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1399430564515 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1399430564516 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399430566896 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "248 " "248 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1399430568692 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1399430568809 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1399430568809 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1399430568877 "|osc|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1399430568877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399430569064 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/output_files/osc.map.smsg " "Generated suppressed messages file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/output_files/osc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1399430569591 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1399430570372 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399430570372 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2399 " "Implemented 2399 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1399430570976 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1399430570976 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1399430570976 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2237 " "Implemented 2237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1399430570976 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1399430570976 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1399430570976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399430571050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 19:42:51 2014 " "Processing ended: Tue May 06 19:42:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399430571050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399430571050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399430571050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399430571050 ""}
