<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="01A4B5947C445FA6BD66F70F5F031273"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="99990000"/>
        <Option Id="HW_VIO" value="design_1_i/vio_0"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out0[1]"/>
        <net name="design_1_i/vio_0_probe_out0[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
