# comp-arch-datapath-control-unit
Designing and implementing (in Verilog) datapath and control unit for a single cycle processor (including instruction memory)

## Block level design of the processor (datapath + control unit)

<img width="881" alt="Screen Shot 2022-10-11 at 11 22 21 PM" src="https://user-images.githubusercontent.com/22619455/195265604-e6659cb3-6116-49f8-8a0a-ca48c769684e.png">
