<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_adc.h File Reference</h1>AT91 analog digital converter interface.  
<a href="#_details">More...</a>
<p>

<p>
<a href="arch_2arm_2at91__adc_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>ADC Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g26a8d1b0d0ea90982bee6acf95546233">ADC_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register offset.  <a href="group__xg_nut_arch_arm_at91_adc.html#g26a8d1b0d0ea90982bee6acf95546233"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g3d82abd19ec83649cdda24829d114cbe">ADC_CR</a>&nbsp;&nbsp;&nbsp;(ADC_BASE + ADC_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register address.  <a href="group__xg_nut_arch_arm_at91_adc.html#g3d82abd19ec83649cdda24829d114cbe"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g84afd9846a0c6153a1989ff70dd7fe1e">ADC_SWRST</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset.  <a href="group__xg_nut_arch_arm_at91_adc.html#g84afd9846a0c6153a1989ff70dd7fe1e"></a><br></td></tr>
<tr><td colspan="2"><br><h2>ADC Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gcc93f5a70b7081637be3d30cc04cb4dd">ADC_START</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start a conversion.  <a href="group__xg_nut_arch_arm_at91_adc.html#gcc93f5a70b7081637be3d30cc04cb4dd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g0f85ff8bf307f1e2a6cdf926336a6b7e">ADC_MR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register offset.  <a href="group__xg_nut_arch_arm_at91_adc.html#g0f85ff8bf307f1e2a6cdf926336a6b7e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g875c9590c133ab1ad39e229e84a65329">ADC_MR</a>&nbsp;&nbsp;&nbsp;(ADC_BASE + ADC_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register address.  <a href="group__xg_nut_arch_arm_at91_adc.html#g875c9590c133ab1ad39e229e84a65329"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gf20d1a7c4d07522f4524dd6fa2b54ecf">ADC_TRGEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset.  <a href="group__xg_nut_arch_arm_at91_adc.html#gf20d1a7c4d07522f4524dd6fa2b54ecf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gcc93f5a70b7081637be3d30cc04cb4dd">ADC_START</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start a conversion.  <a href="group__xg_nut_arch_arm_at91_adc.html#gcc93f5a70b7081637be3d30cc04cb4dd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga944fec09394fa25b53ef36ae7ef9f78">ADC_TRGSEL</a>&nbsp;&nbsp;&nbsp;0x0000000E</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Trigger select mask.  <a href="group__xg_nut_arch_arm_at91_adc.html#ga944fec09394fa25b53ef36ae7ef9f78"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ge48df92e065e2fd7330ac3bf93e99a1f">ADC_TRGSEL_TIOA0</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Trigger select timer counter 0 output.  <a href="group__xg_nut_arch_arm_at91_adc.html#ge48df92e065e2fd7330ac3bf93e99a1f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g801d50fd2a1f9df89979e3d5a639ff65">ADC_TRGSEL_TIOA1</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Trigger select timer counter 1 output.  <a href="group__xg_nut_arch_arm_at91_adc.html#g801d50fd2a1f9df89979e3d5a639ff65"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g944e0053a2faef99808eb2739dae43d4">ADC_TRGSEL_TIOA2</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Trigger select timer counter 2 output.  <a href="group__xg_nut_arch_arm_at91_adc.html#g944e0053a2faef99808eb2739dae43d4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gc43a174ffb7d968c34d8df81ac8ef3b7">ADC_TRGSEL_EXT</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Single trigger.  <a href="group__xg_nut_arch_arm_at91_adc.html#gc43a174ffb7d968c34d8df81ac8ef3b7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gcf3c5c9a41616801566d07e1a3050bae">ADC_LOWRES</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">10bit / 8bit selection  <a href="group__xg_nut_arch_arm_at91_adc.html#gcf3c5c9a41616801566d07e1a3050bae"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gdd70a71e10c21f0a06ddc8f221c99fae">ADC_SLEEP</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enter sleep mode.  <a href="group__xg_nut_arch_arm_at91_adc.html#gdd70a71e10c21f0a06ddc8f221c99fae"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gd5e096a611098909cd899f254d79f343">ADC_PRESCAL</a>&nbsp;&nbsp;&nbsp;0x00003F00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler mask.  <a href="group__xg_nut_arch_arm_at91_adc.html#gd5e096a611098909cd899f254d79f343"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g6c0bc1e50f567bb4ed03ddb5fba9039c">ADC_PRESCAL_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler LSB.  <a href="group__xg_nut_arch_arm_at91_adc.html#g6c0bc1e50f567bb4ed03ddb5fba9039c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gaaf9589ebf26c88c7e9dd0005fe4ea58">ADC_STARTUP</a>&nbsp;&nbsp;&nbsp;0x001F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Startup time mask.  <a href="group__xg_nut_arch_arm_at91_adc.html#gaaf9589ebf26c88c7e9dd0005fe4ea58"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g9edec7d824a4bd6946e931a72107d7e3">ADC_STARTUP_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Startup time LSB.  <a href="group__xg_nut_arch_arm_at91_adc.html#g9edec7d824a4bd6946e931a72107d7e3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gab5c0aacbd0bc46f4345cb0b92ac0a8c">ADC_SHTIM</a>&nbsp;&nbsp;&nbsp;0x0F000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sample hold time mask.  <a href="group__xg_nut_arch_arm_at91_adc.html#gab5c0aacbd0bc46f4345cb0b92ac0a8c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g0264b6705b0818937a12c4916165088e">ADC_SHTIM_LSB</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sample hold time LSB.  <a href="group__xg_nut_arch_arm_at91_adc.html#g0264b6705b0818937a12c4916165088e"></a><br></td></tr>
<tr><td colspan="2"><br><h2>ADC Channel Enable Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g98483d5201ef3fed34e76ce7cb3a7b45">ADC_CHER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel enable register offset.  <a href="group__xg_nut_arch_arm_at91_adc.html#g98483d5201ef3fed34e76ce7cb3a7b45"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g1579c941b9446dc5a91756e21f46c9df">ADC_CHER</a>&nbsp;&nbsp;&nbsp;(ADC_BASE + ADC_CHER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel enable register address.  <a href="group__xg_nut_arch_arm_at91_adc.html#g1579c941b9446dc5a91756e21f46c9df"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gd4c5a80789af00e9a2858cb5803b768e">ADC_CH</a>(x)&nbsp;&nbsp;&nbsp;((unsigned long)BV(x))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">macro to access channel by numer  <a href="group__xg_nut_arch_arm_at91_adc.html#gd4c5a80789af00e9a2858cb5803b768e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g1e33b83bfcf4433eb2e8c6e818b5dff8">ADC_CH0</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC Channel 0.  <a href="group__xg_nut_arch_arm_at91_adc.html#g1e33b83bfcf4433eb2e8c6e818b5dff8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g7d351ed34ca3ff55d1681ee84a243090">ADC_CH1</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC Channel 1.  <a href="group__xg_nut_arch_arm_at91_adc.html#g7d351ed34ca3ff55d1681ee84a243090"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g2bb0c1b2de3aa355244417d9a42a8966">ADC_CH2</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC Channel 2.  <a href="group__xg_nut_arch_arm_at91_adc.html#g2bb0c1b2de3aa355244417d9a42a8966"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g6ae98bab335f9d073a58d70e7ba4f844">ADC_CH3</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC Channel 3.  <a href="group__xg_nut_arch_arm_at91_adc.html#g6ae98bab335f9d073a58d70e7ba4f844"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g3648bb19b5c3735452fee16c835afc43">ADC_CH4</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC Channel 4.  <a href="group__xg_nut_arch_arm_at91_adc.html#g3648bb19b5c3735452fee16c835afc43"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g479d965dae60f80b698f0dd6a348e30a">ADC_CH5</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC Channel 5.  <a href="group__xg_nut_arch_arm_at91_adc.html#g479d965dae60f80b698f0dd6a348e30a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gec122320eeb7216887651ef5f1c73442">ADC_CH6</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC Channel 6.  <a href="group__xg_nut_arch_arm_at91_adc.html#gec122320eeb7216887651ef5f1c73442"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gea897f597c4ee7b003920953fb213638">ADC_CH7</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC Channel 7.  <a href="group__xg_nut_arch_arm_at91_adc.html#gea897f597c4ee7b003920953fb213638"></a><br></td></tr>
<tr><td colspan="2"><br><h2>ADC Channel Disable Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gbfdb1c4448338171749672400e209fa6">ADC_CHDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel disable register offset.  <a href="group__xg_nut_arch_arm_at91_adc.html#gbfdb1c4448338171749672400e209fa6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g024ae4e98b19b687a02572c529686386">ADC_CHDR</a>&nbsp;&nbsp;&nbsp;(ADC_BASE + ADC_CHDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel disable register address.  <a href="group__xg_nut_arch_arm_at91_adc.html#g024ae4e98b19b687a02572c529686386"></a><br></td></tr>
<tr><td colspan="2"><br><h2>ADC Channel Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gffec55e0c458fd7582a764f615227074">ADC_CHSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel status register offset.  <a href="group__xg_nut_arch_arm_at91_adc.html#gffec55e0c458fd7582a764f615227074"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g6b35412af5fff64f33854c88d45a3b4e">ADC_CHSR</a>&nbsp;&nbsp;&nbsp;(ADC_BASE + ADC_CHSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel status register address.  <a href="group__xg_nut_arch_arm_at91_adc.html#g6b35412af5fff64f33854c88d45a3b4e"></a><br></td></tr>
<tr><td colspan="2"><br><h2>ADC Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g162c4be305f4a86f5d83821d83d43760">ADC_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC status register offset.  <a href="group__xg_nut_arch_arm_at91_adc.html#g162c4be305f4a86f5d83821d83d43760"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g28f1f34c95f45ed67427b9fb3caf176f">ADC_SR</a>&nbsp;&nbsp;&nbsp;(ADC_BASE + ADC_SR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC status register address.  <a href="group__xg_nut_arch_arm_at91_adc.html#g28f1f34c95f45ed67427b9fb3caf176f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g80f224fdc5cf510b521d7597319fcadb">ADC_EOC</a>(x)&nbsp;&nbsp;&nbsp;((unsigned long)BV(x))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Macro to access EOC flag by channel number.  <a href="group__xg_nut_arch_arm_at91_adc.html#g80f224fdc5cf510b521d7597319fcadb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g2d26f09dcaf24e8ea0795bb17f3ac014">ADC_EOC0</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of conversion channel 0.  <a href="group__xg_nut_arch_arm_at91_adc.html#g2d26f09dcaf24e8ea0795bb17f3ac014"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga5b3b834f03d73741e631a4efe863eab">ADC_EOC1</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of conversion channel 1.  <a href="group__xg_nut_arch_arm_at91_adc.html#ga5b3b834f03d73741e631a4efe863eab"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g4ec2e40dfb7c80501a3dd5d3f2687945">ADC_EOC2</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of conversion channel 2.  <a href="group__xg_nut_arch_arm_at91_adc.html#g4ec2e40dfb7c80501a3dd5d3f2687945"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gd905707aef827b04f60b8962ae7a5779">ADC_EOC3</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of conversion channel 3.  <a href="group__xg_nut_arch_arm_at91_adc.html#gd905707aef827b04f60b8962ae7a5779"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g2cec6bc4904ac7bd7c89c1ff9a473b4f">ADC_EOC4</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of conversion channel 4.  <a href="group__xg_nut_arch_arm_at91_adc.html#g2cec6bc4904ac7bd7c89c1ff9a473b4f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g311f3d1a9ef2db89157b7a6aeedc9b76">ADC_EOC5</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of conversion channel 5.  <a href="group__xg_nut_arch_arm_at91_adc.html#g311f3d1a9ef2db89157b7a6aeedc9b76"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g3c7445a99ab833d06257e3ab7130b819">ADC_EOC6</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of conversion channel 6.  <a href="group__xg_nut_arch_arm_at91_adc.html#g3c7445a99ab833d06257e3ab7130b819"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g47e33433737f2a329a2e22e4ceddd3e2">ADC_EOC7</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of conversion channel 7.  <a href="group__xg_nut_arch_arm_at91_adc.html#g47e33433737f2a329a2e22e4ceddd3e2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g611ffa4d0750bcf969b284a32b0a2363">ADC_OVRE</a>(x)&nbsp;&nbsp;&nbsp;((unsigned long)BV(x+8))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Macto to acces overrun error flag by channel number.  <a href="group__xg_nut_arch_arm_at91_adc.html#g611ffa4d0750bcf969b284a32b0a2363"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gff4ccb5bb3f174085f0f7c2350d9f115">ADC_OVRE0</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error flag channel 0.  <a href="group__xg_nut_arch_arm_at91_adc.html#gff4ccb5bb3f174085f0f7c2350d9f115"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gb4550fa86bcb5b09515554bb6ef795cd">ADC_OVRE1</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error flag channel 1.  <a href="group__xg_nut_arch_arm_at91_adc.html#gb4550fa86bcb5b09515554bb6ef795cd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g766db3a850d9b2ca7ecda4654f422e61">ADC_OVRE2</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error flag channel 2.  <a href="group__xg_nut_arch_arm_at91_adc.html#g766db3a850d9b2ca7ecda4654f422e61"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g351e7758ddb0f76a0942e628b9ef642a">ADC_OVRE3</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error flag channel 3.  <a href="group__xg_nut_arch_arm_at91_adc.html#g351e7758ddb0f76a0942e628b9ef642a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gcc85d77024aa22699eb4ebb21313b5b6">ADC_OVRE4</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error flag channel 4.  <a href="group__xg_nut_arch_arm_at91_adc.html#gcc85d77024aa22699eb4ebb21313b5b6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g61dc12b7cd34e45795e40144daec050f">ADC_OVRE5</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error flag channel 5.  <a href="group__xg_nut_arch_arm_at91_adc.html#g61dc12b7cd34e45795e40144daec050f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gb90b1a4be5769cafeac522d2794117d5">ADC_OVRE6</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error flag channel 6.  <a href="group__xg_nut_arch_arm_at91_adc.html#gb90b1a4be5769cafeac522d2794117d5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g8093f6a5bd5a020ba0bdc285dd04d376">ADC_OVRE7</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error flag channel 7.  <a href="group__xg_nut_arch_arm_at91_adc.html#g8093f6a5bd5a020ba0bdc285dd04d376"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g2b8d7a80685954c0ee1c8820074f7b77">ADC_DRDY</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data ready flag.  <a href="group__xg_nut_arch_arm_at91_adc.html#g2b8d7a80685954c0ee1c8820074f7b77"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gf3670704bc0678489de241149417f109">ADC_GOVRE</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">General data overrun error flag.  <a href="group__xg_nut_arch_arm_at91_adc.html#gf3670704bc0678489de241149417f109"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gdb01ae4abff14ab245837095b3e56ce9">ADC_ENDRX</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of rx buffer flag.  <a href="group__xg_nut_arch_arm_at91_adc.html#gdb01ae4abff14ab245837095b3e56ce9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gadc720c6dbf652e93b894b2bd92fc3bc">ADC_RXBUF</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rx buffer full flag.  <a href="group__xg_nut_arch_arm_at91_adc.html#gadc720c6dbf652e93b894b2bd92fc3bc"></a><br></td></tr>
<tr><td colspan="2"><br><h2>ADC Last Converted Data Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g2623cb5864c6c1cff2d4d28e1d6e89e3">ADC_LCDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last converted data register offset.  <a href="group__xg_nut_arch_arm_at91_adc.html#g2623cb5864c6c1cff2d4d28e1d6e89e3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g539df5650ff76a507d0ac14dcddf2509">ADC_LCDR</a>&nbsp;&nbsp;&nbsp;(ADC_BASE + ADC_LCDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last converted data register.  <a href="group__xg_nut_arch_arm_at91_adc.html#g539df5650ff76a507d0ac14dcddf2509"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gd8e8fef18207bc749ccb361510145a21">ADC_LCDR_MASK</a>&nbsp;&nbsp;&nbsp;0x000003FF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last converted data mask (10bit).  <a href="group__xg_nut_arch_arm_at91_adc.html#gd8e8fef18207bc749ccb361510145a21"></a><br></td></tr>
<tr><td colspan="2"><br><h2>ADC Interrupt Enable Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g0f8eae735d695084bbeb26d007298bec">ADC_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register offset.  <a href="group__xg_nut_arch_arm_at91_adc.html#g0f8eae735d695084bbeb26d007298bec"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ge2cc5361f3fdff3bf869b9961325ec8f">ADC_IER</a>&nbsp;&nbsp;&nbsp;(ADC_BASE + ADC_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last converted data register.  <a href="group__xg_nut_arch_arm_at91_adc.html#ge2cc5361f3fdff3bf869b9961325ec8f"></a><br></td></tr>
<tr><td colspan="2"><br><h2>ADC Interrupt Disable Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g2ba60643cb58232e7110710a1e0a2feb">ADC_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register offset.  <a href="group__xg_nut_arch_arm_at91_adc.html#g2ba60643cb58232e7110710a1e0a2feb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#g68ec2d3d6b3c51270590bd0f13ccaa90">ADC_IDR</a>&nbsp;&nbsp;&nbsp;(ADC_BASE + ADC_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register.  <a href="group__xg_nut_arch_arm_at91_adc.html#g68ec2d3d6b3c51270590bd0f13ccaa90"></a><br></td></tr>
<tr><td colspan="2"><br><h2>ADC Interrupt Mask Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gc48af3303468b3cbe2f4fd757c5d34db">ADC_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000002C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset.  <a href="group__xg_nut_arch_arm_at91_adc.html#gc48af3303468b3cbe2f4fd757c5d34db"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gb206a9ad40f5599a630d7dfac9589df8">ADC_IMR</a>&nbsp;&nbsp;&nbsp;(ADC_BASE + ADC_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register.  <a href="group__xg_nut_arch_arm_at91_adc.html#gb206a9ad40f5599a630d7dfac9589df8"></a><br></td></tr>
<tr><td colspan="2"><br><h2>ADC Channel Data Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gdf9a669cbd95b87ab8cb1041c9aa0397">ADC_CDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel data register offset.  <a href="group__xg_nut_arch_arm_at91_adc.html#gdf9a669cbd95b87ab8cb1041c9aa0397"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gb21369acdf0d53aa29d2823196672e8b">ADC_CDR</a>(x)&nbsp;&nbsp;&nbsp;(ADC_BASE + ADC_CDR_OFF + ((x) &lt;&lt; 2))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel data register.  <a href="group__xg_nut_arch_arm_at91_adc.html#gb21369acdf0d53aa29d2823196672e8b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gf2659dcb85c7c7b40206fdbe3c6a5986">ADC_CDR_MASK</a>&nbsp;&nbsp;&nbsp;0x000003FF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel data mask (10bit).  <a href="group__xg_nut_arch_arm_at91_adc.html#gf2659dcb85c7c7b40206fdbe3c6a5986"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 analog digital converter interface. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.2  2007/12/09 22:12:49  olereinhardt
 * Added cvs log tag
 *
 * Revision 1.1  2007/12/09 21:37:14  olereinhardt
 * Initial checkin of adc driver
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="arch_2arm_2at91__adc_8h-source.html">at91_adc.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
