Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 13 17:05:44 2024
| Host         : ACER-i7-Notebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TetrisTopModule_timing_summary_routed.rpt -pb TetrisTopModule_timing_summary_routed.pb -rpx TetrisTopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TetrisTopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  2           
LUTAR-1    Warning           LUT drives async reset alert                 420         
TIMING-16  Warning           Large setup violation                        6           
TIMING-20  Warning           Non-clocked latch                            210         
ULMTCS-1   Warning           Control Sets use limits recommend reduction  1           
LATCH-1    Advisory          Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (422)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (214)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (422)
--------------------------
 There are 210 register/latch pins with no clock driven by root clock pin: clr (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[129]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[130]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[133]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[134]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[135]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[136]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[137]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[138]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[139]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[140]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[141]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[142]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[145]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[146]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[147]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[148]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[149]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[150]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[151]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[152]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[153]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[154]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[157]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[158]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[159]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[160]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[161]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[162]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[163]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[164]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[165]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[166]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[169]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[170]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[171]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[172]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[173]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[174]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[175]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[176]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[177]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[178]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[181]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[182]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[183]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[184]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[185]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[186]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[187]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[188]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[189]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[190]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[193]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[194]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[195]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[196]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[197]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[198]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[199]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[200]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[201]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[202]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[205]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[206]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[207]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[208]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[209]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[210]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[211]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[212]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[213]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[214]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[217]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[218]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[219]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[220]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[221]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[222]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[223]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[224]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[225]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[226]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[229]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[230]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[231]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[232]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[233]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[234]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[235]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[236]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[237]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[238]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[241]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[242]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[243]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[244]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[245]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[246]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[247]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[248]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[249]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[250]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[253]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[254]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[255]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[256]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[257]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[258]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[259]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[260]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[261]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[262]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[265]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[266]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[267]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[268]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[269]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[270]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[271]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[272]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[273]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[274]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gl/grid_reg[99]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: score7Seg/clk_divider_reg[14]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (214)
--------------------------------------------------
 There are 214 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.902      -22.401                      6                 1806        0.108        0.000                      0                 1806        3.000        0.000                       0                  1069  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_vgaCLKDIV  {0.000 19.861}     39.722          25.175          
  clk_out2_vgaCLKDIV  {0.000 21.948}     43.897          22.781          
  clkfbout_vgaCLKDIV  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_vgaCLKDIV       16.364        0.000                      0                 1233        0.108        0.000                      0                 1233       19.361        0.000                       0                   971  
  clk_out2_vgaCLKDIV       39.925        0.000                      0                  153        0.204        0.000                      0                  153       21.448        0.000                       0                    94  
  clkfbout_vgaCLKDIV                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_vgaCLKDIV  clk_out1_vgaCLKDIV       -3.902      -22.401                      6                    6        0.109        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_vgaCLKDIV  clk_out1_vgaCLKDIV       30.684        0.000                      0                  420        0.752        0.000                      0                  420  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_vgaCLKDIV                      
(none)              clkfbout_vgaCLKDIV                      
(none)                                  clk_out1_vgaCLKDIV  
(none)                                  clk_out2_vgaCLKDIV  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vgaCLKDIV
  To Clock:  clk_out1_vgaCLKDIV

Setup :            0  Failing Endpoints,  Worst Slack       16.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.364ns  (required time - arrival time)
  Source:                 gl/y2reg_reg[1]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/state_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        23.123ns  (logic 4.388ns (18.977%)  route 18.735ns (81.023%))
  Logic Levels:           19  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.165 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.555    -0.957    gl/clk_out1
    SLICE_X14Y89         FDRE                                         r  gl/y2reg_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.439 f  gl/y2reg_reg[1]_P/Q
                         net (fo=80, routed)          1.220     0.781    gl/posY2[1]
    SLICE_X27Y100        LUT1 (Prop_lut1_I0_O)        0.124     0.905 r  gl/grid[287]_i_88/O
                         net (fo=1, routed)           0.000     0.905    gl/grid[287]_i_88_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.455 r  gl/grid_reg[287]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.455    gl/grid_reg[287]_i_44_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.789 r  gl/grid_reg[287]_i_33/O[1]
                         net (fo=425, routed)         0.501     2.290    gl/grid_reg[287]_i_33_n_6
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.303     2.593 r  gl/grid[59]_i_29/O
                         net (fo=1, routed)           0.000     2.593    gl/grid[59]_i_29_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.143 r  gl/grid_reg[59]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.143    gl/grid_reg[59]_i_16_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.365 r  gl/grid_reg[59]_i_31/O[0]
                         net (fo=2, routed)           0.830     4.196    gl/state6__0[10]
    SLICE_X30Y101        LUT6 (Prop_lut6_I2_O)        0.299     4.495 r  gl/grid[59]_i_17/O
                         net (fo=43, routed)          3.520     8.015    gl/grid[59]_i_17_n_0
    SLICE_X6Y130         LUT4 (Prop_lut4_I1_O)        0.124     8.139 r  gl/grid[95]_i_26/O
                         net (fo=64, routed)          2.986    11.125    gl/grid[95]_i_26_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.249 f  gl/grid[81]_i_9/O
                         net (fo=1, routed)           0.294    11.543    gl/grid[81]_i_9_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I2_O)        0.124    11.667 f  gl/grid[81]_i_5/O
                         net (fo=5, routed)           1.259    12.926    gl/mux43_out[81]
    SLICE_X38Y113        LUT6 (Prop_lut6_I1_O)        0.124    13.050 r  gl/state[5]_i_578/O
                         net (fo=1, routed)           1.109    14.159    gl/state[5]_i_578_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I0_O)        0.124    14.283 r  gl/state[5]_i_216/O
                         net (fo=2, routed)           1.342    15.625    gl/state[5]_i_216_n_0
    SLICE_X33Y121        LUT5 (Prop_lut5_I3_O)        0.124    15.749 f  gl/state[5]_i_60/O
                         net (fo=1, routed)           0.954    16.703    gl/state[5]_i_60_n_0
    SLICE_X27Y121        LUT6 (Prop_lut6_I4_O)        0.124    16.827 r  gl/state[5]_i_18/O
                         net (fo=1, routed)           0.710    17.538    gl/state[5]_i_18_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I1_O)        0.124    17.662 f  gl/state[5]_i_8/O
                         net (fo=2, routed)           1.569    19.231    gl/state[5]_i_8_n_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.124    19.355 r  gl/state[1]_i_7/O
                         net (fo=4, routed)           1.327    20.681    gl/state[1]_i_7_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I5_O)        0.124    20.805 f  gl/state[1]_i_3_comp_7/O
                         net (fo=2, routed)           0.446    21.251    gl/state[1]_i_3_n_0
    SLICE_X53Y88         LUT5 (Prop_lut5_I4_O)        0.124    21.375 r  gl/state[1]_i_8_comp_6/O
                         net (fo=1, routed)           0.667    22.042    gl/state[1]_i_8_n_0_repN
    SLICE_X53Y88         LUT6 (Prop_lut6_I4_O)        0.124    22.166 r  gl/state[1]_rep_i_1__0_comp_2/O
                         net (fo=1, routed)           0.000    22.166    gl/state[1]_rep_i_1__0_n_0
    SLICE_X53Y88         FDCE                                         r  gl/state_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.439    38.165    gl/clk_out1
    SLICE_X53Y88         FDCE                                         r  gl/state_reg[1]_rep__0/C
                         clock pessimism              0.491    38.655    
                         clock uncertainty           -0.157    38.499    
    SLICE_X53Y88         FDCE (Setup_fdce_C_D)        0.031    38.530    gl/state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                         -22.166    
  -------------------------------------------------------------------
                         slack                                 16.364    

Slack (MET) :             16.658ns  (required time - arrival time)
  Source:                 gl/y2reg_reg[1]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        22.829ns  (logic 4.388ns (19.221%)  route 18.441ns (80.779%))
  Logic Levels:           19  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.165 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.555    -0.957    gl/clk_out1
    SLICE_X14Y89         FDRE                                         r  gl/y2reg_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.439 f  gl/y2reg_reg[1]_P/Q
                         net (fo=80, routed)          1.220     0.781    gl/posY2[1]
    SLICE_X27Y100        LUT1 (Prop_lut1_I0_O)        0.124     0.905 r  gl/grid[287]_i_88/O
                         net (fo=1, routed)           0.000     0.905    gl/grid[287]_i_88_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.455 r  gl/grid_reg[287]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.455    gl/grid_reg[287]_i_44_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.789 r  gl/grid_reg[287]_i_33/O[1]
                         net (fo=425, routed)         0.501     2.290    gl/grid_reg[287]_i_33_n_6
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.303     2.593 r  gl/grid[59]_i_29/O
                         net (fo=1, routed)           0.000     2.593    gl/grid[59]_i_29_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.143 r  gl/grid_reg[59]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.143    gl/grid_reg[59]_i_16_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.365 r  gl/grid_reg[59]_i_31/O[0]
                         net (fo=2, routed)           0.830     4.196    gl/state6__0[10]
    SLICE_X30Y101        LUT6 (Prop_lut6_I2_O)        0.299     4.495 r  gl/grid[59]_i_17/O
                         net (fo=43, routed)          3.520     8.015    gl/grid[59]_i_17_n_0
    SLICE_X6Y130         LUT4 (Prop_lut4_I1_O)        0.124     8.139 r  gl/grid[95]_i_26/O
                         net (fo=64, routed)          2.986    11.125    gl/grid[95]_i_26_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.249 f  gl/grid[81]_i_9/O
                         net (fo=1, routed)           0.294    11.543    gl/grid[81]_i_9_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I2_O)        0.124    11.667 f  gl/grid[81]_i_5/O
                         net (fo=5, routed)           1.259    12.926    gl/mux43_out[81]
    SLICE_X38Y113        LUT6 (Prop_lut6_I1_O)        0.124    13.050 r  gl/state[5]_i_578/O
                         net (fo=1, routed)           1.109    14.159    gl/state[5]_i_578_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I0_O)        0.124    14.283 r  gl/state[5]_i_216/O
                         net (fo=2, routed)           1.342    15.625    gl/state[5]_i_216_n_0
    SLICE_X33Y121        LUT5 (Prop_lut5_I3_O)        0.124    15.749 f  gl/state[5]_i_60/O
                         net (fo=1, routed)           0.954    16.703    gl/state[5]_i_60_n_0
    SLICE_X27Y121        LUT6 (Prop_lut6_I4_O)        0.124    16.827 r  gl/state[5]_i_18/O
                         net (fo=1, routed)           0.710    17.538    gl/state[5]_i_18_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I1_O)        0.124    17.662 f  gl/state[5]_i_8/O
                         net (fo=2, routed)           1.569    19.231    gl/state[5]_i_8_n_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.124    19.355 r  gl/state[1]_i_7/O
                         net (fo=4, routed)           0.943    20.298    gl/state[1]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    20.422 f  gl/state[1]_i_3_comp_3/O
                         net (fo=2, routed)           0.630    21.052    gl/state[1]_i_3_n_0_repN_3
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.124    21.176 r  gl/state[1]_i_8_comp_7/O
                         net (fo=1, routed)           0.572    21.748    gl/state[1]_i_8_n_0_repN_1
    SLICE_X51Y88         LUT6 (Prop_lut6_I4_O)        0.124    21.872 r  gl/state[1]_i_1_comp_2/O
                         net (fo=1, routed)           0.000    21.872    gl/state[1]_i_1_n_0
    SLICE_X51Y88         FDCE                                         r  gl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.439    38.165    gl/clk_out1
    SLICE_X51Y88         FDCE                                         r  gl/state_reg[1]/C
                         clock pessimism              0.491    38.655    
                         clock uncertainty           -0.157    38.499    
    SLICE_X51Y88         FDCE (Setup_fdce_C_D)        0.031    38.530    gl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                         -21.872    
  -------------------------------------------------------------------
                         slack                                 16.658    

Slack (MET) :             16.949ns  (required time - arrival time)
  Source:                 gl/y2reg_reg[1]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/state_reg[1]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        22.588ns  (logic 4.264ns (18.877%)  route 18.324ns (81.123%))
  Logic Levels:           18  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.165 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.555    -0.957    gl/clk_out1
    SLICE_X14Y89         FDRE                                         r  gl/y2reg_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.439 f  gl/y2reg_reg[1]_P/Q
                         net (fo=80, routed)          1.220     0.781    gl/posY2[1]
    SLICE_X27Y100        LUT1 (Prop_lut1_I0_O)        0.124     0.905 r  gl/grid[287]_i_88/O
                         net (fo=1, routed)           0.000     0.905    gl/grid[287]_i_88_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.455 r  gl/grid_reg[287]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.455    gl/grid_reg[287]_i_44_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.789 r  gl/grid_reg[287]_i_33/O[1]
                         net (fo=425, routed)         0.501     2.290    gl/grid_reg[287]_i_33_n_6
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.303     2.593 r  gl/grid[59]_i_29/O
                         net (fo=1, routed)           0.000     2.593    gl/grid[59]_i_29_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.143 r  gl/grid_reg[59]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.143    gl/grid_reg[59]_i_16_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.365 r  gl/grid_reg[59]_i_31/O[0]
                         net (fo=2, routed)           0.830     4.196    gl/state6__0[10]
    SLICE_X30Y101        LUT6 (Prop_lut6_I2_O)        0.299     4.495 r  gl/grid[59]_i_17/O
                         net (fo=43, routed)          3.520     8.015    gl/grid[59]_i_17_n_0
    SLICE_X6Y130         LUT4 (Prop_lut4_I1_O)        0.124     8.139 r  gl/grid[95]_i_26/O
                         net (fo=64, routed)          2.986    11.125    gl/grid[95]_i_26_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.249 f  gl/grid[81]_i_9/O
                         net (fo=1, routed)           0.294    11.543    gl/grid[81]_i_9_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I2_O)        0.124    11.667 f  gl/grid[81]_i_5/O
                         net (fo=5, routed)           1.259    12.926    gl/mux43_out[81]
    SLICE_X38Y113        LUT6 (Prop_lut6_I1_O)        0.124    13.050 r  gl/state[5]_i_578/O
                         net (fo=1, routed)           1.109    14.159    gl/state[5]_i_578_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I0_O)        0.124    14.283 r  gl/state[5]_i_216/O
                         net (fo=2, routed)           1.342    15.625    gl/state[5]_i_216_n_0
    SLICE_X33Y121        LUT5 (Prop_lut5_I3_O)        0.124    15.749 f  gl/state[5]_i_60/O
                         net (fo=1, routed)           0.954    16.703    gl/state[5]_i_60_n_0
    SLICE_X27Y121        LUT6 (Prop_lut6_I4_O)        0.124    16.827 r  gl/state[5]_i_18/O
                         net (fo=1, routed)           0.710    17.538    gl/state[5]_i_18_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I1_O)        0.124    17.662 f  gl/state[5]_i_8/O
                         net (fo=2, routed)           1.569    19.231    gl/state[5]_i_8_n_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.124    19.355 r  gl/state[1]_i_7/O
                         net (fo=4, routed)           1.294    20.649    gl/state[1]_i_7_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.124    20.773 f  gl/state[1]_i_3_comp_1/O
                         net (fo=1, routed)           0.734    21.507    gl/state[1]_i_3_n_0_repN_1
    SLICE_X50Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.631 r  gl/state[1]_rep_i_1__1_comp/O
                         net (fo=1, routed)           0.000    21.631    gl/state[1]_rep_i_1__1_n_0
    SLICE_X50Y88         FDCE                                         r  gl/state_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.439    38.165    gl/clk_out1
    SLICE_X50Y88         FDCE                                         r  gl/state_reg[1]_rep__1/C
                         clock pessimism              0.491    38.655    
                         clock uncertainty           -0.157    38.499    
    SLICE_X50Y88         FDCE (Setup_fdce_C_D)        0.081    38.580    gl/state_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.580    
                         arrival time                         -21.631    
  -------------------------------------------------------------------
                         slack                                 16.949    

Slack (MET) :             17.042ns  (required time - arrival time)
  Source:                 gl/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/grid_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        22.608ns  (logic 1.138ns (5.034%)  route 21.470ns (94.966%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 38.332 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.558    -0.954    gl/clk_out1
    SLICE_X52Y92         FDPE                                         r  gl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDPE (Prop_fdpe_C_Q)         0.518    -0.436 r  gl/state_reg[0]/Q
                         net (fo=511, routed)        11.263    10.827    gl/state_reg_n_0_[0]
    SLICE_X2Y123         LUT6 (Prop_lut6_I2_O)        0.124    10.951 r  gl/grid[272]_i_13/O
                         net (fo=601, routed)         5.803    16.754    gl/grid[272]_i_13_n_0
    SLICE_X26Y100        LUT6 (Prop_lut6_I0_O)        0.124    16.878 r  gl/grid[56]_i_9/O
                         net (fo=3, routed)           2.337    19.215    gl/grid[56]_i_9_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.339 r  gl/grid[51]_i_4/O
                         net (fo=4, routed)           1.650    20.989    gl/grid[51]_i_4_n_0
    SLICE_X48Y116        LUT6 (Prop_lut6_I4_O)        0.124    21.113 r  gl/grid[50]_i_4/O
                         net (fo=1, routed)           0.417    21.530    gl/grid1_out[50]
    SLICE_X48Y115        LUT5 (Prop_lut5_I3_O)        0.124    21.654 r  gl/grid[50]_i_1/O
                         net (fo=1, routed)           0.000    21.654    gl/grid[50]_i_1_n_0
    SLICE_X48Y115        FDRE                                         r  gl/grid_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.606    38.332    gl/clk_out1
    SLICE_X48Y115        FDRE                                         r  gl/grid_reg[50]/C
                         clock pessimism              0.491    38.823    
                         clock uncertainty           -0.157    38.666    
    SLICE_X48Y115        FDRE (Setup_fdre_C_D)        0.029    38.695    gl/grid_reg[50]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                         -21.654    
  -------------------------------------------------------------------
                         slack                                 17.042    

Slack (MET) :             17.064ns  (required time - arrival time)
  Source:                 gl/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/grid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        22.571ns  (logic 1.138ns (5.042%)  route 21.433ns (94.958%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.318 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.558    -0.954    gl/clk_out1
    SLICE_X52Y92         FDPE                                         r  gl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDPE (Prop_fdpe_C_Q)         0.518    -0.436 r  gl/state_reg[0]/Q
                         net (fo=511, routed)        11.263    10.827    gl/state_reg_n_0_[0]
    SLICE_X2Y123         LUT6 (Prop_lut6_I2_O)        0.124    10.951 r  gl/grid[272]_i_13/O
                         net (fo=601, routed)         5.656    16.607    gl/grid[272]_i_13_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I0_O)        0.124    16.731 r  gl/grid[23]_i_20/O
                         net (fo=12, routed)          3.767    20.499    gl/grid[23]_i_20_n_0
    SLICE_X40Y126        LUT6 (Prop_lut6_I5_O)        0.124    20.623 r  gl/grid[17]_i_7/O
                         net (fo=1, routed)           0.444    21.067    gl/grid[17]_i_7_n_0
    SLICE_X40Y126        LUT6 (Prop_lut6_I0_O)        0.124    21.191 r  gl/grid[17]_i_4/O
                         net (fo=1, routed)           0.303    21.493    gl/grid1_out[17]
    SLICE_X40Y125        LUT5 (Prop_lut5_I3_O)        0.124    21.617 r  gl/grid[17]_i_1/O
                         net (fo=1, routed)           0.000    21.617    gl/grid[17]_i_1_n_0
    SLICE_X40Y125        FDRE                                         r  gl/grid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.592    38.318    gl/clk_out1
    SLICE_X40Y125        FDRE                                         r  gl/grid_reg[17]/C
                         clock pessimism              0.491    38.809    
                         clock uncertainty           -0.157    38.652    
    SLICE_X40Y125        FDRE (Setup_fdre_C_D)        0.029    38.681    gl/grid_reg[17]
  -------------------------------------------------------------------
                         required time                         38.681    
                         arrival time                         -21.617    
  -------------------------------------------------------------------
                         slack                                 17.064    

Slack (MET) :             17.095ns  (required time - arrival time)
  Source:                 gl/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/grid_reg[178]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        22.547ns  (logic 1.368ns (6.067%)  route 21.179ns (93.933%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.325 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.558    -0.954    gl/clk_out1
    SLICE_X52Y92         FDPE                                         r  gl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDPE (Prop_fdpe_C_Q)         0.518    -0.436 r  gl/state_reg[0]/Q
                         net (fo=511, routed)        11.263    10.827    gl/state_reg_n_0_[0]
    SLICE_X2Y123         LUT6 (Prop_lut6_I2_O)        0.124    10.951 f  gl/grid[272]_i_13/O
                         net (fo=601, routed)         5.477    16.428    gl/grid[272]_i_13_n_0
    SLICE_X18Y101        LUT5 (Prop_lut5_I4_O)        0.152    16.580 r  gl/grid[179]_i_21/O
                         net (fo=3, routed)           2.215    18.795    gl/grid[179]_i_21_n_0
    SLICE_X38Y119        LUT5 (Prop_lut5_I4_O)        0.326    19.121 r  gl/grid[179]_i_9/O
                         net (fo=4, routed)           1.764    20.886    gl/grid[179]_i_9_n_0
    SLICE_X38Y118        LUT6 (Prop_lut6_I2_O)        0.124    21.010 r  gl/grid[178]_i_4/O
                         net (fo=1, routed)           0.459    21.469    gl/grid1_out[178]
    SLICE_X41Y118        LUT6 (Prop_lut6_I4_O)        0.124    21.593 r  gl/grid[178]_i_1/O
                         net (fo=1, routed)           0.000    21.593    gl/grid[178]_i_1_n_0
    SLICE_X41Y118        FDRE                                         r  gl/grid_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.599    38.325    gl/clk_out1
    SLICE_X41Y118        FDRE                                         r  gl/grid_reg[178]/C
                         clock pessimism              0.491    38.816    
                         clock uncertainty           -0.157    38.659    
    SLICE_X41Y118        FDRE (Setup_fdre_C_D)        0.029    38.688    gl/grid_reg[178]
  -------------------------------------------------------------------
                         required time                         38.688    
                         arrival time                         -21.593    
  -------------------------------------------------------------------
                         slack                                 17.095    

Slack (MET) :             17.238ns  (required time - arrival time)
  Source:                 gl/y2reg_reg[1]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/state_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        22.247ns  (logic 4.264ns (19.167%)  route 17.983ns (80.833%))
  Logic Levels:           18  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.165 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.555    -0.957    gl/clk_out1
    SLICE_X14Y89         FDRE                                         r  gl/y2reg_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.439 f  gl/y2reg_reg[1]_P/Q
                         net (fo=80, routed)          1.220     0.781    gl/posY2[1]
    SLICE_X27Y100        LUT1 (Prop_lut1_I0_O)        0.124     0.905 r  gl/grid[287]_i_88/O
                         net (fo=1, routed)           0.000     0.905    gl/grid[287]_i_88_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.455 r  gl/grid_reg[287]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.455    gl/grid_reg[287]_i_44_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.789 r  gl/grid_reg[287]_i_33/O[1]
                         net (fo=425, routed)         0.501     2.290    gl/grid_reg[287]_i_33_n_6
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.303     2.593 r  gl/grid[59]_i_29/O
                         net (fo=1, routed)           0.000     2.593    gl/grid[59]_i_29_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.143 r  gl/grid_reg[59]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.143    gl/grid_reg[59]_i_16_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.365 r  gl/grid_reg[59]_i_31/O[0]
                         net (fo=2, routed)           0.830     4.196    gl/state6__0[10]
    SLICE_X30Y101        LUT6 (Prop_lut6_I2_O)        0.299     4.495 r  gl/grid[59]_i_17/O
                         net (fo=43, routed)          3.520     8.015    gl/grid[59]_i_17_n_0
    SLICE_X6Y130         LUT4 (Prop_lut4_I1_O)        0.124     8.139 r  gl/grid[95]_i_26/O
                         net (fo=64, routed)          2.986    11.125    gl/grid[95]_i_26_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.249 f  gl/grid[81]_i_9/O
                         net (fo=1, routed)           0.294    11.543    gl/grid[81]_i_9_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I2_O)        0.124    11.667 f  gl/grid[81]_i_5/O
                         net (fo=5, routed)           1.259    12.926    gl/mux43_out[81]
    SLICE_X38Y113        LUT6 (Prop_lut6_I1_O)        0.124    13.050 r  gl/state[5]_i_578/O
                         net (fo=1, routed)           1.109    14.159    gl/state[5]_i_578_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I0_O)        0.124    14.283 r  gl/state[5]_i_216/O
                         net (fo=2, routed)           1.342    15.625    gl/state[5]_i_216_n_0
    SLICE_X33Y121        LUT5 (Prop_lut5_I3_O)        0.124    15.749 f  gl/state[5]_i_60/O
                         net (fo=1, routed)           0.954    16.703    gl/state[5]_i_60_n_0
    SLICE_X27Y121        LUT6 (Prop_lut6_I4_O)        0.124    16.827 r  gl/state[5]_i_18/O
                         net (fo=1, routed)           0.710    17.538    gl/state[5]_i_18_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I1_O)        0.124    17.662 f  gl/state[5]_i_8/O
                         net (fo=2, routed)           1.569    19.231    gl/state[5]_i_8_n_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.124    19.355 r  gl/state[1]_i_7/O
                         net (fo=4, routed)           0.660    20.014    gl/state[1]_i_7_n_0
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    20.138 f  gl/state[1]_i_3_comp_5/O
                         net (fo=1, routed)           1.028    21.166    gl/state[1]_i_3_n_0_repN_5
    SLICE_X53Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.290 r  gl/state[1]_rep_i_1_comp_1/O
                         net (fo=1, routed)           0.000    21.290    gl/state[1]_rep_i_1_n_0
    SLICE_X53Y88         FDCE                                         r  gl/state_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.439    38.165    gl/clk_out1
    SLICE_X53Y88         FDCE                                         r  gl/state_reg[1]_rep/C
                         clock pessimism              0.491    38.655    
                         clock uncertainty           -0.157    38.499    
    SLICE_X53Y88         FDCE (Setup_fdce_C_D)        0.029    38.528    gl/state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         38.528    
                         arrival time                         -21.290    
  -------------------------------------------------------------------
                         slack                                 17.238    

Slack (MET) :             17.329ns  (required time - arrival time)
  Source:                 gl/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/grid_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        22.355ns  (logic 1.138ns (5.091%)  route 21.217ns (94.909%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 38.319 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.558    -0.954    gl/clk_out1
    SLICE_X52Y92         FDPE                                         r  gl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDPE (Prop_fdpe_C_Q)         0.518    -0.436 r  gl/state_reg[0]/Q
                         net (fo=511, routed)        11.263    10.827    gl/state_reg_n_0_[0]
    SLICE_X2Y123         LUT6 (Prop_lut6_I2_O)        0.124    10.951 r  gl/grid[272]_i_13/O
                         net (fo=601, routed)         5.656    16.607    gl/grid[272]_i_13_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I0_O)        0.124    16.731 r  gl/grid[23]_i_20/O
                         net (fo=12, routed)          3.152    19.883    gl/grid[23]_i_20_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I5_O)        0.124    20.007 r  gl/grid[16]_i_6/O
                         net (fo=1, routed)           0.466    20.473    gl/grid[16]_i_6_n_0
    SLICE_X38Y126        LUT5 (Prop_lut5_I4_O)        0.124    20.597 r  gl/grid[16]_i_3/O
                         net (fo=1, routed)           0.680    21.277    gl/grid[16]_i_3_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I1_O)        0.124    21.401 r  gl/grid[16]_i_1/O
                         net (fo=1, routed)           0.000    21.401    gl/grid[16]_i_1_n_0
    SLICE_X38Y126        FDRE                                         r  gl/grid_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.593    38.319    gl/clk_out1
    SLICE_X38Y126        FDRE                                         r  gl/grid_reg[16]/C
                         clock pessimism              0.491    38.810    
                         clock uncertainty           -0.157    38.653    
    SLICE_X38Y126        FDRE (Setup_fdre_C_D)        0.077    38.730    gl/grid_reg[16]
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                         -21.401    
  -------------------------------------------------------------------
                         slack                                 17.329    

Slack (MET) :             17.365ns  (required time - arrival time)
  Source:                 gl/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/grid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        22.276ns  (logic 1.138ns (5.109%)  route 21.138ns (94.891%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 38.322 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.558    -0.954    gl/clk_out1
    SLICE_X52Y92         FDPE                                         r  gl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDPE (Prop_fdpe_C_Q)         0.518    -0.436 r  gl/state_reg[0]/Q
                         net (fo=511, routed)        11.263    10.827    gl/state_reg_n_0_[0]
    SLICE_X2Y123         LUT6 (Prop_lut6_I2_O)        0.124    10.951 r  gl/grid[272]_i_13/O
                         net (fo=601, routed)         5.656    16.607    gl/grid[272]_i_13_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I0_O)        0.124    16.731 r  gl/grid[23]_i_20/O
                         net (fo=12, routed)          3.256    19.987    gl/grid[23]_i_20_n_0
    SLICE_X36Y128        LUT6 (Prop_lut6_I5_O)        0.124    20.111 r  gl/grid[19]_i_9/O
                         net (fo=1, routed)           0.296    20.407    gl/grid[19]_i_9_n_0
    SLICE_X37Y128        LUT5 (Prop_lut5_I4_O)        0.124    20.531 r  gl/grid[19]_i_3/O
                         net (fo=1, routed)           0.667    21.198    gl/grid[19]_i_3_n_0
    SLICE_X37Y128        LUT6 (Prop_lut6_I1_O)        0.124    21.322 r  gl/grid[19]_i_1/O
                         net (fo=1, routed)           0.000    21.322    gl/grid[19]_i_1_n_0
    SLICE_X37Y128        FDRE                                         r  gl/grid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.596    38.322    gl/clk_out1
    SLICE_X37Y128        FDRE                                         r  gl/grid_reg[19]/C
                         clock pessimism              0.491    38.813    
                         clock uncertainty           -0.157    38.656    
    SLICE_X37Y128        FDRE (Setup_fdre_C_D)        0.031    38.687    gl/grid_reg[19]
  -------------------------------------------------------------------
                         required time                         38.687    
                         arrival time                         -21.322    
  -------------------------------------------------------------------
                         slack                                 17.365    

Slack (MET) :             17.424ns  (required time - arrival time)
  Source:                 gl/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/grid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        22.214ns  (logic 1.138ns (5.123%)  route 21.076ns (94.877%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.318 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.558    -0.954    gl/clk_out1
    SLICE_X52Y92         FDPE                                         r  gl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDPE (Prop_fdpe_C_Q)         0.518    -0.436 r  gl/state_reg[0]/Q
                         net (fo=511, routed)        11.263    10.827    gl/state_reg_n_0_[0]
    SLICE_X2Y123         LUT6 (Prop_lut6_I2_O)        0.124    10.951 r  gl/grid[272]_i_13/O
                         net (fo=601, routed)         5.656    16.607    gl/grid[272]_i_13_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I0_O)        0.124    16.731 r  gl/grid[23]_i_20/O
                         net (fo=12, routed)          3.577    20.308    gl/grid[23]_i_20_n_0
    SLICE_X40Y126        LUT6 (Prop_lut6_I5_O)        0.124    20.432 r  gl/grid[18]_i_8/O
                         net (fo=1, routed)           0.280    20.712    gl/grid[18]_i_8_n_0
    SLICE_X40Y126        LUT6 (Prop_lut6_I0_O)        0.124    20.836 r  gl/grid[18]_i_4/O
                         net (fo=1, routed)           0.300    21.136    gl/grid1_out[18]
    SLICE_X40Y125        LUT5 (Prop_lut5_I3_O)        0.124    21.260 r  gl/grid[18]_i_1/O
                         net (fo=1, routed)           0.000    21.260    gl/grid[18]_i_1_n_0
    SLICE_X40Y125        FDRE                                         r  gl/grid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.592    38.318    gl/clk_out1
    SLICE_X40Y125        FDRE                                         r  gl/grid_reg[18]/C
                         clock pessimism              0.491    38.809    
                         clock uncertainty           -0.157    38.652    
    SLICE_X40Y125        FDRE (Setup_fdre_C_D)        0.031    38.683    gl/grid_reg[18]
  -------------------------------------------------------------------
                         required time                         38.683    
                         arrival time                         -21.260    
  -------------------------------------------------------------------
                         slack                                 17.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 display/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/vc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.161%)  route 0.277ns (59.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.559    -0.622    display/clk_out1
    SLICE_X36Y61         FDCE                                         r  display/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  display/vc_reg[2]/Q
                         net (fo=19, routed)          0.277    -0.204    display/vc_reg[2]
    SLICE_X35Y61         LUT6 (Prop_lut6_I1_O)        0.045    -0.159 r  display/vc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    display/p_0_in__0[4]
    SLICE_X35Y61         FDCE                                         r  display/vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.826    -0.863    display/clk_out1
    SLICE_X35Y61         FDCE                                         r  display/vc_reg[4]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X35Y61         FDCE (Hold_fdce_C_D)         0.092    -0.267    display/vc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 gl/x1reg_reg[1]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/x1try_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.418%)  route 0.371ns (66.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.554    -0.627    gl/clk_out1
    SLICE_X41Y81         FDRE                                         r  gl/x1reg_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  gl/x1reg_reg[1]_P/Q
                         net (fo=408, routed)         0.371    -0.116    gl/posX1[1]
    SLICE_X34Y83         LUT5 (Prop_lut5_I3_O)        0.045    -0.071 r  gl/x1try[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    gl/x1try[1]_i_1_n_0
    SLICE_X34Y83         FDRE                                         r  gl/x1try_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.822    -0.868    gl/clk_out1
    SLICE_X34Y83         FDRE                                         r  gl/x1try_reg[1]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.120    -0.244    gl/x1try_reg[1]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rand_NextBlock/lfsr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rand_NextBlock/lfsr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.211%)  route 0.129ns (47.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.561    -0.620    rand_NextBlock/CLK
    SLICE_X40Y54         FDCE                                         r  rand_NextBlock/lfsr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  rand_NextBlock/lfsr_reg[12]/Q
                         net (fo=2, routed)           0.129    -0.350    rand_NextBlock/lfsr[12]
    SLICE_X38Y54         FDCE                                         r  rand_NextBlock/lfsr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.829    -0.860    rand_NextBlock/CLK
    SLICE_X38Y54         FDCE                                         r  rand_NextBlock/lfsr_reg[13]/C
                         clock pessimism              0.275    -0.585    
    SLICE_X38Y54         FDCE (Hold_fdce_C_D)         0.060    -0.525    rand_NextBlock/lfsr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rand_NextBlock/lfsr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rand_NextBlock/lfsr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.560    -0.621    rand_NextBlock/CLK
    SLICE_X39Y57         FDCE                                         r  rand_NextBlock/lfsr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  rand_NextBlock/lfsr_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.368    rand_NextBlock/lfsr[5]
    SLICE_X38Y57         FDCE                                         r  rand_NextBlock/lfsr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.828    -0.861    rand_NextBlock/CLK
    SLICE_X38Y57         FDCE                                         r  rand_NextBlock/lfsr_reg[6]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X38Y57         FDCE (Hold_fdce_C_D)         0.059    -0.549    rand_NextBlock/lfsr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 gl/y3reg_reg[4]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/y3try_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.798%)  route 0.136ns (42.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.562    -0.619    gl/clk_out1
    SLICE_X39Y97         FDRE                                         r  gl/y3reg_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gl/y3reg_reg[4]_P/Q
                         net (fo=45, routed)          0.136    -0.342    gl/posY3[4]
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.045    -0.297 r  gl/y3try[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    gl/y3try[4]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  gl/y3try_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.830    -0.859    gl/clk_out1
    SLICE_X38Y97         FDRE                                         r  gl/y3try_reg[4]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.120    -0.486    gl/y3try_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 gl/x4reg_reg[1]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/x4try_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.144%)  route 0.359ns (65.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.557    -0.624    gl/clk_out1
    SLICE_X36Y85         FDRE                                         r  gl/x4reg_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  gl/x4reg_reg[1]_P/Q
                         net (fo=131, routed)         0.359    -0.125    gl/posX4[1]
    SLICE_X28Y85         LUT5 (Prop_lut5_I3_O)        0.045    -0.080 r  gl/x4try[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    gl/x4try[1]_i_1_n_0
    SLICE_X28Y85         FDRE                                         r  gl/x4try_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.826    -0.864    gl/clk_out1
    SLICE_X28Y85         FDRE                                         r  gl/x4try_reg[1]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X28Y85         FDRE (Hold_fdre_C_D)         0.091    -0.269    gl/x4try_reg[1]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rand_NextBlock/lfsr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rand_NextBlock/lfsr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.561    -0.620    rand_NextBlock/CLK
    SLICE_X39Y54         FDCE                                         r  rand_NextBlock/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  rand_NextBlock/lfsr_reg[15]/Q
                         net (fo=1, routed)           0.140    -0.339    rand_NextBlock/lfsr[15]
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.045    -0.294 r  rand_NextBlock/p_0_out/O
                         net (fo=1, routed)           0.000    -0.294    rand_NextBlock/p_0_out__0[0]
    SLICE_X38Y54         FDPE                                         r  rand_NextBlock/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.829    -0.860    rand_NextBlock/CLK
    SLICE_X38Y54         FDPE                                         r  rand_NextBlock/lfsr_reg[0]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X38Y54         FDPE (Hold_fdpe_C_D)         0.120    -0.487    rand_NextBlock/lfsr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 display/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/vc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.789%)  route 0.150ns (44.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.558    -0.623    display/clk_out1
    SLICE_X35Y61         FDCE                                         r  display/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  display/vc_reg[6]/Q
                         net (fo=28, routed)          0.150    -0.332    display/vc_reg[6]
    SLICE_X34Y61         LUT5 (Prop_lut5_I1_O)        0.048    -0.284 r  display/vc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    display/vc[8]_i_1_n_0
    SLICE_X34Y61         FDCE                                         r  display/vc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.826    -0.863    display/clk_out1
    SLICE_X34Y61         FDCE                                         r  display/vc_reg[8]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X34Y61         FDCE (Hold_fdce_C_D)         0.131    -0.479    display/vc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 gl/y3reg_reg[5]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/y3try_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.823%)  route 0.115ns (38.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.562    -0.619    gl/clk_out1
    SLICE_X40Y97         FDRE                                         r  gl/y3reg_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gl/y3reg_reg[5]_P/Q
                         net (fo=31, routed)          0.115    -0.363    gl/posY3[5]
    SLICE_X41Y97         LUT6 (Prop_lut6_I4_O)        0.045    -0.318 r  gl/y3try[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    gl/y3try[5]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  gl/y3try_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.832    -0.858    gl/clk_out1
    SLICE_X41Y97         FDRE                                         r  gl/y3try_reg[5]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X41Y97         FDRE (Hold_fdre_C_D)         0.091    -0.515    gl/y3try_reg[5]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 gl/x3try_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gl/x3reg_reg[4]_P/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.602%)  route 0.143ns (43.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.559    -0.622    gl/clk_out1
    SLICE_X43Y89         FDRE                                         r  gl/x3try_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gl/x3try_reg[4]/Q
                         net (fo=3, routed)           0.143    -0.339    gl/x3try[4]
    SLICE_X44Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  gl/x3reg[4]_P_i_1/O
                         net (fo=1, routed)           0.000    -0.294    gl/x3reg[4]_P_i_1_n_0
    SLICE_X44Y89         FDRE                                         r  gl/x3reg_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.830    -0.860    gl/clk_out1
    SLICE_X44Y89         FDRE                                         r  gl/x3reg_reg[4]_P/C
                         clock pessimism              0.275    -0.585    
    SLICE_X44Y89         FDRE (Hold_fdre_C_D)         0.091    -0.494    gl/x3reg_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_vgaCLKDIV
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clkDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.566     BUFGCTRL_X0Y0    clkDivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  clkDivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X33Y78     display/grid_reg[100]_C/C
Min Period        n/a     FDPE/C              n/a            1.000         39.722      38.722     SLICE_X33Y77     display/grid_reg[100]_P/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X32Y72     display/grid_reg[101]_C/C
Min Period        n/a     FDPE/C              n/a            1.000         39.722      38.722     SLICE_X32Y74     display/grid_reg[101]_P/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X32Y76     display/grid_reg[102]_C/C
Min Period        n/a     FDPE/C              n/a            1.000         39.722      38.722     SLICE_X33Y76     display/grid_reg[102]_P/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X35Y77     display/grid_reg[103]_C/C
Min Period        n/a     FDPE/C              n/a            1.000         39.722      38.722     SLICE_X34Y78     display/grid_reg[103]_P/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  clkDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X33Y78     display/grid_reg[100]_C/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X33Y78     display/grid_reg[100]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         19.861      19.361     SLICE_X33Y77     display/grid_reg[100]_P/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.861      19.361     SLICE_X33Y77     display/grid_reg[100]_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X32Y72     display/grid_reg[101]_C/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X32Y72     display/grid_reg[101]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         19.861      19.361     SLICE_X32Y74     display/grid_reg[101]_P/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.861      19.361     SLICE_X32Y74     display/grid_reg[101]_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X32Y76     display/grid_reg[102]_C/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X32Y76     display/grid_reg[102]_C/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X33Y78     display/grid_reg[100]_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X33Y78     display/grid_reg[100]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.861      19.361     SLICE_X33Y77     display/grid_reg[100]_P/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         19.861      19.361     SLICE_X33Y77     display/grid_reg[100]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X32Y72     display/grid_reg[101]_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X32Y72     display/grid_reg[101]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.861      19.361     SLICE_X32Y74     display/grid_reg[101]_P/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         19.861      19.361     SLICE_X32Y74     display/grid_reg[101]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X32Y76     display/grid_reg[102]_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X32Y76     display/grid_reg[102]_C/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_vgaCLKDIV
  To Clock:  clk_out2_vgaCLKDIV

Setup :            0  Failing Endpoints,  Worst Slack       39.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.925ns  (required time - arrival time)
  Source:                 buttons/debBU/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            buttons/debBU/PB_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.897ns  (clk_out2_vgaCLKDIV rise@43.897ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.580ns (17.853%)  route 2.669ns (82.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 42.342 - 43.897 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.559    -0.953    buttons/debBU/clk_out2
    SLICE_X57Y93         FDRE                                         r  buttons/debBU/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  buttons/debBU/PB_state_reg/Q
                         net (fo=4, routed)           1.494     0.997    buttons/debBU/PB_state_reg_n_0
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.124     1.121 r  buttons/debBU/PB_cnt[0]_i_1__2/O
                         net (fo=16, routed)          1.175     2.296    buttons/debBU/PB_idle__0
    SLICE_X54Y91         FDRE                                         r  buttons/debBU/PB_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                     43.897    43.897 r  
    W5                                                0.000    43.897 r  clk (IN)
                         net (fo=0)                   0.000    43.897    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.285 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.447    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.229 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    40.810    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.901 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.441    42.342    buttons/debBU/clk_out2
    SLICE_X54Y91         FDRE                                         r  buttons/debBU/PB_cnt_reg[10]/C
                         clock pessimism              0.562    42.904    
                         clock uncertainty           -0.159    42.745    
    SLICE_X54Y91         FDRE (Setup_fdre_C_R)       -0.524    42.221    buttons/debBU/PB_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         42.221    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                 39.925    

Slack (MET) :             39.925ns  (required time - arrival time)
  Source:                 buttons/debBU/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            buttons/debBU/PB_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.897ns  (clk_out2_vgaCLKDIV rise@43.897ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.580ns (17.853%)  route 2.669ns (82.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 42.342 - 43.897 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.559    -0.953    buttons/debBU/clk_out2
    SLICE_X57Y93         FDRE                                         r  buttons/debBU/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  buttons/debBU/PB_state_reg/Q
                         net (fo=4, routed)           1.494     0.997    buttons/debBU/PB_state_reg_n_0
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.124     1.121 r  buttons/debBU/PB_cnt[0]_i_1__2/O
                         net (fo=16, routed)          1.175     2.296    buttons/debBU/PB_idle__0
    SLICE_X54Y91         FDRE                                         r  buttons/debBU/PB_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                     43.897    43.897 r  
    W5                                                0.000    43.897 r  clk (IN)
                         net (fo=0)                   0.000    43.897    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.285 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.447    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.229 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    40.810    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.901 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.441    42.342    buttons/debBU/clk_out2
    SLICE_X54Y91         FDRE                                         r  buttons/debBU/PB_cnt_reg[11]/C
                         clock pessimism              0.562    42.904    
                         clock uncertainty           -0.159    42.745    
    SLICE_X54Y91         FDRE (Setup_fdre_C_R)       -0.524    42.221    buttons/debBU/PB_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         42.221    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                 39.925    

Slack (MET) :             39.925ns  (required time - arrival time)
  Source:                 buttons/debBU/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            buttons/debBU/PB_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.897ns  (clk_out2_vgaCLKDIV rise@43.897ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.580ns (17.853%)  route 2.669ns (82.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 42.342 - 43.897 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.559    -0.953    buttons/debBU/clk_out2
    SLICE_X57Y93         FDRE                                         r  buttons/debBU/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  buttons/debBU/PB_state_reg/Q
                         net (fo=4, routed)           1.494     0.997    buttons/debBU/PB_state_reg_n_0
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.124     1.121 r  buttons/debBU/PB_cnt[0]_i_1__2/O
                         net (fo=16, routed)          1.175     2.296    buttons/debBU/PB_idle__0
    SLICE_X54Y91         FDRE                                         r  buttons/debBU/PB_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                     43.897    43.897 r  
    W5                                                0.000    43.897 r  clk (IN)
                         net (fo=0)                   0.000    43.897    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.285 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.447    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.229 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    40.810    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.901 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.441    42.342    buttons/debBU/clk_out2
    SLICE_X54Y91         FDRE                                         r  buttons/debBU/PB_cnt_reg[8]/C
                         clock pessimism              0.562    42.904    
                         clock uncertainty           -0.159    42.745    
    SLICE_X54Y91         FDRE (Setup_fdre_C_R)       -0.524    42.221    buttons/debBU/PB_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         42.221    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                 39.925    

Slack (MET) :             39.925ns  (required time - arrival time)
  Source:                 buttons/debBU/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            buttons/debBU/PB_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.897ns  (clk_out2_vgaCLKDIV rise@43.897ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.580ns (17.853%)  route 2.669ns (82.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 42.342 - 43.897 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.559    -0.953    buttons/debBU/clk_out2
    SLICE_X57Y93         FDRE                                         r  buttons/debBU/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  buttons/debBU/PB_state_reg/Q
                         net (fo=4, routed)           1.494     0.997    buttons/debBU/PB_state_reg_n_0
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.124     1.121 r  buttons/debBU/PB_cnt[0]_i_1__2/O
                         net (fo=16, routed)          1.175     2.296    buttons/debBU/PB_idle__0
    SLICE_X54Y91         FDRE                                         r  buttons/debBU/PB_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                     43.897    43.897 r  
    W5                                                0.000    43.897 r  clk (IN)
                         net (fo=0)                   0.000    43.897    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.285 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.447    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.229 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    40.810    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.901 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.441    42.342    buttons/debBU/clk_out2
    SLICE_X54Y91         FDRE                                         r  buttons/debBU/PB_cnt_reg[9]/C
                         clock pessimism              0.562    42.904    
                         clock uncertainty           -0.159    42.745    
    SLICE_X54Y91         FDRE (Setup_fdre_C_R)       -0.524    42.221    buttons/debBU/PB_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         42.221    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                 39.925    

Slack (MET) :             40.067ns  (required time - arrival time)
  Source:                 buttons/debBU/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            buttons/debBU/PB_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.897ns  (clk_out2_vgaCLKDIV rise@43.897ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.580ns (18.675%)  route 2.526ns (81.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 42.341 - 43.897 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.559    -0.953    buttons/debBU/clk_out2
    SLICE_X57Y93         FDRE                                         r  buttons/debBU/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  buttons/debBU/PB_state_reg/Q
                         net (fo=4, routed)           1.494     0.997    buttons/debBU/PB_state_reg_n_0
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.124     1.121 r  buttons/debBU/PB_cnt[0]_i_1__2/O
                         net (fo=16, routed)          1.032     2.153    buttons/debBU/PB_idle__0
    SLICE_X54Y89         FDRE                                         r  buttons/debBU/PB_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                     43.897    43.897 r  
    W5                                                0.000    43.897 r  clk (IN)
                         net (fo=0)                   0.000    43.897    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.285 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.447    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.229 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    40.810    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.901 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.440    42.341    buttons/debBU/clk_out2
    SLICE_X54Y89         FDRE                                         r  buttons/debBU/PB_cnt_reg[0]/C
                         clock pessimism              0.562    42.903    
                         clock uncertainty           -0.159    42.744    
    SLICE_X54Y89         FDRE (Setup_fdre_C_R)       -0.524    42.220    buttons/debBU/PB_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         42.220    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 40.067    

Slack (MET) :             40.067ns  (required time - arrival time)
  Source:                 buttons/debBU/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            buttons/debBU/PB_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.897ns  (clk_out2_vgaCLKDIV rise@43.897ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.580ns (18.675%)  route 2.526ns (81.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 42.341 - 43.897 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.559    -0.953    buttons/debBU/clk_out2
    SLICE_X57Y93         FDRE                                         r  buttons/debBU/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  buttons/debBU/PB_state_reg/Q
                         net (fo=4, routed)           1.494     0.997    buttons/debBU/PB_state_reg_n_0
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.124     1.121 r  buttons/debBU/PB_cnt[0]_i_1__2/O
                         net (fo=16, routed)          1.032     2.153    buttons/debBU/PB_idle__0
    SLICE_X54Y89         FDRE                                         r  buttons/debBU/PB_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                     43.897    43.897 r  
    W5                                                0.000    43.897 r  clk (IN)
                         net (fo=0)                   0.000    43.897    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.285 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.447    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.229 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    40.810    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.901 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.440    42.341    buttons/debBU/clk_out2
    SLICE_X54Y89         FDRE                                         r  buttons/debBU/PB_cnt_reg[1]/C
                         clock pessimism              0.562    42.903    
                         clock uncertainty           -0.159    42.744    
    SLICE_X54Y89         FDRE (Setup_fdre_C_R)       -0.524    42.220    buttons/debBU/PB_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         42.220    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 40.067    

Slack (MET) :             40.067ns  (required time - arrival time)
  Source:                 buttons/debBU/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            buttons/debBU/PB_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.897ns  (clk_out2_vgaCLKDIV rise@43.897ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.580ns (18.675%)  route 2.526ns (81.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 42.341 - 43.897 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.559    -0.953    buttons/debBU/clk_out2
    SLICE_X57Y93         FDRE                                         r  buttons/debBU/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  buttons/debBU/PB_state_reg/Q
                         net (fo=4, routed)           1.494     0.997    buttons/debBU/PB_state_reg_n_0
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.124     1.121 r  buttons/debBU/PB_cnt[0]_i_1__2/O
                         net (fo=16, routed)          1.032     2.153    buttons/debBU/PB_idle__0
    SLICE_X54Y89         FDRE                                         r  buttons/debBU/PB_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                     43.897    43.897 r  
    W5                                                0.000    43.897 r  clk (IN)
                         net (fo=0)                   0.000    43.897    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.285 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.447    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.229 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    40.810    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.901 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.440    42.341    buttons/debBU/clk_out2
    SLICE_X54Y89         FDRE                                         r  buttons/debBU/PB_cnt_reg[2]/C
                         clock pessimism              0.562    42.903    
                         clock uncertainty           -0.159    42.744    
    SLICE_X54Y89         FDRE (Setup_fdre_C_R)       -0.524    42.220    buttons/debBU/PB_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         42.220    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 40.067    

Slack (MET) :             40.067ns  (required time - arrival time)
  Source:                 buttons/debBU/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            buttons/debBU/PB_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.897ns  (clk_out2_vgaCLKDIV rise@43.897ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.580ns (18.675%)  route 2.526ns (81.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 42.341 - 43.897 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.559    -0.953    buttons/debBU/clk_out2
    SLICE_X57Y93         FDRE                                         r  buttons/debBU/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  buttons/debBU/PB_state_reg/Q
                         net (fo=4, routed)           1.494     0.997    buttons/debBU/PB_state_reg_n_0
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.124     1.121 r  buttons/debBU/PB_cnt[0]_i_1__2/O
                         net (fo=16, routed)          1.032     2.153    buttons/debBU/PB_idle__0
    SLICE_X54Y89         FDRE                                         r  buttons/debBU/PB_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                     43.897    43.897 r  
    W5                                                0.000    43.897 r  clk (IN)
                         net (fo=0)                   0.000    43.897    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.285 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.447    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.229 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    40.810    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.901 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.440    42.341    buttons/debBU/clk_out2
    SLICE_X54Y89         FDRE                                         r  buttons/debBU/PB_cnt_reg[3]/C
                         clock pessimism              0.562    42.903    
                         clock uncertainty           -0.159    42.744    
    SLICE_X54Y89         FDRE (Setup_fdre_C_R)       -0.524    42.220    buttons/debBU/PB_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         42.220    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 40.067    

Slack (MET) :             40.205ns  (required time - arrival time)
  Source:                 buttons/debBU/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            buttons/debBU/PB_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.897ns  (clk_out2_vgaCLKDIV rise@43.897ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.580ns (19.533%)  route 2.389ns (80.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 42.342 - 43.897 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.559    -0.953    buttons/debBU/clk_out2
    SLICE_X57Y93         FDRE                                         r  buttons/debBU/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  buttons/debBU/PB_state_reg/Q
                         net (fo=4, routed)           1.494     0.997    buttons/debBU/PB_state_reg_n_0
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.124     1.121 r  buttons/debBU/PB_cnt[0]_i_1__2/O
                         net (fo=16, routed)          0.896     2.016    buttons/debBU/PB_idle__0
    SLICE_X54Y92         FDRE                                         r  buttons/debBU/PB_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                     43.897    43.897 r  
    W5                                                0.000    43.897 r  clk (IN)
                         net (fo=0)                   0.000    43.897    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.285 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.447    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.229 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    40.810    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.901 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.441    42.342    buttons/debBU/clk_out2
    SLICE_X54Y92         FDRE                                         r  buttons/debBU/PB_cnt_reg[12]/C
                         clock pessimism              0.562    42.904    
                         clock uncertainty           -0.159    42.745    
    SLICE_X54Y92         FDRE (Setup_fdre_C_R)       -0.524    42.221    buttons/debBU/PB_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         42.221    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 40.205    

Slack (MET) :             40.205ns  (required time - arrival time)
  Source:                 buttons/debBU/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            buttons/debBU/PB_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.897ns  (clk_out2_vgaCLKDIV rise@43.897ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.580ns (19.533%)  route 2.389ns (80.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 42.342 - 43.897 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.559    -0.953    buttons/debBU/clk_out2
    SLICE_X57Y93         FDRE                                         r  buttons/debBU/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  buttons/debBU/PB_state_reg/Q
                         net (fo=4, routed)           1.494     0.997    buttons/debBU/PB_state_reg_n_0
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.124     1.121 r  buttons/debBU/PB_cnt[0]_i_1__2/O
                         net (fo=16, routed)          0.896     2.016    buttons/debBU/PB_idle__0
    SLICE_X54Y92         FDRE                                         r  buttons/debBU/PB_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                     43.897    43.897 r  
    W5                                                0.000    43.897 r  clk (IN)
                         net (fo=0)                   0.000    43.897    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.285 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.447    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.229 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    40.810    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.901 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.441    42.342    buttons/debBU/clk_out2
    SLICE_X54Y92         FDRE                                         r  buttons/debBU/PB_cnt_reg[13]/C
                         clock pessimism              0.562    42.904    
                         clock uncertainty           -0.159    42.745    
    SLICE_X54Y92         FDRE (Setup_fdre_C_R)       -0.524    42.221    buttons/debBU/PB_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         42.221    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 40.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 buttons/debBU/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            buttons/debBU/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.684%)  route 0.175ns (55.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.563    -0.618    buttons/debBU/clk_out2
    SLICE_X55Y90         FDRE                                         r  buttons/debBU/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  buttons/debBU/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.175    -0.303    buttons/debBU/PB_sync_0_reg_n_0
    SLICE_X57Y91         FDRE                                         r  buttons/debBU/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.833    -0.856    buttons/debBU/clk_out2
    SLICE_X57Y91         FDRE                                         r  buttons/debBU/PB_sync_1_reg/C
                         clock pessimism              0.275    -0.581    
    SLICE_X57Y91         FDRE (Hold_fdre_C_D)         0.075    -0.506    buttons/debBU/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 buttons/debBR/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            buttons/debBR/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.563    -0.618    buttons/debBR/clk_out2
    SLICE_X50Y92         FDRE                                         r  buttons/debBR/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  buttons/debBR/PB_state_reg/Q
                         net (fo=3, routed)           0.149    -0.305    buttons/debBR/PB_state_reg_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  buttons/debBR/PB_state_i_1__0/O
                         net (fo=1, routed)           0.000    -0.260    buttons/debBR/PB_state_i_1__0_n_0
    SLICE_X50Y92         FDRE                                         r  buttons/debBR/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.833    -0.856    buttons/debBR/clk_out2
    SLICE_X50Y92         FDRE                                         r  buttons/debBR/PB_state_reg/C
                         clock pessimism              0.238    -0.618    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.121    -0.497    buttons/debBR/PB_state_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 score7Seg/clk_divider_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            score7Seg/clk_divider_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.562    -0.619    score7Seg/clk_out2
    SLICE_X47Y53         FDCE                                         r  score7Seg/clk_divider_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  score7Seg/clk_divider_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.370    score7Seg/clk_divider_reg_n_0_[11]
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.262 r  score7Seg/clk_divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.262    score7Seg/clk_divider_reg[8]_i_1_n_4
    SLICE_X47Y53         FDCE                                         r  score7Seg/clk_divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.831    -0.858    score7Seg/clk_out2
    SLICE_X47Y53         FDCE                                         r  score7Seg/clk_divider_reg[11]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X47Y53         FDCE (Hold_fdce_C_D)         0.105    -0.514    score7Seg/clk_divider_reg[11]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 score7Seg/clk_divider_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            score7Seg/clk_divider_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.563    -0.618    score7Seg/clk_out2
    SLICE_X47Y51         FDCE                                         r  score7Seg/clk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  score7Seg/clk_divider_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.369    score7Seg/clk_divider_reg_n_0_[3]
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.261 r  score7Seg/clk_divider_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.261    score7Seg/clk_divider_reg[0]_i_1_n_4
    SLICE_X47Y51         FDCE                                         r  score7Seg/clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.833    -0.857    score7Seg/clk_out2
    SLICE_X47Y51         FDCE                                         r  score7Seg/clk_divider_reg[3]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.105    -0.513    score7Seg/clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 score7Seg/clk_divider_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            score7Seg/clk_divider_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.563    -0.618    score7Seg/clk_out2
    SLICE_X47Y52         FDCE                                         r  score7Seg/clk_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  score7Seg/clk_divider_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.369    score7Seg/clk_divider_reg_n_0_[7]
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.261 r  score7Seg/clk_divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.261    score7Seg/clk_divider_reg[4]_i_1_n_4
    SLICE_X47Y52         FDCE                                         r  score7Seg/clk_divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.833    -0.857    score7Seg/clk_out2
    SLICE_X47Y52         FDCE                                         r  score7Seg/clk_divider_reg[7]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X47Y52         FDCE (Hold_fdce_C_D)         0.105    -0.513    score7Seg/clk_divider_reg[7]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 score7Seg/clk_divider_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            score7Seg/clk_divider_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.562    -0.619    score7Seg/clk_out2
    SLICE_X47Y54         FDCE                                         r  score7Seg/clk_divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  score7Seg/clk_divider_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.373    score7Seg/clk_divider_reg_n_0_[12]
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.258 r  score7Seg/clk_divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.258    score7Seg/clk_divider_reg[12]_i_1_n_7
    SLICE_X47Y54         FDCE                                         r  score7Seg/clk_divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.831    -0.858    score7Seg/clk_out2
    SLICE_X47Y54         FDCE                                         r  score7Seg/clk_divider_reg[12]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X47Y54         FDCE (Hold_fdce_C_D)         0.105    -0.514    score7Seg/clk_divider_reg[12]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 score7Seg/clk_divider_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            score7Seg/clk_divider_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.562    -0.619    score7Seg/clk_out2
    SLICE_X47Y53         FDCE                                         r  score7Seg/clk_divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  score7Seg/clk_divider_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.373    score7Seg/clk_divider_reg_n_0_[8]
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.258 r  score7Seg/clk_divider_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.258    score7Seg/clk_divider_reg[8]_i_1_n_7
    SLICE_X47Y53         FDCE                                         r  score7Seg/clk_divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.831    -0.858    score7Seg/clk_out2
    SLICE_X47Y53         FDCE                                         r  score7Seg/clk_divider_reg[8]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X47Y53         FDCE (Hold_fdce_C_D)         0.105    -0.514    score7Seg/clk_divider_reg[8]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 score7Seg/clk_divider_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            score7Seg/clk_divider_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.563    -0.618    score7Seg/clk_out2
    SLICE_X47Y52         FDCE                                         r  score7Seg/clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  score7Seg/clk_divider_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.372    score7Seg/clk_divider_reg_n_0_[4]
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.257 r  score7Seg/clk_divider_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.257    score7Seg/clk_divider_reg[4]_i_1_n_7
    SLICE_X47Y52         FDCE                                         r  score7Seg/clk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.833    -0.857    score7Seg/clk_out2
    SLICE_X47Y52         FDCE                                         r  score7Seg/clk_divider_reg[4]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X47Y52         FDCE (Hold_fdce_C_D)         0.105    -0.513    score7Seg/clk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 score7Seg/clk_divider_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            score7Seg/clk_divider_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.562    -0.619    score7Seg/clk_out2
    SLICE_X47Y53         FDCE                                         r  score7Seg/clk_divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  score7Seg/clk_divider_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.369    score7Seg/clk_divider_reg_n_0_[10]
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.258 r  score7Seg/clk_divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.258    score7Seg/clk_divider_reg[8]_i_1_n_5
    SLICE_X47Y53         FDCE                                         r  score7Seg/clk_divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.831    -0.858    score7Seg/clk_out2
    SLICE_X47Y53         FDCE                                         r  score7Seg/clk_divider_reg[10]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X47Y53         FDCE (Hold_fdce_C_D)         0.105    -0.514    score7Seg/clk_divider_reg[10]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 score7Seg/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            score7Seg/clk_divider_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             clk_out2_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.563    -0.618    score7Seg/clk_out2
    SLICE_X47Y51         FDCE                                         r  score7Seg/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  score7Seg/clk_divider_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.368    score7Seg/clk_divider_reg_n_0_[2]
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.257 r  score7Seg/clk_divider_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.257    score7Seg/clk_divider_reg[0]_i_1_n_5
    SLICE_X47Y51         FDCE                                         r  score7Seg/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.833    -0.857    score7Seg/clk_out2
    SLICE_X47Y51         FDCE                                         r  score7Seg/clk_divider_reg[2]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.105    -0.513    score7Seg/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_vgaCLKDIV
Waveform(ns):       { 0.000 21.948 }
Period(ns):         43.897
Sources:            { clkDivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         43.897      41.741     BUFGCTRL_X0Y1    clkDivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         43.897      42.648     MMCME2_ADV_X1Y0  clkDivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         43.897      42.897     SLICE_X56Y89     buttons/debBD/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.897      42.897     SLICE_X57Y92     buttons/debBD/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.897      42.897     SLICE_X56Y91     buttons/debBD/PB_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.897      42.897     SLICE_X56Y91     buttons/debBD/PB_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.897      42.897     SLICE_X57Y92     buttons/debBD/PB_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.897      42.897     SLICE_X56Y91     buttons/debBD/PB_cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.897      42.897     SLICE_X56Y91     buttons/debBD/PB_cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.897      42.897     SLICE_X56Y88     buttons/debBD/PB_cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       43.897      169.463    MMCME2_ADV_X1Y0  clkDivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X56Y89     buttons/debBD/PB_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X56Y89     buttons/debBD/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X57Y92     buttons/debBD/PB_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X57Y92     buttons/debBD/PB_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X56Y91     buttons/debBD/PB_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X56Y91     buttons/debBD/PB_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X56Y91     buttons/debBD/PB_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X56Y91     buttons/debBD/PB_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X57Y92     buttons/debBD/PB_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X57Y92     buttons/debBD/PB_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X56Y89     buttons/debBD/PB_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X56Y89     buttons/debBD/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X57Y92     buttons/debBD/PB_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X57Y92     buttons/debBD/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X56Y91     buttons/debBD/PB_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X56Y91     buttons/debBD/PB_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X56Y91     buttons/debBD/PB_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X56Y91     buttons/debBD/PB_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X57Y92     buttons/debBD/PB_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.948      21.448     SLICE_X57Y92     buttons/debBD/PB_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vgaCLKDIV
  To Clock:  clkfbout_vgaCLKDIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vgaCLKDIV
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { clkDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y2    clkDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  clkDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  clkDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y0  clkDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y0  clkDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_vgaCLKDIV
  To Clock:  clk_out1_vgaCLKDIV

Setup :            6  Failing Endpoints,  Worst Slack       -3.902ns,  Total Violation      -22.401ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.902ns  (required time - arrival time)
  Source:                 buttons/debBR/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            gl/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.119ns  (clk_out1_vgaCLKDIV rise@834.155ns - clk_out2_vgaCLKDIV rise@834.036ns)
  Data Path Delay:        3.571ns  (logic 1.014ns (28.396%)  route 2.557ns (71.604%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 832.600 - 834.155 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 833.080 - 834.036 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                    834.036   834.036 r  
    W5                                                0.000   834.036 r  clk (IN)
                         net (fo=0)                   0.000   834.036    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   835.494 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   836.727    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   829.766 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   831.428    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   831.524 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.556   833.080    buttons/debBR/clk_out2
    SLICE_X52Y88         FDRE                                         r  buttons/debBR/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.518   833.598 r  buttons/debBR/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.719   834.317    buttons/debBR/PB_cnt_reg[7]
    SLICE_X52Y91         LUT4 (Prop_lut4_I2_O)        0.124   834.441 f  buttons/debBR/PB_state_i_5__0/O
                         net (fo=2, routed)           0.653   835.094    buttons/debBR/PB_state_i_5__0_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.124   835.218 r  buttons/debBR/state[2]_i_4/O
                         net (fo=6, routed)           0.735   835.952    buttons/debBU/right
    SLICE_X55Y92         LUT6 (Prop_lut6_I4_O)        0.124   836.076 r  buttons/debBU/state[2]_i_2_comp_1/O
                         net (fo=1, routed)           0.451   836.527    gl/state_reg[2]_1
    SLICE_X55Y92         LUT6 (Prop_lut6_I4_O)        0.124   836.651 r  gl/state[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000   836.651    gl/state[2]_i_1_n_0
    SLICE_X55Y92         FDCE                                         r  gl/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                    834.155   834.155 r  
    W5                                                0.000   834.155 r  clk (IN)
                         net (fo=0)                   0.000   834.155    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   835.543 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   836.705    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   829.487 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   831.069    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   831.160 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.441   832.600    gl/clk_out1
    SLICE_X55Y92         FDCE                                         r  gl/state_reg[2]/C
                         clock pessimism              0.398   832.998    
                         clock uncertainty           -0.279   832.720    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.029   832.749    gl/state_reg[2]
  -------------------------------------------------------------------
                         required time                        832.749    
                         arrival time                        -836.651    
  -------------------------------------------------------------------
                         slack                                 -3.902    

Slack (VIOLATED) :        -3.886ns  (required time - arrival time)
  Source:                 buttons/debBR/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            gl/state_reg[1]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.119ns  (clk_out1_vgaCLKDIV rise@834.155ns - clk_out2_vgaCLKDIV rise@834.036ns)
  Data Path Delay:        3.605ns  (logic 1.014ns (28.129%)  route 2.591ns (71.871%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 832.598 - 834.155 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 833.080 - 834.036 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                    834.036   834.036 r  
    W5                                                0.000   834.036 r  clk (IN)
                         net (fo=0)                   0.000   834.036    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   835.494 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   836.727    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   829.766 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   831.428    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   831.524 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.556   833.080    buttons/debBR/clk_out2
    SLICE_X52Y88         FDRE                                         r  buttons/debBR/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.518   833.598 f  buttons/debBR/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.719   834.317    buttons/debBR/PB_cnt_reg[7]
    SLICE_X52Y91         LUT4 (Prop_lut4_I2_O)        0.124   834.441 r  buttons/debBR/PB_state_i_5__0/O
                         net (fo=2, routed)           0.653   835.094    buttons/debBR/PB_state_i_5__0_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.124   835.218 f  buttons/debBR/state[2]_i_4/O
                         net (fo=6, routed)           0.791   836.009    gl/right
    SLICE_X50Y89         LUT6 (Prop_lut6_I2_O)        0.124   836.133 r  gl/state[1]_i_8_comp_8/O
                         net (fo=1, routed)           0.427   836.561    gl/state[1]_i_8_n_0_repN_2
    SLICE_X50Y88         LUT6 (Prop_lut6_I3_O)        0.124   836.685 r  gl/state[1]_rep_i_1__1_comp/O
                         net (fo=1, routed)           0.000   836.685    gl/state[1]_rep_i_1__1_n_0
    SLICE_X50Y88         FDCE                                         r  gl/state_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                    834.155   834.155 r  
    W5                                                0.000   834.155 r  clk (IN)
                         net (fo=0)                   0.000   834.155    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   835.543 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   836.705    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   829.487 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   831.069    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   831.160 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.439   832.598    gl/clk_out1
    SLICE_X50Y88         FDCE                                         r  gl/state_reg[1]_rep__1/C
                         clock pessimism              0.398   832.997    
                         clock uncertainty           -0.279   832.718    
    SLICE_X50Y88         FDCE (Setup_fdce_C_D)        0.081   832.799    gl/state_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        832.799    
                         arrival time                        -836.685    
  -------------------------------------------------------------------
                         slack                                 -3.886    

Slack (VIOLATED) :        -3.734ns  (required time - arrival time)
  Source:                 buttons/debBD/PB_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            gl/state_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.119ns  (clk_out1_vgaCLKDIV rise@834.155ns - clk_out2_vgaCLKDIV rise@834.036ns)
  Data Path Delay:        3.399ns  (logic 0.952ns (28.012%)  route 2.447ns (71.988%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 832.598 - 834.155 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 833.082 - 834.036 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                    834.036   834.036 r  
    W5                                                0.000   834.036 r  clk (IN)
                         net (fo=0)                   0.000   834.036    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   835.494 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   836.727    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   829.766 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   831.428    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   831.524 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.558   833.082    buttons/debBD/clk_out2
    SLICE_X57Y92         FDRE                                         r  buttons/debBD/PB_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.456   833.538 r  buttons/debBD/PB_cnt_reg[5]/Q
                         net (fo=2, routed)           0.939   834.477    buttons/debBD/PB_cnt_reg[5]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124   834.601 f  buttons/debBD/PB_state_i_5__1/O
                         net (fo=4, routed)           0.466   835.067    buttons/debBD/PB_state_i_5__1_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I3_O)        0.124   835.191 r  buttons/debBD/state[2]_i_7/O
                         net (fo=1, routed)           0.451   835.642    gl/down
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.124   835.766 r  gl/state[1]_i_8_comp_5/O
                         net (fo=1, routed)           0.590   836.356    gl/state[1]_i_8_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I4_O)        0.124   836.480 r  gl/state[1]_rep_i_1_comp_1/O
                         net (fo=1, routed)           0.000   836.480    gl/state[1]_rep_i_1_n_0
    SLICE_X53Y88         FDCE                                         r  gl/state_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                    834.155   834.155 r  
    W5                                                0.000   834.155 r  clk (IN)
                         net (fo=0)                   0.000   834.155    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   835.543 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   836.705    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   829.487 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   831.069    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   831.160 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.439   832.598    gl/clk_out1
    SLICE_X53Y88         FDCE                                         r  gl/state_reg[1]_rep/C
                         clock pessimism              0.398   832.997    
                         clock uncertainty           -0.279   832.718    
    SLICE_X53Y88         FDCE (Setup_fdce_C_D)        0.029   832.747    gl/state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        832.747    
                         arrival time                        -836.480    
  -------------------------------------------------------------------
                         slack                                 -3.734    

Slack (VIOLATED) :        -3.719ns  (required time - arrival time)
  Source:                 buttons/debBD/PB_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            gl/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.119ns  (clk_out1_vgaCLKDIV rise@834.155ns - clk_out2_vgaCLKDIV rise@834.036ns)
  Data Path Delay:        3.437ns  (logic 0.828ns (24.094%)  route 2.609ns (75.906%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 832.600 - 834.155 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 833.082 - 834.036 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                    834.036   834.036 r  
    W5                                                0.000   834.036 r  clk (IN)
                         net (fo=0)                   0.000   834.036    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   835.494 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   836.727    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   829.766 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   831.428    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   831.524 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.558   833.082    buttons/debBD/clk_out2
    SLICE_X57Y92         FDRE                                         r  buttons/debBD/PB_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.456   833.538 r  buttons/debBD/PB_cnt_reg[5]/Q
                         net (fo=2, routed)           0.939   834.477    buttons/debBD/PB_cnt_reg[5]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124   834.601 f  buttons/debBD/PB_state_i_5__1/O
                         net (fo=4, routed)           0.690   835.291    gl/PB_state_i_5__1_n_0_alias
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.124   835.415 f  gl/state[2]_i_6_comp_1/O
                         net (fo=4, routed)           0.980   836.394    gl/downTimer_reg[18]_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I5_O)        0.124   836.518 r  gl/state[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000   836.518    gl/state[0]_i_1_n_0
    SLICE_X52Y92         FDPE                                         r  gl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                    834.155   834.155 r  
    W5                                                0.000   834.155 r  clk (IN)
                         net (fo=0)                   0.000   834.155    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   835.543 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   836.705    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   829.487 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   831.069    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   831.160 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.441   832.600    gl/clk_out1
    SLICE_X52Y92         FDPE                                         r  gl/state_reg[0]/C
                         clock pessimism              0.398   832.998    
                         clock uncertainty           -0.279   832.720    
    SLICE_X52Y92         FDPE (Setup_fdpe_C_D)        0.079   832.799    gl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        832.799    
                         arrival time                        -836.518    
  -------------------------------------------------------------------
                         slack                                 -3.719    

Slack (VIOLATED) :        -3.595ns  (required time - arrival time)
  Source:                 buttons/debBL/PB_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            gl/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.119ns  (clk_out1_vgaCLKDIV rise@834.155ns - clk_out2_vgaCLKDIV rise@834.036ns)
  Data Path Delay:        3.263ns  (logic 0.828ns (25.376%)  route 2.435ns (74.624%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 832.598 - 834.155 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 833.081 - 834.036 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                    834.036   834.036 r  
    W5                                                0.000   834.036 r  clk (IN)
                         net (fo=0)                   0.000   834.036    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   835.494 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   836.727    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   829.766 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   831.428    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   831.524 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.557   833.081    buttons/debBL/clk_out2
    SLICE_X55Y89         FDRE                                         r  buttons/debBL/PB_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.456   833.537 f  buttons/debBL/PB_cnt_reg[1]/Q
                         net (fo=2, routed)           0.847   834.384    buttons/debBL/PB_cnt_reg[1]
    SLICE_X50Y90         LUT4 (Prop_lut4_I0_O)        0.124   834.508 r  buttons/debBL/PB_state_i_4/O
                         net (fo=3, routed)           0.763   835.271    buttons/debBL/PB_state_i_4_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I2_O)        0.124   835.395 f  buttons/debBL/state[2]_i_5/O
                         net (fo=5, routed)           0.825   836.220    gl/left
    SLICE_X51Y88         LUT6 (Prop_lut6_I5_O)        0.124   836.344 r  gl/state[1]_i_1_comp_2/O
                         net (fo=1, routed)           0.000   836.344    gl/state[1]_i_1_n_0
    SLICE_X51Y88         FDCE                                         r  gl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                    834.155   834.155 r  
    W5                                                0.000   834.155 r  clk (IN)
                         net (fo=0)                   0.000   834.155    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   835.543 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   836.705    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   829.487 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   831.069    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   831.160 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.439   832.598    gl/clk_out1
    SLICE_X51Y88         FDCE                                         r  gl/state_reg[1]/C
                         clock pessimism              0.398   832.997    
                         clock uncertainty           -0.279   832.718    
    SLICE_X51Y88         FDCE (Setup_fdce_C_D)        0.031   832.749    gl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        832.749    
                         arrival time                        -836.344    
  -------------------------------------------------------------------
                         slack                                 -3.595    

Slack (VIOLATED) :        -3.565ns  (required time - arrival time)
  Source:                 buttons/debBR/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            gl/state_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.119ns  (clk_out1_vgaCLKDIV rise@834.155ns - clk_out2_vgaCLKDIV rise@834.036ns)
  Data Path Delay:        3.234ns  (logic 0.890ns (27.520%)  route 2.344ns (72.480%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 832.598 - 834.155 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 833.080 - 834.036 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                    834.036   834.036 r  
    W5                                                0.000   834.036 r  clk (IN)
                         net (fo=0)                   0.000   834.036    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   835.494 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   836.727    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   829.766 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   831.428    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   831.524 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.556   833.080    buttons/debBR/clk_out2
    SLICE_X52Y88         FDRE                                         r  buttons/debBR/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.518   833.598 f  buttons/debBR/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.719   834.317    buttons/debBR/PB_cnt_reg[7]
    SLICE_X52Y91         LUT4 (Prop_lut4_I2_O)        0.124   834.441 r  buttons/debBR/PB_state_i_5__0/O
                         net (fo=2, routed)           0.653   835.094    buttons/debBR/PB_state_i_5__0_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.124   835.218 f  buttons/debBR/state[2]_i_4/O
                         net (fo=6, routed)           0.972   836.190    gl/right
    SLICE_X53Y88         LUT6 (Prop_lut6_I3_O)        0.124   836.314 r  gl/state[1]_rep_i_1__0_comp_2/O
                         net (fo=1, routed)           0.000   836.314    gl/state[1]_rep_i_1__0_n_0
    SLICE_X53Y88         FDCE                                         r  gl/state_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                    834.155   834.155 r  
    W5                                                0.000   834.155 r  clk (IN)
                         net (fo=0)                   0.000   834.155    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   835.543 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   836.705    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   829.487 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   831.069    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   831.160 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.439   832.598    gl/clk_out1
    SLICE_X53Y88         FDCE                                         r  gl/state_reg[1]_rep__0/C
                         clock pessimism              0.398   832.997    
                         clock uncertainty           -0.279   832.718    
    SLICE_X53Y88         FDCE (Setup_fdce_C_D)        0.031   832.749    gl/state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        832.749    
                         arrival time                        -836.314    
  -------------------------------------------------------------------
                         slack                                 -3.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 buttons/debBU/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            gl/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.231ns (28.066%)  route 0.592ns (71.934%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.566    -0.615    buttons/debBU/clk_out2
    SLICE_X57Y93         FDRE                                         r  buttons/debBU/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  buttons/debBU/PB_state_reg/Q
                         net (fo=4, routed)           0.299    -0.176    buttons/debBU/PB_state_reg_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.131 f  buttons/debBU/state[2]_i_3/O
                         net (fo=1, routed)           0.294     0.163    gl/up
    SLICE_X52Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.208 r  gl/state[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     0.208    gl/state[0]_i_1_n_0
    SLICE_X52Y92         FDPE                                         r  gl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.833    -0.856    gl/clk_out1
    SLICE_X52Y92         FDPE                                         r  gl/state_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.279    -0.022    
    SLICE_X52Y92         FDPE (Hold_fdpe_C_D)         0.121     0.099    gl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 buttons/debBL/PB_cnt_reg[13]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            gl/state_reg[1]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.276ns (32.560%)  route 0.572ns (67.440%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.562    -0.619    buttons/debBL/clk_out2
    SLICE_X55Y88         FDRE                                         r  buttons/debBL/PB_cnt_reg[13]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  buttons/debBL/PB_cnt_reg[13]_replica/Q
                         net (fo=2, routed)           0.226    -0.252    buttons/debBL/PB_cnt_reg[13]_repN
    SLICE_X50Y89         LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  buttons/debBL/state[2]_i_5_comp/O
                         net (fo=1, routed)           0.200    -0.007    gl/left_repN_alias
    SLICE_X50Y89         LUT6 (Prop_lut6_I4_O)        0.045     0.038 r  gl/state[1]_i_8_comp_8/O
                         net (fo=1, routed)           0.145     0.183    gl/state[1]_i_8_n_0_repN_2
    SLICE_X50Y88         LUT6 (Prop_lut6_I3_O)        0.045     0.228 r  gl/state[1]_rep_i_1__1_comp/O
                         net (fo=1, routed)           0.000     0.228    gl/state[1]_rep_i_1__1_n_0
    SLICE_X50Y88         FDCE                                         r  gl/state_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.832    -0.857    gl/clk_out1
    SLICE_X50Y88         FDCE                                         r  gl/state_reg[1]_rep__1/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.279    -0.023    
    SLICE_X50Y88         FDCE (Hold_fdce_C_D)         0.121     0.098    gl/state_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 buttons/debBU/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            gl/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.276ns (33.070%)  route 0.559ns (66.930%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.566    -0.615    buttons/debBU/clk_out2
    SLICE_X57Y93         FDRE                                         r  buttons/debBU/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.474 f  buttons/debBU/PB_state_reg/Q
                         net (fo=4, routed)           0.307    -0.167    buttons/debBU/PB_state_reg_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.122 r  buttons/debBU/state[2]_i_3_replica/O
                         net (fo=1, routed)           0.109    -0.013    buttons/debBU/up_repN
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.045     0.032 r  buttons/debBU/state[2]_i_2_comp_1/O
                         net (fo=1, routed)           0.143     0.174    gl/state_reg[2]_1
    SLICE_X55Y92         LUT6 (Prop_lut6_I4_O)        0.045     0.219 r  gl/state[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     0.219    gl/state[2]_i_1_n_0
    SLICE_X55Y92         FDCE                                         r  gl/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.833    -0.856    gl/clk_out1
    SLICE_X55Y92         FDCE                                         r  gl/state_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.279    -0.022    
    SLICE_X55Y92         FDCE (Hold_fdce_C_D)         0.091     0.069    gl/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 buttons/debBD/PB_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            gl/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.276ns (31.671%)  route 0.595ns (68.329%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.565    -0.616    buttons/debBD/clk_out2
    SLICE_X57Y90         FDRE                                         r  buttons/debBD/PB_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  buttons/debBD/PB_cnt_reg[2]/Q
                         net (fo=2, routed)           0.177    -0.299    buttons/debBD/PB_cnt_reg[2]
    SLICE_X55Y89         LUT4 (Prop_lut4_I3_O)        0.045    -0.254 f  buttons/debBD/PB_state_i_4__1/O
                         net (fo=4, routed)           0.213    -0.041    gl/PB_state_i_4__1_n_0_alias
    SLICE_X55Y88         LUT6 (Prop_lut6_I1_O)        0.045     0.004 f  gl/state[2]_i_6_comp_1/O
                         net (fo=4, routed)           0.206     0.210    gl/downTimer_reg[18]_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I2_O)        0.045     0.255 r  gl/state[1]_i_1_comp_2/O
                         net (fo=1, routed)           0.000     0.255    gl/state[1]_i_1_n_0
    SLICE_X51Y88         FDCE                                         r  gl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.832    -0.857    gl/clk_out1
    SLICE_X51Y88         FDCE                                         r  gl/state_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.279    -0.023    
    SLICE_X51Y88         FDCE (Hold_fdce_C_D)         0.092     0.069    gl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 buttons/debBD/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            gl/state_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.276ns (31.011%)  route 0.614ns (68.989%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.563    -0.618    buttons/debBD/clk_out2
    SLICE_X55Y91         FDRE                                         r  buttons/debBD/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  buttons/debBD/PB_sync_1_reg/Q
                         net (fo=4, routed)           0.255    -0.223    buttons/debBD/PB_sync_1_reg_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.178 r  buttons/debBD/state[2]_i_7/O
                         net (fo=1, routed)           0.167    -0.010    gl/down
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.035 r  gl/state[1]_i_8_comp_5/O
                         net (fo=1, routed)           0.192     0.227    gl/state[1]_i_8_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I4_O)        0.045     0.272 r  gl/state[1]_rep_i_1_comp_1/O
                         net (fo=1, routed)           0.000     0.272    gl/state[1]_rep_i_1_n_0
    SLICE_X53Y88         FDCE                                         r  gl/state_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.832    -0.857    gl/clk_out1
    SLICE_X53Y88         FDCE                                         r  gl/state_reg[1]_rep/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.279    -0.023    
    SLICE_X53Y88         FDCE (Hold_fdce_C_D)         0.091     0.068    gl/state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 buttons/debBD/PB_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Destination:            gl/state_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKDIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out2_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.276ns (30.099%)  route 0.641ns (69.901%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.565    -0.616    buttons/debBD/clk_out2
    SLICE_X57Y90         FDRE                                         r  buttons/debBD/PB_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  buttons/debBD/PB_cnt_reg[2]/Q
                         net (fo=2, routed)           0.177    -0.299    buttons/debBD/PB_cnt_reg[2]
    SLICE_X55Y89         LUT4 (Prop_lut4_I3_O)        0.045    -0.254 f  buttons/debBD/PB_state_i_4__1/O
                         net (fo=4, routed)           0.213    -0.041    gl/PB_state_i_4__1_n_0_alias
    SLICE_X55Y88         LUT6 (Prop_lut6_I1_O)        0.045     0.004 f  gl/state[2]_i_6_comp_1/O
                         net (fo=4, routed)           0.251     0.256    gl/downTimer_reg[18]_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I2_O)        0.045     0.301 r  gl/state[1]_rep_i_1__0_comp_2/O
                         net (fo=1, routed)           0.000     0.301    gl/state[1]_rep_i_1__0_n_0
    SLICE_X53Y88         FDCE                                         r  gl/state_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.832    -0.857    gl/clk_out1
    SLICE_X53Y88         FDCE                                         r  gl/state_reg[1]_rep__0/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.279    -0.023    
    SLICE_X53Y88         FDCE (Hold_fdce_C_D)         0.092     0.069    gl/state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_vgaCLKDIV
  To Clock:  clk_out1_vgaCLKDIV

Setup :            0  Failing Endpoints,  Worst Slack       30.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.684ns  (required time - arrival time)
  Source:                 gl/grid_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[124]_P/PRE
                            (recovery check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        8.216ns  (logic 0.580ns (7.059%)  route 7.636ns (92.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.152 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.736    -0.776    gl/clk_out1
    SLICE_X13Y112        FDRE                                         r  gl/grid_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  gl/grid_reg[124]/Q
                         net (fo=29, routed)          6.951     6.631    gl/grid[124]
    SLICE_X38Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.755 f  gl/grid_reg[124]_LDC_i_1/O
                         net (fo=2, routed)           0.686     7.441    display/grid_reg[124]_P_0
    SLICE_X34Y67         FDPE                                         f  display/grid_reg[124]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.426    38.152    display/clk_out1
    SLICE_X34Y67         FDPE                                         r  display/grid_reg[124]_P/C
                         clock pessimism              0.491    38.642    
                         clock uncertainty           -0.157    38.486    
    SLICE_X34Y67         FDPE (Recov_fdpe_C_PRE)     -0.361    38.125    display/grid_reg[124]_P
  -------------------------------------------------------------------
                         required time                         38.125    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                 30.684    

Slack (MET) :             30.910ns  (required time - arrival time)
  Source:                 gl/grid_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[138]_P/PRE
                            (recovery check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 0.608ns (7.784%)  route 7.203ns (92.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.163 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.726    -0.786    gl/clk_out1
    SLICE_X26Y119        FDRE                                         r  gl/grid_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.330 f  gl/grid_reg[138]/Q
                         net (fo=28, routed)          6.411     6.082    gl/grid[138]
    SLICE_X49Y62         LUT2 (Prop_lut2_I1_O)        0.152     6.234 f  gl/grid_reg[138]_LDC_i_1/O
                         net (fo=2, routed)           0.792     7.025    display/grid_reg[138]_P_0
    SLICE_X49Y62         FDPE                                         f  display/grid_reg[138]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.437    38.163    display/clk_out1
    SLICE_X49Y62         FDPE                                         r  display/grid_reg[138]_P/C
                         clock pessimism              0.491    38.653    
                         clock uncertainty           -0.157    38.497    
    SLICE_X49Y62         FDPE (Recov_fdpe_C_PRE)     -0.561    37.936    display/grid_reg[138]_P
  -------------------------------------------------------------------
                         required time                         37.936    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                 30.910    

Slack (MET) :             30.917ns  (required time - arrival time)
  Source:                 gl/grid_reg[249]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[249]_C/CLR
                            (recovery check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 0.606ns (7.822%)  route 7.142ns (92.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.163 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.735    -0.777    gl/clk_out1
    SLICE_X9Y113         FDRE                                         r  gl/grid_reg[249]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  gl/grid_reg[249]/Q
                         net (fo=27, routed)          6.626     6.305    gl/grid[249]
    SLICE_X14Y61         LUT2 (Prop_lut2_I1_O)        0.150     6.455 f  gl/grid_reg[249]_LDC_i_2/O
                         net (fo=2, routed)           0.516     6.971    display/grid_reg[249]_C_0
    SLICE_X13Y61         FDCE                                         f  display/grid_reg[249]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.437    38.163    display/clk_out1
    SLICE_X13Y61         FDCE                                         r  display/grid_reg[249]_C/C
                         clock pessimism              0.491    38.653    
                         clock uncertainty           -0.157    38.497    
    SLICE_X13Y61         FDCE (Recov_fdce_C_CLR)     -0.609    37.888    display/grid_reg[249]_C
  -------------------------------------------------------------------
                         required time                         37.888    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                 30.917    

Slack (MET) :             31.003ns  (required time - arrival time)
  Source:                 gl/grid_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[124]_C/CLR
                            (recovery check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 0.575ns (7.436%)  route 7.158ns (92.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.153 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.736    -0.776    gl/clk_out1
    SLICE_X13Y112        FDRE                                         r  gl/grid_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.320 r  gl/grid_reg[124]/Q
                         net (fo=29, routed)          6.466     6.147    gl/grid[124]
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.119     6.266 f  gl/grid_reg[124]_LDC_i_2/O
                         net (fo=2, routed)           0.692     6.957    display/grid_reg[124]_C_0
    SLICE_X34Y66         FDCE                                         f  display/grid_reg[124]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.427    38.153    display/clk_out1
    SLICE_X34Y66         FDCE                                         r  display/grid_reg[124]_C/C
                         clock pessimism              0.491    38.643    
                         clock uncertainty           -0.157    38.487    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.527    37.960    display/grid_reg[124]_C
  -------------------------------------------------------------------
                         required time                         37.960    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                 31.003    

Slack (MET) :             31.088ns  (required time - arrival time)
  Source:                 gl/grid_reg[207]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[207]_P/PRE
                            (recovery check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 0.606ns (8.025%)  route 6.945ns (91.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.160 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.805    -0.707    gl/clk_out1
    SLICE_X7Y111         FDRE                                         r  gl/grid_reg[207]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.251 f  gl/grid_reg[207]/Q
                         net (fo=30, routed)          6.310     6.059    gl/grid[207]
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.150     6.209 f  gl/grid_reg[207]_LDC_i_1/O
                         net (fo=2, routed)           0.635     6.845    display/grid_reg[207]_P_0
    SLICE_X31Y57         FDPE                                         f  display/grid_reg[207]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.434    38.160    display/clk_out1
    SLICE_X31Y57         FDPE                                         r  display/grid_reg[207]_P/C
                         clock pessimism              0.491    38.650    
                         clock uncertainty           -0.157    38.494    
    SLICE_X31Y57         FDPE (Recov_fdpe_C_PRE)     -0.561    37.933    display/grid_reg[207]_P
  -------------------------------------------------------------------
                         required time                         37.933    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                 31.088    

Slack (MET) :             31.102ns  (required time - arrival time)
  Source:                 gl/grid_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[270]_P/PRE
                            (recovery check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 0.608ns (7.994%)  route 6.997ns (92.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.149 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.726    -0.786    gl/clk_out1
    SLICE_X13Y128        FDRE                                         r  gl/grid_reg[270]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.330 f  gl/grid_reg[270]/Q
                         net (fo=24, routed)          6.114     5.785    gl/grid[270]
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.152     5.937 f  gl/grid_reg[270]_LDC_i_1/O
                         net (fo=2, routed)           0.883     6.820    display/grid_reg[270]_P_0
    SLICE_X9Y75          FDPE                                         f  display/grid_reg[270]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.423    38.149    display/clk_out1
    SLICE_X9Y75          FDPE                                         r  display/grid_reg[270]_P/C
                         clock pessimism              0.491    38.639    
                         clock uncertainty           -0.157    38.483    
    SLICE_X9Y75          FDPE (Recov_fdpe_C_PRE)     -0.561    37.922    display/grid_reg[270]_P
  -------------------------------------------------------------------
                         required time                         37.922    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                 31.102    

Slack (MET) :             31.171ns  (required time - arrival time)
  Source:                 gl/grid_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[138]_C/CLR
                            (recovery check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 0.606ns (8.081%)  route 6.893ns (91.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.160 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.726    -0.786    gl/clk_out1
    SLICE_X26Y119        FDRE                                         r  gl/grid_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.330 r  gl/grid_reg[138]/Q
                         net (fo=28, routed)          6.417     6.087    gl/grid[138]
    SLICE_X52Y62         LUT2 (Prop_lut2_I1_O)        0.150     6.237 f  gl/grid_reg[138]_LDC_i_2/O
                         net (fo=2, routed)           0.476     6.714    display/grid_reg[138]_C_0
    SLICE_X47Y62         FDCE                                         f  display/grid_reg[138]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.434    38.160    display/clk_out1
    SLICE_X47Y62         FDCE                                         r  display/grid_reg[138]_C/C
                         clock pessimism              0.491    38.650    
                         clock uncertainty           -0.157    38.494    
    SLICE_X47Y62         FDCE (Recov_fdce_C_CLR)     -0.609    37.885    display/grid_reg[138]_C
  -------------------------------------------------------------------
                         required time                         37.885    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                 31.171    

Slack (MET) :             31.174ns  (required time - arrival time)
  Source:                 gl/grid_reg[249]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[249]_P/PRE
                            (recovery check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 0.572ns (7.592%)  route 6.962ns (92.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.163 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.735    -0.777    gl/clk_out1
    SLICE_X9Y113         FDRE                                         r  gl/grid_reg[249]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  gl/grid_reg[249]/Q
                         net (fo=27, routed)          6.367     6.046    gl/grid[249]
    SLICE_X12Y61         LUT2 (Prop_lut2_I1_O)        0.116     6.162 f  gl/grid_reg[249]_LDC_i_1/O
                         net (fo=2, routed)           0.595     6.758    display/grid_reg[249]_P_0
    SLICE_X12Y61         FDPE                                         f  display/grid_reg[249]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.437    38.163    display/clk_out1
    SLICE_X12Y61         FDPE                                         r  display/grid_reg[249]_P/C
                         clock pessimism              0.491    38.653    
                         clock uncertainty           -0.157    38.497    
    SLICE_X12Y61         FDPE (Recov_fdpe_C_PRE)     -0.565    37.932    display/grid_reg[249]_P
  -------------------------------------------------------------------
                         required time                         37.932    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                 31.174    

Slack (MET) :             31.221ns  (required time - arrival time)
  Source:                 gl/grid_reg[207]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[207]_C/CLR
                            (recovery check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 0.606ns (8.125%)  route 6.852ns (91.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.160 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.805    -0.707    gl/clk_out1
    SLICE_X7Y111         FDRE                                         r  gl/grid_reg[207]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  gl/grid_reg[207]/Q
                         net (fo=30, routed)          6.310     6.059    gl/grid[207]
    SLICE_X31Y59         LUT2 (Prop_lut2_I1_O)        0.150     6.209 f  gl/grid_reg[207]_LDC_i_2/O
                         net (fo=2, routed)           0.542     6.752    display/grid_reg[207]_C_0
    SLICE_X30Y57         FDCE                                         f  display/grid_reg[207]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.434    38.160    display/clk_out1
    SLICE_X30Y57         FDCE                                         r  display/grid_reg[207]_C/C
                         clock pessimism              0.491    38.650    
                         clock uncertainty           -0.157    38.494    
    SLICE_X30Y57         FDCE (Recov_fdce_C_CLR)     -0.521    37.973    display/grid_reg[207]_C
  -------------------------------------------------------------------
                         required time                         37.973    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                 31.221    

Slack (MET) :             31.424ns  (required time - arrival time)
  Source:                 gl/grid_reg[157]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[157]_P/PRE
                            (recovery check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKDIV rise@39.722ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 0.608ns (8.338%)  route 6.684ns (91.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.159 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.722    -0.790    gl/clk_out1
    SLICE_X15Y126        FDRE                                         r  gl/grid_reg[157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.456    -0.334 f  gl/grid_reg[157]/Q
                         net (fo=28, routed)          5.866     5.532    gl/grid[157]
    SLICE_X41Y64         LUT2 (Prop_lut2_I1_O)        0.152     5.684 f  gl/grid_reg[157]_LDC_i_1/O
                         net (fo=2, routed)           0.818     6.502    display/grid_reg[157]_P_0
    SLICE_X41Y62         FDPE                                         f  display/grid_reg[157]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.054 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.635    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.726 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.433    38.159    display/clk_out1
    SLICE_X41Y62         FDPE                                         r  display/grid_reg[157]_P/C
                         clock pessimism              0.491    38.649    
                         clock uncertainty           -0.157    38.493    
    SLICE_X41Y62         FDPE (Recov_fdpe_C_PRE)     -0.567    37.926    display/grid_reg[157]_P
  -------------------------------------------------------------------
                         required time                         37.926    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                 31.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 gl/grid_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[70]_P/PRE
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.632%)  route 0.636ns (77.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.644    -0.537    gl/clk_out1
    SLICE_X33Y102        FDRE                                         r  gl/grid_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  gl/grid_reg[70]/Q
                         net (fo=31, routed)          0.476     0.081    gl/grid[70]
    SLICE_X35Y75         LUT2 (Prop_lut2_I1_O)        0.045     0.126 f  gl/grid_reg[70]_LDC_i_1/O
                         net (fo=2, routed)           0.159     0.285    display/grid_reg[70]_P_0
    SLICE_X35Y76         FDPE                                         f  display/grid_reg[70]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.813    -0.876    display/clk_out1
    SLICE_X35Y76         FDPE                                         r  display/grid_reg[70]_P/C
                         clock pessimism              0.503    -0.372    
    SLICE_X35Y76         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.467    display/grid_reg[70]_P
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 gl/grid_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[111]_P/PRE
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.465%)  route 0.723ns (79.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.646    -0.535    gl/clk_out1
    SLICE_X9Y106         FDRE                                         r  gl/grid_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  gl/grid_reg[111]/Q
                         net (fo=29, routed)          0.541     0.148    gl/grid[111]
    SLICE_X13Y82         LUT2 (Prop_lut2_I1_O)        0.045     0.193 f  gl/grid_reg[111]_LDC_i_1/O
                         net (fo=2, routed)           0.181     0.374    display/grid_reg[111]_P_0
    SLICE_X12Y82         FDPE                                         f  display/grid_reg[111]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.825    -0.864    display/clk_out1
    SLICE_X12Y82         FDPE                                         r  display/grid_reg[111]_P/C
                         clock pessimism              0.503    -0.360    
    SLICE_X12Y82         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.431    display/grid_reg[111]_P
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 gl/grid_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[79]_P/PRE
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.209ns (23.167%)  route 0.693ns (76.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.647    -0.534    gl/clk_out1
    SLICE_X10Y101        FDRE                                         r  gl/grid_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.370 f  gl/grid_reg[79]/Q
                         net (fo=29, routed)          0.511     0.141    gl/grid[79]
    SLICE_X14Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.186 f  gl/grid_reg[79]_LDC_i_1/O
                         net (fo=2, routed)           0.183     0.368    display/grid_reg[79]_P_0
    SLICE_X15Y79         FDPE                                         f  display/grid_reg[79]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.822    -0.867    display/clk_out1
    SLICE_X15Y79         FDPE                                         r  display/grid_reg[79]_P/C
                         clock pessimism              0.503    -0.363    
    SLICE_X15Y79         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.458    display/grid_reg[79]_P
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 gl/grid_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[70]_C/CLR
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.190ns (22.096%)  route 0.670ns (77.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.644    -0.537    gl/clk_out1
    SLICE_X33Y102        FDRE                                         r  gl/grid_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  gl/grid_reg[70]/Q
                         net (fo=31, routed)          0.476     0.081    gl/grid[70]
    SLICE_X35Y75         LUT2 (Prop_lut2_I1_O)        0.049     0.130 f  gl/grid_reg[70]_LDC_i_2/O
                         net (fo=2, routed)           0.193     0.323    display/grid_reg[70]_C_0
    SLICE_X34Y76         FDCE                                         f  display/grid_reg[70]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.813    -0.876    display/clk_out1
    SLICE_X34Y76         FDCE                                         r  display/grid_reg[70]_C/C
                         clock pessimism              0.503    -0.372    
    SLICE_X34Y76         FDCE (Remov_fdce_C_CLR)     -0.134    -0.506    display/grid_reg[70]_C
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 gl/grid_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[76]_P/PRE
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.331%)  route 0.729ns (79.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.647    -0.534    gl/clk_out1
    SLICE_X9Y101         FDRE                                         r  gl/grid_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.393 f  gl/grid_reg[76]/Q
                         net (fo=29, routed)          0.556     0.163    gl/grid[76]
    SLICE_X15Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.208 f  gl/grid_reg[76]_LDC_i_1/O
                         net (fo=2, routed)           0.173     0.381    display/grid_reg[76]_P_0
    SLICE_X13Y78         FDPE                                         f  display/grid_reg[76]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.822    -0.868    display/clk_out1
    SLICE_X13Y78         FDPE                                         r  display/grid_reg[76]_P/C
                         clock pessimism              0.503    -0.364    
    SLICE_X13Y78         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.459    display/grid_reg[76]_P
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 gl/grid_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[73]_P/PRE
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.209ns (22.114%)  route 0.736ns (77.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.643    -0.538    gl/clk_out1
    SLICE_X30Y103        FDRE                                         r  gl/grid_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  gl/grid_reg[73]/Q
                         net (fo=27, routed)          0.601     0.227    gl/grid[73]
    SLICE_X33Y71         LUT2 (Prop_lut2_I1_O)        0.045     0.272 f  gl/grid_reg[73]_LDC_i_1/O
                         net (fo=2, routed)           0.135     0.407    display/grid_reg[73]_P_0
    SLICE_X32Y71         FDPE                                         f  display/grid_reg[73]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.817    -0.872    display/clk_out1
    SLICE_X32Y71         FDPE                                         r  display/grid_reg[73]_P/C
                         clock pessimism              0.503    -0.368    
    SLICE_X32Y71         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.463    display/grid_reg[73]_P
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 gl/grid_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[116]_P/PRE
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.186ns (19.345%)  route 0.775ns (80.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.644    -0.537    gl/clk_out1
    SLICE_X11Y110        FDRE                                         r  gl/grid_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  gl/grid_reg[116]/Q
                         net (fo=29, routed)          0.650     0.254    gl/grid[116]
    SLICE_X29Y74         LUT2 (Prop_lut2_I1_O)        0.045     0.299 f  gl/grid_reg[116]_LDC_i_1/O
                         net (fo=2, routed)           0.125     0.425    display/grid_reg[116]_P_0
    SLICE_X29Y73         FDPE                                         f  display/grid_reg[116]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.816    -0.874    display/clk_out1
    SLICE_X29Y73         FDPE                                         r  display/grid_reg[116]_P/C
                         clock pessimism              0.503    -0.370    
    SLICE_X29Y73         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.465    display/grid_reg[116]_P
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 gl/grid_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[242]_C/CLR
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.956%)  route 0.795ns (81.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.643    -0.538    gl/clk_out1
    SLICE_X18Y112        FDRE                                         r  gl/grid_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  gl/grid_reg[242]/Q
                         net (fo=27, routed)          0.605     0.208    gl/grid[242]
    SLICE_X13Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.253 f  gl/grid_reg[242]_LDC_i_2/O
                         net (fo=2, routed)           0.190     0.443    display/grid_reg[242]_C_0
    SLICE_X13Y64         FDCE                                         f  display/grid_reg[242]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.828    -0.861    display/clk_out1
    SLICE_X13Y64         FDCE                                         r  display/grid_reg[242]_C/C
                         clock pessimism              0.503    -0.357    
    SLICE_X13Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    display/grid_reg[242]_C
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 gl/grid_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[111]_C/CLR
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.189ns (20.573%)  route 0.730ns (79.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.646    -0.535    gl/clk_out1
    SLICE_X9Y106         FDRE                                         r  gl/grid_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  gl/grid_reg[111]/Q
                         net (fo=29, routed)          0.541     0.148    gl/grid[111]
    SLICE_X13Y82         LUT2 (Prop_lut2_I1_O)        0.048     0.196 f  gl/grid_reg[111]_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.384    display/grid_reg[111]_C_0
    SLICE_X13Y81         FDCE                                         f  display/grid_reg[111]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.824    -0.865    display/clk_out1
    SLICE_X13Y81         FDCE                                         r  display/grid_reg[111]_C/C
                         clock pessimism              0.503    -0.361    
    SLICE_X13Y81         FDCE (Remov_fdce_C_CLR)     -0.154    -0.515    display/grid_reg[111]_C
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 gl/grid_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[115]_P/PRE
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKDIV rise@0.000ns - clk_out1_vgaCLKDIV rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.186ns (18.205%)  route 0.836ns (81.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.643    -0.538    gl/clk_out1
    SLICE_X26Y107        FDRE                                         r  gl/grid_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  gl/grid_reg[115]/Q
                         net (fo=29, routed)          0.654     0.257    gl/grid[115]
    SLICE_X11Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.302 f  gl/grid_reg[115]_LDC_i_1/O
                         net (fo=2, routed)           0.181     0.484    display/grid_reg[115]_P_0
    SLICE_X10Y76         FDPE                                         f  display/grid_reg[115]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.818    -0.871    display/clk_out1
    SLICE_X10Y76         FDPE                                         r  display/grid_reg[115]_P/C
                         clock pessimism              0.503    -0.367    
    SLICE_X10Y76         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.438    display/grid_reg[115]_P
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.922    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           233 Endpoints
Min Delay           233 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[213]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.010ns  (logic 1.603ns (9.423%)  route 15.407ns (90.577%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        14.720    16.173    gl/clr_IBUF
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.150    16.323 f  gl/grid_reg[213]_LDC_i_2/O
                         net (fo=2, routed)           0.687    17.010    display/grid_reg[213]_C_0
    SLICE_X34Y59         LDCE                                         f  display/grid_reg[213]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[212]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.978ns  (logic 1.577ns (9.287%)  route 15.402ns (90.713%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        14.720    16.173    gl/clr_IBUF
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.124    16.297 f  gl/grid_reg[212]_LDC_i_2/O
                         net (fo=2, routed)           0.682    16.978    display/grid_reg[212]_C_0
    SLICE_X32Y61         LDCE                                         f  display/grid_reg[212]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[205]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.334ns  (logic 1.603ns (9.813%)  route 14.731ns (90.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.766    15.219    gl/clr_IBUF
    SLICE_X36Y65         LUT2 (Prop_lut2_I0_O)        0.150    15.369 f  gl/grid_reg[205]_LDC_i_2/O
                         net (fo=2, routed)           0.965    16.334    display/grid_reg[205]_C_0
    SLICE_X31Y63         LDCE                                         f  display/grid_reg[205]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[49]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.231ns  (logic 1.606ns (9.894%)  route 14.625ns (90.106%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.847    15.300    gl/clr_IBUF
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.153    15.453 f  gl/grid_reg[49]_LDC_i_2/O
                         net (fo=2, routed)           0.778    16.231    display/grid_reg[49]_C_0
    SLICE_X39Y68         LDCE                                         f  display/grid_reg[49]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[214]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.896ns  (logic 1.577ns (9.920%)  route 14.319ns (90.080%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.674    15.127    gl/clr_IBUF
    SLICE_X32Y62         LUT2 (Prop_lut2_I0_O)        0.124    15.251 f  gl/grid_reg[214]_LDC_i_2/O
                         net (fo=2, routed)           0.644    15.896    display/grid_reg[214]_C_0
    SLICE_X32Y62         LDCE                                         f  display/grid_reg[214]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[202]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.873ns  (logic 1.577ns (9.934%)  route 14.296ns (90.066%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.766    15.219    gl/clr_IBUF
    SLICE_X36Y65         LUT2 (Prop_lut2_I0_O)        0.124    15.343 f  gl/grid_reg[202]_LDC_i_2/O
                         net (fo=2, routed)           0.530    15.873    display/grid_reg[202]_C_0
    SLICE_X39Y65         LDCE                                         f  display/grid_reg[202]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[217]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.873ns  (logic 1.603ns (10.098%)  route 14.270ns (89.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.674    15.127    gl/clr_IBUF
    SLICE_X32Y62         LUT2 (Prop_lut2_I0_O)        0.150    15.277 f  gl/grid_reg[217]_LDC_i_2/O
                         net (fo=2, routed)           0.596    15.873    display/grid_reg[217]_C_0
    SLICE_X33Y62         LDCE                                         f  display/grid_reg[217]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[124]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.833ns  (logic 1.605ns (10.136%)  route 14.228ns (89.864%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.537    14.990    gl/clr_IBUF
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.152    15.142 f  gl/grid_reg[124]_LDC_i_2/O
                         net (fo=2, routed)           0.692    15.833    display/grid_reg[124]_C_0
    SLICE_X35Y66         LDCE                                         f  display/grid_reg[124]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[125]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.702ns  (logic 1.605ns (10.221%)  route 14.097ns (89.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.549    15.002    gl/clr_IBUF
    SLICE_X38Y67         LUT2 (Prop_lut2_I0_O)        0.152    15.154 f  gl/grid_reg[125]_LDC_i_2/O
                         net (fo=2, routed)           0.549    15.702    display/grid_reg[125]_C_0
    SLICE_X39Y66         LDCE                                         f  display/grid_reg[125]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[182]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.665ns  (logic 1.603ns (10.232%)  route 14.063ns (89.768%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        12.826    14.279    gl/clr_IBUF
    SLICE_X45Y64         LUT2 (Prop_lut2_I0_O)        0.150    14.429 f  gl/grid_reg[182]_LDC_i_2/O
                         net (fo=2, routed)           1.236    15.665    display/grid_reg[182]_C_0
    SLICE_X45Y61         LDCE                                         f  display/grid_reg[182]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score7Seg/digitSelect_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score7Seg/digitSelect_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.855%)  route 0.180ns (49.145%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE                         0.000     0.000 r  score7Seg/digitSelect_reg[1]/C
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score7Seg/digitSelect_reg[1]/Q
                         net (fo=18, routed)          0.124     0.265    score7Seg/Q[1]
    SLICE_X46Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.310 r  score7Seg/digitSelect[1]_i_1/O
                         net (fo=1, routed)           0.056     0.366    score7Seg/digitSelect[1]_i_1_n_0
    SLICE_X47Y49         FDCE                                         r  score7Seg/digitSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score7Seg/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score7Seg/digitSelect_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDCE                         0.000     0.000 r  score7Seg/digitSelect_reg[0]/C
    SLICE_X46Y51         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  score7Seg/digitSelect_reg[0]/Q
                         net (fo=19, routed)          0.200     0.364    score7Seg/Q[0]
    SLICE_X46Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.409 r  score7Seg/digitSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     0.409    score7Seg/digitSelect[0]_i_1_n_0
    SLICE_X46Y51         FDCE                                         r  score7Seg/digitSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[234]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 0.266ns (15.703%)  route 1.428ns (84.297%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.238     1.459    gl/clr_IBUF
    SLICE_X15Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.504 f  gl/grid_reg[234]_LDC_i_2/O
                         net (fo=2, routed)           0.189     1.694    display/grid_reg[234]_C_0
    SLICE_X15Y59         LDCE                                         f  display/grid_reg[234]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[235]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 0.263ns (15.471%)  route 1.437ns (84.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.238     1.459    gl/clr_IBUF
    SLICE_X15Y58         LUT2 (Prop_lut2_I0_O)        0.042     1.501 f  gl/grid_reg[235]_LDC_i_2/O
                         net (fo=2, routed)           0.198     1.700    display/grid_reg[235]_C_0
    SLICE_X14Y57         LDCE                                         f  display/grid_reg[235]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[230]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 0.266ns (15.305%)  route 1.472ns (84.695%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.348     1.569    gl/clr_IBUF
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.614 f  gl/grid_reg[230]_LDC_i_2/O
                         net (fo=2, routed)           0.124     1.738    display/grid_reg[230]_C_0
    SLICE_X12Y58         LDCE                                         f  display/grid_reg[230]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[233]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 0.265ns (14.494%)  route 1.563ns (85.506%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.345     1.566    gl/clr_IBUF
    SLICE_X13Y59         LUT2 (Prop_lut2_I0_O)        0.044     1.610 f  gl/grid_reg[233]_LDC_i_2/O
                         net (fo=2, routed)           0.218     1.828    display/grid_reg[233]_C_0
    SLICE_X13Y57         LDCE                                         f  display/grid_reg[233]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[232]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 0.266ns (14.367%)  route 1.585ns (85.633%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.345     1.566    gl/clr_IBUF
    SLICE_X13Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.611 f  gl/grid_reg[232]_LDC_i_2/O
                         net (fo=2, routed)           0.240     1.851    display/grid_reg[232]_C_0
    SLICE_X15Y60         LDCE                                         f  display/grid_reg[232]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[231]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 0.266ns (14.323%)  route 1.591ns (85.677%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.348     1.569    gl/clr_IBUF
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.614 f  gl/grid_reg[231]_LDC_i_2/O
                         net (fo=2, routed)           0.243     1.857    display/grid_reg[231]_C_0
    SLICE_X11Y59         LDCE                                         f  display/grid_reg[231]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[249]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 0.267ns (13.969%)  route 1.644ns (86.031%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.446     1.667    gl/clr_IBUF
    SLICE_X14Y61         LUT2 (Prop_lut2_I0_O)        0.046     1.713 f  gl/grid_reg[249]_LDC_i_2/O
                         net (fo=2, routed)           0.198     1.911    display/grid_reg[249]_C_0
    SLICE_X15Y61         LDCE                                         f  display/grid_reg[249]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[248]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 0.266ns (13.378%)  route 1.722ns (86.622%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.446     1.667    gl/clr_IBUF
    SLICE_X14Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.712 f  gl/grid_reg[248]_LDC_i_2/O
                         net (fo=2, routed)           0.276     1.988    display/grid_reg[248]_C_0
    SLICE_X13Y63         LDCE                                         f  display/grid_reg[248]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_vgaCLKDIV
  To Clock:  

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gl/score_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.637ns  (logic 8.361ns (33.936%)  route 16.276ns (66.064%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT4=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.542    -0.970    gl/clk_out1
    SLICE_X40Y80         FDRE                                         r  gl/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  gl/score_reg[8]/Q
                         net (fo=30, routed)          2.800     2.286    gl/score[8]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124     2.410 r  gl/i___1_carry__1_i_11/O
                         net (fo=3, routed)           0.290     2.700    gl/i___1_carry__1_i_11_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.119     2.819 r  gl/i___1_carry__1_i_3/O
                         net (fo=2, routed)           1.130     3.950    gl/score_reg[4]_0[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.332     4.282 r  gl/i___1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.282    score7Seg/digit0_inferred__0/i___1_carry__2_1[1]
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.815 r  score7Seg/digit0_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.815    score7Seg/digit0_inferred__0/i___1_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.054 r  score7Seg/digit0_inferred__0/i___1_carry__2/O[2]
                         net (fo=17, routed)          1.294     6.347    score7Seg/score_reg[8][0]
    SLICE_X40Y51         LUT3 (Prop_lut3_I2_O)        0.301     6.648 r  score7Seg/i___50_carry_i_1/O
                         net (fo=1, routed)           0.697     7.345    score7Seg/i___50_carry_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.730 r  score7Seg/digit0_inferred__0/i___50_carry/CO[3]
                         net (fo=1, routed)           0.001     7.731    score7Seg/digit0_inferred__0/i___50_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.065 r  score7Seg/digit0_inferred__0/i___50_carry__0/O[1]
                         net (fo=3, routed)           0.818     8.882    gl/digit0_inferred__0/i___74_carry__1[1]
    SLICE_X40Y50         LUT4 (Prop_lut4_I1_O)        0.303     9.185 r  gl/i___74_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.185    score7Seg/seg_OBUF[1]_inst_i_5_0[0]
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.721 r  score7Seg/digit0_inferred__0/i___74_carry__1/CO[2]
                         net (fo=7, routed)           0.788    10.509    score7Seg/digit0_inferred__0/i___74_carry__1_n_1
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.339    10.848 r  score7Seg/seg_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.056    11.904    score7Seg/seg_OBUF[6]_inst_i_33_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.328    12.232 r  score7Seg/seg_OBUF[6]_inst_i_31/O
                         net (fo=5, routed)           1.018    13.250    score7Seg/seg_OBUF[6]_inst_i_31_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124    13.374 r  score7Seg/seg_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.157    14.531    score7Seg/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.655 f  score7Seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=8, routed)           1.015    15.670    score7Seg/score_reg[13]_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.794 r  score7Seg/seg_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.927    16.721    gl/seg[3]
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    16.845 r  gl/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.286    20.131    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    23.667 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.667    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/score_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.578ns  (logic 8.329ns (33.889%)  route 16.249ns (66.111%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT4=1 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.542    -0.970    gl/clk_out1
    SLICE_X40Y80         FDRE                                         r  gl/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  gl/score_reg[8]/Q
                         net (fo=30, routed)          2.800     2.286    gl/score[8]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124     2.410 r  gl/i___1_carry__1_i_11/O
                         net (fo=3, routed)           0.290     2.700    gl/i___1_carry__1_i_11_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.119     2.819 r  gl/i___1_carry__1_i_3/O
                         net (fo=2, routed)           1.130     3.950    gl/score_reg[4]_0[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.332     4.282 r  gl/i___1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.282    score7Seg/digit0_inferred__0/i___1_carry__2_1[1]
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.815 r  score7Seg/digit0_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.815    score7Seg/digit0_inferred__0/i___1_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.054 r  score7Seg/digit0_inferred__0/i___1_carry__2/O[2]
                         net (fo=17, routed)          1.294     6.347    score7Seg/score_reg[8][0]
    SLICE_X40Y51         LUT3 (Prop_lut3_I2_O)        0.301     6.648 r  score7Seg/i___50_carry_i_1/O
                         net (fo=1, routed)           0.697     7.345    score7Seg/i___50_carry_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.730 r  score7Seg/digit0_inferred__0/i___50_carry/CO[3]
                         net (fo=1, routed)           0.001     7.731    score7Seg/digit0_inferred__0/i___50_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.065 r  score7Seg/digit0_inferred__0/i___50_carry__0/O[1]
                         net (fo=3, routed)           0.818     8.882    gl/digit0_inferred__0/i___74_carry__1[1]
    SLICE_X40Y50         LUT4 (Prop_lut4_I1_O)        0.303     9.185 r  gl/i___74_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.185    score7Seg/seg_OBUF[1]_inst_i_5_0[0]
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.721 r  score7Seg/digit0_inferred__0/i___74_carry__1/CO[2]
                         net (fo=7, routed)           0.788    10.509    score7Seg/digit0_inferred__0/i___74_carry__1_n_1
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.339    10.848 r  score7Seg/seg_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.056    11.904    score7Seg/seg_OBUF[6]_inst_i_33_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.328    12.232 r  score7Seg/seg_OBUF[6]_inst_i_31/O
                         net (fo=5, routed)           1.018    13.250    score7Seg/seg_OBUF[6]_inst_i_31_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124    13.374 r  score7Seg/seg_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.157    14.531    score7Seg/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.655 f  score7Seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=8, routed)           1.083    15.738    score7Seg/score_reg[13]_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.862 r  score7Seg/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.650    16.513    gl/seg[5]
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.124    16.637 r  gl/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.467    20.104    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    23.609 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.609    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/score_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.556ns  (logic 8.336ns (33.945%)  route 16.220ns (66.055%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT4=1 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.542    -0.970    gl/clk_out1
    SLICE_X40Y80         FDRE                                         r  gl/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  gl/score_reg[8]/Q
                         net (fo=30, routed)          2.800     2.286    gl/score[8]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124     2.410 r  gl/i___1_carry__1_i_11/O
                         net (fo=3, routed)           0.290     2.700    gl/i___1_carry__1_i_11_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.119     2.819 r  gl/i___1_carry__1_i_3/O
                         net (fo=2, routed)           1.130     3.950    gl/score_reg[4]_0[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.332     4.282 r  gl/i___1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.282    score7Seg/digit0_inferred__0/i___1_carry__2_1[1]
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.815 r  score7Seg/digit0_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.815    score7Seg/digit0_inferred__0/i___1_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.054 r  score7Seg/digit0_inferred__0/i___1_carry__2/O[2]
                         net (fo=17, routed)          1.294     6.347    score7Seg/score_reg[8][0]
    SLICE_X40Y51         LUT3 (Prop_lut3_I2_O)        0.301     6.648 r  score7Seg/i___50_carry_i_1/O
                         net (fo=1, routed)           0.697     7.345    score7Seg/i___50_carry_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.730 r  score7Seg/digit0_inferred__0/i___50_carry/CO[3]
                         net (fo=1, routed)           0.001     7.731    score7Seg/digit0_inferred__0/i___50_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.065 r  score7Seg/digit0_inferred__0/i___50_carry__0/O[1]
                         net (fo=3, routed)           0.818     8.882    gl/digit0_inferred__0/i___74_carry__1[1]
    SLICE_X40Y50         LUT4 (Prop_lut4_I1_O)        0.303     9.185 r  gl/i___74_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.185    score7Seg/seg_OBUF[1]_inst_i_5_0[0]
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.721 r  score7Seg/digit0_inferred__0/i___74_carry__1/CO[2]
                         net (fo=7, routed)           0.788    10.509    score7Seg/digit0_inferred__0/i___74_carry__1_n_1
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.339    10.848 r  score7Seg/seg_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.056    11.904    score7Seg/seg_OBUF[6]_inst_i_33_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.328    12.232 r  score7Seg/seg_OBUF[6]_inst_i_31/O
                         net (fo=5, routed)           1.018    13.250    score7Seg/seg_OBUF[6]_inst_i_31_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124    13.374 r  score7Seg/seg_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.157    14.531    score7Seg/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.655 f  score7Seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=8, routed)           1.015    15.670    score7Seg/score_reg[13]_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.794 r  score7Seg/seg_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.924    16.718    gl/seg[3]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    16.842 r  gl/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.233    20.076    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    23.586 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.586    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/score_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.530ns  (logic 8.590ns (35.018%)  route 15.940ns (64.982%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.542    -0.970    gl/clk_out1
    SLICE_X40Y80         FDRE                                         r  gl/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  gl/score_reg[8]/Q
                         net (fo=30, routed)          2.800     2.286    gl/score[8]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124     2.410 r  gl/i___1_carry__1_i_11/O
                         net (fo=3, routed)           0.290     2.700    gl/i___1_carry__1_i_11_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.119     2.819 r  gl/i___1_carry__1_i_3/O
                         net (fo=2, routed)           1.130     3.950    gl/score_reg[4]_0[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.332     4.282 r  gl/i___1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.282    score7Seg/digit0_inferred__0/i___1_carry__2_1[1]
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.815 r  score7Seg/digit0_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.815    score7Seg/digit0_inferred__0/i___1_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.054 r  score7Seg/digit0_inferred__0/i___1_carry__2/O[2]
                         net (fo=17, routed)          1.294     6.347    score7Seg/score_reg[8][0]
    SLICE_X40Y51         LUT3 (Prop_lut3_I2_O)        0.301     6.648 r  score7Seg/i___50_carry_i_1/O
                         net (fo=1, routed)           0.697     7.345    score7Seg/i___50_carry_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.730 r  score7Seg/digit0_inferred__0/i___50_carry/CO[3]
                         net (fo=1, routed)           0.001     7.731    score7Seg/digit0_inferred__0/i___50_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.065 r  score7Seg/digit0_inferred__0/i___50_carry__0/O[1]
                         net (fo=3, routed)           0.818     8.882    gl/digit0_inferred__0/i___74_carry__1[1]
    SLICE_X40Y50         LUT4 (Prop_lut4_I1_O)        0.303     9.185 r  gl/i___74_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.185    score7Seg/seg_OBUF[1]_inst_i_5_0[0]
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.721 r  score7Seg/digit0_inferred__0/i___74_carry__1/CO[2]
                         net (fo=7, routed)           0.788    10.509    score7Seg/digit0_inferred__0/i___74_carry__1_n_1
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.339    10.848 r  score7Seg/seg_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.056    11.904    score7Seg/seg_OBUF[6]_inst_i_33_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.328    12.232 r  score7Seg/seg_OBUF[6]_inst_i_31/O
                         net (fo=5, routed)           1.018    13.250    score7Seg/seg_OBUF[6]_inst_i_31_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124    13.374 r  score7Seg/seg_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.157    14.531    score7Seg/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.655 f  score7Seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=8, routed)           1.064    15.720    score7Seg/score_reg[13]_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I3_O)        0.152    15.872 r  score7Seg/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.693    16.564    gl/seg[2]_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.326    16.890 r  gl/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.135    20.025    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    23.560 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.560    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/score_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.210ns  (logic 8.345ns (34.469%)  route 15.865ns (65.531%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT4=1 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.542    -0.970    gl/clk_out1
    SLICE_X40Y80         FDRE                                         r  gl/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  gl/score_reg[8]/Q
                         net (fo=30, routed)          2.800     2.286    gl/score[8]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124     2.410 r  gl/i___1_carry__1_i_11/O
                         net (fo=3, routed)           0.290     2.700    gl/i___1_carry__1_i_11_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.119     2.819 r  gl/i___1_carry__1_i_3/O
                         net (fo=2, routed)           1.130     3.950    gl/score_reg[4]_0[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.332     4.282 r  gl/i___1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.282    score7Seg/digit0_inferred__0/i___1_carry__2_1[1]
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.815 r  score7Seg/digit0_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.815    score7Seg/digit0_inferred__0/i___1_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.054 r  score7Seg/digit0_inferred__0/i___1_carry__2/O[2]
                         net (fo=17, routed)          1.294     6.347    score7Seg/score_reg[8][0]
    SLICE_X40Y51         LUT3 (Prop_lut3_I2_O)        0.301     6.648 r  score7Seg/i___50_carry_i_1/O
                         net (fo=1, routed)           0.697     7.345    score7Seg/i___50_carry_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.730 r  score7Seg/digit0_inferred__0/i___50_carry/CO[3]
                         net (fo=1, routed)           0.001     7.731    score7Seg/digit0_inferred__0/i___50_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.065 r  score7Seg/digit0_inferred__0/i___50_carry__0/O[1]
                         net (fo=3, routed)           0.818     8.882    gl/digit0_inferred__0/i___74_carry__1[1]
    SLICE_X40Y50         LUT4 (Prop_lut4_I1_O)        0.303     9.185 r  gl/i___74_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.185    score7Seg/seg_OBUF[1]_inst_i_5_0[0]
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.721 r  score7Seg/digit0_inferred__0/i___74_carry__1/CO[2]
                         net (fo=7, routed)           0.788    10.509    score7Seg/digit0_inferred__0/i___74_carry__1_n_1
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.339    10.848 r  score7Seg/seg_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.056    11.904    score7Seg/seg_OBUF[6]_inst_i_33_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.328    12.232 r  score7Seg/seg_OBUF[6]_inst_i_31/O
                         net (fo=5, routed)           1.018    13.250    score7Seg/seg_OBUF[6]_inst_i_31_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124    13.374 r  score7Seg/seg_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.157    14.531    score7Seg/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.655 r  score7Seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=8, routed)           0.732    15.388    score7Seg/score_reg[13]_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    15.512 r  score7Seg/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.947    16.459    gl/seg[4]
    SLICE_X46Y48         LUT6 (Prop_lut6_I3_O)        0.124    16.583 r  gl/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.137    19.720    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    23.240 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.240    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/score_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.129ns  (logic 8.232ns (34.119%)  route 15.896ns (65.881%))
  Logic Levels:           16  (CARRY4=5 LUT3=3 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.542    -0.970    gl/clk_out1
    SLICE_X40Y80         FDRE                                         r  gl/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  gl/score_reg[8]/Q
                         net (fo=30, routed)          2.800     2.286    gl/score[8]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124     2.410 r  gl/i___1_carry__1_i_11/O
                         net (fo=3, routed)           0.290     2.700    gl/i___1_carry__1_i_11_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.119     2.819 r  gl/i___1_carry__1_i_3/O
                         net (fo=2, routed)           1.130     3.950    gl/score_reg[4]_0[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.332     4.282 r  gl/i___1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.282    score7Seg/digit0_inferred__0/i___1_carry__2_1[1]
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.815 r  score7Seg/digit0_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.815    score7Seg/digit0_inferred__0/i___1_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.054 r  score7Seg/digit0_inferred__0/i___1_carry__2/O[2]
                         net (fo=17, routed)          1.294     6.347    score7Seg/score_reg[8][0]
    SLICE_X40Y51         LUT3 (Prop_lut3_I2_O)        0.301     6.648 r  score7Seg/i___50_carry_i_1/O
                         net (fo=1, routed)           0.697     7.345    score7Seg/i___50_carry_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.730 r  score7Seg/digit0_inferred__0/i___50_carry/CO[3]
                         net (fo=1, routed)           0.001     7.731    score7Seg/digit0_inferred__0/i___50_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.065 r  score7Seg/digit0_inferred__0/i___50_carry__0/O[1]
                         net (fo=3, routed)           0.818     8.882    gl/digit0_inferred__0/i___74_carry__1[1]
    SLICE_X40Y50         LUT4 (Prop_lut4_I1_O)        0.303     9.185 r  gl/i___74_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.185    score7Seg/seg_OBUF[1]_inst_i_5_0[0]
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.721 r  score7Seg/digit0_inferred__0/i___74_carry__1/CO[2]
                         net (fo=7, routed)           0.788    10.509    score7Seg/digit0_inferred__0/i___74_carry__1_n_1
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.339    10.848 r  score7Seg/seg_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.056    11.904    score7Seg/seg_OBUF[6]_inst_i_33_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.328    12.232 r  score7Seg/seg_OBUF[6]_inst_i_31/O
                         net (fo=5, routed)           1.018    13.250    score7Seg/seg_OBUF[6]_inst_i_31_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124    13.374 r  score7Seg/seg_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.157    14.531    score7Seg/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.655 r  score7Seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=8, routed)           1.204    15.860    score7Seg/score_reg[13]_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I3_O)        0.124    15.984 r  score7Seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.644    19.627    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    23.159 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.159    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/score_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.043ns  (logic 8.354ns (34.746%)  route 15.689ns (65.254%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT4=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.542    -0.970    gl/clk_out1
    SLICE_X40Y80         FDRE                                         r  gl/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  gl/score_reg[8]/Q
                         net (fo=30, routed)          2.800     2.286    gl/score[8]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.124     2.410 r  gl/i___1_carry__1_i_11/O
                         net (fo=3, routed)           0.290     2.700    gl/i___1_carry__1_i_11_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.119     2.819 r  gl/i___1_carry__1_i_3/O
                         net (fo=2, routed)           1.130     3.950    gl/score_reg[4]_0[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.332     4.282 r  gl/i___1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.282    score7Seg/digit0_inferred__0/i___1_carry__2_1[1]
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.815 r  score7Seg/digit0_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.815    score7Seg/digit0_inferred__0/i___1_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.054 r  score7Seg/digit0_inferred__0/i___1_carry__2/O[2]
                         net (fo=17, routed)          1.294     6.347    score7Seg/score_reg[8][0]
    SLICE_X40Y51         LUT3 (Prop_lut3_I2_O)        0.301     6.648 r  score7Seg/i___50_carry_i_1/O
                         net (fo=1, routed)           0.697     7.345    score7Seg/i___50_carry_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.730 r  score7Seg/digit0_inferred__0/i___50_carry/CO[3]
                         net (fo=1, routed)           0.001     7.731    score7Seg/digit0_inferred__0/i___50_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.065 r  score7Seg/digit0_inferred__0/i___50_carry__0/O[1]
                         net (fo=3, routed)           0.818     8.882    gl/digit0_inferred__0/i___74_carry__1[1]
    SLICE_X40Y50         LUT4 (Prop_lut4_I1_O)        0.303     9.185 r  gl/i___74_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.185    score7Seg/seg_OBUF[1]_inst_i_5_0[0]
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.721 r  score7Seg/digit0_inferred__0/i___74_carry__1/CO[2]
                         net (fo=7, routed)           0.788    10.509    score7Seg/digit0_inferred__0/i___74_carry__1_n_1
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.339    10.848 r  score7Seg/seg_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.284    12.132    score7Seg/seg_OBUF[6]_inst_i_33_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.328    12.460 r  score7Seg/seg_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           0.676    13.136    score7Seg/seg_OBUF[6]_inst_i_32_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.260 r  score7Seg/seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           0.955    14.215    score7Seg/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.339 r  score7Seg/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.092    15.431    score7Seg/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124    15.555 f  score7Seg/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.769    16.323    gl/seg[1]_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    16.447 r  gl/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.097    19.544    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    23.074 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.074    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/x4reg_reg[5]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.952ns  (logic 4.969ns (23.715%)  route 15.983ns (76.285%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.545    -0.967    gl/clk_out1
    SLICE_X33Y83         FDRE                                         r  gl/x4reg_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  gl/x4reg_reg[5]_P/Q
                         net (fo=11, routed)          1.217     0.707    gl/posX4[5]
    SLICE_X30Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.831 r  gl/green_OBUF[3]_inst_i_443/O
                         net (fo=14, routed)          1.221     2.051    gl/green_OBUF[3]_inst_i_443_n_0
    SLICE_X33Y72         LUT5 (Prop_lut5_I3_O)        0.124     2.175 f  gl/blue_OBUF[3]_inst_i_182/O
                         net (fo=18, routed)          4.806     6.981    gl/blue_OBUF[3]_inst_i_182_n_0
    SLICE_X13Y71         LUT4 (Prop_lut4_I1_O)        0.124     7.105 f  gl/red_OBUF[3]_inst_i_512/O
                         net (fo=2, routed)           1.194     8.299    gl/y4reg_reg[2]_P_5
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.423 f  gl/green_OBUF[3]_inst_i_337/O
                         net (fo=2, routed)           0.801     9.224    gl/y2reg_reg[2]_P_4
    SLICE_X15Y74         LUT5 (Prop_lut5_I0_O)        0.124     9.348 r  gl/green_OBUF[3]_inst_i_122/O
                         net (fo=1, routed)           0.545     9.893    gl/green_OBUF[3]_inst_i_122_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.017 r  gl/green_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           1.531    11.548    gl/green_OBUF[3]_inst_i_30_n_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.672 r  gl/green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.724    12.397    gl/green_OBUF[3]_inst_i_6_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.521 r  gl/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.944    16.464    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    19.985 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.985    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/x1reg_reg[4]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.796ns  (logic 5.482ns (26.364%)  route 15.313ns (73.636%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.556    -0.956    gl/clk_out1
    SLICE_X14Y91         FDRE                                         r  gl/x1reg_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  gl/x1reg_reg[4]_P/Q
                         net (fo=23, routed)          1.973     1.535    gl/posX1[4]
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.124     1.659 f  gl/green_OBUF[3]_inst_i_441/O
                         net (fo=13, routed)          2.004     3.663    gl/green_OBUF[3]_inst_i_441_n_0
    SLICE_X35Y69         LUT5 (Prop_lut5_I2_O)        0.150     3.813 r  gl/green_OBUF[3]_inst_i_447/O
                         net (fo=20, routed)          3.273     7.086    gl/green_OBUF[3]_inst_i_447_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.332     7.418 r  gl/red_OBUF[3]_inst_i_650/O
                         net (fo=2, routed)           0.979     8.397    gl/red_OBUF[3]_inst_i_650_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.152     8.549 r  gl/red_OBUF[3]_inst_i_470/O
                         net (fo=1, routed)           0.804     9.354    display/red_OBUF[3]_inst_i_40_1
    SLICE_X45Y70         LUT6 (Prop_lut6_I4_O)        0.332     9.686 r  display/red_OBUF[3]_inst_i_167/O
                         net (fo=1, routed)           0.580    10.266    display/red_OBUF[3]_inst_i_167_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.124    10.390 r  display/red_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           1.023    11.412    display/red_OBUF[3]_inst_i_40_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124    11.536 r  display/red_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.016    12.553    display/red_OBUF[3]_inst_i_7_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I5_O)        0.124    12.677 r  display/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.661    16.337    red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    19.840 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.840    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/x4reg_reg[5]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.676ns  (logic 4.977ns (24.072%)  route 15.699ns (75.928%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.545    -0.967    gl/clk_out1
    SLICE_X33Y83         FDRE                                         r  gl/x4reg_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  gl/x4reg_reg[5]_P/Q
                         net (fo=11, routed)          1.217     0.707    gl/posX4[5]
    SLICE_X30Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.831 r  gl/green_OBUF[3]_inst_i_443/O
                         net (fo=14, routed)          1.221     2.051    gl/green_OBUF[3]_inst_i_443_n_0
    SLICE_X33Y72         LUT5 (Prop_lut5_I3_O)        0.124     2.175 f  gl/blue_OBUF[3]_inst_i_182/O
                         net (fo=18, routed)          4.806     6.981    gl/blue_OBUF[3]_inst_i_182_n_0
    SLICE_X13Y71         LUT4 (Prop_lut4_I1_O)        0.124     7.105 f  gl/red_OBUF[3]_inst_i_512/O
                         net (fo=2, routed)           1.194     8.299    gl/y4reg_reg[2]_P_5
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.423 f  gl/green_OBUF[3]_inst_i_337/O
                         net (fo=2, routed)           0.801     9.224    gl/y2reg_reg[2]_P_4
    SLICE_X15Y74         LUT5 (Prop_lut5_I0_O)        0.124     9.348 r  gl/green_OBUF[3]_inst_i_122/O
                         net (fo=1, routed)           0.545     9.893    gl/green_OBUF[3]_inst_i_122_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.017 r  gl/green_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           1.531    11.548    gl/green_OBUF[3]_inst_i_30_n_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.672 r  gl/green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.724    12.397    gl/green_OBUF[3]_inst_i_6_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.521 r  gl/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.660    16.180    green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    19.709 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.709    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gl/grid_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[70]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.805ns  (logic 0.190ns (23.602%)  route 0.615ns (76.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.644    -0.537    gl/clk_out1
    SLICE_X33Y102        FDRE                                         r  gl/grid_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  gl/grid_reg[70]/Q
                         net (fo=31, routed)          0.476     0.081    gl/grid[70]
    SLICE_X35Y75         LUT2 (Prop_lut2_I1_O)        0.049     0.130 f  gl/grid_reg[70]_LDC_i_2/O
                         net (fo=2, routed)           0.139     0.268    display/grid_reg[70]_C_0
    SLICE_X35Y75         LDCE                                         f  display/grid_reg[70]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/grid_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[242]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.338%)  route 0.776ns (80.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.643    -0.538    gl/clk_out1
    SLICE_X18Y112        FDRE                                         r  gl/grid_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  gl/grid_reg[242]/Q
                         net (fo=27, routed)          0.605     0.208    gl/grid[242]
    SLICE_X13Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.253 f  gl/grid_reg[242]_LDC_i_2/O
                         net (fo=2, routed)           0.171     0.424    display/grid_reg[242]_C_0
    SLICE_X15Y64         LDCE                                         f  display/grid_reg[242]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/grid_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[73]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 0.213ns (21.202%)  route 0.792ns (78.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.643    -0.538    gl/clk_out1
    SLICE_X30Y103        FDRE                                         r  gl/grid_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  gl/grid_reg[73]/Q
                         net (fo=27, routed)          0.601     0.227    gl/grid[73]
    SLICE_X33Y71         LUT2 (Prop_lut2_I1_O)        0.049     0.276 f  gl/grid_reg[73]_LDC_i_2/O
                         net (fo=2, routed)           0.191     0.467    display/grid_reg[73]_C_0
    SLICE_X32Y70         LDCE                                         f  display/grid_reg[73]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/grid_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[110]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.977ns  (logic 0.189ns (19.344%)  route 0.788ns (80.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.674    -0.507    gl/clk_out1
    SLICE_X7Y103         FDRE                                         r  gl/grid_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  gl/grid_reg[110]/Q
                         net (fo=27, routed)          0.590     0.224    gl/grid[110]
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.048     0.272 f  gl/grid_reg[110]_LDC_i_2/O
                         net (fo=2, routed)           0.198     0.470    display/grid_reg[110]_C_0
    SLICE_X8Y79          LDCE                                         f  display/grid_reg[110]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/grid_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[65]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.212ns (20.724%)  route 0.811ns (79.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.643    -0.538    gl/clk_out1
    SLICE_X38Y102        FDRE                                         r  gl/grid_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  gl/grid_reg[65]/Q
                         net (fo=30, routed)          0.569     0.195    gl/grid[65]
    SLICE_X34Y74         LUT2 (Prop_lut2_I1_O)        0.048     0.243 f  gl/grid_reg[65]_LDC_i_2/O
                         net (fo=2, routed)           0.242     0.485    display/grid_reg[65]_C_0
    SLICE_X35Y74         LDCE                                         f  display/grid_reg[65]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/grid_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[111]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.033ns  (logic 0.189ns (18.294%)  route 0.844ns (81.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.646    -0.535    gl/clk_out1
    SLICE_X9Y106         FDRE                                         r  gl/grid_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  gl/grid_reg[111]/Q
                         net (fo=29, routed)          0.541     0.148    gl/grid[111]
    SLICE_X13Y82         LUT2 (Prop_lut2_I1_O)        0.048     0.196 f  gl/grid_reg[111]_LDC_i_2/O
                         net (fo=2, routed)           0.303     0.498    display/grid_reg[111]_C_0
    SLICE_X13Y82         LDCE                                         f  display/grid_reg[111]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/grid_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[116]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.036ns  (logic 0.190ns (18.339%)  route 0.846ns (81.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.644    -0.537    gl/clk_out1
    SLICE_X11Y110        FDRE                                         r  gl/grid_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  gl/grid_reg[116]/Q
                         net (fo=29, routed)          0.650     0.254    gl/grid[116]
    SLICE_X29Y74         LUT2 (Prop_lut2_I1_O)        0.049     0.303 f  gl/grid_reg[116]_LDC_i_2/O
                         net (fo=2, routed)           0.196     0.499    display/grid_reg[116]_C_0
    SLICE_X28Y73         LDCE                                         f  display/grid_reg[116]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/grid_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[76]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.035ns  (logic 0.184ns (17.785%)  route 0.851ns (82.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.647    -0.534    gl/clk_out1
    SLICE_X9Y101         FDRE                                         r  gl/grid_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  gl/grid_reg[76]/Q
                         net (fo=29, routed)          0.674     0.281    gl/grid[76]
    SLICE_X13Y79         LUT2 (Prop_lut2_I1_O)        0.043     0.324 f  gl/grid_reg[76]_LDC_i_2/O
                         net (fo=2, routed)           0.177     0.501    display/grid_reg[76]_C_0
    SLICE_X15Y78         LDCE                                         f  display/grid_reg[76]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/grid_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[79]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.038ns  (logic 0.208ns (20.047%)  route 0.830ns (79.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.647    -0.534    gl/clk_out1
    SLICE_X10Y101        FDRE                                         r  gl/grid_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  gl/grid_reg[79]/Q
                         net (fo=29, routed)          0.645     0.275    gl/grid[79]
    SLICE_X13Y79         LUT2 (Prop_lut2_I1_O)        0.044     0.319 f  gl/grid_reg[79]_LDC_i_2/O
                         net (fo=2, routed)           0.184     0.504    display/grid_reg[79]_C_0
    SLICE_X14Y79         LDCE                                         f  display/grid_reg[79]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gl/grid_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            display/grid_reg[103]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.189ns (17.947%)  route 0.864ns (82.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.645    -0.536    gl/clk_out1
    SLICE_X20Y103        FDRE                                         r  gl/grid_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  gl/grid_reg[103]/Q
                         net (fo=29, routed)          0.672     0.277    gl/grid[103]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.048     0.325 f  gl/grid_reg[103]_LDC_i_2/O
                         net (fo=2, routed)           0.192     0.517    display/grid_reg[103]_C_0
    SLICE_X34Y77         LDCE                                         f  display/grid_reg[103]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vgaCLKDIV
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkDivider/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vgaCLKDIV'  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            clkDivider/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vgaCLKDIV fall edge)
                                                     30.000    30.000 f  
    W5                                                0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    30.414 f  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    30.894    clkDivider/inst/clk_in1_vgaCLKDIV
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    27.752 f  clkDivider/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    28.282    clkDivider/inst/clkfbout_vgaCLKDIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.311 f  clkDivider/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    29.127    clkDivider/inst/clkfbout_buf_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clkDivider/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkDivider/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vgaCLKDIV'  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            clkDivider/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clkfbout_vgaCLKDIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clkDivider/inst/clkfbout_buf_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clkDivider/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_vgaCLKDIV

Max Delay          1006 Endpoints
Min Delay          1006 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            gl/grid_reg[260]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.656ns  (logic 1.701ns (9.633%)  route 15.955ns (90.367%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        15.363    16.816    gl/clr_IBUF
    SLICE_X17Y118        LUT6 (Prop_lut6_I5_O)        0.124    16.940 r  gl/grid[260]_i_4/O
                         net (fo=1, routed)           0.592    17.532    gl/grid1_out[260]
    SLICE_X18Y117        LUT6 (Prop_lut6_I4_O)        0.124    17.656 r  gl/grid[260]_i_1/O
                         net (fo=1, routed)           0.000    17.656    gl/grid[260]_i_1_n_0
    SLICE_X18Y117        FDRE                                         r  gl/grid_reg[260]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.606    -1.389    gl/clk_out1
    SLICE_X18Y117        FDRE                                         r  gl/grid_reg[260]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            gl/grid_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.579ns  (logic 1.701ns (9.675%)  route 15.879ns (90.325%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        15.214    16.667    gl/clr_IBUF
    SLICE_X11Y128        LUT6 (Prop_lut6_I5_O)        0.124    16.791 r  gl/grid[54]_i_4/O
                         net (fo=1, routed)           0.665    17.455    gl/grid1_out[54]
    SLICE_X11Y128        LUT5 (Prop_lut5_I3_O)        0.124    17.579 r  gl/grid[54]_i_1/O
                         net (fo=1, routed)           0.000    17.579    gl/grid[54]_i_1_n_0
    SLICE_X11Y128        FDRE                                         r  gl/grid_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.603    -1.392    gl/clk_out1
    SLICE_X11Y128        FDRE                                         r  gl/grid_reg[54]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            gl/grid_reg[277]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.367ns  (logic 1.701ns (9.794%)  route 15.666ns (90.206%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        15.234    16.687    gl/clr_IBUF
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124    16.811 r  gl/grid[277]_i_4/O
                         net (fo=1, routed)           0.432    17.243    gl/grid1_out[277]
    SLICE_X10Y133        LUT6 (Prop_lut6_I4_O)        0.124    17.367 r  gl/grid[277]_i_1/O
                         net (fo=1, routed)           0.000    17.367    gl/grid[277]_i_1_n_0
    SLICE_X10Y133        FDRE                                         r  gl/grid_reg[277]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.608    -1.387    gl/clk_out1
    SLICE_X10Y133        FDRE                                         r  gl/grid_reg[277]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            gl/grid_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.354ns  (logic 1.701ns (9.801%)  route 15.654ns (90.199%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        14.870    16.323    gl/clr_IBUF
    SLICE_X10Y126        LUT6 (Prop_lut6_I5_O)        0.124    16.447 r  gl/grid[47]_i_4/O
                         net (fo=1, routed)           0.784    17.230    gl/grid1_out[47]
    SLICE_X12Y122        LUT6 (Prop_lut6_I4_O)        0.124    17.354 r  gl/grid[47]_i_1/O
                         net (fo=1, routed)           0.000    17.354    gl/grid[47]_i_1_n_0
    SLICE_X12Y122        FDRE                                         r  gl/grid_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.601    -1.394    gl/clk_out1
    SLICE_X12Y122        FDRE                                         r  gl/grid_reg[47]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            gl/grid_reg[284]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.251ns  (logic 1.701ns (9.859%)  route 15.550ns (90.141%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        14.674    16.127    gl/clr_IBUF
    SLICE_X11Y132        LUT6 (Prop_lut6_I5_O)        0.124    16.251 r  gl/grid[284]_i_4/O
                         net (fo=1, routed)           0.876    17.127    gl/grid1_out[284]
    SLICE_X17Y132        LUT6 (Prop_lut6_I4_O)        0.124    17.251 r  gl/grid[284]_i_1/O
                         net (fo=1, routed)           0.000    17.251    gl/grid[284]_i_1_n_0
    SLICE_X17Y132        FDRE                                         r  gl/grid_reg[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.606    -1.389    gl/clk_out1
    SLICE_X17Y132        FDRE                                         r  gl/grid_reg[284]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            gl/grid_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.216ns  (logic 1.701ns (9.880%)  route 15.515ns (90.120%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        15.211    16.664    gl/clr_IBUF
    SLICE_X11Y128        LUT6 (Prop_lut6_I5_O)        0.124    16.788 r  gl/grid[53]_i_4/O
                         net (fo=1, routed)           0.304    17.092    gl/grid1_out[53]
    SLICE_X11Y127        LUT5 (Prop_lut5_I3_O)        0.124    17.216 r  gl/grid[53]_i_1/O
                         net (fo=1, routed)           0.000    17.216    gl/grid[53]_i_1_n_0
    SLICE_X11Y127        FDRE                                         r  gl/grid_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.601    -1.394    gl/clk_out1
    SLICE_X11Y127        FDRE                                         r  gl/grid_reg[53]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            gl/grid_reg[262]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.142ns  (logic 1.701ns (9.922%)  route 15.442ns (90.078%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        15.000    16.452    gl/clr_IBUF
    SLICE_X18Y118        LUT6 (Prop_lut6_I5_O)        0.124    16.576 r  gl/grid[262]_i_4/O
                         net (fo=1, routed)           0.442    17.018    gl/grid1_out[262]
    SLICE_X19Y115        LUT6 (Prop_lut6_I4_O)        0.124    17.142 r  gl/grid[262]_i_1/O
                         net (fo=1, routed)           0.000    17.142    gl/grid[262]_i_1_n_0
    SLICE_X19Y115        FDRE                                         r  gl/grid_reg[262]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.608    -1.387    gl/clk_out1
    SLICE_X19Y115        FDRE                                         r  gl/grid_reg[262]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            gl/grid_reg[287]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.073ns  (logic 1.701ns (9.962%)  route 15.373ns (90.038%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        14.805    16.258    gl/clr_IBUF
    SLICE_X11Y133        LUT6 (Prop_lut6_I5_O)        0.124    16.382 r  gl/grid[287]_i_4/O
                         net (fo=1, routed)           0.567    16.949    gl/grid1_out[287]
    SLICE_X13Y133        LUT6 (Prop_lut6_I4_O)        0.124    17.073 r  gl/grid[287]_i_1/O
                         net (fo=1, routed)           0.000    17.073    gl/grid[287]_i_1_n_0
    SLICE_X13Y133        FDRE                                         r  gl/grid_reg[287]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.608    -1.387    gl/clk_out1
    SLICE_X13Y133        FDRE                                         r  gl/grid_reg[287]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[209]_P/PRE
                            (recovery check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.051ns  (logic 1.605ns (9.412%)  route 15.446ns (90.588%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        14.494    15.947    gl/clr_IBUF
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.152    16.099 f  gl/grid_reg[209]_LDC_i_1/O
                         net (fo=2, routed)           0.952    17.051    display/grid_reg[209]_P_0
    SLICE_X29Y59         FDPE                                         f  display/grid_reg[209]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.435    -1.561    display/clk_out1
    SLICE_X29Y59         FDPE                                         r  display/grid_reg[209]_P/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            gl/grid_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.033ns  (logic 1.701ns (9.986%)  route 15.332ns (90.014%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.558ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        14.665    16.118    gl/clr_IBUF
    SLICE_X11Y119        LUT6 (Prop_lut6_I5_O)        0.124    16.242 r  gl/grid[255]_i_4/O
                         net (fo=1, routed)           0.667    16.909    gl/grid1_out[255]
    SLICE_X11Y119        LUT6 (Prop_lut6_I4_O)        0.124    17.033 r  gl/grid[255]_i_1/O
                         net (fo=1, routed)           0.000    17.033    gl/grid[255]_i_1_n_0
    SLICE_X11Y119        FDRE                                         r  gl/grid_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         1.604    -1.391    gl/clk_out1
    SLICE_X11Y119        FDRE                                         r  gl/grid_reg[255]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[235]_P/PRE
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.270ns (16.538%)  route 1.362ns (83.462%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.173     1.394    gl/clr_IBUF
    SLICE_X15Y58         LUT2 (Prop_lut2_I0_O)        0.049     1.443 f  gl/grid_reg[235]_LDC_i_1/O
                         net (fo=2, routed)           0.189     1.632    display/grid_reg[235]_P_0
    SLICE_X15Y58         FDPE                                         f  display/grid_reg[235]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.832    -0.857    display/clk_out1
    SLICE_X15Y58         FDPE                                         r  display/grid_reg[235]_P/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[234]_P/PRE
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.686ns  (logic 0.267ns (15.830%)  route 1.419ns (84.170%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.225     1.446    gl/clr_IBUF
    SLICE_X15Y58         LUT2 (Prop_lut2_I0_O)        0.046     1.492 f  gl/grid_reg[234]_LDC_i_1/O
                         net (fo=2, routed)           0.194     1.686    display/grid_reg[234]_P_0
    SLICE_X15Y57         FDPE                                         f  display/grid_reg[234]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.832    -0.857    display/clk_out1
    SLICE_X15Y57         FDPE                                         r  display/grid_reg[234]_P/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[233]_P/PRE
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.265ns (15.367%)  route 1.459ns (84.633%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.265     1.486    gl/clr_IBUF
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.044     1.530 f  gl/grid_reg[233]_LDC_i_1/O
                         net (fo=2, routed)           0.194     1.724    display/grid_reg[233]_P_1
    SLICE_X12Y57         FDPE                                         f  display/grid_reg[233]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.832    -0.857    display/clk_out1
    SLICE_X12Y57         FDPE                                         r  display/grid_reg[233]_P/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[230]_C/CLR
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.266ns (15.305%)  route 1.472ns (84.695%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.348     1.569    gl/clr_IBUF
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.614 f  gl/grid_reg[230]_LDC_i_2/O
                         net (fo=2, routed)           0.124     1.738    display/grid_reg[230]_C_0
    SLICE_X13Y58         FDCE                                         f  display/grid_reg[230]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.832    -0.857    display/clk_out1
    SLICE_X13Y58         FDCE                                         r  display/grid_reg[230]_C/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[234]_C/CLR
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.746ns  (logic 0.266ns (15.236%)  route 1.480ns (84.764%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.238     1.459    gl/clr_IBUF
    SLICE_X15Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.504 f  gl/grid_reg[234]_LDC_i_2/O
                         net (fo=2, routed)           0.241     1.746    display/grid_reg[234]_C_0
    SLICE_X15Y56         FDCE                                         f  display/grid_reg[234]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.833    -0.856    display/clk_out1
    SLICE_X15Y56         FDCE                                         r  display/grid_reg[234]_C/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[235]_C/CLR
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.772ns  (logic 0.263ns (14.837%)  route 1.509ns (85.163%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.238     1.459    gl/clr_IBUF
    SLICE_X15Y58         LUT2 (Prop_lut2_I0_O)        0.042     1.501 f  gl/grid_reg[235]_LDC_i_2/O
                         net (fo=2, routed)           0.271     1.772    display/grid_reg[235]_C_0
    SLICE_X14Y58         FDCE                                         f  display/grid_reg[235]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.832    -0.857    display/clk_out1
    SLICE_X14Y58         FDCE                                         r  display/grid_reg[235]_C/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[232]_C/CLR
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.266ns (14.896%)  route 1.519ns (85.104%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.345     1.566    gl/clr_IBUF
    SLICE_X13Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.611 f  gl/grid_reg[232]_LDC_i_2/O
                         net (fo=2, routed)           0.174     1.785    display/grid_reg[232]_C_0
    SLICE_X14Y59         FDCE                                         f  display/grid_reg[232]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.832    -0.857    display/clk_out1
    SLICE_X14Y59         FDCE                                         r  display/grid_reg[232]_C/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[244]_P/PRE
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.802ns  (logic 0.267ns (14.815%)  route 1.535ns (85.185%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.337     1.558    gl/clr_IBUF
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.046     1.604 f  gl/grid_reg[244]_LDC_i_1/O
                         net (fo=2, routed)           0.198     1.802    display/grid_reg[244]_P_0
    SLICE_X12Y60         FDPE                                         f  display/grid_reg[244]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.831    -0.858    display/clk_out1
    SLICE_X12Y60         FDPE                                         r  display/grid_reg[244]_P/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[230]_P/PRE
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.265ns (14.589%)  route 1.551ns (85.411%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.353     1.574    gl/clr_IBUF
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.044     1.618 f  gl/grid_reg[230]_LDC_i_1/O
                         net (fo=2, routed)           0.198     1.816    display/grid_reg[230]_P_0
    SLICE_X13Y59         FDPE                                         f  display/grid_reg[230]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.832    -0.857    display/clk_out1
    SLICE_X13Y59         FDPE                                         r  display/grid_reg[230]_P/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            display/grid_reg[232]_P/PRE
                            (removal check against rising-edge clock clk_out1_vgaCLKDIV  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.852ns  (logic 0.267ns (14.418%)  route 1.585ns (85.582%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         1.391     1.612    gl/clr_IBUF
    SLICE_X14Y60         LUT2 (Prop_lut2_I0_O)        0.046     1.658 f  gl/grid_reg[232]_LDC_i_1/O
                         net (fo=2, routed)           0.194     1.852    display/grid_reg[232]_P_0
    SLICE_X14Y60         FDPE                                         f  display/grid_reg[232]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out1_vgaCLKDIV
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout1_buf/O
                         net (fo=969, routed)         0.831    -0.858    display/clk_out1
    SLICE_X14Y60         FDPE                                         r  display/grid_reg[232]_P/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_vgaCLKDIV

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.959ns  (logic 1.453ns (9.712%)  route 13.506ns (90.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.560ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.506    14.959    score7Seg/clr_IBUF
    SLICE_X47Y51         FDCE                                         f  score7Seg/clk_divider_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.439    -1.557    score7Seg/clk_out2
    SLICE_X47Y51         FDCE                                         r  score7Seg/clk_divider_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.959ns  (logic 1.453ns (9.712%)  route 13.506ns (90.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.560ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.506    14.959    score7Seg/clr_IBUF
    SLICE_X47Y51         FDCE                                         f  score7Seg/clk_divider_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.439    -1.557    score7Seg/clk_out2
    SLICE_X47Y51         FDCE                                         r  score7Seg/clk_divider_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.959ns  (logic 1.453ns (9.712%)  route 13.506ns (90.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.560ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.506    14.959    score7Seg/clr_IBUF
    SLICE_X47Y51         FDCE                                         f  score7Seg/clk_divider_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.439    -1.557    score7Seg/clk_out2
    SLICE_X47Y51         FDCE                                         r  score7Seg/clk_divider_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.959ns  (logic 1.453ns (9.712%)  route 13.506ns (90.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.560ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.506    14.959    score7Seg/clr_IBUF
    SLICE_X47Y51         FDCE                                         f  score7Seg/clk_divider_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.439    -1.557    score7Seg/clk_out2
    SLICE_X47Y51         FDCE                                         r  score7Seg/clk_divider_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.801ns  (logic 1.453ns (9.816%)  route 13.348ns (90.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.560ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.348    14.801    score7Seg/clr_IBUF
    SLICE_X47Y52         FDCE                                         f  score7Seg/clk_divider_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.439    -1.557    score7Seg/clk_out2
    SLICE_X47Y52         FDCE                                         r  score7Seg/clk_divider_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.801ns  (logic 1.453ns (9.816%)  route 13.348ns (90.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.560ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.348    14.801    score7Seg/clr_IBUF
    SLICE_X47Y52         FDCE                                         f  score7Seg/clk_divider_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.439    -1.557    score7Seg/clk_out2
    SLICE_X47Y52         FDCE                                         r  score7Seg/clk_divider_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.801ns  (logic 1.453ns (9.816%)  route 13.348ns (90.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.560ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.348    14.801    score7Seg/clr_IBUF
    SLICE_X47Y52         FDCE                                         f  score7Seg/clk_divider_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.439    -1.557    score7Seg/clk_out2
    SLICE_X47Y52         FDCE                                         r  score7Seg/clk_divider_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.801ns  (logic 1.453ns (9.816%)  route 13.348ns (90.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.560ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.348    14.801    score7Seg/clr_IBUF
    SLICE_X47Y52         FDCE                                         f  score7Seg/clk_divider_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.439    -1.557    score7Seg/clk_out2
    SLICE_X47Y52         FDCE                                         r  score7Seg/clk_divider_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.650ns  (logic 1.453ns (9.917%)  route 13.197ns (90.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.560ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.197    14.650    score7Seg/clr_IBUF
    SLICE_X47Y53         FDCE                                         f  score7Seg/clk_divider_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.438    -1.558    score7Seg/clk_out2
    SLICE_X47Y53         FDCE                                         r  score7Seg/clk_divider_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.650ns  (logic 1.453ns (9.917%)  route 13.197ns (90.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.560ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clr_IBUF_inst/O
                         net (fo=784, routed)        13.197    14.650    score7Seg/clr_IBUF
    SLICE_X47Y53         FDCE                                         f  score7Seg/clk_divider_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          1.438    -1.558    score7Seg/clk_out2
    SLICE_X47Y53         FDCE                                         r  score7Seg/clk_divider_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            buttons/debBU/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.432ns  (logic 0.267ns (10.974%)  route 2.165ns (89.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.165     2.387    buttons/debBU/btnU_IBUF
    SLICE_X55Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.432 r  buttons/debBU/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     2.432    buttons/debBU/PB_sync_0_i_1__2_n_0
    SLICE_X55Y90         FDRE                                         r  buttons/debBU/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.833    -0.856    buttons/debBU/clk_out2
    SLICE_X55Y90         FDRE                                         r  buttons/debBU/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            buttons/debBR/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.264ns (10.771%)  route 2.189ns (89.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.189     2.408    buttons/debBR/btnR_IBUF
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.453 r  buttons/debBR/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     2.453    buttons/debBR/PB_sync_0_i_1__0_n_0
    SLICE_X47Y90         FDRE                                         r  buttons/debBR/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.831    -0.859    buttons/debBR/clk_out2
    SLICE_X47Y90         FDRE                                         r  buttons/debBR/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            buttons/debBD/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.595ns  (logic 0.266ns (10.233%)  route 2.330ns (89.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.330     2.550    buttons/debBD/btnD_IBUF
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.595 r  buttons/debBD/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     2.595    buttons/debBD/PB_sync_0_i_1__1_n_0
    SLICE_X58Y90         FDRE                                         r  buttons/debBD/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.860    -0.829    buttons/debBD/clk_out2
    SLICE_X58Y90         FDRE                                         r  buttons/debBD/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            buttons/debBL/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.597ns  (logic 0.264ns (10.181%)  route 2.332ns (89.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.332     2.552    buttons/debBL/btnL_IBUF
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.597 r  buttons/debBL/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     2.597    buttons/debBL/p_0_in
    SLICE_X58Y90         FDRE                                         r  buttons/debBL/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.860    -0.829    buttons/debBL/clk_out2
    SLICE_X58Y90         FDRE                                         r  buttons/debBL/PB_sync_0_reg/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.340ns  (logic 0.221ns (3.485%)  route 6.119ns (96.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         6.119     6.340    score7Seg/clr_IBUF
    SLICE_X47Y54         FDCE                                         f  score7Seg/clk_divider_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.831    -0.858    score7Seg/clk_out2
    SLICE_X47Y54         FDCE                                         r  score7Seg/clk_divider_reg[12]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.340ns  (logic 0.221ns (3.485%)  route 6.119ns (96.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         6.119     6.340    score7Seg/clr_IBUF
    SLICE_X47Y54         FDCE                                         f  score7Seg/clk_divider_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.831    -0.858    score7Seg/clk_out2
    SLICE_X47Y54         FDCE                                         r  score7Seg/clk_divider_reg[13]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.340ns  (logic 0.221ns (3.485%)  route 6.119ns (96.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         6.119     6.340    score7Seg/clr_IBUF
    SLICE_X47Y54         FDCE                                         f  score7Seg/clk_divider_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.831    -0.858    score7Seg/clk_out2
    SLICE_X47Y54         FDCE                                         r  score7Seg/clk_divider_reg[14]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.404ns  (logic 0.221ns (3.450%)  route 6.183ns (96.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         6.183     6.404    score7Seg/clr_IBUF
    SLICE_X47Y53         FDCE                                         f  score7Seg/clk_divider_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.831    -0.858    score7Seg/clk_out2
    SLICE_X47Y53         FDCE                                         r  score7Seg/clk_divider_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.404ns  (logic 0.221ns (3.450%)  route 6.183ns (96.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         6.183     6.404    score7Seg/clr_IBUF
    SLICE_X47Y53         FDCE                                         f  score7Seg/clk_divider_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.831    -0.858    score7Seg/clk_out2
    SLICE_X47Y53         FDCE                                         r  score7Seg/clk_divider_reg[11]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            score7Seg/clk_divider_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_vgaCLKDIV  {rise@0.000ns fall@21.948ns period=43.897ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.404ns  (logic 0.221ns (3.450%)  route 6.183ns (96.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clr_IBUF_inst/O
                         net (fo=784, routed)         6.183     6.404    score7Seg/clr_IBUF
    SLICE_X47Y53         FDCE                                         f  score7Seg/clk_divider_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vgaCLKDIV rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkDivider/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkDivider/inst/clk_in1_vgaCLKDIV
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clkDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clkDivider/inst/clk_out2_vgaCLKDIV
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkDivider/inst/clkout2_buf/O
                         net (fo=92, routed)          0.831    -0.858    score7Seg/clk_out2
    SLICE_X47Y53         FDCE                                         r  score7Seg/clk_divider_reg[8]/C





