# Functional-Verification-and-Fault-Modeling-of-a-RISC-V-Register-File-Using-SystemVerilog