Source Block: hdl/library/util_adcfifo/util_adcfifo.v@88:98@HdlIdDef
  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;

  // internal signals

  wire                                  adc_rst_s;
  wire                                  dma_waddr_rel_t_s;
  wire        [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_rel_s;
  wire                                  dma_wready_s;
  wire                                  dma_rd_s;
  wire        [DMA_DATA_WIDTH-1:0]      dma_rdata_s;


Diff Content:
- 93   wire                                  dma_waddr_rel_t_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_adcfifo/util_adcfifo.v@90:100
  // internal signals

  wire                                  adc_rst_s;
  wire                                  dma_waddr_rel_t_s;
  wire        [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_rel_s;
  wire                                  dma_wready_s;
  wire                                  dma_rd_s;
  wire        [DMA_DATA_WIDTH-1:0]      dma_rdata_s;

  // write interface


Clone Blocks 2:
hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@88:98
  wire                            axi_raddr_rel_t_s;
  wire    [DMA_ADDRESS_WIDTH-1:0]    axi_waddr_s;
  wire                            dma_waddr_rel_t_s;
  wire    [DMA_ADDRESS_WIDTH-1:0]    dma_waddr_rel_s;
  wire                            dma_wready_s;
  wire                            dma_rd_s;
  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;

  // write interface

  always @(posedge axi_clk) begin

Clone Blocks 3:
hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@89:99
  wire    [DMA_ADDRESS_WIDTH-1:0]    axi_waddr_s;
  wire                            dma_waddr_rel_t_s;
  wire    [DMA_ADDRESS_WIDTH-1:0]    dma_waddr_rel_s;
  wire                            dma_wready_s;
  wire                            dma_rd_s;
  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;

  // write interface

  always @(posedge axi_clk) begin
    if (axi_drst == 1'b1) begin

Clone Blocks 4:
hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@86:96

  wire    [DMA_ADDRESS_WIDTH:0]      axi_addr_diff_s;
  wire                            axi_raddr_rel_t_s;
  wire    [DMA_ADDRESS_WIDTH-1:0]    axi_waddr_s;
  wire                            dma_waddr_rel_t_s;
  wire    [DMA_ADDRESS_WIDTH-1:0]    dma_waddr_rel_s;
  wire                            dma_wready_s;
  wire                            dma_rd_s;
  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;

  // write interface

Clone Blocks 5:
hdl/library/util_adcfifo/util_adcfifo.v@87:97
  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;
  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;

  // internal signals

  wire                                  adc_rst_s;
  wire                                  dma_waddr_rel_t_s;
  wire        [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_rel_s;
  wire                                  dma_wready_s;
  wire                                  dma_rd_s;
  wire        [DMA_DATA_WIDTH-1:0]      dma_rdata_s;

Clone Blocks 6:
hdl/library/util_adcfifo/util_adcfifo.v@91:101

  wire                                  adc_rst_s;
  wire                                  dma_waddr_rel_t_s;
  wire        [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_rel_s;
  wire                                  dma_wready_s;
  wire                                  dma_rd_s;
  wire        [DMA_DATA_WIDTH-1:0]      dma_rdata_s;

  // write interface

  assign adc_wovf = 1'd0;

Clone Blocks 7:
hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@85:95
  // internal signals

  wire    [DMA_ADDRESS_WIDTH:0]      axi_addr_diff_s;
  wire                            axi_raddr_rel_t_s;
  wire    [DMA_ADDRESS_WIDTH-1:0]    axi_waddr_s;
  wire                            dma_waddr_rel_t_s;
  wire    [DMA_ADDRESS_WIDTH-1:0]    dma_waddr_rel_s;
  wire                            dma_wready_s;
  wire                            dma_rd_s;
  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;


Clone Blocks 8:
hdl/library/util_adcfifo/util_adcfifo.v@89:99

  // internal signals

  wire                                  adc_rst_s;
  wire                                  dma_waddr_rel_t_s;
  wire        [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_rel_s;
  wire                                  dma_wready_s;
  wire                                  dma_rd_s;
  wire        [DMA_DATA_WIDTH-1:0]      dma_rdata_s;

  // write interface

Clone Blocks 9:
hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@87:97
  wire    [DMA_ADDRESS_WIDTH:0]      axi_addr_diff_s;
  wire                            axi_raddr_rel_t_s;
  wire    [DMA_ADDRESS_WIDTH-1:0]    axi_waddr_s;
  wire                            dma_waddr_rel_t_s;
  wire    [DMA_ADDRESS_WIDTH-1:0]    dma_waddr_rel_s;
  wire                            dma_wready_s;
  wire                            dma_rd_s;
  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;

  // write interface


Clone Blocks 10:
hdl/library/util_adcfifo/util_adcfifo.v@92:102
  wire                                  adc_rst_s;
  wire                                  dma_waddr_rel_t_s;
  wire        [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_rel_s;
  wire                                  dma_wready_s;
  wire                                  dma_rd_s;
  wire        [DMA_DATA_WIDTH-1:0]      dma_rdata_s;

  // write interface

  assign adc_wovf = 1'd0;


Clone Blocks 11:
hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@84:94

  // internal signals

  wire    [DMA_ADDRESS_WIDTH:0]      axi_addr_diff_s;
  wire                            axi_raddr_rel_t_s;
  wire    [DMA_ADDRESS_WIDTH-1:0]    axi_waddr_s;
  wire                            dma_waddr_rel_t_s;
  wire    [DMA_ADDRESS_WIDTH-1:0]    dma_waddr_rel_s;
  wire                            dma_wready_s;
  wire                            dma_rd_s;
  wire    [DMA_DATA_WIDTH-1:0]    dma_rdata_s;

