{"failedItems":[],"newItems":["blargg/mem_timing/individual/01-read_timing.jpg","blargg/mem_timing/individual/02-write_timing.jpg","blargg/mem_timing/individual/03-modify_timing.jpg","blargg/mem_timing/mem_timing.jpg","mooneye-gb/acceptance/add_sp_e_timing.jpg","mooneye-gb/acceptance/bits/unused_hwio-GS.jpg","mooneye-gb/acceptance/boot_div-dmg0.jpg","mooneye-gb/acceptance/boot_div-dmgABCmgb.jpg","mooneye-gb/acceptance/boot_div-S.jpg","mooneye-gb/acceptance/boot_div2-S.jpg","mooneye-gb/acceptance/interrupts/ie_push.jpg","mooneye-gb/acceptance/serial/boot_sclk_align-dmgABCmgb.jpg"],"deletedItems":[],"passedItems":["blargg/cpu_instrs/cpu_instrs.jpg","mooneye-gb/acceptance/bits/mem_oam.jpg","mooneye-gb/acceptance/bits/reg_f.jpg","mooneye-gb/acceptance/instr/daa.jpg","mooneye-gb/acceptance/oam_dma/basic.jpg","mooneye-gb/acceptance/oam_dma/reg_read.jpg"],"expectedItems":["blargg/cpu_instrs/cpu_instrs.jpg","mooneye-gb/acceptance/bits/mem_oam.jpg","mooneye-gb/acceptance/bits/reg_f.jpg","mooneye-gb/acceptance/instr/daa.jpg","mooneye-gb/acceptance/oam_dma/basic.jpg","mooneye-gb/acceptance/oam_dma/reg_read.jpg"],"actualItems":["blargg/cpu_instrs/cpu_instrs.jpg","blargg/mem_timing/individual/01-read_timing.jpg","blargg/mem_timing/individual/02-write_timing.jpg","blargg/mem_timing/individual/03-modify_timing.jpg","blargg/mem_timing/mem_timing.jpg","mooneye-gb/acceptance/add_sp_e_timing.jpg","mooneye-gb/acceptance/bits/mem_oam.jpg","mooneye-gb/acceptance/bits/reg_f.jpg","mooneye-gb/acceptance/bits/unused_hwio-GS.jpg","mooneye-gb/acceptance/boot_div-dmg0.jpg","mooneye-gb/acceptance/boot_div-dmgABCmgb.jpg","mooneye-gb/acceptance/boot_div-S.jpg","mooneye-gb/acceptance/boot_div2-S.jpg","mooneye-gb/acceptance/instr/daa.jpg","mooneye-gb/acceptance/interrupts/ie_push.jpg","mooneye-gb/acceptance/oam_dma/basic.jpg","mooneye-gb/acceptance/oam_dma/reg_read.jpg","mooneye-gb/acceptance/serial/boot_sclk_align-dmgABCmgb.jpg"],"diffItems":[],"actualDir":"./tests/actual","expectedDir":"./tests/expect","diffDir":"./tests/diff"}