5739cbbc904975291177d59310f541a9 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/1_VerilogSourceCode/1_CPUCore_src/NPC_Generator.v
7ec7627e1e5376c64b2a8ef1de1fe25d _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/3_CacheLab/CPUSrcCode/Testbench/cpu_tb.v
cf7008aaafcdf222a1df44f454c3db18 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/3_CacheLab/CPUSrcCode/Verilog/ALU.v
7ae9ee765073660596b4cc5fcbfb0886 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/3_CacheLab/CPUSrcCode/Verilog/ControlUnit.v
6383f921cfd287c18905aee81635a3b4 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/3_CacheLab/CPUSrcCode/Verilog/DataExt.v
98b477748be5980ce810898c371b8852 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/3_CacheLab/CPUSrcCode/Verilog/EXSegReg.v
1b445b6ac985011c14e44c1a9e600cb4 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/3_CacheLab/CPUSrcCode/Verilog/HarzardUnit.v
6779b5d22cac046323817f3dd7d59a18 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/3_CacheLab/CPUSrcCode/Verilog/IDSegReg.v
0ec597476aeccd2e569ff7722b1a060d _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/3_CacheLab/CPUSrcCode/Verilog/IFSegReg.v
f364f6d875e67080360b6159463df2c6 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/3_CacheLab/CPUSrcCode/Verilog/ImmOperandUnit.v
5c733db2297d21e2c1479ff368c207a0 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/3_CacheLab/CPUSrcCode/Verilog/InstructionRamNoCache.v
705f9f1cf110da3cac0d9aa9252094ad _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/3_CacheLab/CPUSrcCode/Verilog/MEMSegReg.v
ba4908c281f7155770f911ed9c810047 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/3_CacheLab/CPUSrcCode/Verilog/RegisterFile.v
48be4a9437d9143c2a8174e74cf3d6a6 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/3_CacheLab/CPUSrcCode/Verilog/RV32Core.v
9b5c3a8cf8c94adb65519509a4fc4a34 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/3_CacheLab/CPUSrcCode/Verilog/WBSegReg.v
9007674d3f568a63cab73b901097e953 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/ALU.v
451a23e6c0a37f0123a7c739abb8e887 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/BRAMModule/DataRam.v
61094000886261bb7d478c2d472bccf2 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/BRAMModule/InstructionRam.v
03e5254dd1cf58a477807bf491b7e679 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/BranchDecisionMaking.v
408ab0b7b0f4a86048a3c57f45237ddd _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/ControlUnit.v
ccf2d8eff915b47a7a9b8bae1512bc84 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/DataExt.v
890bb458a51c1453d5781ba2d8cdd39d _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/EXSegReg.v
af8fc03e3b62711e8555cfb63ae4b6c2 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/HarzardUnit.v
91eb1139aeb3086dcc2e4454b9542619 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/IDSegReg.v
d6baf6d85ca86c71c2bc4c7d84037062 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/IFSegReg.v
3deff4e8c7d0ef061d63b1cf3b5e1c0c _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/ImmOperandUnit.v
0e2519e68e27bef63e425fa16173532e _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/MEMSegReg.v
41f037ba0ff11f978e300c782b89b15a _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/NPC_Generator.v
c09682140fa9839990250f87bbaacc45 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/RegisterFile.v
bc32cda0a2b03079db051c994d794098 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/RV32Core.v
e0f3e0ff219e9ad460f2b6d2da182bd9 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/6_branch_prediction/cpu_rtl/WBSegReg.v
9007674d3f568a63cab73b901097e953 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/ALU.v
451a23e6c0a37f0123a7c739abb8e887 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/BRAMModule/DataRam.v
61094000886261bb7d478c2d472bccf2 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/BRAMModule/InstructionRam.v
03e5254dd1cf58a477807bf491b7e679 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/BranchDecisionMaking.v
408ab0b7b0f4a86048a3c57f45237ddd _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/ControlUnit.v
ccf2d8eff915b47a7a9b8bae1512bc84 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/DataExt.v
890bb458a51c1453d5781ba2d8cdd39d _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/EXSegReg.v
af8fc03e3b62711e8555cfb63ae4b6c2 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/HarzardUnit.v
91eb1139aeb3086dcc2e4454b9542619 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/IDSegReg.v
d6baf6d85ca86c71c2bc4c7d84037062 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/IFSegReg.v
3deff4e8c7d0ef061d63b1cf3b5e1c0c _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/ImmOperandUnit.v
0e2519e68e27bef63e425fa16173532e _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/MEMSegReg.v
41f037ba0ff11f978e300c782b89b15a _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/NPC_Generator.v
c09682140fa9839990250f87bbaacc45 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/RegisterFile.v
bc32cda0a2b03079db051c994d794098 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/RV32Core.v
e0f3e0ff219e9ad460f2b6d2da182bd9 _downloads/verilog/repos/Summer-Summer_ComputerArchitectureLab/7_VerilogSourceCode_Complete_Version/WBSegReg.v
