<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /><span id="L163">163</span><br /><span id="L164">164</span><br /><span id="L165">165</span><br /><span id="L166">166</span><br /><span id="L167">167</span><br /><span id="L168">168</span><br /><span id="L169">169</span><br /><span id="L170">170</span><br /><span id="L171">171</span><br /><span id="L172">172</span><br /><span id="L173">173</span><br /><span id="L174">174</span><br /><span id="L175">175</span><br /><span id="L176">176</span><br /><span id="L177">177</span><br /><span id="L178">178</span><br /><span id="L179">179</span><br /><span id="L180">180</span><br /><span id="L181">181</span><br /><span id="L182">182</span><br /><span id="L183">183</span><br /><span id="L184">184</span><br /><span id="L185">185</span><br /><span id="L186">186</span><br /><span id="L187">187</span><br /><span id="L188">188</span><br /><span id="L189">189</span><br /><span id="L190">190</span><br /><span id="L191">191</span><br /><span id="L192">192</span><br /><span id="L193">193</span><br /><span id="L194">194</span><br /><span id="L195">195</span><br /><span id="L196">196</span><br /><span id="L197">197</span><br /><span id="L198">198</span><br /><span id="L199">199</span><br /><span id="L200">200</span><br /><span id="L201">201</span><br /><span id="L202">202</span><br /><span id="L203">203</span><br /><span id="L204">204</span><br /><span id="L205">205</span><br /><span id="L206">206</span><br /><span id="L207">207</span><br /><span id="L208">208</span><br /><span id="L209">209</span><br /><span id="L210">210</span><br /><span id="L211">211</span><br /><span id="L212">212</span><br /><span id="L213">213</span><br /><span id="L214">214</span><br /><span id="L215">215</span><br /><span id="L216">216</span><br /><span id="L217">217</span><br /><span id="L218">218</span><br /><span id="L219">219</span><br /><span id="L220">220</span><br /><span id="L221">221</span><br /><span id="L222">222</span><br /><span id="L223">223</span><br /><span id="L224">224</span><br /><span id="L225">225</span><br /><span id="L226">226</span><br /><span id="L227">227</span><br /><span id="L228">228</span><br /><span id="L229">229</span><br /><span id="L230">230</span><br /><span id="L231">231</span><br /><span id="L232">232</span><br /><span id="L233">233</span><br /><span id="L234">234</span><br /><span id="L235">235</span><br /><span id="L236">236</span><br /><span id="L237">237</span><br /><span id="L238">238</span><br /><span id="L239">239</span><br /><span id="L240">240</span><br /><span id="L241">241</span><br /><span id="L242">242</span><br /><span id="L243">243</span><br /><span id="L244">244</span><br /><span id="L245">245</span><br /><span id="L246">246</span><br /><span id="L247">247</span><br /><span id="L248">248</span><br /><span id="L249">249</span><br /><span id="L250">250</span><br /><span id="L251">251</span><br /><span id="L252">252</span><br /><span id="L253">253</span><br /><span id="L254">254</span><br /><span id="L255">255</span><br /><span id="L256">256</span><br /><span id="L257">257</span><br /><span id="L258">258</span><br /><span id="L259">259</span><br /><span id="L260">260</span><br /><span id="L261">261</span><br /><span id="L262">262</span><br /><span id="L263">263</span><br /><span id="L264">264</span><br /><span id="L265">265</span><br /><span id="L266">266</span><br /><span id="L267">267</span><br /><span id="L268">268</span><br /><span id="L269">269</span><br /><span id="L270">270</span><br /><span id="L271">271</span><br /><span id="L272">272</span><br /><span id="L273">273</span><br /><span id="L274">274</span><br /><span id="L275">275</span><br /><span id="L276">276</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">/* The emulator fetch-execute-interrupt dispatch loop. */</span>

<span class="sail-keyword">register</span> <span class="sail-id">hart_state</span> : <span class="sail-id">HartState</span> = <span class="sail-id">HART_ACTIVE</span>()

<span class="sail-keyword">union</span> <span class="sail-id">Step</span> = {
  <span class="sail-id">Step_Pending_Interrupt</span>  : (<span class="sail-id">InterruptType</span>, <span class="sail-id">Privilege</span>),
  <span class="sail-id">Step_Ext_Fetch_Failure</span>  : <span class="sail-id">ext_fetch_addr_error</span>,
  <span class="sail-id">Step_Fetch_Failure</span>      : (<span class="sail-id">virtaddr</span>, <span class="sail-id">ExceptionType</span>),
  <span class="sail-id">Step_Execute</span>            : (<span class="sail-id">ExecutionResult</span>, <span class="sail-id">instbits</span>),
  <span class="sail-id">Step_Waiting</span>            : <span class="sail-id">WaitReason</span>,
}

<span class="sail-keyword">function</span> <span class="sail-id">run_hart_waiting</span>(<span class="sail-id">step_no</span> : <span class="sail-id">int</span>, <span class="sail-id">wr</span>: <span class="sail-id">WaitReason</span>, <span class="sail-id">instbits</span> : <span class="sail-id">instbits</span>, <span class="sail-id">exit_wait</span> : <span class="sail-id">bool</span>) -&gt; <span class="sail-id">Step</span> = {
  <span class="sail-comment">// successfully interrupted waits
</span>  <span class="sail-keyword">if</span> <a href="./riscv_sys_control.html#L157"><span class="sail-id">shouldWakeForInterrupt</span></a>() <span class="sail-keyword">then</span> {
    <span class="sail-keyword">if</span>   <a href="./prelude.html#L77"><span class="sail-id">get_config_print_instr</span></a>()
    <span class="sail-keyword">then</span> <a href="./prelude.html#L66"><span class="sail-id">print_instr</span></a>(<span class="sail-string">"interrupt exit from "</span> <span class="sail-operator">^</span> <span class="sail-id">wait_name</span>(<span class="sail-id">wr</span>) <span class="sail-operator">^</span> <span class="sail-string">" state at PC "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="./riscv_regs.html#L11"><span class="sail-id">PC</span></a>));

    <span class="sail-comment">// The waiting instruction retires successfully.  The
</span>    <span class="sail-comment">// pending interrupts will be handled in the next step.
</span>    <a href="./riscv_step.html#L11"><span class="sail-id">hart_state</span></a> = <span class="sail-id">HART_ACTIVE</span>();
    <span class="sail-keyword">return</span> <span class="sail-id">Step_Execute</span>(<span class="sail-id">Retire_Success</span>(), <span class="sail-id">instbits</span>)
  };

  <span class="sail-keyword">match</span> (<span class="sail-id">wr</span>, <a href="./riscv_sys_reservation.html#L24"><span class="sail-id">valid_reservation</span></a>(), <span class="sail-id">exit_wait</span>) {
    (<span class="sail-id">WAIT_WRS_STO</span>, <span class="sail-literal">false</span>, _) =&gt; {
      <span class="sail-keyword">if</span>   <a href="./prelude.html#L77"><span class="sail-id">get_config_print_instr</span></a>()
      <span class="sail-keyword">then</span> <a href="./prelude.html#L66"><span class="sail-id">print_instr</span></a>(<span class="sail-string">"reservation invalid exit from "</span> <span class="sail-operator">^</span> <span class="sail-id">wait_name</span>(<span class="sail-id">WAIT_WRS_STO</span>) <span class="sail-operator">^</span> <span class="sail-string">" state at PC "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="./riscv_regs.html#L11"><span class="sail-id">PC</span></a>));

      <a href="./riscv_step.html#L11"><span class="sail-id">hart_state</span></a> = <span class="sail-id">HART_ACTIVE</span>();
      <span class="sail-id">Step_Execute</span>(<span class="sail-id">Retire_Success</span>(), <span class="sail-id">instbits</span>)
    },
    (<span class="sail-id">WAIT_WRS_NTO</span>, <span class="sail-literal">false</span>, _) =&gt; {
      <span class="sail-keyword">if</span>   <a href="./prelude.html#L77"><span class="sail-id">get_config_print_instr</span></a>()
      <span class="sail-keyword">then</span> <a href="./prelude.html#L66"><span class="sail-id">print_instr</span></a>(<span class="sail-string">"reservation invalid exit from "</span> <span class="sail-operator">^</span> <span class="sail-id">wait_name</span>(<span class="sail-id">WAIT_WRS_NTO</span>) <span class="sail-operator">^</span> <span class="sail-string">" state at PC "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="./riscv_regs.html#L11"><span class="sail-id">PC</span></a>));

      <a href="./riscv_step.html#L11"><span class="sail-id">hart_state</span></a> = <span class="sail-id">HART_ACTIVE</span>();
      <span class="sail-id">Step_Execute</span>(<span class="sail-id">Retire_Success</span>(), <span class="sail-id">instbits</span>)
    },
    <span class="sail-comment">// Transition out of waiting states as instructed.
</span>    (<span class="sail-id">WAIT_WFI</span>, _, <span class="sail-literal">true</span>) =&gt; {
      <span class="sail-keyword">if</span>   <a href="./prelude.html#L77"><span class="sail-id">get_config_print_instr</span></a>()
      <span class="sail-keyword">then</span> <a href="./prelude.html#L66"><span class="sail-id">print_instr</span></a>(<span class="sail-string">"forced exit from "</span> <span class="sail-operator">^</span> <span class="sail-id">wait_name</span>(<span class="sail-id">WAIT_WFI</span>) <span class="sail-operator">^</span> <span class="sail-string">" state at PC "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="./riscv_regs.html#L11"><span class="sail-id">PC</span></a>));

      <a href="./riscv_step.html#L11"><span class="sail-id">hart_state</span></a> = <span class="sail-id">HART_ACTIVE</span>();
      <span class="sail-comment">// "When TW=1, then if WFI is executed in any
</span>      <span class="sail-comment">// less-privileged mode, and it does not complete within an
</span>      <span class="sail-comment">// implementation-specific, bounded time limit, the WFI
</span>      <span class="sail-comment">// instruction causes an illegal-instruction exception."
</span>      <span class="sail-keyword">if</span>   (<a href="./riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a> <span class="sail-operator">==</span> <span class="sail-id">Machine</span> <span class="sail-operator">|</span> <a href="./riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">TW</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b0</span>)
      <span class="sail-keyword">then</span> <span class="sail-id">Step_Execute</span>(<span class="sail-id">Retire_Success</span>(), <span class="sail-id">instbits</span>)
      <span class="sail-keyword">else</span> <span class="sail-id">Step_Execute</span>(<span class="sail-id">Illegal_Instruction</span>(), <span class="sail-id">instbits</span>)
    },
    (<span class="sail-id">WAIT_WRS_STO</span>, _, <span class="sail-literal">true</span>) =&gt; {
      <span class="sail-keyword">if</span>   <a href="./prelude.html#L77"><span class="sail-id">get_config_print_instr</span></a>()
      <span class="sail-keyword">then</span> <a href="./prelude.html#L66"><span class="sail-id">print_instr</span></a>(<span class="sail-string">"timed-out exit from "</span> <span class="sail-operator">^</span> <span class="sail-id">wait_name</span>(<span class="sail-id">WAIT_WRS_STO</span>) <span class="sail-operator">^</span> <span class="sail-string">" state at PC "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="./riscv_regs.html#L11"><span class="sail-id">PC</span></a>));

      <a href="./riscv_step.html#L11"><span class="sail-id">hart_state</span></a> = <span class="sail-id">HART_ACTIVE</span>();
      <span class="sail-id">Step_Execute</span>(<span class="sail-id">Retire_Success</span>(), <span class="sail-id">instbits</span>)
    },
    (<span class="sail-id">WAIT_WRS_NTO</span>, _, <span class="sail-literal">true</span>) =&gt; {
      <span class="sail-keyword">if</span>   <a href="./prelude.html#L77"><span class="sail-id">get_config_print_instr</span></a>()
      <span class="sail-keyword">then</span> <a href="./prelude.html#L66"><span class="sail-id">print_instr</span></a>(<span class="sail-string">"timed-out exit from "</span> <span class="sail-operator">^</span> <span class="sail-id">wait_name</span>(<span class="sail-id">WAIT_WRS_NTO</span>) <span class="sail-operator">^</span> <span class="sail-string">" state at PC "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="./riscv_regs.html#L11"><span class="sail-id">PC</span></a>));

      <a href="./riscv_step.html#L11"><span class="sail-id">hart_state</span></a> = <span class="sail-id">HART_ACTIVE</span>();
      <span class="sail-comment">// TODO: This is similar to WFI above for now, but will change to handle
</span>      <span class="sail-comment">// VS/VU modes and hstatus.VTW.
</span>      <span class="sail-keyword">if</span>   (<a href="./riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a> <span class="sail-operator">==</span> <span class="sail-id">Machine</span> <span class="sail-operator">|</span> <a href="./riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>[<span class="sail-id">TW</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b0</span>)
      <span class="sail-keyword">then</span> <span class="sail-id">Step_Execute</span>(<span class="sail-id">Retire_Success</span>(), <span class="sail-id">instbits</span>)
      <span class="sail-keyword">else</span> <span class="sail-id">Step_Execute</span>(<span class="sail-id">Illegal_Instruction</span>(), <span class="sail-id">instbits</span>)
    },
    <span class="sail-comment">// remain waiting
</span>    (_, _, <span class="sail-literal">false</span>) =&gt; {
      <span class="sail-keyword">if</span>   <a href="./prelude.html#L77"><span class="sail-id">get_config_print_instr</span></a>()
      <span class="sail-keyword">then</span> <a href="./prelude.html#L66"><span class="sail-id">print_instr</span></a>(<span class="sail-string">"remaining in "</span> <span class="sail-operator">^</span> <span class="sail-id">wait_name</span>(<span class="sail-id">wr</span>) <span class="sail-operator">^</span> <span class="sail-string">" state at PC "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="./riscv_regs.html#L11"><span class="sail-id">PC</span></a>));
      <span class="sail-id">Step_Waiting</span>(<span class="sail-id">wr</span>)
    }
  }
}

<span class="sail-keyword">function</span> <span class="sail-id">run_hart_active</span>(<span class="sail-id">step_no</span>: <span class="sail-id">nat</span>) -&gt; <span class="sail-id">Step</span> = {
  <span class="sail-keyword">match</span> <a href="./riscv_sys_control.html#L164"><span class="sail-id">dispatchInterrupt</span></a>(<a href="./riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>) {
    <span class="sail-id">Some</span>(<span class="sail-id">intr</span>, <span class="sail-id">priv</span>) =&gt; <span class="sail-id">Step_Pending_Interrupt</span>(<span class="sail-id">intr</span>, <span class="sail-id">priv</span>),
    <span class="sail-id">None</span>() =&gt; <span class="sail-keyword">match</span> <a href="./riscv_step_ext.html#L11"><span class="sail-id">ext_fetch_hook</span></a>(<a href="./riscv_fetch.html#L15"><span class="sail-id">fetch</span></a>()) {
      <span class="sail-comment">/* extension error */</span>
      <span class="sail-id">F_Ext_Error</span>(<span class="sail-id">e</span>)   =&gt; <span class="sail-id">Step_Ext_Fetch_Failure</span>(<span class="sail-id">e</span>),
      <span class="sail-comment">/* standard error */</span>
      <span class="sail-id">F_Error</span>(<span class="sail-id">e</span>, <span class="sail-id">addr</span>) =&gt; <span class="sail-id">Step_Fetch_Failure</span>(<span class="sail-id">Virtaddr</span>(<span class="sail-id">addr</span>), <span class="sail-id">e</span>),
      <span class="sail-comment">/* non-error cases: */</span>
      <span class="sail-id">F_RVC</span>(<span class="sail-id">h</span>) =&gt; {
        <span class="sail-id">sail_instr_announce</span>(<span class="sail-id">h</span>);
        <span class="sail-keyword">let</span> <span class="sail-id">instbits</span> : <span class="sail-id">instbits</span> = <a href="./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">h</span>);
        <span class="sail-keyword">let</span> <span class="sail-id">instruction</span> = <a href="./riscv_decode_ext.html#L15"><span class="sail-id">ext_decode_compressed</span></a>(<span class="sail-id">h</span>);
        <span class="sail-keyword">if</span>   <a href="./prelude.html#L77"><span class="sail-id">get_config_print_instr</span></a>()
        <span class="sail-keyword">then</span> {
          <a href="./prelude.html#L66"><span class="sail-id">print_instr</span></a>(<span class="sail-string">"["</span> <span class="sail-operator">^</span> <span class="sail-id">dec_str</span>(<span class="sail-id">step_no</span>) <span class="sail-operator">^</span> <span class="sail-string">"] ["</span> <span class="sail-operator">^</span> <span class="sail-id">to_str</span>(<a href="./riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>) <span class="sail-operator">^</span> <span class="sail-string">"]: "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="./riscv_regs.html#L11"><span class="sail-id">PC</span></a>) <span class="sail-operator">^</span> <span class="sail-string">" ("</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">h</span>) <span class="sail-operator">^</span> <span class="sail-string">") "</span> <span class="sail-operator">^</span> <span class="sail-id">to_str</span>(<span class="sail-id">instruction</span>));
        };
        <span class="sail-comment">/* check for RVC once here instead of every RVC execute clause. */</span>
        <span class="sail-keyword">if</span> <a href="./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zca</span>) <span class="sail-keyword">then</span> {
          <a href="./riscv_regs.html#L12"><span class="sail-id">nextPC</span></a> = <a href="./riscv_regs.html#L11"><span class="sail-id">PC</span></a> <span class="sail-operator">+</span> <span class="sail-literal">2</span>;
          <span class="sail-keyword">let</span> <span class="sail-id">r</span> = <a href="./riscv_insts_begin.html#L18"><span class="sail-id">execute</span></a>(<span class="sail-id">instruction</span>);
          <span class="sail-id">Step_Execute</span>(<span class="sail-id">r</span>, <span class="sail-id">instbits</span>)
        } <span class="sail-keyword">else</span> {
          <span class="sail-id">Step_Execute</span>(<span class="sail-id">Illegal_Instruction</span>(), <span class="sail-id">instbits</span>)
        }
      },
      <span class="sail-id">F_Base</span>(<span class="sail-id">w</span>) =&gt; {
        <span class="sail-id">sail_instr_announce</span>(<span class="sail-id">w</span>);
        <span class="sail-keyword">let</span> <span class="sail-id">instbits</span> : <span class="sail-id">instbits</span> = <a href="./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">w</span>);
        <span class="sail-keyword">let</span> <span class="sail-id">instruction</span> = <a href="./riscv_decode_ext.html#L18"><span class="sail-id">ext_decode</span></a>(<span class="sail-id">w</span>);
        <span class="sail-keyword">if</span>   <a href="./prelude.html#L77"><span class="sail-id">get_config_print_instr</span></a>()
        <span class="sail-keyword">then</span> {
          <a href="./prelude.html#L66"><span class="sail-id">print_instr</span></a>(<span class="sail-string">"["</span> <span class="sail-operator">^</span> <span class="sail-id">dec_str</span>(<span class="sail-id">step_no</span>) <span class="sail-operator">^</span> <span class="sail-string">"] ["</span> <span class="sail-operator">^</span> <span class="sail-id">to_str</span>(<a href="./riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>) <span class="sail-operator">^</span> <span class="sail-string">"]: "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="./riscv_regs.html#L11"><span class="sail-id">PC</span></a>) <span class="sail-operator">^</span> <span class="sail-string">" ("</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">w</span>) <span class="sail-operator">^</span> <span class="sail-string">") "</span> <span class="sail-operator">^</span> <span class="sail-id">to_str</span>(<span class="sail-id">instruction</span>));
        };
        <a href="./riscv_regs.html#L12"><span class="sail-id">nextPC</span></a> = <a href="./riscv_regs.html#L11"><span class="sail-id">PC</span></a> <span class="sail-operator">+</span> <span class="sail-literal">4</span>;
        <span class="sail-keyword">let</span> <span class="sail-id">r</span> = <a href="./riscv_insts_begin.html#L18"><span class="sail-id">execute</span></a>(<span class="sail-id">instruction</span>);
        <span class="sail-id">Step_Execute</span>(<span class="sail-id">r</span>, <span class="sail-id">instbits</span>)
      }
    }
  }
}

<span class="sail-keyword">function</span> <span class="sail-id">wait_is_nop</span>(<span class="sail-id">wr</span> : <span class="sail-id">WaitReason</span>) -&gt; <span class="sail-id">bool</span> =
  <span class="sail-keyword">match</span> <span class="sail-id">wr</span> {
    <span class="sail-id">WAIT_WFI</span>     =&gt; <span class="sail-keyword">config</span> <span class="sail-id">platform</span>.<span class="sail-id">wfi_is_nop</span>,
    <span class="sail-id">WAIT_WRS_STO</span> =&gt; <span class="sail-keyword">config</span> <span class="sail-id">extensions</span>.<span class="sail-id">Zawrs</span>.<span class="sail-id">sto</span>.<span class="sail-id">is_nop</span>,
    <span class="sail-id">WAIT_WRS_NTO</span> =&gt; <span class="sail-keyword">config</span> <span class="sail-id">extensions</span>.<span class="sail-id">Zawrs</span>.<span class="sail-id">nto</span>.<span class="sail-id">is_nop</span>,
  }

<span class="sail-comment">// The `try_step` function is the main internal driver of the Sail
</span><span class="sail-comment">// model. It performs the fetch-decode-execute for an instruction. It
</span><span class="sail-comment">// is also the primary interface to the non-Sail execution harness.
</span><span class="sail-comment">//
</span><span class="sail-comment">// A "step" is a full execution of an instruction, resulting either
</span><span class="sail-comment">// in its retirement or a trap. WFI and WRS instructions can cause
</span><span class="sail-comment">// the model to wait (hart_state is HART_WAITING), in which case
</span><span class="sail-comment">// a step has not happened and `try_step()` returns true. Otherwise
</span><span class="sail-comment">// it returns false. Equivalently, it returns whether the model is now
</span><span class="sail-comment">// in a waiting state (HART_WAITING).
</span><span class="sail-comment">//
</span><span class="sail-comment">// * step_no: the current step number; this is maintained by by the
</span><span class="sail-comment">//            non-Sail harness and is incremented when `try_step()`
</span><span class="sail-comment">//            returns true.
</span><span class="sail-comment">// * exit_wait: if true, and the model is waiting (HART_WAITING)
</span><span class="sail-comment">//              then it will wake up (switch to HART_ACTIVE) and
</span><span class="sail-comment">//              complete the WFI/WRS instruction, either successfully
</span><span class="sail-comment">//              retiring it or causing an illegal instruction
</span><span class="sail-comment">//              exception depending on mstatus[TW]. `exit_wait`
</span><span class="sail-comment">//              only affects the behaviour if the model is already
</span><span class="sail-comment">//              waiting from a previous WFI/WRS. It doesn't affect
</span><span class="sail-comment">//              WFI/WRS instructions executed in the same call of
</span><span class="sail-comment">//              `try_step()` (but see `wait_is_nop()`).
</span><span class="sail-comment">//
</span><span class="sail-keyword">function</span> <span class="sail-id">try_step</span>(<span class="sail-id">step_no</span> : <span class="sail-id">nat</span>, <span class="sail-id">exit_wait</span> : <span class="sail-id">bool</span>) -&gt; <span class="sail-id">bool</span> = {
  <span class="sail-comment">/* for step extensions */</span>
  <a href="./riscv_step_ext.html#L13"><span class="sail-id">ext_pre_step_hook</span></a>();

  <span class="sail-comment">/*
   * This records whether or not minstret should be incremented when
   * the instruction is retired. Since retirement occurs before CSR
   * writes we initialise it based on mcountinhibit here, before it is
   * potentially changed. This is also set to false if minstret is
   * written.  See the note near the minstret declaration for more
   * information.
   */</span>
  <a href="./riscv_sys_regs.html#L685"><span class="sail-id">minstret_increment</span></a> = <a href="./riscv_platform.html#L279"><span class="sail-id">should_inc_minstret</span></a>(<a href="./riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>);

  <span class="sail-keyword">let</span> <span class="sail-id">step_val</span> : <span class="sail-id">Step</span> = <span class="sail-keyword">match</span> <a href="./riscv_step.html#L11"><span class="sail-id">hart_state</span></a> {
      <span class="sail-id">HART_WAITING</span>(<span class="sail-id">wr</span>, <span class="sail-id">instbits</span>) =&gt; <a href="./riscv_step.html#L21"><span class="sail-id">run_hart_waiting</span></a>(<span class="sail-id">step_no</span>, <span class="sail-id">wr</span>, <span class="sail-id">instbits</span>, <span class="sail-id">exit_wait</span>),
      <span class="sail-id">HART_ACTIVE</span>()              =&gt; <a href="./riscv_step.html#L89"><span class="sail-id">run_hart_active</span></a>(<span class="sail-id">step_no</span>),
    };

  <span class="sail-keyword">match</span> <span class="sail-id">step_val</span> {
    <span class="sail-id">Step_Pending_Interrupt</span>(<span class="sail-id">intr</span>, <span class="sail-id">priv</span>) =&gt; {
      <span class="sail-keyword">if</span>   <a href="./prelude.html#L77"><span class="sail-id">get_config_print_instr</span></a>()
      <span class="sail-keyword">then</span> <span class="sail-id">print_bits</span>(<span class="sail-string">"Handling interrupt: "</span>, <a href="./riscv_types.html#L107"><span class="sail-id">interruptType_to_bits</span></a>(<span class="sail-id">intr</span>));
      <a href="./riscv_sys_control.html#L324"><span class="sail-id">handle_interrupt</span></a>(<span class="sail-id">intr</span>, <span class="sail-id">priv</span>)
    },
    <span class="sail-id">Step_Ext_Fetch_Failure</span>(<span class="sail-id">e</span>) =&gt; <a href="./riscv_addr_checks.html#L23"><span class="sail-id">ext_handle_fetch_check_error</span></a>(<span class="sail-id">e</span>),
    <span class="sail-id">Step_Fetch_Failure</span>(<span class="sail-id">vaddr</span>, <span class="sail-id">e</span>) =&gt; <a href="./riscv_sys_control.html#L310"><span class="sail-id">handle_mem_exception</span></a>(<span class="sail-id">vaddr</span>, <span class="sail-id">e</span>),
    <span class="sail-id">Step_Waiting</span>(_) =&gt; <span class="sail-keyword">assert</span>(<a href="./riscv_step_common.html#L38"><span class="sail-id">hart_is_waiting</span></a>(<a href="./riscv_step.html#L11"><span class="sail-id">hart_state</span></a>), <span class="sail-string">"cannot be Waiting in a non-Wait state"</span>),
    <span class="sail-id">Step_Execute</span>(<span class="sail-id">Retire_Success</span>(), _) =&gt; <span class="sail-keyword">assert</span>(<a href="./riscv_step_common.html#L32"><span class="sail-id">hart_is_active</span></a>(<a href="./riscv_step.html#L11"><span class="sail-id">hart_state</span></a>)),
    <span class="sail-comment">// standard errors
</span>    <span class="sail-id">Step_Execute</span>(<span class="sail-id">Trap</span>(<span class="sail-id">priv</span>, <span class="sail-id">ctl</span>, <span class="sail-id">pc</span>), _) =&gt; <a href="./riscv_pc_access.html#L24"><span class="sail-id">set_next_pc</span></a>(<a href="./riscv_sys_control.html#L264"><span class="sail-id">exception_handler</span></a>(<span class="sail-id">priv</span>, <span class="sail-id">ctl</span>, <span class="sail-id">pc</span>)),
    <span class="sail-id">Step_Execute</span>(<span class="sail-id">Memory_Exception</span>(<span class="sail-id">vaddr</span>, <span class="sail-id">e</span>), _) =&gt; <a href="./riscv_sys_control.html#L310"><span class="sail-id">handle_mem_exception</span></a>(<span class="sail-id">vaddr</span>, <span class="sail-id">e</span>),
    <span class="sail-id">Step_Execute</span>(<span class="sail-id">Illegal_Instruction</span>(), <span class="sail-id">instbits</span>) =&gt; <a href="./riscv_platform.html#L448"><span class="sail-id">handle_illegal</span></a>(<span class="sail-id">instbits</span>),
    <span class="sail-id">Step_Execute</span>(<span class="sail-id">Enter_Wait</span>(<span class="sail-id">wr</span>), <span class="sail-id">instbits</span>) =&gt; {
      <span class="sail-keyword">if</span> <a href="./riscv_step.html#L131"><span class="sail-id">wait_is_nop</span></a>(<span class="sail-id">wr</span>) <span class="sail-keyword">then</span> {
        <span class="sail-comment">// This is the same as the RETIRE_OK case.
</span>        <span class="sail-keyword">assert</span>(<a href="./riscv_step_common.html#L32"><span class="sail-id">hart_is_active</span></a>(<a href="./riscv_step.html#L11"><span class="sail-id">hart_state</span></a>));
      } <span class="sail-keyword">else</span> {
        <span class="sail-comment">// Transition into the wait state.
</span>        <span class="sail-keyword">if</span>   <a href="./prelude.html#L77"><span class="sail-id">get_config_print_instr</span></a>()
        <span class="sail-keyword">then</span> <a href="./prelude.html#L66"><span class="sail-id">print_instr</span></a>(<span class="sail-string">"entering "</span> <span class="sail-operator">^</span> <span class="sail-id">wait_name</span>(<span class="sail-id">wr</span>) <span class="sail-operator">^</span> <span class="sail-string">" state at PC "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="./riscv_regs.html#L11"><span class="sail-id">PC</span></a>));

        <a href="./riscv_step.html#L11"><span class="sail-id">hart_state</span></a> = <span class="sail-id">HART_WAITING</span>(<span class="sail-id">wr</span>, <span class="sail-id">instbits</span>);
      }
    },
    <span class="sail-comment">// errors from extensions
</span>    <span class="sail-id">Step_Execute</span>(<span class="sail-id">Ext_CSR_Check_Failure</span>(), _) =&gt; <a href="./riscv_ext_regs.html#L25"><span class="sail-id">ext_check_CSR_fail</span></a>(),
    <span class="sail-id">Step_Execute</span>(<span class="sail-id">Ext_ControlAddr_Check_Failure</span>(<span class="sail-id">e</span>), _) =&gt; <a href="./riscv_addr_checks.html#L47"><span class="sail-id">ext_handle_control_check_error</span></a>(<span class="sail-id">e</span>),
    <span class="sail-id">Step_Execute</span>(<span class="sail-id">Ext_DataAddr_Check_Failure</span>(<span class="sail-id">e</span>), _) =&gt; <a href="./riscv_addr_checks.html#L62"><span class="sail-id">ext_handle_data_check_error</span></a>(<span class="sail-id">e</span>),
    <span class="sail-id">Step_Execute</span>(<span class="sail-id">Ext_XRET_Priv_Failure</span>(), _) =&gt; <a href="./riscv_sys_exceptions.html#L16"><span class="sail-id">ext_fail_xret_priv</span></a>(),
  };

  <span class="sail-keyword">match</span> <a href="./riscv_step.html#L11"><span class="sail-id">hart_state</span></a> {
    <span class="sail-id">HART_WAITING</span>(_) =&gt; <span class="sail-literal">true</span>,
    <span class="sail-id">HART_ACTIVE</span>() =&gt; {
      <a href="./riscv_pc_access.html#L30"><span class="sail-id">tick_pc</span></a>();

      <span class="sail-keyword">let</span> <span class="sail-id">retired</span> : <span class="sail-id">bool</span> = <span class="sail-keyword">match</span> <span class="sail-id">step_val</span> {
        <span class="sail-id">Step_Execute</span>(<span class="sail-id">Retire_Success</span>(), _) =&gt; <span class="sail-literal">true</span>,
        <span class="sail-comment">// WFI, WRS.{STO, NTO} retire immediately if the model is configured
</span>        <span class="sail-comment">// to treat them as a nop.  Otherwise they always wait for at least
</span>        <span class="sail-comment">// one call of `try_step()`.
</span>        <span class="sail-id">Step_Execute</span>(<span class="sail-id">Enter_Wait</span>(<span class="sail-id">wr</span>), _) <span class="sail-keyword">if</span> <a href="./riscv_step.html#L131"><span class="sail-id">wait_is_nop</span></a>(<span class="sail-id">wr</span>) =&gt; <span class="sail-literal">true</span>,
        _ =&gt; <span class="sail-literal">false</span>,
      };

      <span class="sail-comment">// Increment minstret if we retired an instruction and the
</span>      <span class="sail-comment">// update wasn't suppressed by writing to it explicitly or
</span>      <span class="sail-comment">// mcountinhibit[IR] or minstretcfg.
</span>      <span class="sail-keyword">if</span> <span class="sail-id">retired</span> <span class="sail-operator">&amp;</span> <a href="./riscv_sys_regs.html#L685"><span class="sail-id">minstret_increment</span></a> <span class="sail-keyword">then</span> <a href="./riscv_sys_regs.html#L682"><span class="sail-id">minstret</span></a> = <a href="./riscv_sys_regs.html#L682"><span class="sail-id">minstret</span></a> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;

      <span class="sail-comment">// Record the next PC for RVFI.
</span>      <span class="sail-comment">// TODO: Remove this and implement it in C.
</span>      <span class="sail-keyword">if</span> <a href="./prelude.html#L79"><span class="sail-id">get_config_rvfi</span></a>() <span class="sail-keyword">then</span> {
        <a href="./rvfi_dii.html#L153"><span class="sail-id">rvfi_pc_data</span></a>[<span class="sail-id">rvfi_pc_wdata</span>] = <a href="./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<a href="./riscv_pc_access.html#L18"><span class="sail-id">get_arch_pc</span></a>())
      };

      <span class="sail-comment">// For step extensions
</span>      <a href="./riscv_step_ext.html#L14"><span class="sail-id">ext_post_step_hook</span></a>();
      <span class="sail-comment">// Return that we have stepped and are not waiting.
</span>      <span class="sail-literal">false</span>
    }
  }
}

<span class="sail-keyword">function</span> <span class="sail-id">loop</span> () : <span class="sail-id">unit</span> -&gt; <span class="sail-id">unit</span> = {
  <span class="sail-keyword">var</span> <span class="sail-id">i</span> : <span class="sail-id">nat</span> = <span class="sail-literal">0</span>;
  <span class="sail-keyword">var</span> <span class="sail-id">step_no</span> : <span class="sail-id">nat</span> = <span class="sail-literal">0</span>;
  <span class="sail-keyword">while</span> <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_platform.html#L305"><span class="sail-id">htif_done</span></a>) <span class="sail-keyword">do</span> {
    <span class="sail-comment">// This standalone loop always exits immediately out of waiting
</span>    <span class="sail-comment">// states.
</span>    <span class="sail-keyword">let</span> <span class="sail-id">stepped</span> = <a href="./riscv_step.html#L162"><span class="sail-id">try_step</span></a>(<span class="sail-id">step_no</span>, <span class="sail-literal">true</span>);
    <span class="sail-keyword">if</span> <span class="sail-id">stepped</span> <span class="sail-keyword">then</span> {
      <span class="sail-id">step_no</span> = <span class="sail-id">step_no</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;
      <span class="sail-keyword">if</span> <a href="./prelude.html#L77"><span class="sail-id">get_config_print_instr</span></a>() <span class="sail-keyword">then</span> {
        <a href="./prelude.html#L70"><span class="sail-id">print_step</span></a>()
      };
      <span class="sail-id">sail_end_cycle</span>()
    };

    <span class="sail-comment">/* check htif exit */</span>
    <span class="sail-keyword">if</span> <a href="./riscv_platform.html#L305"><span class="sail-id">htif_done</span></a> <span class="sail-keyword">then</span> {
      <span class="sail-keyword">let</span> <span class="sail-id">exit_val</span> = <span class="sail-id">unsigned</span>(<a href="./riscv_platform.html#L306"><span class="sail-id">htif_exit_code</span></a>);
      <span class="sail-keyword">if</span> <span class="sail-id">exit_val</span> <span class="sail-operator">==</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-id">print</span>(<span class="sail-string">"SUCCESS"</span>)
      <span class="sail-keyword">else</span> <span class="sail-id">print_int</span>(<span class="sail-string">"FAILURE: "</span>, <span class="sail-id">exit_val</span>);
    } <span class="sail-keyword">else</span> {
      <span class="sail-comment">/* update time */</span>
      <span class="sail-id">i</span> = <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;
      <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">==</span> <span class="sail-id">plat_insns_per_tick</span> <span class="sail-keyword">then</span> {
        <a href="./riscv_platform.html#L283"><span class="sail-id">tick_clock</span></a>();
        <span class="sail-id">i</span> = <span class="sail-literal">0</span>;
      }
    }
  }
}
</pre>
</div>
</div>
</body>
</html>