
State Machine - |Project1_top|fsm:fsmpm|nxst
Name nxst.S8 nxst.S7 nxst.S6DS nxst.S6 nxst.S5DS nxst.S5 nxst.S4 nxst.SBreak nxst.SD_FB nxst.S3 nxst.S2 nxst.S1 nxst.S0 
nxst.S0 0 0 0 0 0 0 0 0 0 0 0 0 0 
nxst.S1 0 0 0 0 0 0 0 0 0 0 0 1 1 
nxst.S2 0 0 0 0 0 0 0 0 0 0 1 0 1 
nxst.S3 0 0 0 0 0 0 0 0 0 1 0 0 1 
nxst.SD_FB 0 0 0 0 0 0 0 0 1 0 0 0 1 
nxst.SBreak 0 0 0 0 0 0 0 1 0 0 0 0 1 
nxst.S4 0 0 0 0 0 0 1 0 0 0 0 0 1 
nxst.S5 0 0 0 0 0 1 0 0 0 0 0 0 1 
nxst.S5DS 0 0 0 0 1 0 0 0 0 0 0 0 1 
nxst.S6 0 0 0 1 0 0 0 0 0 0 0 0 1 
nxst.S6DS 0 0 1 0 0 0 0 0 0 0 0 0 1 
nxst.S7 0 1 0 0 0 0 0 0 0 0 0 0 1 
nxst.S8 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |Project1_top|fsm:fsmpm|prst
Name prst.S8 prst.S7 prst.S6DS prst.S6 prst.S5DS prst.S5 prst.S4 prst.SBreak prst.SD_FB prst.S3 prst.S2 prst.S1 prst.S0 
prst.S0 0 0 0 0 0 0 0 0 0 0 0 0 0 
prst.S1 0 0 0 0 0 0 0 0 0 0 0 1 1 
prst.S2 0 0 0 0 0 0 0 0 0 0 1 0 1 
prst.S3 0 0 0 0 0 0 0 0 0 1 0 0 1 
prst.SD_FB 0 0 0 0 0 0 0 0 1 0 0 0 1 
prst.SBreak 0 0 0 0 0 0 0 1 0 0 0 0 1 
prst.S4 0 0 0 0 0 0 1 0 0 0 0 0 1 
prst.S5 0 0 0 0 0 1 0 0 0 0 0 0 1 
prst.S5DS 0 0 0 0 1 0 0 0 0 0 0 0 1 
prst.S6 0 0 0 1 0 0 0 0 0 0 0 0 1 
prst.S6DS 0 0 1 0 0 0 0 0 0 0 0 0 1 
prst.S7 0 1 0 0 0 0 0 0 0 0 0 0 1 
prst.S8 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |Project1_top|fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_pstate
Name rx_pstate.stopbit rx_pstate.paritybit rx_pstate.databits rx_pstate.startbit rx_pstate.idle 
rx_pstate.idle 0 0 0 0 0 
rx_pstate.startbit 0 0 0 1 1 
rx_pstate.databits 0 0 1 0 1 
rx_pstate.paritybit 0 1 0 0 1 
rx_pstate.stopbit 1 0 0 0 1 

State Machine - |Project1_top|fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate
Name tx_pstate.stopbit tx_pstate.paritybit tx_pstate.databits tx_pstate.startbit tx_pstate.txsync tx_pstate.idle 
tx_pstate.idle 0 0 0 0 0 0 
tx_pstate.txsync 0 0 0 0 1 1 
tx_pstate.startbit 0 0 0 1 0 1 
tx_pstate.databits 0 0 1 0 0 1 
tx_pstate.paritybit 0 1 0 0 0 1 
tx_pstate.stopbit 1 0 0 0 0 1 
