# RISC-V_simple_implementation
This series contain basic concepts of CPU architecture, function unit(relation of ALU and Adder), and a simple simulation of verilog for RISC-V ISA finally.


> Lab1
RISC-V assembly programming practice: Convert the **C code** into **RISC-V assembly**.
Including 4 sections: (1)Bubble sort, (2)Factorial, (3)Fibonacci number and (4)the Great common divisor. The most challenged part is programming "Recursively" in each.


> Lab2


> <font color=green> Lab3 <font>

Architecture diagram
![image](https://user-images.githubusercontent.com/54396044/111672644-1f150100-8855-11eb-89fb-3dcc5c1f3806.png)

ISA
![image](https://user-images.githubusercontent.com/54396044/111672774-44a20a80-8855-11eb-9326-b0d09dad6584.png)
![image](https://user-images.githubusercontent.com/54396044/111672798-48ce2800-8855-11eb-9b52-a3b939ecc21f.png)

Test bench
![image](https://user-images.githubusercontent.com/54396044/111672892-5e435200-8855-11eb-813e-5e5fa680ca23.png)
