Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Sep 17 19:39:10 2021
| Host         : CAMILO-LAPTOP-LX running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file main_timing.rpt
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

       WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
       -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
 139999984.000           0.000                      0                 4375           0.020           0.000                      0                 4375    70000000.000           0.000                       0                  1790  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)                     Period(ns)      Frequency(MHz)
-----     ------------                     ----------      --------------
app1_clk  {0.000 7000000.216}              14000000.432    0.000           
sys_clk   {0.000 70000000.298}             140000000.596   0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
sys_clk        139999984.000           0.000                      0                 4375           0.020           0.000                      0                 4375    70000000.000           0.000                       0                  1790  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack 139999984.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 70000000.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 1.368ns (17.134%)  route 6.616ns (82.866%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        1.556     1.556    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X38Y17         FDRE                                         r  VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/Q
                         net (fo=43, routed)          2.869     4.944    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I1_O)        0.152     5.096 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_16/O
                         net (fo=11, routed)          1.459     6.555    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_reg_1
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.326     6.881 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28/O
                         net (fo=2, routed)           0.592     7.472    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28_n_0
    SLICE_X51Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.596 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12/O
                         net (fo=1, routed)           0.585     8.181    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.305 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=3, routed)           0.722     9.027    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          0.390     9.540    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X40Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1793, routed)        1.441 140000000.000    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X40Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
                         clock pessimism              0.080 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X40Y15         FDRE (Setup_fdre_C_CE)      -0.205 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 1.458ns (19.182%)  route 6.143ns (80.818%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        1.554     1.554    VexRiscv/dataCache_1/stageB_flusher_counter_reg[7]_0
    SLICE_X46Y20         FDRE                                         r  VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/Q
                         net (fo=20, routed)          1.485     3.558    VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.124     3.682 r  VexRiscv/dataCache_1/stageB_flusher_start_i_4/O
                         net (fo=3, routed)           0.618     4.300    VexRiscv/dataCache_1/stageB_flusher_start_i_4_n_0
    SLICE_X44Y16         LUT3 (Prop_lut3_I2_O)        0.118     4.418 r  VexRiscv/dataCache_1/stageB_flusher_start_i_2/O
                         net (fo=3, routed)           0.976     5.393    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.719 f  VexRiscv/dataCache_1/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]_i_4/O
                         net (fo=37, routed)          1.075     6.795    VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess_reg_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.919 r  VexRiscv/dataCache_1/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_5/O
                         net (fo=14, routed)          1.315     8.233    VexRiscv/dataCache_1/memory_arbitration_isValid_reg
    SLICE_X40Y15         LUT4 (Prop_lut4_I0_O)        0.124     8.357 r  VexRiscv/dataCache_1/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]_i_3/O
                         net (fo=1, routed)           0.674     9.031    VexRiscv/dataCache_1/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]_i_3_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.155 r  VexRiscv/dataCache_1/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]_i_1/O
                         net (fo=1, routed)           0.000     9.155    VexRiscv/dataCache_1_n_153
    SLICE_X40Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1793, routed)        1.441 140000000.000    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X40Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
                         clock pessimism              0.080 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X40Y15         FDRE (Setup_fdre_C_D)        0.029 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 1.368ns (16.812%)  route 6.769ns (83.188%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        1.556     1.556    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X38Y17         FDRE                                         r  VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/Q
                         net (fo=43, routed)          2.869     4.944    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I1_O)        0.152     5.096 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_16/O
                         net (fo=11, routed)          1.459     6.555    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_reg_1
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.326     6.881 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28/O
                         net (fo=2, routed)           0.592     7.472    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28_n_0
    SLICE_X51Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.596 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12/O
                         net (fo=1, routed)           0.585     8.181    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.305 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=3, routed)           0.722     9.027    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          0.543     9.694    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X38Y20         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1793, routed)        1.434 140000000.000    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X38Y20         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/C
                         clock pessimism              0.095 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X38Y20         FDRE (Setup_fdre_C_CE)      -0.169 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 1.368ns (16.165%)  route 7.095ns (83.835%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        1.556     1.556    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X38Y17         FDRE                                         r  VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/Q
                         net (fo=43, routed)          2.869     4.944    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I1_O)        0.152     5.096 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_16/O
                         net (fo=11, routed)          1.459     6.555    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_reg_1
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.326     6.881 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28/O
                         net (fo=2, routed)           0.592     7.472    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28_n_0
    SLICE_X51Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.596 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12/O
                         net (fo=1, routed)           0.585     8.181    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.305 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=3, routed)           0.722     9.027    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          0.869    10.019    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X37Y20         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1793, routed)        1.434 140000000.000    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X37Y20         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
                         clock pessimism              0.095 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X37Y20         FDRE (Setup_fdre_C_CE)      -0.205 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 1.368ns (15.644%)  route 7.376ns (84.356%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        1.556     1.556    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X38Y17         FDRE                                         r  VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/Q
                         net (fo=43, routed)          2.869     4.944    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I1_O)        0.152     5.096 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_16/O
                         net (fo=11, routed)          1.459     6.555    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_reg_1
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.326     6.881 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28/O
                         net (fo=2, routed)           0.592     7.472    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28_n_0
    SLICE_X51Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.596 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12/O
                         net (fo=1, routed)           0.585     8.181    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.305 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=3, routed)           0.722     9.027    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          1.150    10.301    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X38Y19         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1793, routed)        1.434 140000000.000    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X38Y19         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/C
                         clock pessimism              0.095 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X38Y19         FDRE (Setup_fdre_C_CE)      -0.169 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 1.334ns (21.062%)  route 5.000ns (78.938%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        1.554     1.554    VexRiscv/dataCache_1/stageB_flusher_counter_reg[7]_0
    SLICE_X46Y20         FDRE                                         r  VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/Q
                         net (fo=20, routed)          1.485     3.558    VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.124     3.682 r  VexRiscv/dataCache_1/stageB_flusher_start_i_4/O
                         net (fo=3, routed)           0.618     4.300    VexRiscv/dataCache_1/stageB_flusher_start_i_4_n_0
    SLICE_X44Y16         LUT3 (Prop_lut3_I2_O)        0.118     4.418 r  VexRiscv/dataCache_1/stageB_flusher_start_i_2/O
                         net (fo=3, routed)           0.976     5.393    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.719 f  VexRiscv/dataCache_1/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]_i_4/O
                         net (fo=37, routed)          1.075     6.795    VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess_reg_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.919 r  VexRiscv/dataCache_1/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_5/O
                         net (fo=14, routed)          0.845     7.764    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.888 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     7.888    VexRiscv/IBusCachedPlugin_cache_n_252
    SLICE_X38Y19         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1793, routed)        1.434 140000000.000    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X38Y19         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/C
                         clock pessimism              0.080 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X38Y19         FDRE (Setup_fdre_C_D)        0.077 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 1.368ns (15.845%)  route 7.266ns (84.155%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        1.556     1.556    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X38Y17         FDRE                                         r  VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/Q
                         net (fo=43, routed)          2.869     4.944    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I1_O)        0.152     5.096 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_16/O
                         net (fo=11, routed)          1.459     6.555    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_reg_1
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.326     6.881 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28/O
                         net (fo=2, routed)           0.592     7.472    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28_n_0
    SLICE_X51Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.596 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12/O
                         net (fo=1, routed)           0.585     8.181    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.305 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=3, routed)           0.722     9.027    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          1.039    10.190    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X35Y22         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1793, routed)        1.430 140000000.000    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X35Y22         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/C
                         clock pessimism              0.008 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X35Y22         FDRE (Setup_fdre_C_CE)      -0.205 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 1.210ns (18.861%)  route 5.205ns (81.139%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        1.554     1.554    VexRiscv/dataCache_1/stageB_flusher_counter_reg[7]_0
    SLICE_X46Y20         FDRE                                         r  VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.518     2.072 f  VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/Q
                         net (fo=20, routed)          1.485     3.558    VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.124     3.682 f  VexRiscv/dataCache_1/stageB_flusher_start_i_4/O
                         net (fo=3, routed)           0.618     4.300    VexRiscv/dataCache_1/stageB_flusher_start_i_4_n_0
    SLICE_X44Y16         LUT3 (Prop_lut3_I2_O)        0.118     4.418 f  VexRiscv/dataCache_1/stageB_flusher_start_i_2/O
                         net (fo=3, routed)           0.976     5.393    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.719 r  VexRiscv/dataCache_1/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]_i_4/O
                         net (fo=37, routed)          2.126     7.846    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.970 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]_i_1/O
                         net (fo=1, routed)           0.000     7.970    VexRiscv/IBusCachedPlugin_cache_n_251
    SLICE_X35Y22         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1793, routed)        1.430 140000000.000    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X35Y22         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/C
                         clock pessimism              0.008 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.029 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 1.368ns (15.845%)  route 7.266ns (84.155%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        1.556     1.556    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X38Y17         FDRE                                         r  VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/Q
                         net (fo=43, routed)          2.869     4.944    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I1_O)        0.152     5.096 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_16/O
                         net (fo=11, routed)          1.459     6.555    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_reg_1
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.326     6.881 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28/O
                         net (fo=2, routed)           0.592     7.472    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28_n_0
    SLICE_X51Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.596 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12/O
                         net (fo=1, routed)           0.585     8.181    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.305 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=3, routed)           0.722     9.027    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          1.039    10.190    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X35Y22         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1793, routed)        1.430 140000000.000    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X35Y22         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]/C
                         clock pessimism              0.008 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X35Y22         FDRE (Setup_fdre_C_CE)      -0.205 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 1.334ns (20.862%)  route 5.060ns (79.138%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        1.554     1.554    VexRiscv/dataCache_1/stageB_flusher_counter_reg[7]_0
    SLICE_X46Y20         FDRE                                         r  VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/Q
                         net (fo=20, routed)          1.485     3.558    VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.124     3.682 r  VexRiscv/dataCache_1/stageB_flusher_start_i_4/O
                         net (fo=3, routed)           0.618     4.300    VexRiscv/dataCache_1/stageB_flusher_start_i_4_n_0
    SLICE_X44Y16         LUT3 (Prop_lut3_I2_O)        0.118     4.418 r  VexRiscv/dataCache_1/stageB_flusher_start_i_2/O
                         net (fo=3, routed)           0.976     5.393    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.719 f  VexRiscv/dataCache_1/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]_i_4/O
                         net (fo=37, routed)          1.075     6.795    VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess_reg_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.919 r  VexRiscv/dataCache_1/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_5/O
                         net (fo=14, routed)          0.906     7.825    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.949 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]_i_1/O
                         net (fo=1, routed)           0.000     7.949    VexRiscv/IBusCachedPlugin_cache_n_250
    SLICE_X35Y22         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1793, routed)        1.430 140000000.000    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X35Y22         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]/C
                         clock pessimism              0.008 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.031 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                              139999984.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_mtval_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.625%)  route 0.206ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.550     0.550    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X37Y25         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]/Q
                         net (fo=1, routed)           0.206     0.897    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[31]
    SLICE_X34Y27         FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.818     0.818    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X34Y27         FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[31]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.064     0.877    VexRiscv/CsrPlugin_mtval_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.564     0.564    sys_clk
    SLICE_X43Y0          FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.564     0.564    sys_clk
    SLICE_X43Y0          FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.564     0.564    sys_clk
    SLICE_X43Y0          FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.564     0.564    sys_clk
    SLICE_X43Y0          FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.564     0.564    sys_clk
    SLICE_X43Y0          FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.564     0.564    sys_clk
    SLICE_X43Y0          FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.564     0.564    sys_clk
    SLICE_X43Y0          FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y0          RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y0          RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y0          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.564     0.564    sys_clk
    SLICE_X43Y0          FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y0          RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y0          RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y0          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_BRANCH_CALC_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.867%)  route 0.195ns (51.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.551     0.551    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X36Y26         FDRE                                         r  VexRiscv/execute_to_memory_BRANCH_CALC_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  VexRiscv/execute_to_memory_BRANCH_CALC_reg[28]/Q
                         net (fo=2, routed)           0.195     0.886    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_2[18]
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.931 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]_i_1/O
                         net (fo=1, routed)           0.000     0.931    VexRiscv/IBusCachedPlugin_cache_n_236
    SLICE_X35Y27         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1793, routed)        0.818     0.818    VexRiscv/stageB_flusher_counter_reg[7]
    SLICE_X35Y27         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[28]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.092     0.905    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 70000000.000 }
Period(ns):         140000000.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)     Slack(ns)      Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X40Y15  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X38Y20  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X37Y20  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X32Y21  VexRiscv/execute_to_memory_PC_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X29Y20  VexRiscv/execute_to_memory_PC_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X30Y23  VexRiscv/execute_to_memory_PC_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X34Y24  VexRiscv/execute_to_memory_PC_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X30Y23  VexRiscv/execute_to_memory_PC_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X33Y24  VexRiscv/execute_to_memory_PC_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X33Y24  VexRiscv/execute_to_memory_PC_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X40Y15  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X40Y15  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y20  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y20  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X37Y20  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X37Y20  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X32Y21  VexRiscv/execute_to_memory_PC_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X32Y21  VexRiscv/execute_to_memory_PC_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X29Y20  VexRiscv/execute_to_memory_PC_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X29Y20  VexRiscv/execute_to_memory_PC_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X40Y15  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X40Y15  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y20  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y20  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X37Y20  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X37Y20  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X32Y21  VexRiscv/execute_to_memory_PC_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X32Y21  VexRiscv/execute_to_memory_PC_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X29Y20  VexRiscv/execute_to_memory_PC_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X29Y20  VexRiscv/execute_to_memory_PC_reg[11]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | cpu_reset | FDRE    | -     |     9.822 (r) | SLOW    |     0.015 (r) | FAST    |          |
sys_clk   | serial_rx | FDRE    | -     |     3.473 (r) | SLOW    |    -0.815 (r) | FAST    |          |
sys_clk   | user_sw0  | FDRE    | -     |     2.199 (r) | SLOW    |    -0.182 (r) | FAST    |          |
sys_clk   | user_sw1  | FDRE    | -     |     2.537 (r) | SLOW    |    -0.163 (r) | FAST    |          |
sys_clk   | user_sw2  | FDRE    | -     |     2.418 (r) | SLOW    |    -0.248 (r) | FAST    |          |
sys_clk   | user_sw3  | FDRE    | -     |     1.998 (r) | SLOW    |    -0.168 (r) | FAST    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx | FDSE   | -     |     10.763 (r) | SLOW    |      3.516 (r) | FAST    |          |
sys_clk   | user_led0 | FDCE   | -     |      7.849 (r) | SLOW    |      2.362 (r) | FAST    |          |
sys_clk   | user_led1 | FDCE   | -     |      8.464 (r) | SLOW    |      2.610 (r) | FAST    |          |
sys_clk   | user_led2 | FDCE   | -     |      8.006 (r) | SLOW    |      2.411 (r) | FAST    |          |
sys_clk   | user_led3 | FDCE   | -     |      8.085 (r) | SLOW    |      2.450 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |        14.390 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



