

================================================================
== Vitis HLS Report for 'pool_op_ap_fixed_16_6_5_3_0_9_1_s'
================================================================
* Date:           Wed Apr  2 21:08:41 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        WOMBAT_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|  3.965 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  31.250 ns|  31.250 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     279|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      13|    -|
|Register         |        -|     -|     333|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     333|     324|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------+-------------------------+-----------+
    |           Instance           |          Module         | Expression|
    +------------------------------+-------------------------+-----------+
    |mul_mul_19s_20ns_40_4_0_U604  |mul_mul_19s_20ns_40_4_0  |    i0 * i1|
    +------------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln712_76_fu_118_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln712_77_fu_128_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln712_78_fu_154_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln712_79_fu_160_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln712_80_fu_170_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln712_81_fu_179_p2   |         +|   0|  0|  19|          19|          19|
    |add_ln712_82_fu_187_p2   |         +|   0|  0|  19|          19|          19|
    |add_ln712_fu_100_p2      |         +|   0|  0|  24|          17|          17|
    |sub_ln1201_1_fu_238_p2   |         -|   0|  0|  23|           1|          16|
    |sub_ln1201_fu_217_p2     |         -|   0|  0|  46|           1|          39|
    |select_ln1201_fu_232_p3  |    select|   0|  0|  16|           1|          16|
    |y_V_fu_244_p3            |    select|   0|  0|  16|           1|          16|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 279|         140|         223|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  13|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+
    |Total      |  13|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln712_78_reg_263  |  19|   0|   19|          0|
    |add_ln712_80_reg_268  |  17|   0|   17|          0|
    |ap_ce_reg             |   1|   0|    1|          0|
    |ap_return_int_reg     |  16|   0|   16|          0|
    |p_read1_int_reg       |  16|   0|   16|          0|
    |p_read2_int_reg       |  16|   0|   16|          0|
    |p_read3_int_reg       |  16|   0|   16|          0|
    |p_read4_int_reg       |  16|   0|   16|          0|
    |p_read5_int_reg       |  16|   0|   16|          0|
    |p_read6_int_reg       |  16|   0|   16|          0|
    |p_read7_int_reg       |  16|   0|   16|          0|
    |p_read818_reg_258     |  16|   0|   16|          0|
    |p_read8_int_reg       |  16|   0|   16|          0|
    |p_read_int_reg        |  16|   0|   16|          0|
    |tmp_77_reg_289        |  16|   0|   16|          0|
    |tmp_reg_278           |   1|   0|    1|          0|
    |trunc_ln1201_reg_284  |  39|   0|   39|          0|
    |tmp_reg_278           |  64|  32|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 333|  32|  270|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  pool_op<ap_fixed<16, 6, 5, 3, 0>, 9, 1>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  pool_op<ap_fixed<16, 6, 5, 3, 0>, 9, 1>|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|  pool_op<ap_fixed<16, 6, 5, 3, 0>, 9, 1>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  pool_op<ap_fixed<16, 6, 5, 3, 0>, 9, 1>|  return value|
|p_read     |   in|   16|     ap_none|                                   p_read|        scalar|
|p_read1    |   in|   16|     ap_none|                                  p_read1|        scalar|
|p_read2    |   in|   16|     ap_none|                                  p_read2|        scalar|
|p_read3    |   in|   16|     ap_none|                                  p_read3|        scalar|
|p_read4    |   in|   16|     ap_none|                                  p_read4|        scalar|
|p_read5    |   in|   16|     ap_none|                                  p_read5|        scalar|
|p_read6    |   in|   16|     ap_none|                                  p_read6|        scalar|
|p_read7    |   in|   16|     ap_none|                                  p_read7|        scalar|
|p_read8    |   in|   16|     ap_none|                                  p_read8|        scalar|
+-----------+-----+-----+------------+-----------------------------------------+--------------+

