==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 200MHz 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 333.812 MB.
INFO: [HLS 200-10] Analyzing design file '../../library/int8_16x16/int8_16x16_wrapper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'matrix_multiply_16x16.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (matrix_multiply_16x16.cpp:43:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file matrix_multiply_16x16.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.56 seconds. CPU system time: 0.71 seconds. Elapsed time: 3.26 seconds; current allocated memory: 336.465 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 958 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 98 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /mnt/vault0/rsunketa/vitis-hls-blackbox/c-designs/int8_16x16/matrix_multiply_16x16_proj/int8_16x16_solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-241] Aggregating maxi variable 'C' with compact=none mode in 16-bits (matrix_multiply_16x16.cpp:25:0)
INFO: [HLS 214-241] Aggregating maxi variable 'B' with compact=none mode in 8-bits (matrix_multiply_16x16.cpp:25:0)
INFO: [HLS 214-241] Aggregating maxi variable 'A' with compact=none mode in 8-bits (matrix_multiply_16x16.cpp:25:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_47_1> at matrix_multiply_16x16.cpp:47:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_57_3> at matrix_multiply_16x16.cpp:57:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_72_6> at matrix_multiply_16x16.cpp:72:30 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_4' is marked as complete unroll implied by the pipeline pragma (matrix_multiply_16x16.cpp:59:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_2' is marked as complete unroll implied by the pipeline pragma (matrix_multiply_16x16.cpp:49:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_4' (matrix_multiply_16x16.cpp:59:30) in function 'matrix_multiply_16x16' completely with a factor of 16 (matrix_multiply_16x16.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_2' (matrix_multiply_16x16.cpp:49:30) in function 'matrix_multiply_16x16' completely with a factor of 16 (matrix_multiply_16x16.cpp:25:0)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 8 in loop 'VITIS_LOOP_47_1'(matrix_multiply_16x16.cpp:47:26) has been inferred on bundle 'gmem_a'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (matrix_multiply_16x16.cpp:47:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 16 in loop 'VITIS_LOOP_70_5'(matrix_multiply_16x16.cpp:70:26) has been inferred on bundle 'gmem_c'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (matrix_multiply_16x16.cpp:70:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.44 seconds. CPU system time: 0.3 seconds. Elapsed time: 6.46 seconds; current allocated memory: 345.914 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 345.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 346.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] matrix_multiply_16x16.cpp:73: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 346.477 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_47_1_proc' (matrix_multiply_16x16.cpp:47) to a process function for dataflow in function 'matrix_multiply_16x16'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_57_3_proc' (matrix_multiply_16x16.cpp:57) to a process function for dataflow in function 'matrix_multiply_16x16'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_70_5_proc' (matrix_multiply_16x16.cpp:70) to a process function for dataflow in function 'matrix_multiply_16x16'.
INFO: [XFORM 203-712] Applying dataflow to function 'int8_16x16_wrapper_wrapper.1' (../../library/int8_16x16/int8_16x16_wrapper.cpp:7:32), detected/extracted 1 process function(s): 
	 'int8_16x16_wrapper'.
INFO: [XFORM 203-712] Applying dataflow to function 'matrix_multiply_16x16' (matrix_multiply_16x16.cpp:20:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'Loop_VITIS_LOOP_47_1_proc1'
	 'Loop_VITIS_LOOP_57_3_proc2'
	 'int8_16x16_wrapper_wrapper.1'
	 'Loop_VITIS_LOOP_70_5_proc3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 369.129 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_70_5'(matrix_multiply_16x16.cpp:70:26) and 'VITIS_LOOP_72_6'(matrix_multiply_16x16.cpp:72:30) in function 'Loop_VITIS_LOOP_70_5_proc3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_5' (matrix_multiply_16x16.cpp:70:26) in function 'Loop_VITIS_LOOP_70_5_proc3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 408.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_multiply_16x16' ...
WARNING: [SYN 201-103] Legalizing function name 'int8_16x16_wrapper_wrapper.1' to 'int8_16x16_wrapper_wrapper_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 408.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 408.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_47_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_47_1_proc1' (loop 'VITIS_LOOP_47_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_a_addr_read_15', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) and bus read operation ('gmem_a_addr_read', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_47_1_proc1' (loop 'VITIS_LOOP_47_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_a_addr_read_15', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) and bus read operation ('gmem_a_addr_read', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_47_1_proc1' (loop 'VITIS_LOOP_47_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_a_addr_read_15', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) and bus read operation ('gmem_a_addr_read', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_47_1_proc1' (loop 'VITIS_LOOP_47_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_a_addr_read_15', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) and bus read operation ('gmem_a_addr_read', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_47_1_proc1' (loop 'VITIS_LOOP_47_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('gmem_a_addr_read_15', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) and bus read operation ('gmem_a_addr_read', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_47_1_proc1' (loop 'VITIS_LOOP_47_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('gmem_a_addr_read_15', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) and bus read operation ('gmem_a_addr_read', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 26, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 409.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 409.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_57_3_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_VITIS_LOOP_57_3_proc2' (loop 'VITIS_LOOP_57_3'): Unable to schedule bus request operation ('gmem_b_load_1_req', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_VITIS_LOOP_57_3_proc2' (loop 'VITIS_LOOP_57_3'): Unable to schedule bus request operation ('gmem_b_load_2_req', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_VITIS_LOOP_57_3_proc2' (loop 'VITIS_LOOP_57_3'): Unable to schedule bus request operation ('gmem_b_load_3_req', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_VITIS_LOOP_57_3_proc2' (loop 'VITIS_LOOP_57_3'): Unable to schedule bus request operation ('gmem_b_load_4_req', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_VITIS_LOOP_57_3_proc2' (loop 'VITIS_LOOP_57_3'): Unable to schedule bus request operation ('gmem_b_load_11_req', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_VITIS_LOOP_57_3_proc2' (loop 'VITIS_LOOP_57_3'): Unable to schedule bus request operation ('gmem_b_load_15_req', matrix_multiply_16x16.cpp:60) on port 'gmem_b' (matrix_multiply_16x16.cpp:60) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 26, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 409.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 409.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int8_16x16_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 409.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 409.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int8_16x16_wrapper_wrapper_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 409.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 409.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_70_5_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_5_VITIS_LOOP_72_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_70_5_VITIS_LOOP_72_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 409.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 409.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply_16x16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Loop_VITIS_LOOP_70_5_proc3_U0 (from entry_proc_U0 to Loop_VITIS_LOOP_70_5_proc3_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 410.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 410.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 410.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_47_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_47_1_proc1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_47_1_proc1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 410.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_57_3_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_57_3_proc2' pipeline 'VITIS_LOOP_57_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_57_3_proc2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 413.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int8_16x16_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int8_16x16_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 415.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int8_16x16_wrapper_wrapper_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process int8_16x16_wrapper is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'int8_16x16_wrapper_wrapper_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 415.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_70_5_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_70_5_proc3' pipeline 'VITIS_LOOP_70_5_VITIS_LOOP_72_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_70_5_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 416.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply_16x16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_16x16/gmem_a' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_16x16/gmem_b' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_16x16/gmem_c' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_16x16/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_16x16/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_16x16/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_multiply_16x16' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C' and 'return' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process Loop_VITIS_LOOP_47_1_proc1 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process Loop_VITIS_LOOP_57_3_proc2 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply_16x16'.
INFO: [RTMG 210-285] Implementing FIFO 'C_c_U(matrix_multiply_16x16_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'a_stream_U(matrix_multiply_16x16_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_stream_U(matrix_multiply_16x16_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c_stream_U(matrix_multiply_16x16_fifo_w256_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_VITIS_LOOP_70_5_proc3_U0_U(matrix_multiply_16x16_start_for_Loop_VITIS_LOOP_70_5_proc3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_int8_16x16_wrapper_wrapper_1_U0_U(matrix_multiply_16x16_start_for_int8_16x16_wrapper_wrapper_1_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 419.332 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 422.359 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 429.723 MB.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_multiply_16x16.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 96.328 MB.
