// Seed: 3004517768
module module_0 ();
  reg id_2, id_3, id_4, id_5;
  assign id_2 = 1;
  always @(posedge id_3 or posedge id_1) begin : LABEL_0
    id_2 = {~id_4{1}} == 1'b0;
    id_3 <= id_5 - id_1;
  end
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input wor id_2,
    output supply1 id_3,
    input wor id_4,
    output tri id_5,
    input uwire id_6,
    input supply0 id_7
);
  assign id_1 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
