Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Wed Mar 26 16:25:01 2025
| Host         : LAPTOP-NL3C8VQJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.224        0.000                      0                  269        0.160        0.000                      0                  269        3.000        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       29.224        0.000                      0                  269        0.160        0.000                      0                  269       19.500        0.000                       0                   140  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.224ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/SWALL_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.237ns  (logic 2.959ns (28.905%)  route 7.278ns (71.095%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.558    -0.954    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.476 r  link/Ycounter/count0/ff_instance_1/Q
                         net (fo=10, routed)          0.726     0.250    link/NewY[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.077 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.077    link/ycord_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    link/ycord_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    link/ycord_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.544 r  link/ycord_carry__2/O[2]
                         net (fo=19, routed)          2.956     4.500    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_24[2]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.302     4.802 r  link/Ycounter/count2/y0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.802    link/Ycounter_n_305
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.203 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.592     6.795    link/Ycounter/count2/NWALL[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  link/Ycounter/count2/ff_instance_1_i_2__1/O
                         net (fo=6, routed)           1.044     7.992    wessamqdig/NWALL
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.332     8.324 r  wessamqdig/SWALL_i_1/O
                         net (fo=2, routed)           0.960     9.283    link/R08_out
    SLICE_X13Y10         FDRE                                         r  link/SWALL_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.448    38.453    link/clk
    SLICE_X13Y10         FDRE                                         r  link/SWALL_lopt_replica/C
                         clock pessimism              0.578    39.030    
                         clock uncertainty           -0.094    38.936    
    SLICE_X13Y10         FDRE (Setup_fdre_C_R)       -0.429    38.507    link/SWALL_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                 29.224    

Slack (MET) :             29.366ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/SWALL/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.093ns  (logic 2.959ns (29.318%)  route 7.134ns (70.682%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.558    -0.954    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.476 r  link/Ycounter/count0/ff_instance_1/Q
                         net (fo=10, routed)          0.726     0.250    link/NewY[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.077 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.077    link/ycord_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    link/ycord_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    link/ycord_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.544 r  link/ycord_carry__2/O[2]
                         net (fo=19, routed)          2.956     4.500    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_24[2]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.302     4.802 r  link/Ycounter/count2/y0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.802    link/Ycounter_n_305
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.203 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.592     6.795    link/Ycounter/count2/NWALL[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  link/Ycounter/count2/ff_instance_1_i_2__1/O
                         net (fo=6, routed)           1.044     7.992    wessamqdig/NWALL
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.332     8.324 r  wessamqdig/SWALL_i_1/O
                         net (fo=2, routed)           0.816     9.139    link/R08_out
    SLICE_X13Y12         FDRE                                         r  link/SWALL/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.446    38.451    link/clk
    SLICE_X13Y12         FDRE                                         r  link/SWALL/C
                         clock pessimism              0.578    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X13Y12         FDRE (Setup_fdre_C_R)       -0.429    38.505    link/SWALL
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 29.366    

Slack (MET) :             29.372ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/SWALLE/ff_instance_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.253ns  (logic 2.951ns (28.782%)  route 7.302ns (71.218%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.558    -0.954    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.476 r  link/Ycounter/count0/ff_instance_1/Q
                         net (fo=10, routed)          0.726     0.250    link/NewY[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.077 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.077    link/ycord_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    link/ycord_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    link/ycord_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.544 r  link/ycord_carry__2/O[2]
                         net (fo=19, routed)          2.956     4.500    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_24[2]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.302     4.802 r  link/Ycounter/count2/y0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.802    link/Ycounter_n_305
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.203 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.592     6.795    link/Ycounter/count2/NWALL[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  link/Ycounter/count2/ff_instance_1_i_2__1/O
                         net (fo=6, routed)           0.821     7.769    wessamqdig/NWALL
    SLICE_X12Y16         LUT5 (Prop_lut5_I4_O)        0.324     8.093 r  wessamqdig/ff_instance_1_i_1__14/O
                         net (fo=1, routed)           1.207     9.299    link/SWALLE/ff_instance_1_0
    SLICE_X12Y10         FDRE                                         r  link/SWALLE/ff_instance_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.448    38.453    link/SWALLE/clk
    SLICE_X12Y10         FDRE                                         r  link/SWALLE/ff_instance_1/C
                         clock pessimism              0.578    39.030    
                         clock uncertainty           -0.094    38.936    
    SLICE_X12Y10         FDRE (Setup_fdre_C_D)       -0.265    38.671    link/SWALLE/ff_instance_1
  -------------------------------------------------------------------
                         required time                         38.671    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                 29.372    

Slack (MET) :             30.116ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/LWALL/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 2.959ns (31.732%)  route 6.366ns (68.268%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.558    -0.954    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.476 r  link/Ycounter/count0/ff_instance_1/Q
                         net (fo=10, routed)          0.726     0.250    link/NewY[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.077 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.077    link/ycord_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    link/ycord_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    link/ycord_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.544 r  link/ycord_carry__2/O[2]
                         net (fo=19, routed)          2.956     4.500    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_24[2]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.302     4.802 r  link/Ycounter/count2/y0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.802    link/Ycounter_n_305
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.203 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.592     6.795    link/Ycounter/count2/NWALL[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  link/Ycounter/count2/ff_instance_1_i_2__1/O
                         net (fo=6, routed)           0.423     7.370    wessamqdig/NWALL
    SLICE_X9Y16          LUT5 (Prop_lut5_I0_O)        0.332     7.702 r  wessamqdig/LWALL_i_1/O
                         net (fo=2, routed)           0.669     8.371    link/R012_out
    SLICE_X9Y17          FDRE                                         r  link/LWALL/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.442    38.447    link/clk
    SLICE_X9Y17          FDRE                                         r  link/LWALL/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.094    38.916    
    SLICE_X9Y17          FDRE (Setup_fdre_C_R)       -0.429    38.487    link/LWALL
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                 30.116    

Slack (MET) :             30.116ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/LWALL_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 2.959ns (31.732%)  route 6.366ns (68.268%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.558    -0.954    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.476 r  link/Ycounter/count0/ff_instance_1/Q
                         net (fo=10, routed)          0.726     0.250    link/NewY[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.077 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.077    link/ycord_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    link/ycord_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    link/ycord_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.544 r  link/ycord_carry__2/O[2]
                         net (fo=19, routed)          2.956     4.500    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_24[2]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.302     4.802 r  link/Ycounter/count2/y0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.802    link/Ycounter_n_305
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.203 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.592     6.795    link/Ycounter/count2/NWALL[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  link/Ycounter/count2/ff_instance_1_i_2__1/O
                         net (fo=6, routed)           0.423     7.370    wessamqdig/NWALL
    SLICE_X9Y16          LUT5 (Prop_lut5_I0_O)        0.332     7.702 r  wessamqdig/LWALL_i_1/O
                         net (fo=2, routed)           0.669     8.371    link/R012_out
    SLICE_X9Y17          FDRE                                         r  link/LWALL_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.442    38.447    link/clk
    SLICE_X9Y17          FDRE                                         r  link/LWALL_lopt_replica/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.094    38.916    
    SLICE_X9Y17          FDRE (Setup_fdre_C_R)       -0.429    38.487    link/LWALL_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                 30.116    

Slack (MET) :             30.211ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/NWALL/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 2.959ns (32.375%)  route 6.181ns (67.625%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.558    -0.954    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.476 r  link/Ycounter/count0/ff_instance_1/Q
                         net (fo=10, routed)          0.726     0.250    link/NewY[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.077 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.077    link/ycord_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    link/ycord_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    link/ycord_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.544 r  link/ycord_carry__2/O[2]
                         net (fo=19, routed)          2.956     4.500    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_24[2]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.302     4.802 r  link/Ycounter/count2/y0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.802    link/Ycounter_n_305
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.203 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.592     6.795    link/Ycounter/count2/NWALL[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  link/Ycounter/count2/ff_instance_1_i_2__1/O
                         net (fo=6, routed)           0.496     7.443    wessamqdig/NWALL
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.332     7.775 r  wessamqdig/NWALL_i_1/O
                         net (fo=2, routed)           0.411     8.186    link/NWALL_0
    SLICE_X10Y12         FDRE                                         r  link/NWALL/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.447    38.452    link/clk
    SLICE_X10Y12         FDRE                                         r  link/NWALL/C
                         clock pessimism              0.564    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X10Y12         FDRE (Setup_fdre_C_R)       -0.524    38.397    link/NWALL
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                 30.211    

Slack (MET) :             30.211ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/NWALL_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 2.959ns (32.375%)  route 6.181ns (67.625%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.558    -0.954    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.476 r  link/Ycounter/count0/ff_instance_1/Q
                         net (fo=10, routed)          0.726     0.250    link/NewY[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.077 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.077    link/ycord_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    link/ycord_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    link/ycord_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.544 r  link/ycord_carry__2/O[2]
                         net (fo=19, routed)          2.956     4.500    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_24[2]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.302     4.802 r  link/Ycounter/count2/y0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.802    link/Ycounter_n_305
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.203 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.592     6.795    link/Ycounter/count2/NWALL[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  link/Ycounter/count2/ff_instance_1_i_2__1/O
                         net (fo=6, routed)           0.496     7.443    wessamqdig/NWALL
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.332     7.775 r  wessamqdig/NWALL_i_1/O
                         net (fo=2, routed)           0.411     8.186    link/NWALL_0
    SLICE_X10Y12         FDRE                                         r  link/NWALL_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.447    38.452    link/clk
    SLICE_X10Y12         FDRE                                         r  link/NWALL_lopt_replica/C
                         clock pessimism              0.564    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X10Y12         FDRE (Setup_fdre_C_R)       -0.524    38.397    link/NWALL_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                 30.211    

Slack (MET) :             30.324ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/LWALLE/ff_instance_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 2.953ns (31.826%)  route 6.325ns (68.174%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.558    -0.954    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.476 r  link/Ycounter/count0/ff_instance_1/Q
                         net (fo=10, routed)          0.726     0.250    link/NewY[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.077 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.077    link/ycord_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    link/ycord_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    link/ycord_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.544 r  link/ycord_carry__2/O[2]
                         net (fo=19, routed)          2.956     4.500    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_24[2]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.302     4.802 r  link/Ycounter/count2/y0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.802    link/Ycounter_n_305
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.203 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.592     6.795    link/Ycounter/count2/NWALL[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  link/Ycounter/count2/ff_instance_1_i_2__1/O
                         net (fo=6, routed)           0.423     7.370    wessamqdig/NWALL
    SLICE_X9Y16          LUT5 (Prop_lut5_I1_O)        0.326     7.696 r  wessamqdig/ff_instance_1_i_1__17/O
                         net (fo=1, routed)           0.629     8.325    link/LWALLE/ff_instance_1_0
    SLICE_X9Y15          FDRE                                         r  link/LWALLE/ff_instance_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.444    38.449    link/LWALLE/clk
    SLICE_X9Y15          FDRE                                         r  link/LWALLE/ff_instance_1/C
                         clock pessimism              0.564    39.012    
                         clock uncertainty           -0.094    38.918    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)       -0.269    38.649    link/LWALLE/ff_instance_1
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                 30.324    

Slack (MET) :             30.701ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/NWALLE/ff_instance_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.212ns  (logic 2.959ns (32.120%)  route 6.253ns (67.880%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.558    -0.954    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.476 r  link/Ycounter/count0/ff_instance_1/Q
                         net (fo=10, routed)          0.726     0.250    link/NewY[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.077 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.077    link/ycord_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    link/ycord_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    link/ycord_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.544 r  link/ycord_carry__2/O[2]
                         net (fo=19, routed)          2.956     4.500    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_24[2]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.302     4.802 r  link/Ycounter/count2/y0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.802    link/Ycounter_n_305
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.203 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.592     6.795    link/Ycounter/count2/NWALL[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  link/Ycounter/count2/ff_instance_1_i_2__1/O
                         net (fo=6, routed)           0.979     7.927    wessamqdig/NWALL
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.332     8.259 r  wessamqdig/ff_instance_1_i_1__15/O
                         net (fo=1, routed)           0.000     8.259    link/NWALLE/ff_instance_1_0
    SLICE_X13Y16         FDRE                                         r  link/NWALLE/ff_instance_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.443    38.448    link/NWALLE/clk
    SLICE_X13Y16         FDRE                                         r  link/NWALLE/ff_instance_1/C
                         clock pessimism              0.578    39.025    
                         clock uncertainty           -0.094    38.931    
    SLICE_X13Y16         FDRE (Setup_fdre_C_D)        0.029    38.960    link/NWALLE/ff_instance_1
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                 30.701    

Slack (MET) :             30.772ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/RWALL/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.737ns  (logic 2.723ns (31.167%)  route 6.014ns (68.833%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.558    -0.954    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.476 r  link/Ycounter/count0/ff_instance_1/Q
                         net (fo=10, routed)          0.726     0.250    link/NewY[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.077 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.077    link/ycord_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    link/ycord_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    link/ycord_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.544 r  link/ycord_carry__2/O[2]
                         net (fo=19, routed)          2.956     4.500    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_24[2]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.302     4.802 r  link/Ycounter/count2/y0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.802    link/Ycounter_n_305
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.203 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.592     6.795    wessamqdig/CO[0]
    SLICE_X9Y16          LUT5 (Prop_lut5_I4_O)        0.124     6.919 r  wessamqdig/ff_instance_1_i_2__0/O
                         net (fo=2, routed)           0.409     7.328    wessamqdig/ff_instance_1_i_2__0_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.452 r  wessamqdig/RWALL_i_1/O
                         net (fo=2, routed)           0.331     7.783    link/R0
    SLICE_X5Y16          FDRE                                         r  link/RWALL/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.510    38.515    link/clk
    SLICE_X5Y16          FDRE                                         r  link/RWALL/C
                         clock pessimism              0.564    39.078    
                         clock uncertainty           -0.094    38.984    
    SLICE_X5Y16          FDRE (Setup_fdre_C_R)       -0.429    38.555    link/RWALL
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                 30.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 link/RWALLE/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/RWALLE/ff_instance_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.588    -0.593    link/RWALLE/clk
    SLICE_X6Y16          FDRE                                         r  link/RWALLE/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  link/RWALLE/ff_instance_1/Q
                         net (fo=2, routed)           0.056    -0.373    link/RWALLE/intermed
    SLICE_X6Y16          FDRE                                         r  link/RWALLE/ff_instance_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.857    -0.833    link/RWALLE/clk
    SLICE_X6Y16          FDRE                                         r  link/RWALLE/ff_instance_2/C
                         clock pessimism              0.239    -0.593    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.060    -0.533    link/RWALLE/ff_instance_2
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 wessamqdig/Vcounter/count1/ff_instance_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/ff_instance_VC[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.624%)  route 0.122ns (46.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.560    -0.621    wessamqdig/Vcounter/count1/clk
    SLICE_X13Y17         FDRE                                         r  wessamqdig/Vcounter/count1/ff_instance_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  wessamqdig/Vcounter/count1/ff_instance_4/Q
                         net (fo=4, routed)           0.122    -0.358    wessamqdig/VcounterOut[9]
    SLICE_X14Y17         FDRE                                         r  wessamqdig/ff_instance_VC[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.828    -0.862    wessamqdig/clk
    SLICE_X14Y17         FDRE                                         r  wessamqdig/ff_instance_VC[9]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.063    -0.544    wessamqdig/ff_instance_VC[9]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 wessamqdig/Vcounter/count2/ff_instance_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/ff_instance_VC[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.616%)  route 0.143ns (50.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.561    -0.620    wessamqdig/Vcounter/count2/clk
    SLICE_X15Y16         FDRE                                         r  wessamqdig/Vcounter/count2/ff_instance_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  wessamqdig/Vcounter/count2/ff_instance_2/Q
                         net (fo=7, routed)           0.143    -0.336    wessamqdig/VcounterOut[12]
    SLICE_X15Y17         FDRE                                         r  wessamqdig/ff_instance_VC[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.828    -0.862    wessamqdig/clk
    SLICE_X15Y17         FDRE                                         r  wessamqdig/ff_instance_VC[12]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X15Y17         FDRE (Hold_fdre_C_D)         0.070    -0.537    wessamqdig/ff_instance_VC[12]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 wessamqdig/Vcounter/count0/ff_instance_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/ff_instance_VC[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.793%)  route 0.135ns (45.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.561    -0.620    wessamqdig/Vcounter/count0/clk
    SLICE_X14Y16         FDRE                                         r  wessamqdig/Vcounter/count0/ff_instance_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  wessamqdig/Vcounter/count0/ff_instance_4/Q
                         net (fo=4, routed)           0.135    -0.321    wessamqdig/VcounterOut[4]
    SLICE_X15Y17         FDRE                                         r  wessamqdig/ff_instance_VC[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.828    -0.862    wessamqdig/clk
    SLICE_X15Y17         FDRE                                         r  wessamqdig/ff_instance_VC[4]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X15Y17         FDRE (Hold_fdre_C_D)         0.070    -0.537    wessamqdig/ff_instance_VC[4]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 let_that_sink_in/ff_instance_v/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VE/ff_instance_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.562    -0.619    let_that_sink_in/clk
    SLICE_X8Y15          FDRE                                         r  let_that_sink_in/ff_instance_v/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  let_that_sink_in/ff_instance_v/Q
                         net (fo=2, routed)           0.116    -0.339    VE/in
    SLICE_X8Y15          FDRE                                         r  VE/ff_instance_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.830    -0.860    VE/clk
    SLICE_X8Y15          FDRE                                         r  VE/ff_instance_1/C
                         clock pessimism              0.240    -0.619    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.059    -0.560    VE/ff_instance_1
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 col/Vsynccc/count0/ff_instance_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col/Vsynccc/count0/ff_instance_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.591    -0.590    col/Vsynccc/count0/clk
    SLICE_X6Y11          FDRE                                         r  col/Vsynccc/count0/ff_instance_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  col/Vsynccc/count0/ff_instance_3/Q
                         net (fo=4, routed)           0.101    -0.341    col/Vsynccc/count0/vsynccount[3]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.098    -0.243 r  col/Vsynccc/count0/ff_instance_4_i_1__1/O
                         net (fo=1, routed)           0.000    -0.243    col/Vsynccc/count0/D226_out
    SLICE_X6Y11          FDRE                                         r  col/Vsynccc/count0/ff_instance_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.862    -0.828    col/Vsynccc/count0/clk
    SLICE_X6Y11          FDRE                                         r  col/Vsynccc/count0/ff_instance_4/C
                         clock pessimism              0.237    -0.590    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121    -0.469    col/Vsynccc/count0/ff_instance_4
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 link/Ycounter/count2/ff_instance_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/Ycounter/count2/ff_instance_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.542%)  route 0.137ns (42.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.554    -0.627    link/Ycounter/count2/clk
    SLICE_X15Y23         FDRE                                         r  link/Ycounter/count2/ff_instance_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  link/Ycounter/count2/ff_instance_3/Q
                         net (fo=7, routed)           0.137    -0.349    link/Ycounter/count2/ff_instance_3_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  link/Ycounter/count2/ff_instance_3_i_1__9/O
                         net (fo=1, routed)           0.000    -0.304    link/Ycounter/count2/ff_instance_3_i_1__9_n_0
    SLICE_X15Y23         FDRE                                         r  link/Ycounter/count2/ff_instance_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.821    -0.869    link/Ycounter/count2/clk
    SLICE_X15Y23         FDRE                                         r  link/Ycounter/count2/ff_instance_3/C
                         clock pessimism              0.241    -0.627    
    SLICE_X15Y23         FDRE (Hold_fdre_C_D)         0.091    -0.536    link/Ycounter/count2/ff_instance_3
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 wessamqdig/ff_instance_VC[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/NWALLE/ff_instance_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.955%)  route 0.152ns (45.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.560    -0.621    wessamqdig/clk
    SLICE_X15Y17         FDRE                                         r  wessamqdig/ff_instance_VC[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  wessamqdig/ff_instance_VC[4]/Q
                         net (fo=62, routed)          0.152    -0.328    wessamqdig/ff_instance_VC[15]_0[4]
    SLICE_X13Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.283 r  wessamqdig/ff_instance_1_i_1__15/O
                         net (fo=1, routed)           0.000    -0.283    link/NWALLE/ff_instance_1_0
    SLICE_X13Y16         FDRE                                         r  link/NWALLE/ff_instance_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.829    -0.861    link/NWALLE/clk
    SLICE_X13Y16         FDRE                                         r  link/NWALLE/ff_instance_1/C
                         clock pessimism              0.254    -0.606    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.091    -0.515    link/NWALLE/ff_instance_1
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 wessamqdig/Vcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/ff_instance_VC[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.786%)  route 0.135ns (45.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.561    -0.620    wessamqdig/Vcounter/count0/clk
    SLICE_X14Y16         FDRE                                         r  wessamqdig/Vcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  wessamqdig/Vcounter/count0/ff_instance_1/Q
                         net (fo=7, routed)           0.135    -0.321    wessamqdig/VcounterOut[1]
    SLICE_X12Y16         FDRE                                         r  wessamqdig/ff_instance_VC[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.829    -0.861    wessamqdig/clk
    SLICE_X12Y16         FDRE                                         r  wessamqdig/ff_instance_VC[1]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X12Y16         FDRE (Hold_fdre_C_D)         0.052    -0.554    wessamqdig/ff_instance_VC[1]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 wessamqdig/Vcounter/count1/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/Vcounter/count1/ff_instance_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.213ns (60.212%)  route 0.141ns (39.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.560    -0.621    wessamqdig/Vcounter/count1/clk
    SLICE_X12Y17         FDRE                                         r  wessamqdig/Vcounter/count1/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  wessamqdig/Vcounter/count1/ff_instance_0/Q
                         net (fo=8, routed)           0.141    -0.317    wessamqdig/Vcounter/count1/ff_instance_0_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I2_O)        0.049    -0.268 r  wessamqdig/Vcounter/count1/ff_instance_3_i_1__6/O
                         net (fo=1, routed)           0.000    -0.268    wessamqdig/Vcounter/count1/D2
    SLICE_X13Y17         FDRE                                         r  wessamqdig/Vcounter/count1/ff_instance_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.828    -0.862    wessamqdig/Vcounter/count1/clk
    SLICE_X13Y17         FDRE                                         r  wessamqdig/Vcounter/count1/ff_instance_3/C
                         clock pessimism              0.253    -0.608    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.107    -0.501    wessamqdig/Vcounter/count1/ff_instance_3
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y15      VE/ff_instance_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y15      VE/ff_instance_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y23      col/fd/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y23      col/fs/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y10      col/Vsynccc/count0/ff_instance_0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y10      col/Vsynccc/count0/ff_instance_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y11      col/Vsynccc/count0/ff_instance_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y11      col/Vsynccc/count0/ff_instance_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y15      VE/ff_instance_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y15      VE/ff_instance_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y15      VE/ff_instance_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y15      VE/ff_instance_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y23      col/fd/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y23      col/fd/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y23      col/fs/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y23      col/fs/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y10      col/Vsynccc/count0/ff_instance_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y10      col/Vsynccc/count0/ff_instance_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y15      VE/ff_instance_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y15      VE/ff_instance_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y15      VE/ff_instance_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y15      VE/ff_instance_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y23      col/fd/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y23      col/fd/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y23      col/fs/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y23      col/fs/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y10      col/Vsynccc/count0/ff_instance_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y10      col/Vsynccc/count0/ff_instance_0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.888ns  (logic 7.176ns (36.084%)  route 12.712ns (63.916%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.628    -0.884    link/Xcounter/count0/clk
    SLICE_X5Y15          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          0.717     0.252    link/Xcounter/count0/ff_instance_1_0
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.299     0.551 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.551    link/Xcounter_n_2
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.129 r  link/xcord_carry/O[2]
                         net (fo=25, routed)          3.768     4.897    link/xcord[2]
    SLICE_X13Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.684     5.581 r  link/vgaGreen_OBUF[3]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.581    link/vgaGreen_OBUF[3]_inst_i_179_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.695 r  link/vgaGreen_OBUF[3]_inst_i_128/CO[3]
                         net (fo=1, routed)           0.000     5.695    link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_296[0]
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.809 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.809    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_97_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.048 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_96/O[2]
                         net (fo=5, routed)           0.992     7.041    link/Xcounter/count2/ff_instance_0_12[2]
    SLICE_X11Y6          LUT4 (Prop_lut4_I3_O)        0.302     7.343 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000     7.343    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_42_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.744 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_15/CO[3]
                         net (fo=5, routed)           1.756     9.500    link/Xcounter/count2/ff_instance_HC[14]_6[0]
    SLICE_X3Y20          LUT5 (Prop_lut5_I2_O)        0.124     9.624 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.801    10.425    wessamqdig/vgaGreen_OBUF[3]_inst_i_2_1
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.968    11.518    wessamqdig/vgaGreen_OBUF[3]_inst_i_4_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.642 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.010    12.652    link/Ycounter/count2/vgaRed[3]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124    12.776 r  link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.699    15.474    vgaBlue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    19.005 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.005    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Ycounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.485ns  (logic 8.007ns (41.097%)  route 11.477ns (58.903%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.558    -0.954    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.476 r  link/Ycounter/count0/ff_instance_1/Q
                         net (fo=10, routed)          0.726     0.250    link/NewY[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.842     1.092 r  link/ycord_carry/O[2]
                         net (fo=27, routed)          3.437     4.529    link/Ycounter/count0/O[2]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700     5.229 r  link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_386/CO[3]
                         net (fo=1, routed)           0.000     5.229    link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_386_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.343 r  link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_385/CO[3]
                         net (fo=1, routed)           0.009     5.352    link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_385_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_197/CO[3]
                         net (fo=1, routed)           0.000     5.466    link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_57_0[0]
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.800 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_196/O[1]
                         net (fo=1, routed)           0.786     6.587    link/Ycounter/count2/col/downanim1SKIN823_in[14]
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.303     6.890 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_57/O
                         net (fo=1, routed)           0.000     6.890    link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_57_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.348 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_16/CO[1]
                         net (fo=7, routed)           1.930     9.278    link/Ycounter/count2/ff_instance_VC[15]_5[0]
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.360     9.638 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_22/O
                         net (fo=1, routed)           0.571    10.209    link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_22_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I4_O)        0.326    10.535 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_5/O
                         net (fo=3, routed)           1.291    11.826    link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_23
    SLICE_X4Y23          LUT5 (Prop_lut5_I1_O)        0.124    11.950 r  link/Ycounter/count2/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.861    12.811    link/Ycounter/count2/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.150    12.961 r  link/Ycounter/count2/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.866    14.827    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.704    18.531 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.531    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Ycounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.477ns  (logic 7.806ns (40.078%)  route 11.671ns (59.922%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.558    -0.954    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.476 r  link/Ycounter/count0/ff_instance_1/Q
                         net (fo=10, routed)          0.726     0.250    link/NewY[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.842     1.092 r  link/ycord_carry/O[2]
                         net (fo=27, routed)          3.437     4.529    link/Ycounter/count0/O[2]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700     5.229 r  link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_386/CO[3]
                         net (fo=1, routed)           0.000     5.229    link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_386_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.343 r  link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_385/CO[3]
                         net (fo=1, routed)           0.009     5.352    link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_385_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_197/CO[3]
                         net (fo=1, routed)           0.000     5.466    link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_57_0[0]
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.800 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_196/O[1]
                         net (fo=1, routed)           0.786     6.587    link/Ycounter/count2/col/downanim1SKIN823_in[14]
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.303     6.890 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_57/O
                         net (fo=1, routed)           0.000     6.890    link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_57_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.348 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_16/CO[1]
                         net (fo=7, routed)           1.930     9.278    link/Ycounter/count2/ff_instance_VC[15]_5[0]
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.360     9.638 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_22/O
                         net (fo=1, routed)           0.571    10.209    link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_22_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I4_O)        0.326    10.535 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_5/O
                         net (fo=3, routed)           0.875    11.410    link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_1
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.534 r  link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.201    12.735    wessamqdig/vgaGreen[2]
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.124    12.859 r  wessamqdig/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.136    14.994    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    18.524 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.524    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.388ns  (logic 7.312ns (37.714%)  route 12.076ns (62.286%))
  Logic Levels:           14  (CARRY4=6 LUT1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.628    -0.884    link/Xcounter/count0/clk
    SLICE_X5Y15          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          0.717     0.252    link/Xcounter/count0/ff_instance_1_0
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.299     0.551 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.551    link/Xcounter_n_2
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.129 f  link/xcord_carry/O[2]
                         net (fo=25, routed)          2.900     4.029    link/xcord[2]
    SLICE_X7Y3           LUT1 (Prop_lut1_I0_O)        0.301     4.330 r  link/vgaBlue_OBUF[1]_inst_i_486/O
                         net (fo=1, routed)           0.000     4.330    link/vgaBlue_OBUF[1]_inst_i_486_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.880 r  link/vgaBlue_OBUF[1]_inst_i_344/CO[3]
                         net (fo=1, routed)           0.000     4.880    link/vgaBlue_OBUF[1]_inst_i_344_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.994 r  link/vgaBlue_OBUF[1]_inst_i_343/CO[3]
                         net (fo=1, routed)           0.000     4.994    link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_242[0]
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.108 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.108    link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_183_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.347 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_182/O[2]
                         net (fo=5, routed)           1.202     6.549    link/Xcounter/count2/col/downanim1SKIN103_in[15]
    SLICE_X8Y5           LUT4 (Prop_lut4_I3_O)        0.302     6.851 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_243/O
                         net (fo=1, routed)           0.000     6.851    link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_243_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.227 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_95/CO[3]
                         net (fo=2, routed)           2.045     9.272    link/Ycounter/count2/vgaBlue_OBUF[1]_inst_i_5_0[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I2_O)        0.124     9.396 r  link/Ycounter/count2/vgaBlue_OBUF[1]_inst_i_25/O
                         net (fo=1, routed)           1.186    10.582    wessamqdig/vgaBlue_OBUF[1]_inst_i_1
    SLICE_X6Y25          LUT5 (Prop_lut5_I2_O)        0.124    10.706 r  wessamqdig/vgaBlue_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.881    11.587    link/Ycounter/count2/vgaBlue[1]_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I4_O)        0.124    11.711 r  link/Ycounter/count2/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=5, routed)           1.025    12.736    fortnite/vgaBlue_OBUF[0]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.124    12.860 r  fortnite/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.121    14.980    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    18.504 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.504    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.381ns  (logic 7.307ns (37.704%)  route 12.073ns (62.296%))
  Logic Levels:           14  (CARRY4=6 LUT1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.628    -0.884    link/Xcounter/count0/clk
    SLICE_X5Y15          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          0.717     0.252    link/Xcounter/count0/ff_instance_1_0
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.299     0.551 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.551    link/Xcounter_n_2
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.129 f  link/xcord_carry/O[2]
                         net (fo=25, routed)          2.900     4.029    link/xcord[2]
    SLICE_X7Y3           LUT1 (Prop_lut1_I0_O)        0.301     4.330 r  link/vgaBlue_OBUF[1]_inst_i_486/O
                         net (fo=1, routed)           0.000     4.330    link/vgaBlue_OBUF[1]_inst_i_486_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.880 r  link/vgaBlue_OBUF[1]_inst_i_344/CO[3]
                         net (fo=1, routed)           0.000     4.880    link/vgaBlue_OBUF[1]_inst_i_344_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.994 r  link/vgaBlue_OBUF[1]_inst_i_343/CO[3]
                         net (fo=1, routed)           0.000     4.994    link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_242[0]
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.108 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.108    link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_183_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.347 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_182/O[2]
                         net (fo=5, routed)           1.202     6.549    link/Xcounter/count2/col/downanim1SKIN103_in[15]
    SLICE_X8Y5           LUT4 (Prop_lut4_I3_O)        0.302     6.851 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_243/O
                         net (fo=1, routed)           0.000     6.851    link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_243_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.227 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_95/CO[3]
                         net (fo=2, routed)           2.045     9.272    link/Ycounter/count2/vgaBlue_OBUF[1]_inst_i_5_0[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I2_O)        0.124     9.396 r  link/Ycounter/count2/vgaBlue_OBUF[1]_inst_i_25/O
                         net (fo=1, routed)           1.186    10.582    wessamqdig/vgaBlue_OBUF[1]_inst_i_1
    SLICE_X6Y25          LUT5 (Prop_lut5_I2_O)        0.124    10.706 r  wessamqdig/vgaBlue_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.881    11.587    link/Ycounter/count2/vgaBlue[1]_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I4_O)        0.124    11.711 r  link/Ycounter/count2/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=5, routed)           1.025    12.736    fortnite/vgaBlue_OBUF[0]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.124    12.860 r  fortnite/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.118    14.978    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    18.497 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.497    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.348ns  (logic 7.167ns (37.042%)  route 12.181ns (62.958%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.628    -0.884    link/Xcounter/count0/clk
    SLICE_X5Y15          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          0.717     0.252    link/Xcounter/count0/ff_instance_1_0
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.299     0.551 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.551    link/Xcounter_n_2
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.129 r  link/xcord_carry/O[2]
                         net (fo=25, routed)          3.768     4.897    link/xcord[2]
    SLICE_X13Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.684     5.581 r  link/vgaGreen_OBUF[3]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.581    link/vgaGreen_OBUF[3]_inst_i_179_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.695 r  link/vgaGreen_OBUF[3]_inst_i_128/CO[3]
                         net (fo=1, routed)           0.000     5.695    link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_296[0]
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.809 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.809    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_97_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.048 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_96/O[2]
                         net (fo=5, routed)           0.992     7.041    link/Xcounter/count2/ff_instance_0_12[2]
    SLICE_X11Y6          LUT4 (Prop_lut4_I3_O)        0.302     7.343 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000     7.343    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_42_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.744 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_15/CO[3]
                         net (fo=5, routed)           1.756     9.500    link/Xcounter/count2/ff_instance_HC[14]_6[0]
    SLICE_X3Y20          LUT5 (Prop_lut5_I2_O)        0.124     9.624 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.801    10.425    wessamqdig/vgaGreen_OBUF[3]_inst_i_2_1
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.968    11.518    wessamqdig/vgaGreen_OBUF[3]_inst_i_4_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.642 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.010    12.652    link/Ycounter/count2/vgaRed[3]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124    12.776 r  link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.168    14.944    vgaBlue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    18.465 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.465    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.027ns  (logic 7.141ns (37.532%)  route 11.886ns (62.468%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.628    -0.884    link/Xcounter/count0/clk
    SLICE_X5Y15          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          0.717     0.252    link/Xcounter/count0/ff_instance_1_0
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.299     0.551 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.551    link/Xcounter_n_2
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.129 r  link/xcord_carry/O[2]
                         net (fo=25, routed)          3.768     4.897    link/xcord[2]
    SLICE_X13Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.684     5.581 r  link/vgaGreen_OBUF[3]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.581    link/vgaGreen_OBUF[3]_inst_i_179_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.695 r  link/vgaGreen_OBUF[3]_inst_i_128/CO[3]
                         net (fo=1, routed)           0.000     5.695    link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_296[0]
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.809 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.809    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_97_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.048 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_96/O[2]
                         net (fo=5, routed)           0.992     7.041    link/Xcounter/count2/ff_instance_0_12[2]
    SLICE_X11Y6          LUT4 (Prop_lut4_I3_O)        0.302     7.343 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000     7.343    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_42_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.744 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_15/CO[3]
                         net (fo=5, routed)           1.756     9.500    link/Xcounter/count2/ff_instance_HC[14]_6[0]
    SLICE_X3Y20          LUT5 (Prop_lut5_I2_O)        0.124     9.624 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.801    10.425    wessamqdig/vgaGreen_OBUF[3]_inst_i_2_1
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.968    11.518    wessamqdig/vgaGreen_OBUF[3]_inst_i_4_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.642 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.010    12.652    link/Ycounter/count2/vgaRed[3]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124    12.776 r  link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.873    14.649    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    18.144 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.144    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Ycounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.026ns  (logic 7.801ns (41.000%)  route 11.226ns (59.000%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.558    -0.954    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.476 r  link/Ycounter/count0/ff_instance_1/Q
                         net (fo=10, routed)          0.726     0.250    link/NewY[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.842     1.092 r  link/ycord_carry/O[2]
                         net (fo=27, routed)          3.437     4.529    link/Ycounter/count0/O[2]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700     5.229 r  link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_386/CO[3]
                         net (fo=1, routed)           0.000     5.229    link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_386_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.343 r  link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_385/CO[3]
                         net (fo=1, routed)           0.009     5.352    link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_385_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_197/CO[3]
                         net (fo=1, routed)           0.000     5.466    link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_57_0[0]
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.800 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_196/O[1]
                         net (fo=1, routed)           0.786     6.587    link/Ycounter/count2/col/downanim1SKIN823_in[14]
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.303     6.890 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_57/O
                         net (fo=1, routed)           0.000     6.890    link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_57_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.348 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_16/CO[1]
                         net (fo=7, routed)           1.930     9.278    link/Ycounter/count2/ff_instance_VC[15]_5[0]
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.360     9.638 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_22/O
                         net (fo=1, routed)           0.571    10.209    link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_22_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I4_O)        0.326    10.535 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_5/O
                         net (fo=3, routed)           0.875    11.410    link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_1
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.534 r  link/Ycounter/count0/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.970    12.504    link/Ycounter/count2/vgaRed[3]_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I4_O)        0.124    12.628 r  link/Ycounter/count2/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.921    14.549    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    18.073 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.073    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.632ns  (logic 7.167ns (38.467%)  route 11.465ns (61.533%))
  Logic Levels:           13  (CARRY4=6 LUT1=2 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.628    -0.884    link/Xcounter/count0/clk
    SLICE_X5Y15          FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          0.717     0.252    link/Xcounter/count0/ff_instance_1_0
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.299     0.551 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     0.551    link/Xcounter_n_2
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.129 f  link/xcord_carry/O[2]
                         net (fo=25, routed)          2.900     4.029    link/xcord[2]
    SLICE_X7Y3           LUT1 (Prop_lut1_I0_O)        0.301     4.330 r  link/vgaBlue_OBUF[1]_inst_i_486/O
                         net (fo=1, routed)           0.000     4.330    link/vgaBlue_OBUF[1]_inst_i_486_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.880 r  link/vgaBlue_OBUF[1]_inst_i_344/CO[3]
                         net (fo=1, routed)           0.000     4.880    link/vgaBlue_OBUF[1]_inst_i_344_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.994 r  link/vgaBlue_OBUF[1]_inst_i_343/CO[3]
                         net (fo=1, routed)           0.000     4.994    link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_242[0]
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.108 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.108    link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_183_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.347 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_182/O[2]
                         net (fo=5, routed)           1.202     6.549    link/Xcounter/count2/col/downanim1SKIN103_in[15]
    SLICE_X8Y5           LUT4 (Prop_lut4_I3_O)        0.302     6.851 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_243/O
                         net (fo=1, routed)           0.000     6.851    link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_243_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.227 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_95/CO[3]
                         net (fo=2, routed)           2.045     9.272    link/Ycounter/count2/vgaBlue_OBUF[1]_inst_i_5_0[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I2_O)        0.124     9.396 r  link/Ycounter/count2/vgaBlue_OBUF[1]_inst_i_25/O
                         net (fo=1, routed)           1.186    10.582    wessamqdig/vgaBlue_OBUF[1]_inst_i_1
    SLICE_X6Y25          LUT5 (Prop_lut5_I2_O)        0.124    10.706 r  wessamqdig/vgaBlue_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.881    11.587    link/Ycounter/count2/vgaBlue[1]_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I4_O)        0.124    11.711 r  link/Ycounter/count2/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=5, routed)           2.535    14.246    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    17.749 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.749    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/NWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 4.048ns (57.617%)  route 2.978ns (42.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.565    -0.947    link/clk
    SLICE_X10Y12         FDRE                                         r  link/NWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  link/NWALL_lopt_replica/Q
                         net (fo=1, routed)           2.978     2.549    lopt_2
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.079 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.079    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 link/RWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.343ns (78.851%)  route 0.360ns (21.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.588    -0.593    link/clk
    SLICE_X5Y16          FDRE                                         r  link/RWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  link/RWALL_lopt_replica/Q
                         net (fo=1, routed)           0.360    -0.092    lopt_3
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.110 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.110    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/LWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.351ns (71.559%)  route 0.537ns (28.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.560    -0.621    link/clk
    SLICE_X9Y17          FDRE                                         r  link/LWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  link/LWALL_lopt_replica/Q
                         net (fo=1, routed)           0.537     0.057    lopt_4
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.267 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.267    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 let_that_sink_in/ff_instance_h/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.339ns (71.399%)  route 0.536ns (28.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.588    -0.593    let_that_sink_in/clk
    SLICE_X7Y16          FDRE                                         r  let_that_sink_in/ff_instance_h/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  let_that_sink_in/ff_instance_h/Q
                         net (fo=1, routed)           0.536     0.084    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.282 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.282    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 let_that_sink_in/ff_instance_v_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.368ns (68.638%)  route 0.625ns (31.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.556    -0.625    let_that_sink_in/clk
    SLICE_X8Y21          FDRE                                         r  let_that_sink_in/ff_instance_v_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  let_that_sink_in/ff_instance_v_lopt_replica/Q
                         net (fo=1, routed)           0.625     0.164    lopt
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.368 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.368    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/SWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.347ns (67.256%)  route 0.656ns (32.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.564    -0.617    link/clk
    SLICE_X13Y10         FDRE                                         r  link/SWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  link/SWALL_lopt_replica/Q
                         net (fo=1, routed)           0.656     0.179    lopt_1
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.385 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.385    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col/fd/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.411ns (64.916%)  route 0.763ns (35.084%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.583    -0.598    col/clk
    SLICE_X0Y23          FDRE                                         r  col/fd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  col/fd/Q
                         net (fo=7, routed)           0.315    -0.143    link/Ycounter/count2/S_1
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  link/Ycounter/count2/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.448     0.350    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.575 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.575    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/NWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.395ns (59.291%)  route 0.958ns (40.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.563    -0.618    link/clk
    SLICE_X10Y12         FDRE                                         r  link/NWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  link/NWALL_lopt_replica/Q
                         net (fo=1, routed)           0.958     0.503    lopt_2
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.734 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.734    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col/fd/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.416ns (60.434%)  route 0.927ns (39.566%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.583    -0.598    col/clk
    SLICE_X0Y23          FDRE                                         r  col/fd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  col/fd/Q
                         net (fo=7, routed)           0.382    -0.075    wessamqdig/S_1
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.045    -0.030 r  wessamqdig/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.545     0.515    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.745 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.745    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fortnite/ff_instance_R2L/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.406ns (57.536%)  route 1.038ns (42.464%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.561    -0.620    fortnite/clk
    SLICE_X11Y16         FDRE                                         r  fortnite/ff_instance_R2L/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fortnite/ff_instance_R2L/Q
                         net (fo=3, routed)           0.504     0.024    fortnite/border
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.045     0.069 r  fortnite/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.534     0.604    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.824 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.824    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fortnite/ff_instance_R2L/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.411ns (57.484%)  route 1.043ns (42.516%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.561    -0.620    fortnite/clk
    SLICE_X11Y16         FDRE                                         r  fortnite/ff_instance_R2L/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fortnite/ff_instance_R2L/Q
                         net (fo=3, routed)           0.504     0.024    fortnite/border
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.045     0.069 r  fortnite/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.540     0.609    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.834 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.834    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clkin (IN)
                         net (fo=0)                   0.000     5.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    not_so_slow/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  not_so_slow/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    not_so_slow/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    not_so_slow/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count2/ff_instance_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.549ns  (logic 2.074ns (24.257%)  route 6.475ns (75.743%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=5, routed)           1.858     3.312    link/Xcounter/count0/btnU_IBUF
    SLICE_X10Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.436 f  link/Xcounter/count0/ff_instance_0_i_5__3/O
                         net (fo=1, routed)           0.986     4.422    link/VE/ff_instance_1_4
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.124     4.546 f  link/VE/ff_instance_0_i_3__9/O
                         net (fo=7, routed)           1.210     5.756    link/Xcounter/count0/ff_instance_2_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  link/Xcounter/count0/ff_instance_0_i_4__8/O
                         net (fo=7, routed)           1.030     6.910    link/Xcounter/count1/ff_instance_4_3
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     7.034 r  link/Xcounter/count1/ff_instance_0_i_3__8/O
                         net (fo=8, routed)           1.012     8.046    link/Xcounter/count1/ff_instance_3_1
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.170 r  link/Xcounter/count1/ff_instance_0_i_1__16/O
                         net (fo=5, routed)           0.379     8.549    link/Xcounter/count2/CE0_0
    SLICE_X1Y19          FDRE                                         r  link/Xcounter/count2/ff_instance_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.508    -1.487    link/Xcounter/count2/clk
    SLICE_X1Y19          FDRE                                         r  link/Xcounter/count2/ff_instance_3/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count2/ff_instance_4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.549ns  (logic 2.074ns (24.257%)  route 6.475ns (75.743%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=5, routed)           1.858     3.312    link/Xcounter/count0/btnU_IBUF
    SLICE_X10Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.436 f  link/Xcounter/count0/ff_instance_0_i_5__3/O
                         net (fo=1, routed)           0.986     4.422    link/VE/ff_instance_1_4
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.124     4.546 f  link/VE/ff_instance_0_i_3__9/O
                         net (fo=7, routed)           1.210     5.756    link/Xcounter/count0/ff_instance_2_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  link/Xcounter/count0/ff_instance_0_i_4__8/O
                         net (fo=7, routed)           1.030     6.910    link/Xcounter/count1/ff_instance_4_3
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     7.034 r  link/Xcounter/count1/ff_instance_0_i_3__8/O
                         net (fo=8, routed)           1.012     8.046    link/Xcounter/count1/ff_instance_3_1
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.170 r  link/Xcounter/count1/ff_instance_0_i_1__16/O
                         net (fo=5, routed)           0.379     8.549    link/Xcounter/count2/CE0_0
    SLICE_X1Y19          FDRE                                         r  link/Xcounter/count2/ff_instance_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.508    -1.487    link/Xcounter/count2/clk
    SLICE_X1Y19          FDRE                                         r  link/Xcounter/count2/ff_instance_4/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            link/Ycounter/count3/ff_instance_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.536ns  (logic 2.195ns (25.717%)  route 6.341ns (74.283%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.078    link/VE/btnR_IBUF
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     3.202 f  link/VE/ff_instance_0_i_5__2/O
                         net (fo=2, routed)           0.807     4.009    link/VE/ff_instance_0_i_5__2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.133 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           1.081     5.214    link/Ycounter/count0/ff_instance_2_23
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.338 r  link/Ycounter/count0/ff_instance_0_i_3__3/O
                         net (fo=7, routed)           0.815     6.153    link/Ycounter/count1/ff_instance_4_1
    SLICE_X12Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.277 r  link/Ycounter/count1/ff_instance_0_i_4__3/O
                         net (fo=7, routed)           0.811     7.088    link/Ycounter/count2/ff_instance_4_1
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124     7.212 r  link/Ycounter/count2/ff_instance_0_i_4__2/O
                         net (fo=2, routed)           0.679     7.890    link/Ycounter/count2/ff_instance_0_i_4__2_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.014 r  link/Ycounter/count2/ff_instance_0_i_1__11/O
                         net (fo=1, routed)           0.521     8.536    link/Ycounter/count3/CE0
    SLICE_X12Y21         FDRE                                         r  link/Ycounter/count3/ff_instance_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.438    -1.557    link/Ycounter/count3/clk
    SLICE_X12Y21         FDRE                                         r  link/Ycounter/count3/ff_instance_0/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            link/Ycounter/count2/ff_instance_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.414ns  (logic 2.071ns (24.616%)  route 6.343ns (75.384%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.078    link/VE/btnR_IBUF
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     3.202 f  link/VE/ff_instance_0_i_5__2/O
                         net (fo=2, routed)           0.807     4.009    link/VE/ff_instance_0_i_5__2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.133 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           1.081     5.214    link/Ycounter/count0/ff_instance_2_23
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.338 r  link/Ycounter/count0/ff_instance_0_i_3__3/O
                         net (fo=7, routed)           0.815     6.153    link/Ycounter/count1/ff_instance_4_1
    SLICE_X12Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.277 r  link/Ycounter/count1/ff_instance_0_i_4__3/O
                         net (fo=7, routed)           1.269     7.546    link/Ycounter/count1/ff_instance_2_1
    SLICE_X15Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.670 r  link/Ycounter/count1/ff_instance_0_i_1__12/O
                         net (fo=5, routed)           0.744     8.414    link/Ycounter/count2/CE0_0
    SLICE_X15Y24         FDRE                                         r  link/Ycounter/count2/ff_instance_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.433    -1.562    link/Ycounter/count2/clk
    SLICE_X15Y24         FDRE                                         r  link/Ycounter/count2/ff_instance_0/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            link/Ycounter/count2/ff_instance_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.414ns  (logic 2.071ns (24.616%)  route 6.343ns (75.384%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.078    link/VE/btnR_IBUF
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     3.202 f  link/VE/ff_instance_0_i_5__2/O
                         net (fo=2, routed)           0.807     4.009    link/VE/ff_instance_0_i_5__2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.133 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           1.081     5.214    link/Ycounter/count0/ff_instance_2_23
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.338 r  link/Ycounter/count0/ff_instance_0_i_3__3/O
                         net (fo=7, routed)           0.815     6.153    link/Ycounter/count1/ff_instance_4_1
    SLICE_X12Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.277 r  link/Ycounter/count1/ff_instance_0_i_4__3/O
                         net (fo=7, routed)           1.269     7.546    link/Ycounter/count1/ff_instance_2_1
    SLICE_X15Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.670 r  link/Ycounter/count1/ff_instance_0_i_1__12/O
                         net (fo=5, routed)           0.744     8.414    link/Ycounter/count2/CE0_0
    SLICE_X15Y24         FDRE                                         r  link/Ycounter/count2/ff_instance_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.433    -1.562    link/Ycounter/count2/clk
    SLICE_X15Y24         FDRE                                         r  link/Ycounter/count2/ff_instance_1/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            link/Ycounter/count2/ff_instance_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.414ns  (logic 2.071ns (24.616%)  route 6.343ns (75.384%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.078    link/VE/btnR_IBUF
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     3.202 f  link/VE/ff_instance_0_i_5__2/O
                         net (fo=2, routed)           0.807     4.009    link/VE/ff_instance_0_i_5__2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.133 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           1.081     5.214    link/Ycounter/count0/ff_instance_2_23
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.338 r  link/Ycounter/count0/ff_instance_0_i_3__3/O
                         net (fo=7, routed)           0.815     6.153    link/Ycounter/count1/ff_instance_4_1
    SLICE_X12Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.277 r  link/Ycounter/count1/ff_instance_0_i_4__3/O
                         net (fo=7, routed)           1.269     7.546    link/Ycounter/count1/ff_instance_2_1
    SLICE_X15Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.670 r  link/Ycounter/count1/ff_instance_0_i_1__12/O
                         net (fo=5, routed)           0.744     8.414    link/Ycounter/count2/CE0_0
    SLICE_X15Y24         FDRE                                         r  link/Ycounter/count2/ff_instance_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.433    -1.562    link/Ycounter/count2/clk
    SLICE_X15Y24         FDRE                                         r  link/Ycounter/count2/ff_instance_2/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count2/ff_instance_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 2.074ns (24.806%)  route 6.286ns (75.194%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=5, routed)           1.858     3.312    link/Xcounter/count0/btnU_IBUF
    SLICE_X10Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.436 f  link/Xcounter/count0/ff_instance_0_i_5__3/O
                         net (fo=1, routed)           0.986     4.422    link/VE/ff_instance_1_4
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.124     4.546 f  link/VE/ff_instance_0_i_3__9/O
                         net (fo=7, routed)           1.210     5.756    link/Xcounter/count0/ff_instance_2_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  link/Xcounter/count0/ff_instance_0_i_4__8/O
                         net (fo=7, routed)           1.030     6.910    link/Xcounter/count1/ff_instance_4_3
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     7.034 r  link/Xcounter/count1/ff_instance_0_i_3__8/O
                         net (fo=8, routed)           1.012     8.046    link/Xcounter/count1/ff_instance_3_1
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.170 r  link/Xcounter/count1/ff_instance_0_i_1__16/O
                         net (fo=5, routed)           0.190     8.360    link/Xcounter/count2/CE0_0
    SLICE_X0Y19          FDRE                                         r  link/Xcounter/count2/ff_instance_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.508    -1.487    link/Xcounter/count2/clk
    SLICE_X0Y19          FDRE                                         r  link/Xcounter/count2/ff_instance_0/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count2/ff_instance_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 2.074ns (24.806%)  route 6.286ns (75.194%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=5, routed)           1.858     3.312    link/Xcounter/count0/btnU_IBUF
    SLICE_X10Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.436 f  link/Xcounter/count0/ff_instance_0_i_5__3/O
                         net (fo=1, routed)           0.986     4.422    link/VE/ff_instance_1_4
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.124     4.546 f  link/VE/ff_instance_0_i_3__9/O
                         net (fo=7, routed)           1.210     5.756    link/Xcounter/count0/ff_instance_2_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  link/Xcounter/count0/ff_instance_0_i_4__8/O
                         net (fo=7, routed)           1.030     6.910    link/Xcounter/count1/ff_instance_4_3
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     7.034 r  link/Xcounter/count1/ff_instance_0_i_3__8/O
                         net (fo=8, routed)           1.012     8.046    link/Xcounter/count1/ff_instance_3_1
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.170 r  link/Xcounter/count1/ff_instance_0_i_1__16/O
                         net (fo=5, routed)           0.190     8.360    link/Xcounter/count2/CE0_0
    SLICE_X0Y19          FDRE                                         r  link/Xcounter/count2/ff_instance_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.508    -1.487    link/Xcounter/count2/clk
    SLICE_X0Y19          FDRE                                         r  link/Xcounter/count2/ff_instance_1/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count2/ff_instance_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 2.074ns (24.806%)  route 6.286ns (75.194%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=5, routed)           1.858     3.312    link/Xcounter/count0/btnU_IBUF
    SLICE_X10Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.436 f  link/Xcounter/count0/ff_instance_0_i_5__3/O
                         net (fo=1, routed)           0.986     4.422    link/VE/ff_instance_1_4
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.124     4.546 f  link/VE/ff_instance_0_i_3__9/O
                         net (fo=7, routed)           1.210     5.756    link/Xcounter/count0/ff_instance_2_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  link/Xcounter/count0/ff_instance_0_i_4__8/O
                         net (fo=7, routed)           1.030     6.910    link/Xcounter/count1/ff_instance_4_3
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     7.034 r  link/Xcounter/count1/ff_instance_0_i_3__8/O
                         net (fo=8, routed)           1.012     8.046    link/Xcounter/count1/ff_instance_3_1
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.170 r  link/Xcounter/count1/ff_instance_0_i_1__16/O
                         net (fo=5, routed)           0.190     8.360    link/Xcounter/count2/CE0_0
    SLICE_X0Y19          FDRE                                         r  link/Xcounter/count2/ff_instance_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.508    -1.487    link/Xcounter/count2/clk
    SLICE_X0Y19          FDRE                                         r  link/Xcounter/count2/ff_instance_2/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            link/Ycounter/count2/ff_instance_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.226ns  (logic 2.071ns (25.179%)  route 6.155ns (74.821%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=3, routed)           1.627     3.078    link/VE/btnR_IBUF
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     3.202 f  link/VE/ff_instance_0_i_5__2/O
                         net (fo=2, routed)           0.807     4.009    link/VE/ff_instance_0_i_5__2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.133 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           1.081     5.214    link/Ycounter/count0/ff_instance_2_23
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.338 r  link/Ycounter/count0/ff_instance_0_i_3__3/O
                         net (fo=7, routed)           0.815     6.153    link/Ycounter/count1/ff_instance_4_1
    SLICE_X12Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.277 r  link/Ycounter/count1/ff_instance_0_i_4__3/O
                         net (fo=7, routed)           1.269     7.546    link/Ycounter/count1/ff_instance_2_1
    SLICE_X15Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.670 r  link/Ycounter/count1/ff_instance_0_i_1__12/O
                         net (fo=5, routed)           0.556     8.226    link/Ycounter/count2/CE0_0
    SLICE_X15Y23         FDRE                                         r  link/Ycounter/count2/ff_instance_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         1.435    -1.560    link/Ycounter/count2/clk
    SLICE_X15Y23         FDRE                                         r  link/Ycounter/count2/ff_instance_3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            col/Vsynccc/count0/ff_instance_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 0.266ns (22.401%)  route 0.920ns (77.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.748    VE/btnD_IBUF
    SLICE_X8Y15          LUT6 (Prop_lut6_I2_O)        0.045     0.793 r  VE/ff_instance_0_i_2__2/O
                         net (fo=11, routed)          0.392     1.185    col/Vsynccc/count0/Up0
    SLICE_X6Y11          FDRE                                         r  col/Vsynccc/count0/ff_instance_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.862    -0.828    col/Vsynccc/count0/clk
    SLICE_X6Y11          FDRE                                         r  col/Vsynccc/count0/ff_instance_2/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            col/Vsynccc/count0/ff_instance_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 0.266ns (22.401%)  route 0.920ns (77.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.748    VE/btnD_IBUF
    SLICE_X8Y15          LUT6 (Prop_lut6_I2_O)        0.045     0.793 r  VE/ff_instance_0_i_2__2/O
                         net (fo=11, routed)          0.392     1.185    col/Vsynccc/count0/Up0
    SLICE_X6Y11          FDRE                                         r  col/Vsynccc/count0/ff_instance_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.862    -0.828    col/Vsynccc/count0/clk
    SLICE_X6Y11          FDRE                                         r  col/Vsynccc/count0/ff_instance_3/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            col/Vsynccc/count0/ff_instance_4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 0.266ns (22.401%)  route 0.920ns (77.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.748    VE/btnD_IBUF
    SLICE_X8Y15          LUT6 (Prop_lut6_I2_O)        0.045     0.793 r  VE/ff_instance_0_i_2__2/O
                         net (fo=11, routed)          0.392     1.185    col/Vsynccc/count0/Up0
    SLICE_X6Y11          FDRE                                         r  col/Vsynccc/count0/ff_instance_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.862    -0.828    col/Vsynccc/count0/clk
    SLICE_X6Y11          FDRE                                         r  col/Vsynccc/count0/ff_instance_4/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            col/Vsynccc/count0/ff_instance_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.266ns (21.816%)  route 0.952ns (78.184%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.748    VE/btnD_IBUF
    SLICE_X8Y15          LUT6 (Prop_lut6_I2_O)        0.045     0.793 r  VE/ff_instance_0_i_2__2/O
                         net (fo=11, routed)          0.424     1.217    col/Vsynccc/count0/Up0
    SLICE_X3Y10          FDRE                                         r  col/Vsynccc/count0/ff_instance_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.864    -0.826    col/Vsynccc/count0/clk
    SLICE_X3Y10          FDRE                                         r  col/Vsynccc/count0/ff_instance_0/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            col/Vsynccc/count0/ff_instance_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.266ns (21.816%)  route 0.952ns (78.184%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.748    VE/btnD_IBUF
    SLICE_X8Y15          LUT6 (Prop_lut6_I2_O)        0.045     0.793 r  VE/ff_instance_0_i_2__2/O
                         net (fo=11, routed)          0.424     1.217    col/Vsynccc/count0/Up0
    SLICE_X3Y10          FDRE                                         r  col/Vsynccc/count0/ff_instance_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.864    -0.826    col/Vsynccc/count0/clk
    SLICE_X3Y10          FDRE                                         r  col/Vsynccc/count0/ff_instance_1/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.310ns (25.411%)  route 0.910ns (74.589%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=5, routed)           0.553     0.774    link/VE/btnU_IBUF
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.045     0.819 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           0.357     1.176    link/VE/NWALL
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.043     1.219 r  link/VE/ff_instance_1_i_1__10/O
                         net (fo=1, routed)           0.000     1.219    link/Ycounter/count0/D012_out
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.827    -0.863    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_1/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.312ns (25.533%)  route 0.910ns (74.467%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=5, routed)           0.553     0.774    link/VE/btnU_IBUF
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.045     0.819 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           0.357     1.176    link/VE/NWALL
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.221 r  link/VE/ff_instance_0_i_2__14/O
                         net (fo=1, routed)           0.000     1.221    link/Ycounter/count0/ff_instance_0_10
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.827    -0.863    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_0/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.312ns (25.533%)  route 0.910ns (74.467%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=5, routed)           0.553     0.774    link/VE/btnU_IBUF
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.045     0.819 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           0.357     1.176    link/Ycounter/count0/ff_instance_2_23
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.045     1.221 r  link/Ycounter/count0/ff_instance_2_i_1__9/O
                         net (fo=1, routed)           0.000     1.221    link/Ycounter/count0/D04_out
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.827    -0.863    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_2/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.312ns (24.300%)  route 0.972ns (75.700%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=5, routed)           0.553     0.774    link/VE/btnU_IBUF
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.045     0.819 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           0.419     1.238    link/Ycounter/count0/ff_instance_2_23
    SLICE_X12Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.283 r  link/Ycounter/count0/ff_instance_3_i_1__8/O
                         net (fo=1, routed)           0.000     1.283    link/Ycounter/count0/ff_instance_3_i_1__8_n_0
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.827    -0.863    link/Ycounter/count0/clk
    SLICE_X12Y18         FDRE                                         r  link/Ycounter/count0/ff_instance_3/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.312ns (23.584%)  route 1.011ns (76.416%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=5, routed)           0.553     0.774    link/VE/btnU_IBUF
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.045     0.819 f  link/VE/ff_instance_0_i_4__4/O
                         net (fo=7, routed)           0.458     1.277    link/Ycounter/count0/ff_instance_2_23
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.322 r  link/Ycounter/count0/ff_instance_4_i_1__10/O
                         net (fo=1, routed)           0.000     1.322    link/Ycounter/count0/D0
    SLICE_X12Y19         FDRE                                         r  link/Ycounter/count0/ff_instance_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=138, routed)         0.826    -0.864    link/Ycounter/count0/clk
    SLICE_X12Y19         FDRE                                         r  link/Ycounter/count0/ff_instance_4/C





