#-----------------------------------------------------------
# xsim v2025.1.1 (64-bit)
# SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
# IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
# SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
# Start of session at: Sun Dec 21 23:37:49 2025
# Process ID         : 166708
# Current directory  : /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/sim/verilog
# Command line       : xsim -mode tcl -source {xsim.dir/Softmax/xsim_script.tcl}
# Log file           : /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/sim/verilog/xsim.log
# Journal file       : /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/sim/verilog/xsim.jou
# Running On         : DESKTOP-KKEFB65
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) Ultra 9 285H
# CPU Frequency      : 3686.398 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 16
# Host memory        : 25199 MB
# Swap memory        : 6442 MB
# Total Virtual      : 31642 MB
# Available Virtual  : 22215 MB
#-----------------------------------------------------------
source xsim.dir/Softmax/xsim_script.tcl
# xsim {Softmax} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=Softmax_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {Softmax.tcl}
Time resolution is 1 ps
source Softmax.tcl
## run all
UVM_INFO /software/xilinx/2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /software/xilinx/2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO /software/xilinx/2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------------------------------------------
Name                                                    Type                                   Size  Value          
--------------------------------------------------------------------------------------------------------------------
uvm_test_top                                            Softmax_test_lib                       -     @370           
  top_env                                               Softmax_env                            -     @381           
    Softmax_virtual_sqr                                 Softmax_virtual_sequencer              -     @519           
      rsp_export                                        uvm_analysis_export                    -     @528           
      seq_item_export                                   uvm_seq_item_pull_imp                  -     @646           
      arbitration_queue                                 array                                  0     -              
      lock_queue                                        array                                  0     -              
      num_last_reqs                                     integral                               32    'd1            
      num_last_rsps                                     integral                               32    'd1            
    axi_lite_CTRL_BUS                                   uvm_env                                -     @428           
      item_rtr_port                                     uvm_analysis_port                      -     @447           
      item_wtr_port                                     uvm_analysis_port                      -     @437           
      master                                            uvm_agent                              -     @845           
        ardrv                                           uvm_driver #(REQ,RSP)                  -     @1520          
          item_read_imp                                 uvm_analysis_port                      -     @1549          
          rsp_port                                      uvm_analysis_port                      -     @1539          
          seq_item_port                                 uvm_seq_item_pull_port                 -     @1529          
          m_num_sent                                    integral                               32    'h0            
        arsqr                                           axi_sequencer                          -     @1559          
          rsp_export                                    uvm_analysis_export                    -     @1568          
          seq_item_export                               uvm_seq_item_pull_imp                  -     @1686          
          arbitration_queue                             array                                  0     -              
          lock_queue                                    array                                  0     -              
          num_last_reqs                                 integral                               32    'd1            
          num_last_rsps                                 integral                               32    'd1            
        awdrv                                           uvm_driver #(REQ,RSP)                  -     @992           
          item_read_imp                                 uvm_analysis_port                      -     @1021          
          rsp_port                                      uvm_analysis_port                      -     @1011          
          seq_item_port                                 uvm_seq_item_pull_port                 -     @1001          
          m_num_sent                                    integral                               32    'h0            
        awsqr                                           axi_sequencer                          -     @1031          
          rsp_export                                    uvm_analysis_export                    -     @1040          
          seq_item_export                               uvm_seq_item_pull_imp                  -     @1158          
          arbitration_queue                             array                                  0     -              
          lock_queue                                    array                                  0     -              
          num_last_reqs                                 integral                               32    'd1            
          num_last_rsps                                 integral                               32    'd1            
        bdrv                                            uvm_driver #(REQ,RSP)                  -     @1344          
          item_read_imp                                 uvm_analysis_port                      -     @1373          
          rsp_port                                      uvm_analysis_port                      -     @1363          
          seq_item_port                                 uvm_seq_item_pull_port                 -     @1353          
          m_num_sent                                    integral                               32    'h0            
        bsqr                                            axi_sequencer                          -     @1383          
          rsp_export                                    uvm_analysis_export                    -     @1392          
          seq_item_export                               uvm_seq_item_pull_imp                  -     @1510          
          arbitration_queue                             array                                  0     -              
          lock_queue                                    array                                  0     -              
          num_last_reqs                                 integral                               32    'd1            
          num_last_rsps                                 integral                               32    'd1            
        rdrv                                            uvm_driver #(REQ,RSP)                  -     @1696          
          item_read_imp                                 uvm_analysis_port                      -     @1725          
          rsp_port                                      uvm_analysis_port                      -     @1715          
          seq_item_port                                 uvm_seq_item_pull_port                 -     @1705          
          m_num_sent                                    integral                               32    'h0            
        rsqr                                            axi_sequencer                          -     @1735          
          rsp_export                                    uvm_analysis_export                    -     @1744          
          seq_item_export                               uvm_seq_item_pull_imp                  -     @1862          
          arbitration_queue                             array                                  0     -              
          lock_queue                                    array                                  0     -              
          num_last_reqs                                 integral                               32    'd1            
          num_last_rsps                                 integral                               32    'd1            
        wdrv                                            uvm_driver #(REQ,RSP)                  -     @1168          
          item_read_imp                                 uvm_analysis_port                      -     @1197          
          rsp_port                                      uvm_analysis_port                      -     @1187          
          seq_item_port                                 uvm_seq_item_pull_port                 -     @1177          
          m_num_sent                                    integral                               32    'h0            
        wsqr                                            axi_sequencer                          -     @1207          
          rsp_export                                    uvm_analysis_export                    -     @1216          
          seq_item_export                               uvm_seq_item_pull_imp                  -     @1334          
          arbitration_queue                             array                                  0     -              
          lock_queue                                    array                                  0     -              
          num_last_reqs                                 integral                               32    'd1            
          num_last_rsps                                 integral                               32    'd1            
      monitor                                           uvm_monitor                            -     @667           
        item_ar2r_port                                  uvm_analysis_port                      -     @736           
        item_ar_port                                    uvm_analysis_port                      -     @706           
        item_aw2b_port                                  uvm_analysis_port                      -     @726           
        item_aw_port                                    uvm_analysis_port                      -     @676           
        item_b_port                                     uvm_analysis_port                      -     @696           
        item_r_port                                     uvm_analysis_port                      -     @716           
        item_w_port                                     uvm_analysis_port                      -     @686           
        checks_enable                                   integral                               1     'h1            
        coverage_enable                                 integral                               1     'h1            
      state                                             axi_state                              -     @746           
        ar2r_imp                                        uvm_analysis_imp_ar2r                  -     @815           
        ar_imp                                          uvm_analysis_imp_ar                    -     @785           
        aw2b_imp                                        uvm_analysis_imp_aw2b                  -     @805           
        aw_imp                                          uvm_analysis_imp_aw                    -     @755           
        b_imp                                           uvm_analysis_imp_b                     -     @775           
        item_rtr_port                                   uvm_analysis_port                      -     @835           
        item_wtr_port                                   uvm_analysis_port                      -     @825           
        r_imp                                           uvm_analysis_imp_r                     -     @795           
        w_imp                                           uvm_analysis_imp_w                     -     @765           
        avg_rate                                        integral                               32    'h0            
        exp_rate                                        integral                               32    'h0            
        win_size                                        integral                               32    'h0            
        bqnum_for_slaseq                                integral                               32    'h0            
        rq_from_model_num                               integral                               32    'h0            
      vsqr                                              axi_virtual_sequencer                  -     @854           
        rsp_export                                      uvm_analysis_export                    -     @863           
        seq_item_export                                 uvm_seq_item_pull_imp                  -     @981           
        arbitration_queue                               array                                  0     -              
        lock_queue                                      array                                  0     -              
        num_last_reqs                                   integral                               32    'd1            
        num_last_rsps                                   integral                               32    'd1            
      cfg                                               axi_cfg                                -     @400           
        has_checker                                     integral                               1     'h1            
        has_coverage                                    integral                               1     'h1            
        id_num                                          integral                               32    'h1            
        reset_level                                     reset_level_enum                       32    RESET_LEVEL_LOW
        drv_type                                        drv_type_enum                          32    MASTER         
        write_latency_mode                              latency_mode_enum                      32    CHANNEL_FIRST  
        read_latency_mode                               latency_mode_enum                      32    CHANNEL_FIRST  
        clatency                                        axi_latency                            -     @424           
          wr_latency                                    integral                               32    'h0            
          rd_latency                                    integral                               32    'h0            
    env_master_svr_in_stream                            uvm_env                                -     @401           
      m_agt                                             uvm_agent                              -     @1940          
        drv                                             uvm_driver #(REQ,RSP)                  -     @2088          
          rsp_port                                      uvm_analysis_port                      -     @2107          
          seq_item_port                                 uvm_seq_item_pull_port                 -     @2097          
        mon                                             uvm_monitor                            -     @2117          
          item_collect_port                             uvm_analysis_port                      -     @2128          
        sqr                                             uvm_sequencer                          -     @1951          
          rsp_export                                    uvm_analysis_export                    -     @1960          
          seq_item_export                               uvm_seq_item_pull_imp                  -     @2078          
          arbitration_queue                             array                                  0     -              
          lock_queue                                    array                                  0     -              
          num_last_reqs                                 integral                               32    'd1            
          num_last_rsps                                 integral                               32    'd1            
    env_slave_svr_out_stream                            uvm_env                                -     @414           
      s_agt                                             uvm_agent                              -     @2146          
        drv                                             uvm_driver #(REQ,RSP)                  -     @2294          
          rsp_port                                      uvm_analysis_port                      -     @2313          
          seq_item_port                                 uvm_seq_item_pull_port                 -     @2303          
        mon                                             uvm_monitor                            -     @2323          
          item_collect_port                             uvm_analysis_port                      -     @2334          
        sqr                                             uvm_sequencer                          -     @2157          
          rsp_export                                    uvm_analysis_export                    -     @2166          
          seq_item_export                               uvm_seq_item_pull_imp                  -     @2284          
          arbitration_queue                             array                                  0     -              
          lock_queue                                    array                                  0     -              
          num_last_reqs                                 integral                               32    'd1            
          num_last_rsps                                 integral                               32    'd1            
    refm                                                Softmax_reference_model                -     @457           
      trans_num_idx                                     integral                               32    'h0            
    subsys_mon                                          Softmax_subsystem_monitor              -     @470           
      CTRL_BUS_rtr_imp                                  uvm_analysis_imp_axi_rtr_CTRL_BUS      -     @509           
      CTRL_BUS_wtr_imp                                  uvm_analysis_imp_axi_wtr_CTRL_BUS      -     @499           
      scbd                                              Softmax_scoreboard                     -     @2356          
        refm                                            Softmax_reference_model                -     @457           
          trans_num_idx                                 integral                               32    'h0            
        file_rd_TVOUT_transaction_size                  <unknown>                              -     @2366          
          TV_FILE                                       string                                 0     ""             
          fp                                            integral                               32    'hxxxxxxxx     
          TV_FILE_num                                   integral                               32    'h0            
          HEX_read                                      integral                               32    'h0            
          DEC_read                                      integral                               32    'h0            
          is_binary                                     integral                               32    'h0            
          TV_FILE_COMPARE                               string                                 0     ""             
          fp_compare                                    integral                               32    'hxxxxxxxx     
        TVOUT_transaction_size_queue                    da(integral)                           0     -              
        file_wr_port_out_stream_out_stream_TDATA        <unknown>                              -     @2367          
          TV_FILE                                       string                                 0     ""             
          fp                                            integral                               32    'hxxxxxxxx     
          file_open                                     integral                               32    'h0            
          write_file_done                               integral                               32    'h0            
          write_section_done                            integral                               32    'h0            
          TRANSACTION_NUM                               integral                               32    'h0            
          transaction_num_idx                           integral                               32    'h0            
          TRANSACTION_DEPTH                             integral                               32    'h0            
          TRANSACTION_DEPTH_queue                       da(integral)                           0     -              
          TRANSACTION_DEPTH_queue_for_depth_check       da(integral)                           0     -              
          transaction_depth_idx                         integral                               32    'h0            
          ap_done_num_idx                               integral                               32    'h0            
          is_binary                                     integral                               32    'h0            
        write_file_done_out_stream_out_stream_TDATA     integral                               32    'h0            
        write_section_done_out_stream_out_stream_TDATA  integral                               32    'h0            
      svr_master_in_stream_imp                          uvm_analysis_imp_svr_master_in_stream  -     @479           
      svr_slave_out_stream_imp                          uvm_analysis_imp_svr_slave_out_stream  -     @489           
    env_master_svr_in_stream                            uvm_env                                -     @401           
    env_slave_svr_out_stream                            uvm_env                                -     @414           
    refm                                                Softmax_reference_model                -     @457           
    Softmax_virtual_sqr                                 Softmax_virtual_sequencer              -     @519           
    Softmax_cfg                                         Softmax_config                         -     @395           
      port_in_stream_cfg                                svr_config                             -     @396           
        svr_type                                        svr_inst_type                          32    SVR_MASTER     
        prt_type                                        svr_protocol_type                      32    AXIS           
        is_active                                       svr_active_passive_enum                1     SVR_ACTIVE     
        reset_level                                     svr_reset_level_enum                   1     RESET_LEVEL_LOW
        spec_cfg                                        svr_spec_cfg_enum                      32    NORMAL         
        clatency                                        svr_latency                            -     @397           
          transfer_latency                              integral                               32    'h0            
      port_out_stream_cfg                               svr_config                             -     @398           
        svr_type                                        svr_inst_type                          32    SVR_SLAVE      
        prt_type                                        svr_protocol_type                      32    AXIS           
        is_active                                       svr_active_passive_enum                1     SVR_ACTIVE     
        reset_level                                     svr_reset_level_enum                   1     RESET_LEVEL_LOW
        spec_cfg                                        svr_spec_cfg_enum                      32    NORMAL         
        clatency                                        svr_latency                            -     @399           
          transfer_latency                              integral                               32    'h0            
      CTRL_BUS_cfg                                      axi_cfg                                -     @400           
        has_checker                                     integral                               1     'h1            
        has_coverage                                    integral                               1     'h1            
        id_num                                          integral                               32    'h1            
        reset_level                                     reset_level_enum                       32    RESET_LEVEL_LOW
        drv_type                                        drv_type_enum                          32    MASTER         
        write_latency_mode                              latency_mode_enum                      32    CHANNEL_FIRST  
        read_latency_mode                               latency_mode_enum                      32    CHANNEL_FIRST  
        clatency                                        axi_latency                            -     @424           
          wr_latency                                    integral                               32    'h0            
          rd_latency                                    integral                               32    'h0            
      check_ena                                         integral                               32    'h0            
      cover_ena                                         integral                               32    'h0            
--------------------------------------------------------------------------------------------------------------------

UVM_INFO /software/xilinx/2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "184883000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 184917500 ps : File "/software/xilinx/2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:08 . Memory (MB): peak = 1364.770 ; gain = 0.000 ; free physical = 11711 ; free virtual = 20883
## quit
INFO: xsimkernel Simulation Memory Usage: 440100 KB (Peak: 505636 KB), Simulation CPU Usage: 8380 ms
INFO: [Common 17-206] Exiting xsim at Sun Dec 21 23:38:00 2025...
