TimeQuest Timing Analyzer report for uart
Wed Nov 17 22:37:26 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'pl|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'pl|altpll_component|pll|clk[0]'
 14. Slow Model Recovery: 'pl|altpll_component|pll|clk[0]'
 15. Slow Model Removal: 'pl|altpll_component|pll|clk[0]'
 16. Slow Model Minimum Pulse Width: 'pl|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'pl|altpll_component|pll|clk[0]'
 28. Fast Model Hold: 'pl|altpll_component|pll|clk[0]'
 29. Fast Model Recovery: 'pl|altpll_component|pll|clk[0]'
 30. Fast Model Removal: 'pl|altpll_component|pll|clk[0]'
 31. Fast Model Minimum Pulse Width: 'pl|altpll_component|pll|clk[0]'
 32. Fast Model Minimum Pulse Width: 'CLOCK_50'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; uart                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; uart.sdc      ; OK     ; Wed Nov 17 22:37:26 2021 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                           ;
+--------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+
; Clock Name                     ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                           ; Targets                            ;
+--------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+
; CLOCK_50                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                  ; { CLOCK_50 }                       ;
; pl|altpll_component|pll|clk[0] ; Generated ; 7.500  ; 133.33 MHz ; 0.000 ; 3.750  ; 50.00      ; 3         ; 8           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pl|altpll_component|pll|inclk[0] ; { pl|altpll_component|pll|clk[0] } ;
+--------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+


+----------------------------------------------------------------------+
; Slow Model Fmax Summary                                              ;
+------------+-----------------+--------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note ;
+------------+-----------------+--------------------------------+------+
; 133.99 MHz ; 133.99 MHz      ; pl|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow Model Setup Summary                               ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; pl|altpll_component|pll|clk[0] ; 0.037 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; pl|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow Model Recovery Summary                            ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; pl|altpll_component|pll|clk[0] ; 4.677 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow Model Removal Summary                             ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; pl|altpll_component|pll|clk[0] ; 1.697 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; pl|altpll_component|pll|clk[0] ; 1.827  ; 0.000         ;
; CLOCK_50                       ; 10.000 ; 0.000         ;
+--------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pl|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[16] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[17] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[18] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[19] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[20] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[21] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[22] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[23] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[24] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[25] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[26] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[16] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[16] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[16] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[16] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[16] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[17] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[17] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[17] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[17] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[17] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[18] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[18] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[18] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[18] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[18] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[19] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[19] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[19] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[19] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[19] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[20] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[20] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[20] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[20] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[20] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[21] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[21] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[21] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
; 0.037 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[21] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 7.389      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pl|altpll_component|pll|clk[0]'                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.391 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init                        ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init                        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; cu:CU|Ps.000                                               ; cu:CU|Ps.000                                               ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; cu:CU|Ps.011                                               ; cu:CU|Ps.011                                               ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_transmitter:inst3|TxD_state[0]                 ; dp:DP|async_transmitter:inst3|TxD_state[0]                 ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_transmitter:inst3|TxD_state[1]                 ; dp:DP|async_transmitter:inst3|TxD_state[1]                 ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_transmitter:inst3|TxD_state[2]                 ; dp:DP|async_transmitter:inst3|TxD_state[2]                 ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_transmitter:inst3|TxD_state[3]                 ; dp:DP|async_transmitter:inst3|TxD_state[3]                 ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_receiver:inst2|BaudTickGen:tickgen|Acc[3]      ; dp:DP|async_receiver:inst2|BaudTickGen:tickgen|Acc[3]      ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_receiver:inst2|RxD_state[3]                    ; dp:DP|async_receiver:inst2|RxD_state[3]                    ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_receiver:inst2|Filter_cnt[1]                   ; dp:DP|async_receiver:inst2|Filter_cnt[1]                   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_receiver:inst2|Filter_cnt[0]                   ; dp:DP|async_receiver:inst2|Filter_cnt[0]                   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_receiver:inst2|RxD_bit                         ; dp:DP|async_receiver:inst2|RxD_bit                         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_receiver:inst2|RxD_state[0]                    ; dp:DP|async_receiver:inst2|RxD_state[0]                    ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_receiver:inst2|OversamplingCnt[1]              ; dp:DP|async_receiver:inst2|OversamplingCnt[1]              ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_receiver:inst2|RxD_state[2]                    ; dp:DP|async_receiver:inst2|RxD_state[2]                    ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_receiver:inst2|RxD_state[1]                    ; dp:DP|async_receiver:inst2|RxD_state[1]                    ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_receiver:inst2|OversamplingCnt[0]              ; dp:DP|async_receiver:inst2|OversamplingCnt[0]              ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dp:DP|async_transmitter:inst3|TxD_shift[7]                 ; dp:DP|async_transmitter:inst3|TxD_shift[7]                 ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[46][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[47][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.515 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[33][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[34][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[35][10] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[36][10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[20][15] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[21][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[7][9]   ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[8][9]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[54][10] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[55][10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[20][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[21][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[44][9]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[45][9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; dp:DP|T_reg:inst5|fir_out_reg[14]                          ; dp:DP|T_reg:inst5|Txd_data[6]                              ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[28][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[29][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[1][9]   ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][9]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[44][12] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[45][12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; dp:DP|T_reg:inst5|fir_out_reg[8]                           ; dp:DP|T_reg:inst5|Txd_data[0]                              ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[45][5]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[46][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[19][7]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[20][7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[51][10] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[52][10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[58][10] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[59][10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[45][15] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[46][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; dp:DP|T_reg:inst5|fir_out_reg[12]                          ; dp:DP|T_reg:inst5|Txd_data[4]                              ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; dp:DP|T_reg:inst5|Txd_data[2]                              ; dp:DP|async_transmitter:inst3|TxD_shift[2]                 ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[29][3]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[30][3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[14][5]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[15][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[42][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[43][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[22][12] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[23][12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[56][14] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[57][14] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[12][5]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[13][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[14][6]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[15][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[44][6]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[45][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[57][7]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[58][7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[10][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[11][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[37][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[38][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[30][12] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[31][12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[7][13]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[8][13]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[26]         ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[26]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[30][0]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[31][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[37][0]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[38][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][1]   ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[3][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[50][4]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[51][4]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[43][5]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[44][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[37][7]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[38][7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[6][8]   ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[7][8]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[60][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[61][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[17][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[18][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[57][14] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[58][14] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[18][15] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[19][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; dp:DP|T_reg:inst5|fir_out_reg[9]                           ; dp:DP|T_reg:inst5|Txd_data[1]                              ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; cu:CU|ps.01                                                ; cu:CU|ps.10                                                ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[33][3]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[34][3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[51][3]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[52][3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[12][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[13][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[35][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[36][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[54][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[55][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[17][10] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[18][10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[22][10] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[23][10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[12][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[13][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[9][13]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[10][13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][14]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[3][14]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; dp:DP|async_transmitter:inst3|TxD_shift[2]                 ; dp:DP|async_transmitter:inst3|TxD_shift[1]                 ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; dp:DP|async_receiver:inst2|RxD_sync[1]                     ; dp:DP|async_receiver:inst2|Filter_cnt[1]                   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; dp:DP|async_receiver:inst2|RxD_sync[0]                     ; dp:DP|async_receiver:inst2|RxD_sync[1]                     ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[23][0]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[24][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[28][0]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[29][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[44][3]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[45][3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[58][3]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[59][3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[53][7]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[54][7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[37][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[38][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[25][9]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[26][9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[39][9]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[40][9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[41][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[42][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[43][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[44][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[46][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[47][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[60][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[61][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[46][13] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[47][13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; dp:DP|async_receiver:inst2|RxD_sync[1]                     ; dp:DP|async_receiver:inst2|Filter_cnt[0]                   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; cu:CU|ps.00                                                ; cu:CU|ps.01                                                ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[1][0]   ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][0]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[5][1]   ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[6][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[20][1]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[21][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[12][2]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[13][2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[13][3]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[14][3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[25][3]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[26][3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[43][3]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[44][3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'pl|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[0][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[1][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[3][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[4][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[5][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[6][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[7][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[8][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.823      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[9][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.823      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[10][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.823      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[11][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.823      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[16][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[17][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[18][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[19][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[20][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[21][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[22][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[23][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 2.827      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[24][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.823      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[25][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.823      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[26][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.823      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[27][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.823      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[28][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.823      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[0][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[1][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[3][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[4][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[5][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[6][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[7][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[16][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[17][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[18][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[19][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[20][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[21][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[22][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[23][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[24][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[25][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[26][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[27][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[28][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[29][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[30][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[31][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[32][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[33][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[34][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[35][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[36][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[37][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[38][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[39][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[49][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[50][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[51][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[52][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[53][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[54][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[55][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[56][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[57][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[58][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[59][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 2.815      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[60][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[61][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[62][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[63][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.816      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[48][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[49][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[50][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[51][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[52][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[53][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[54][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[55][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[56][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[57][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[58][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[59][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[60][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[61][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[62][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[63][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.844      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[32][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.843      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[33][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.843      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[34][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.843      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[35][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.843      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[36][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.843      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[37][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.843      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[38][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.843      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[39][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.843      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[40][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.843      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[41][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.843      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[42][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.843      ;
; 4.677 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[43][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.843      ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'pl|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+-------+-------------------------------------+-----------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                   ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-----------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 1.697 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[13]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.967      ;
; 1.697 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[14]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.967      ;
; 1.697 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[15]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.967      ;
; 1.697 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[16]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.967      ;
; 1.697 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[17]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.967      ;
; 1.697 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[18]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.967      ;
; 1.697 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[19]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.967      ;
; 1.697 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[20]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.967      ;
; 1.697 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[21]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.967      ;
; 1.697 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[22]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.967      ;
; 1.697 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[23]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.967      ;
; 1.697 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[24]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.967      ;
; 1.697 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[25]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.967      ;
; 1.697 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[26]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.967      ;
; 1.745 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[0]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[1]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[2]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[3]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[4]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[5]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[6]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[7]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[8]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[9]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[10]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[11]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[12]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.827 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[1]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.063      ;
; 1.827 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[2]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.063      ;
; 1.827 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[3]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.063      ;
; 1.827 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[4]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.063      ;
; 1.827 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[5]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.063      ;
; 1.827 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[6]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.063      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[0]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[1]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[2]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[3]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[4]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[5]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[15]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[16]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[17]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[18]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[19]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[20]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[21]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[22]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[23]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[24]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[25]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.048 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[26]       ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.207      ;
; 2.358 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[0]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.612      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[0][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.815      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[1][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.815      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.815      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[3][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.815      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[7][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.815      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[8][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.815      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[9][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.815      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[13][0] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.820      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[12][1] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.812      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[13][1] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 2.811      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[14][1] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 2.811      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[15][1] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 2.811      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[29][1] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 2.811      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[30][1] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 2.811      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[31][1] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 2.811      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[53][1] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.820      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[54][1] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.820      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[0][2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.033     ; 2.804      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[1][2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.033     ; 2.804      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.033     ; 2.804      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[3][2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.805      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[4][2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.805      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[5][2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.805      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[6][2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.805      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[7][2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.805      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[8][2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.805      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[9][2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 2.805      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[18][2] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.807      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[19][2] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.807      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[20][2] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.807      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[21][2] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 2.811      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[22][2] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.812      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[23][2] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.812      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[24][2] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.812      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[25][2] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 2.811      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[26][2] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 2.811      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[27][2] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 2.811      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[28][2] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.812      ;
; 2.571 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[29][2] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.812      ;
+-------+-------------------------------------+-----------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pl|altpll_component|pll|clk[0]'                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[0]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[0]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[15]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[15]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[16]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[16]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[17]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[17]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[18]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[18]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[19]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[19]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[1]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[1]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[20]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[20]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[21]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[21]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[22]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[22]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[23]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[23]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[24]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[24]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[25]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[25]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[26]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[26]                                                                                ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[2]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[2]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[3]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[3]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[4]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[4]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[5]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[5]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]                                                                                 ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.000                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.000                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.001                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.001                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.010                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.010                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.011                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.011                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.100                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.100                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|ps.00                                                                                                                        ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|ps.00                                                                                                                        ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|ps.01                                                                                                                        ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|ps.01                                                                                                                        ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|ps.10                                                                                                                        ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|ps.10                                                                                                                        ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.accumulate                                                                                          ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.accumulate                                                                                          ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.add                                                                                                 ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.add                                                                                                 ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.getInput                                                                                            ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.getInput                                                                                            ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init                                                                                                ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init                                                                                                ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.multiply                                                                                            ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.multiply                                                                                            ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.outputReady                                                                                         ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.outputReady                                                                                         ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM                                                                                                   ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM                                                                                                   ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[0]                                                                                  ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[0]                                                                                  ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[1]                                                                                  ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[1]                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pl|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pl|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pl|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pl|altpll_component|pll|inclk[0] ;
; 17.778 ; 20.000       ; 2.222          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; KEY[*]    ; CLOCK_50   ; 8.205 ; 8.205 ; Rise       ; pl|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 8.205 ; 8.205 ; Rise       ; pl|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_50   ; 7.193 ; 7.193 ; Rise       ; pl|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; KEY[*]    ; CLOCK_50   ; -7.206 ; -7.206 ; Rise       ; pl|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -7.206 ; -7.206 ; Rise       ; pl|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_50   ; -6.963 ; -6.963 ; Rise       ; pl|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; LEDR[*]   ; CLOCK_50   ; 5.343 ; 5.343 ; Rise       ; pl|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_50   ; 5.343 ; 5.343 ; Rise       ; pl|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_50   ; 8.242 ; 8.242 ; Rise       ; pl|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; LEDR[*]   ; CLOCK_50   ; 5.075 ; 5.075 ; Rise       ; pl|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_50   ; 5.075 ; 5.075 ; Rise       ; pl|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_50   ; 7.261 ; 7.261 ; Rise       ; pl|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+--------------------------------------------------------+
; Fast Model Setup Summary                               ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; pl|altpll_component|pll|clk[0] ; 4.370 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; pl|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------+
; Fast Model Recovery Summary                            ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; pl|altpll_component|pll|clk[0] ; 5.811 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------+
; Fast Model Removal Summary                             ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; pl|altpll_component|pll|clk[0] ; 0.875 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; pl|altpll_component|pll|clk[0] ; 1.731  ; 0.000         ;
; CLOCK_50                       ; 10.000 ; 0.000         ;
+--------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pl|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[4]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[16] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[17] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[18] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[19] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[20] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[21] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[22] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[23] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[24] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[25] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[26] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[2]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[4]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[4]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[4]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[4]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[4]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
; 4.370 ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 3.076      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pl|altpll_component|pll|clk[0]'                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init                        ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init                        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cu:CU|Ps.000                                               ; cu:CU|Ps.000                                               ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cu:CU|Ps.011                                               ; cu:CU|Ps.011                                               ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_transmitter:inst3|TxD_state[0]                 ; dp:DP|async_transmitter:inst3|TxD_state[0]                 ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_transmitter:inst3|TxD_state[1]                 ; dp:DP|async_transmitter:inst3|TxD_state[1]                 ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_transmitter:inst3|TxD_state[2]                 ; dp:DP|async_transmitter:inst3|TxD_state[2]                 ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_transmitter:inst3|TxD_state[3]                 ; dp:DP|async_transmitter:inst3|TxD_state[3]                 ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_receiver:inst2|BaudTickGen:tickgen|Acc[3]      ; dp:DP|async_receiver:inst2|BaudTickGen:tickgen|Acc[3]      ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_receiver:inst2|RxD_state[3]                    ; dp:DP|async_receiver:inst2|RxD_state[3]                    ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_receiver:inst2|Filter_cnt[1]                   ; dp:DP|async_receiver:inst2|Filter_cnt[1]                   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_receiver:inst2|Filter_cnt[0]                   ; dp:DP|async_receiver:inst2|Filter_cnt[0]                   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_receiver:inst2|RxD_bit                         ; dp:DP|async_receiver:inst2|RxD_bit                         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_receiver:inst2|RxD_state[0]                    ; dp:DP|async_receiver:inst2|RxD_state[0]                    ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_receiver:inst2|OversamplingCnt[1]              ; dp:DP|async_receiver:inst2|OversamplingCnt[1]              ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_receiver:inst2|RxD_state[2]                    ; dp:DP|async_receiver:inst2|RxD_state[2]                    ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_receiver:inst2|RxD_state[1]                    ; dp:DP|async_receiver:inst2|RxD_state[1]                    ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_receiver:inst2|OversamplingCnt[0]              ; dp:DP|async_receiver:inst2|OversamplingCnt[0]              ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dp:DP|async_transmitter:inst3|TxD_shift[7]                 ; dp:DP|async_transmitter:inst3|TxD_shift[7]                 ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[46][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[47][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[33][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[34][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[35][10] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[36][10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[20][15] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[21][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[7][9]   ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[8][9]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[54][10] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[55][10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[20][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[21][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[45][15] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[46][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[1][9]   ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][9]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[44][12] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[45][12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[26]         ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[26]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; dp:DP|T_reg:inst5|fir_out_reg[14]                          ; dp:DP|T_reg:inst5|Txd_data[6]                              ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; dp:DP|T_reg:inst5|fir_out_reg[12]                          ; dp:DP|T_reg:inst5|Txd_data[4]                              ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; dp:DP|T_reg:inst5|fir_out_reg[8]                           ; dp:DP|T_reg:inst5|Txd_data[0]                              ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[45][5]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[46][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[19][7]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[20][7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[28][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[29][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[44][9]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[45][9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[51][10] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[52][10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[58][10] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[59][10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; dp:DP|T_reg:inst5|Txd_data[2]                              ; dp:DP|async_transmitter:inst3|TxD_shift[2]                 ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[30][0]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[31][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][1]   ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[3][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[14][5]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[15][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[14][6]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[15][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[37][7]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[38][7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[42][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[43][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[22][12] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[23][12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[1][0]   ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][0]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[37][0]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[38][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[29][3]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[30][3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[33][3]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[34][3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[50][4]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[51][4]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[12][5]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[13][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[43][5]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[44][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[23][6]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[24][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[44][6]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[45][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[57][7]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[58][7]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[6][8]   ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[7][8]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[10][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[11][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[12][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[13][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[35][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[36][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[54][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[55][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[60][8]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[61][8]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[22][10] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[23][10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[12][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[13][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[17][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[18][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[37][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[38][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[41][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[42][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[24][12] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[25][12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[30][12] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[31][12] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[7][13]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[8][13]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[9][13]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[10][13] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[56][14] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[57][14] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[57][14] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[58][14] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[18][15] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[19][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|T_reg:inst5|fir_out_reg[9]                           ; dp:DP|T_reg:inst5|Txd_data[1]                              ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|async_transmitter:inst3|TxD_shift[2]                 ; dp:DP|async_transmitter:inst3|TxD_shift[1]                 ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dp:DP|async_receiver:inst2|RxD_sync[1]                     ; dp:DP|async_receiver:inst2|Filter_cnt[1]                   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; cu:CU|ps.01                                                ; cu:CU|ps.10                                                ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[28][0]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[29][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[25][3]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[26][3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[51][3]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[52][3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[58][3]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[59][3]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[52][5]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[53][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[58][5]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[59][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[21][6]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[22][6]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|async_receiver:inst2|RxD_data[1]                     ; dp:DP|R_reg:inst4|FIR_input[9]                             ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[25][9]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[26][9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[54][9]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[55][9]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[16][10] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[17][10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[17][10] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[18][10] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[43][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[44][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[46][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[47][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[60][11] ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[61][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][14]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[3][14]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|async_receiver:inst2|RxD_sync[1]                     ; dp:DP|async_receiver:inst2|Filter_cnt[0]                   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; dp:DP|async_receiver:inst2|Filter_cnt[0]                   ; dp:DP|async_receiver:inst2|RxD_bit                         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.getInput                    ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.multiply                    ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; dp:DP|async_receiver:inst2|RxD_sync[0]                     ; dp:DP|async_receiver:inst2|RxD_sync[1]                     ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[23][0]  ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[24][0]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[5][1]   ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[6][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'pl|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[0][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[1][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[3][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[4][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[5][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[6][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[7][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[16][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[17][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[18][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[19][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[20][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[21][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[22][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[23][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 1.689      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[32][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.684      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[33][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.684      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[34][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.684      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[35][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.684      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[36][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.684      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[37][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.684      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[38][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.684      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[39][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.684      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[48][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.684      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[49][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.684      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[50][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.684      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[51][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.684      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[52][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.684      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[55][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.684      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[22][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[23][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[24][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[25][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[28][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[29][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[30][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[31][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[54][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[55][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[56][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[57][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[60][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[61][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[62][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[63][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.681      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[33][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[34][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[35][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[36][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[41][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[42][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[43][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[49][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[50][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[51][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[52][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[53][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[57][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[58][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[59][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.811 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[60][15] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 1.703      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[8][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.035     ; 1.685      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[9][1]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.035     ; 1.685      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[10][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.035     ; 1.685      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[11][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.035     ; 1.685      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[24][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.035     ; 1.685      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[25][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.035     ; 1.685      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[26][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.035     ; 1.685      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[27][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.035     ; 1.685      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[28][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.035     ; 1.685      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[40][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[41][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[42][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[43][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[44][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[45][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[46][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[47][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[56][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[57][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[58][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[59][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[60][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[61][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[62][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[63][1]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 1.682      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[0][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 1.679      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[1][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 1.679      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 1.679      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[3][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 1.679      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[4][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 1.679      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[5][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 1.679      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[6][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 1.679      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[7][5]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 1.679      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[16][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 1.679      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[17][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 1.679      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[18][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 1.679      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[19][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 1.679      ;
; 5.812 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[20][5]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 1.679      ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'pl|altpll_component|pll|clk[0]'                                                                                                                                                                ;
+-------+-------------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.875 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[13]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.031      ;
; 0.875 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[14]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.031      ;
; 0.875 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[15]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.031      ;
; 0.875 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[16]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.031      ;
; 0.875 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[17]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.031      ;
; 0.875 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[18]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.031      ;
; 0.875 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[19]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.031      ;
; 0.875 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[20]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.031      ;
; 0.875 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[21]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.031      ;
; 0.875 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[22]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.031      ;
; 0.875 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[23]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.031      ;
; 0.875 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[24]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.031      ;
; 0.875 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[25]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.031      ;
; 0.875 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[26]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.031      ;
; 0.901 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[0]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.901 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[1]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.901 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[2]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.901 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[3]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.901 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[4]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.901 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[5]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.901 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[6]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.901 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[7]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.901 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[8]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.901 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[9]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.901 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[10]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.901 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[11]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.901 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:regis|out[12]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.964 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[1]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.090      ;
; 0.964 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[2]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.090      ;
; 0.964 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[3]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.090      ;
; 0.964 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[4]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.090      ;
; 0.964 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[5]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.090      ;
; 0.964 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[6]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.090      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[0]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[1]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[2]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[3]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[4]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[5]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]         ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[15]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[16]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[17]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[18]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[19]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[20]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[21]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[22]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[23]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[24]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[25]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 0.996 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[26]        ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.089      ;
; 1.206 ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[0]          ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.345      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[0][11]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[1][11]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][11]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[3][11]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[4][11]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[5][11]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[6][11]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[7][11]  ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[20][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[21][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[22][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[23][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[24][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[25][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[30][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[31][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[32][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[33][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[34][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[35][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[36][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[37][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[38][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[39][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.692      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[52][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[53][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[54][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[55][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[56][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[58][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[59][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.547 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[62][11] ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.693      ;
; 1.548 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[0][0]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.680      ;
; 1.548 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[1][0]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.680      ;
; 1.548 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[2][0]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.680      ;
; 1.548 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[3][0]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.680      ;
; 1.548 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[4][0]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 1.681      ;
; 1.548 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[5][0]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 1.681      ;
; 1.548 ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM    ; dp:DP|FIR:inst1|datapath:dp|inputsMem:inMem|memory[6][0]   ; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 1.681      ;
+-------+-------------------------------------+------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pl|altpll_component|pll|clk[0]'                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[0]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[0]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[10]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[11]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[12]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[13]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[14]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[15]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[15]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[16]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[16]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[17]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[17]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[18]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[18]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[19]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[19]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[1]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[1]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[20]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[20]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[21]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[21]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[22]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[22]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[23]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[23]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[24]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[24]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[25]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[25]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[26]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[26]                                                                                ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[2]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[2]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[3]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[3]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[4]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[4]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[5]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[5]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[6]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[7]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[8]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]                                                                                 ;
; 1.731 ; 3.750        ; 2.019          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|register:mulReg|out[9]                                                                                 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg0 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg1 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg2 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg3 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg4 ;
; 1.827 ; 3.750        ; 1.923          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ;
; 1.827 ; 3.750        ; 1.923          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|coeffsMem:coMem|altsyncram:memory_rtl_0|altsyncram_0r61:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.000                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.000                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.001                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.001                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.010                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.010                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.011                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.011                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.100                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|Ps.100                                                                                                                       ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|ps.00                                                                                                                        ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|ps.00                                                                                                                        ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|ps.01                                                                                                                        ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|ps.01                                                                                                                        ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|ps.10                                                                                                                        ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; cu:CU|ps.10                                                                                                                        ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.accumulate                                                                                          ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.accumulate                                                                                          ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.add                                                                                                 ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.add                                                                                                 ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.getInput                                                                                            ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.getInput                                                                                            ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init                                                                                                ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.init                                                                                                ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.multiply                                                                                            ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.multiply                                                                                            ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.outputReady                                                                                         ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|ps.outputReady                                                                                         ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM                                                                                                   ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|ctrlUnit:cu|rstM                                                                                                   ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[0]                                                                                  ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[0]                                                                                  ;
; 2.750 ; 3.750        ; 1.000          ; High Pulse Width ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[1]                                                                                  ;
; 2.750 ; 3.750        ; 1.000          ; Low Pulse Width  ; pl|altpll_component|pll|clk[0] ; Rise       ; dp:DP|FIR:inst1|datapath:dp|counter:cnt|cntReg[1]                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pl|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pl|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pl|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pl|altpll_component|pll|inclk[0] ;
; 17.778 ; 20.000       ; 2.222          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; KEY[*]    ; CLOCK_50   ; 4.816 ; 4.816 ; Rise       ; pl|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 4.816 ; 4.816 ; Rise       ; pl|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_50   ; 4.268 ; 4.268 ; Rise       ; pl|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; KEY[*]    ; CLOCK_50   ; -4.278 ; -4.278 ; Rise       ; pl|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -4.278 ; -4.278 ; Rise       ; pl|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_50   ; -4.148 ; -4.148 ; Rise       ; pl|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; LEDR[*]   ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; pl|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; pl|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_50   ; 4.075 ; 4.075 ; Rise       ; pl|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; LEDR[*]   ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; pl|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; pl|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_50   ; 3.666 ; 3.666 ; Rise       ; pl|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+---------------------------------+-------+-------+----------+---------+---------------------+
; Clock                           ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                ; 0.037 ; 0.215 ; 4.677    ; 0.875   ; 1.731               ;
;  CLOCK_50                       ; N/A   ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  pl|altpll_component|pll|clk[0] ; 0.037 ; 0.215 ; 4.677    ; 0.875   ; 1.731               ;
; Design-wide TNS                 ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                       ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pl|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; KEY[*]    ; CLOCK_50   ; 8.205 ; 8.205 ; Rise       ; pl|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 8.205 ; 8.205 ; Rise       ; pl|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_50   ; 7.193 ; 7.193 ; Rise       ; pl|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; KEY[*]    ; CLOCK_50   ; -4.278 ; -4.278 ; Rise       ; pl|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -4.278 ; -4.278 ; Rise       ; pl|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_50   ; -4.148 ; -4.148 ; Rise       ; pl|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; LEDR[*]   ; CLOCK_50   ; 5.343 ; 5.343 ; Rise       ; pl|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_50   ; 5.343 ; 5.343 ; Rise       ; pl|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_50   ; 8.242 ; 8.242 ; Rise       ; pl|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; LEDR[*]   ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; pl|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; pl|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_50   ; 3.666 ; 3.666 ; Rise       ; pl|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7915     ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 7915     ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                          ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 1085     ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                           ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; pl|altpll_component|pll|clk[0] ; pl|altpll_component|pll|clk[0] ; 1085     ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 17 22:36:31 2021
Info: Command: quartus_sta uart -c uart
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'uart.sdc'
Warning (332174): Ignored filter at uart.sdc(26): clk could not be matched with a port
Warning (332049): Ignored create_clock at uart.sdc(26): Argument <targets> is an empty collection
    Info (332050): create_clock -name "clk" -period 7.500ns [get_ports {clk}] -waveform {0.000 3.750}
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pl|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name {pl|altpll_component|pll|clk[0]} {pl|altpll_component|pll|clk[0]}
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.037
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.037         0.000 pl|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 pl|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 4.677
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.677         0.000 pl|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.697
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.697         0.000 pl|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.827
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.827         0.000 pl|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 4.370
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.370         0.000 pl|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 pl|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 5.811
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.811         0.000 pl|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.875
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.875         0.000 pl|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.731
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.731         0.000 pl|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4588 megabytes
    Info: Processing ended: Wed Nov 17 22:37:26 2021
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:00:56


