<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file iq_modulator_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.3.469</big></U></B>
Sun Feb 07 01:51:24 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o iq_modulator_impl1.twr -gui -msgset D:/Documents/Git_Local/fm_modulator/lattice/promote.xml iq_modulator_impl1.ncd iq_modulator_impl1.prf 
Design file:     iq_modulator_impl1.ncd
Preference file: iq_modulator_impl1.prf
Device,speed:    LCMXO3LF-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "dac_clk_p_c" 72.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   85.375MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "lo_pll_out" 420.000000 MHz (0 errors)</A></LI>            2 items scored, 0 timing errors detected.
Report:  444.444MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "i_ref_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_3' Target='right'>CLOCK_TO_OUT GROUP "dac_bus" 2.700000 ns MIN -0.500000 ns CLKNET "dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; Setup Analysis.(0 errors)</A></LI>            30 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/modulation/qtr_inst/index_i_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_i6  (to dac_clk_p_c +)

   Delay:              11.563ns  (32.7% logic, 67.3% route), 8 logic levels.

 Constraint Details:

     11.563ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.176ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 (from dac_clk_p_c)
ROUTE       345     1.890     R12C18A.Q1 to      R5C15D.A1 o_dac_a_9__I_0/modulation/qtr_inst/index_i_1
CTOF_DEL    ---     0.452      R5C15D.A1 to      R5C15D.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1641
ROUTE        16     1.962      R5C15D.F1 to      R4C13A.A1 o_dac_a_9__I_0/modulation/qtr_inst/n27372
CTOF_DEL    ---     0.452      R4C13A.A1 to      R4C13A.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440
ROUTE         1     0.544      R4C13A.F1 to      R4C13A.D0 o_dac_a_9__I_0/modulation/qtr_inst/n27073
CTOF_DEL    ---     0.452      R4C13A.D0 to      R4C13A.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440
ROUTE         1     0.544      R4C13A.F0 to      R4C13D.D0 o_dac_a_9__I_0/modulation/qtr_inst/n955
CTOOFX_DEL  ---     0.661      R4C13D.D0 to    R4C13D.OFX0 o_dac_a_9__I_0/modulation/qtr_inst/i21400/SLICE_854
ROUTE         1     0.904    R4C13D.OFX0 to      R6C13A.B1 o_dac_a_9__I_0/modulation/qtr_inst/n23774
CTOF_DEL    ---     0.452      R6C13A.B1 to      R6C13A.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666
ROUTE         1     0.544      R6C13A.F1 to      R6C13A.D0 o_dac_a_9__I_0/modulation/qtr_inst/n23778
CTOF_DEL    ---     0.452      R6C13A.D0 to      R6C13A.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666
ROUTE         1     1.393      R6C13A.F0 to       R9C9C.D0 o_dac_a_9__I_0/modulation/qtr_inst/n23780
CTOF_DEL    ---     0.452       R9C9C.D0 to       R9C9C.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560
ROUTE         1     0.000       R9C9C.F0 to      R9C9C.DI0 o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6 (to dac_clk_p_c)
                  --------
                   11.563   (32.7% logic, 67.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R12C18A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to      R9C9C.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.371ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_q_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_i7  (to dac_clk_p_c +)

   Delay:              11.368ns  (31.1% logic, 68.9% route), 7 logic levels.

 Constraint Details:

     11.368ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.371ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C25B.CLK to     R12C25B.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434 (from dac_clk_p_c)
ROUTE       348     2.274     R12C25B.Q1 to     R10C35A.B0 o_dac_a_9__I_0/carrier/qtr_inst/index_q_1
CTOF_DEL    ---     0.452     R10C35A.B0 to     R10C35A.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1495
ROUTE        12     2.072     R10C35A.F0 to      R7C24C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n14_adj_2290
CTOF_DEL    ---     0.452      R7C24C.C0 to      R7C24C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1968
ROUTE         1     0.851      R7C24C.F0 to      R6C24A.A0 o_dac_a_9__I_0/carrier/qtr_inst/n22000
CTOOFX_DEL  ---     0.661      R6C24A.A0 to    R6C24A.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/mux_230_Mux_7_i190/SLICE_1321
ROUTE         1     0.851    R6C24A.OFX0 to      R5C24C.A0 o_dac_a_9__I_0/carrier/qtr_inst/n190
CTOF_DEL    ---     0.452      R5C24C.A0 to      R5C24C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2209
ROUTE         1     0.839      R5C24C.F0 to      R5C27C.D0 o_dac_a_9__I_0/carrier/qtr_inst/n23052
CTOOFX_DEL  ---     0.661      R5C27C.D0 to    R5C27C.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i20689/SLICE_1034
ROUTE         1     0.942    R5C27C.OFX0 to      R7C29B.D1 o_dac_a_9__I_0/carrier/qtr_inst/n23063
CTOF_DEL    ---     0.452      R7C29B.D1 to      R7C29B.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478
ROUTE         1     0.000      R7C29B.F1 to     R7C29B.DI1 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2160_7 (to dac_clk_p_c)
                  --------
                   11.368   (31.1% logic, 68.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R12C25B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to     R7C29B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.472ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/wbexec/o_wb_addr_598__i11  (from dac_clk_p_c +)
   Destination:    EFB        Port           wb_lo_data_7__I_0/EFBInst_0(ASIC)  (to dac_clk_p_c +)

   Delay:               9.133ns  (29.2% logic, 70.8% route), 6 logic levels.

 Constraint Details:

      9.133ns physical path delay genbus/wbexec/SLICE_9 to wb_lo_data_7__I_0/EFBInst_0 meets
     13.889ns delay constraint less
     -0.189ns skew and
      2.473ns WBSTBI_SET requirement (totaling 11.605ns) by 2.472ns

 Physical Path Details:

      Data path genbus/wbexec/SLICE_9 to wb_lo_data_7__I_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R24C3C.CLK to      R24C3C.Q1 genbus/wbexec/SLICE_9 (from dac_clk_p_c)
ROUTE         4     1.804      R24C3C.Q1 to      R21C7D.A0 wb_addr_11
CTOF_DEL    ---     0.452      R21C7D.A0 to      R21C7D.F0 SLICE_2006
ROUTE         1     0.904      R21C7D.F0 to      R23C7A.B1 n21186
CTOF_DEL    ---     0.452      R23C7A.B1 to      R23C7A.F1 SLICE_1564
ROUTE         6     0.284      R23C7A.F1 to      R23C7B.D1 n38
CTOF_DEL    ---     0.452      R23C7B.D1 to      R23C7B.F1 SLICE_2007
ROUTE         2     0.555      R23C7B.F1 to      R22C7C.D1 n21248
CTOF_DEL    ---     0.452      R22C7C.D1 to      R22C7C.F1 SLICE_1563
ROUTE         2     0.392      R22C7C.F1 to      R22C7C.C0 wb_lo_sel_N_312
CTOF_DEL    ---     0.452      R22C7C.C0 to      R22C7C.F0 SLICE_1563
ROUTE         1     2.525      R22C7C.F0 to     EFB.WBSTBI wb_lo_data_7__N_96 (to dac_clk_p_c)
                  --------
                    9.133   (29.2% logic, 70.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to     R24C3C.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to wb_lo_data_7__I_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.864     LPLL.CLKOP to     EFB.WBCLKI dac_clk_p_c
                  --------
                    1.864   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.478ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_i_i2  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_i5  (to dac_clk_p_c +)

   Delay:              11.297ns  (31.3% logic, 68.7% route), 7 logic levels.

 Constraint Details:

     11.297ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_430 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463 meets
     13.889ns delay constraint less
     -0.036ns skew and
      0.150ns DIN_SET requirement (totaling 13.775ns) by 2.478ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_430 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C28B.CLK to     R21C28B.Q0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_430 (from dac_clk_p_c)
ROUTE       364     2.516     R21C28B.Q0 to     R16C30D.B1 o_dac_a_9__I_0/carrier/qtr_inst/index_i_2
CTOF_DEL    ---     0.452     R16C30D.B1 to     R16C30D.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1714
ROUTE        15     1.870     R16C30D.F1 to     R18C31B.C1 o_dac_a_9__I_0/carrier/qtr_inst/n27381
CTOF_DEL    ---     0.452     R18C31B.C1 to     R18C31B.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1983
ROUTE         1     1.057     R18C31B.F1 to     R19C33B.C0 o_dac_a_9__I_0/carrier/qtr_inst/n21720
CTOOFX_DEL  ---     0.661     R19C33B.C0 to   R19C33B.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i20501/SLICE_1317
ROUTE         1     0.854   R19C33B.OFX0 to     R19C33A.A0 o_dac_a_9__I_0/carrier/qtr_inst/n22875
CTOF_DEL    ---     0.452     R19C33A.A0 to     R19C33A.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719
ROUTE         1     0.579     R19C33A.F0 to     R19C33A.A1 o_dac_a_9__I_0/carrier/qtr_inst/n22886
CTOF_DEL    ---     0.452     R19C33A.A1 to     R19C33A.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719
ROUTE         1     0.882     R19C33A.F1 to     R18C33D.B1 o_dac_a_9__I_0/carrier/qtr_inst/n22891
CTOOFX_DEL  ---     0.661     R18C33D.B1 to   R18C33D.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463
ROUTE         1     0.000   R18C33D.OFX0 to    R18C33D.DI0 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_5 (to dac_clk_p_c)
                  --------
                   11.297   (31.3% logic, 68.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R21C28B.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R18C33D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.484ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/modulation/qtr_inst/index_i_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_i6  (to dac_clk_p_c +)

   Delay:              11.255ns  (31.6% logic, 68.4% route), 8 logic levels.

 Constraint Details:

     11.255ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.484ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 (from dac_clk_p_c)
ROUTE       345     2.394     R12C18A.Q1 to      R3C14C.B1 o_dac_a_9__I_0/modulation/qtr_inst/index_i_1
CTOF_DEL    ---     0.452      R3C14C.B1 to      R3C14C.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1449
ROUTE         6     1.417      R3C14C.F1 to       R6C8C.D1 o_dac_a_9__I_0/modulation/qtr_inst/n27412
CTOF_DEL    ---     0.452       R6C8C.D1 to       R6C8C.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_772
ROUTE         3     1.298       R6C8C.F1 to      R6C14A.D1 o_dac_a_9__I_0/modulation/qtr_inst/n78
CTOOFX_DEL  ---     0.661      R6C14A.D1 to    R6C14A.OFX0 o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969
ROUTE         1     0.000    R6C14A.OFX0 to     R6C14A.FXB o_dac_a_9__I_0/modulation/qtr_inst/n23764
FXTOOFX_DE  ---     0.223     R6C14A.FXB to    R6C14A.OFX1 o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969
ROUTE         1     0.656    R6C14A.OFX1 to      R6C13A.C1 o_dac_a_9__I_0/modulation/qtr_inst/n23773
CTOF_DEL    ---     0.452      R6C13A.C1 to      R6C13A.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666
ROUTE         1     0.544      R6C13A.F1 to      R6C13A.D0 o_dac_a_9__I_0/modulation/qtr_inst/n23778
CTOF_DEL    ---     0.452      R6C13A.D0 to      R6C13A.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666
ROUTE         1     1.393      R6C13A.F0 to       R9C9C.D0 o_dac_a_9__I_0/modulation/qtr_inst/n23780
CTOF_DEL    ---     0.452       R9C9C.D0 to       R9C9C.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560
ROUTE         1     0.000       R9C9C.F0 to      R9C9C.DI0 o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6 (to dac_clk_p_c)
                  --------
                   11.255   (31.6% logic, 68.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R12C18A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to      R9C9C.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.593ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_q_i2  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_i7  (to dac_clk_p_c +)

   Delay:              11.146ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

     11.146ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_435 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.593ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_435 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C28B.CLK to     R12C28B.Q0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_435 (from dac_clk_p_c)
ROUTE       367     2.052     R12C28B.Q0 to     R10C35A.C0 o_dac_a_9__I_0/carrier/qtr_inst/index_q_2
CTOF_DEL    ---     0.452     R10C35A.C0 to     R10C35A.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1495
ROUTE        12     2.072     R10C35A.F0 to      R7C24C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n14_adj_2290
CTOF_DEL    ---     0.452      R7C24C.C0 to      R7C24C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1968
ROUTE         1     0.851      R7C24C.F0 to      R6C24A.A0 o_dac_a_9__I_0/carrier/qtr_inst/n22000
CTOOFX_DEL  ---     0.661      R6C24A.A0 to    R6C24A.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/mux_230_Mux_7_i190/SLICE_1321
ROUTE         1     0.851    R6C24A.OFX0 to      R5C24C.A0 o_dac_a_9__I_0/carrier/qtr_inst/n190
CTOF_DEL    ---     0.452      R5C24C.A0 to      R5C24C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2209
ROUTE         1     0.839      R5C24C.F0 to      R5C27C.D0 o_dac_a_9__I_0/carrier/qtr_inst/n23052
CTOOFX_DEL  ---     0.661      R5C27C.D0 to    R5C27C.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i20689/SLICE_1034
ROUTE         1     0.942    R5C27C.OFX0 to      R7C29B.D1 o_dac_a_9__I_0/carrier/qtr_inst/n23063
CTOF_DEL    ---     0.452      R7C29B.D1 to      R7C29B.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478
ROUTE         1     0.000      R7C29B.F1 to     R7C29B.DI1 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2160_7 (to dac_clk_p_c)
                  --------
                   11.146   (31.8% logic, 68.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R12C28B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to     R7C29B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.610ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_i_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_i5  (to dac_clk_p_c +)

   Delay:              11.165ns  (31.7% logic, 68.3% route), 7 logic levels.

 Constraint Details:

     11.165ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463 meets
     13.889ns delay constraint less
     -0.036ns skew and
      0.150ns DIN_SET requirement (totaling 13.775ns) by 2.610ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25A.CLK to     R21C25A.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 (from dac_clk_p_c)
ROUTE       344     2.384     R21C25A.Q1 to     R16C30D.A1 o_dac_a_9__I_0/carrier/qtr_inst/index_i_1
CTOF_DEL    ---     0.452     R16C30D.A1 to     R16C30D.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1714
ROUTE        15     1.870     R16C30D.F1 to     R18C31B.C1 o_dac_a_9__I_0/carrier/qtr_inst/n27381
CTOF_DEL    ---     0.452     R18C31B.C1 to     R18C31B.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1983
ROUTE         1     1.057     R18C31B.F1 to     R19C33B.C0 o_dac_a_9__I_0/carrier/qtr_inst/n21720
CTOOFX_DEL  ---     0.661     R19C33B.C0 to   R19C33B.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i20501/SLICE_1317
ROUTE         1     0.854   R19C33B.OFX0 to     R19C33A.A0 o_dac_a_9__I_0/carrier/qtr_inst/n22875
CTOF_DEL    ---     0.452     R19C33A.A0 to     R19C33A.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719
ROUTE         1     0.579     R19C33A.F0 to     R19C33A.A1 o_dac_a_9__I_0/carrier/qtr_inst/n22886
CTOF_DEL    ---     0.452     R19C33A.A1 to     R19C33A.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719
ROUTE         1     0.882     R19C33A.F1 to     R18C33D.B1 o_dac_a_9__I_0/carrier/qtr_inst/n22891
CTOOFX_DEL  ---     0.661     R18C33D.B1 to   R18C33D.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463
ROUTE         1     0.000   R18C33D.OFX0 to    R18C33D.DI0 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_5 (to dac_clk_p_c)
                  --------
                   11.165   (31.7% logic, 68.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R21C25A.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R18C33D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.618ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/modulation/qtr_inst/index_i_i2  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_i6  (to dac_clk_p_c +)

   Delay:              11.121ns  (34.0% logic, 66.0% route), 8 logic levels.

 Constraint Details:

     11.121ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_535 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.618ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/modulation/qtr_inst/SLICE_535 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_535 (from dac_clk_p_c)
ROUTE       368     1.448     R12C17A.Q0 to      R5C15D.D1 o_dac_a_9__I_0/modulation/qtr_inst/index_i_2
CTOF_DEL    ---     0.452      R5C15D.D1 to      R5C15D.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1641
ROUTE        16     1.962      R5C15D.F1 to      R4C13A.A1 o_dac_a_9__I_0/modulation/qtr_inst/n27372
CTOF_DEL    ---     0.452      R4C13A.A1 to      R4C13A.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440
ROUTE         1     0.544      R4C13A.F1 to      R4C13A.D0 o_dac_a_9__I_0/modulation/qtr_inst/n27073
CTOF_DEL    ---     0.452      R4C13A.D0 to      R4C13A.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440
ROUTE         1     0.544      R4C13A.F0 to      R4C13D.D0 o_dac_a_9__I_0/modulation/qtr_inst/n955
CTOOFX_DEL  ---     0.661      R4C13D.D0 to    R4C13D.OFX0 o_dac_a_9__I_0/modulation/qtr_inst/i21400/SLICE_854
ROUTE         1     0.904    R4C13D.OFX0 to      R6C13A.B1 o_dac_a_9__I_0/modulation/qtr_inst/n23774
CTOF_DEL    ---     0.452      R6C13A.B1 to      R6C13A.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666
ROUTE         1     0.544      R6C13A.F1 to      R6C13A.D0 o_dac_a_9__I_0/modulation/qtr_inst/n23778
CTOF_DEL    ---     0.452      R6C13A.D0 to      R6C13A.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666
ROUTE         1     1.393      R6C13A.F0 to       R9C9C.D0 o_dac_a_9__I_0/modulation/qtr_inst/n23780
CTOF_DEL    ---     0.452       R9C9C.D0 to       R9C9C.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560
ROUTE         1     0.000       R9C9C.F0 to      R9C9C.DI0 o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6 (to dac_clk_p_c)
                  --------
                   11.121   (34.0% logic, 66.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_535:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R12C17A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to      R9C9C.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.697ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_i_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_i6  (to dac_clk_p_c +)

   Delay:              11.078ns  (32.1% logic, 67.9% route), 8 logic levels.

 Constraint Details:

     11.078ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464 meets
     13.889ns delay constraint less
     -0.036ns skew and
      0.150ns DIN_SET requirement (totaling 13.775ns) by 2.697ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25A.CLK to     R21C25A.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 (from dac_clk_p_c)
ROUTE       344     2.420     R21C25A.Q1 to     R25C32A.D1 o_dac_a_9__I_0/carrier/qtr_inst/index_i_1
CTOF_DEL    ---     0.452     R25C32A.D1 to     R25C32A.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1981
ROUTE         4     1.628     R25C32A.F1 to     R21C34C.A1 o_dac_a_9__I_0/carrier/qtr_inst/n27347
CTOF_DEL    ---     0.452     R21C34C.A1 to     R21C34C.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1473
ROUTE         2     0.392     R21C34C.F1 to     R21C34C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n251
CTOF_DEL    ---     0.452     R21C34C.C0 to     R21C34C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1473
ROUTE         1     0.659     R21C34C.F0 to     R21C34A.C0 o_dac_a_9__I_0/carrier/qtr_inst/n26451
CTOF_DEL    ---     0.452     R21C34A.C0 to     R21C34A.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2219
ROUTE         1     1.283     R21C34A.F0 to     R22C32B.B1 o_dac_a_9__I_0/carrier/qtr_inst/n26455
CTOOFX_DEL  ---     0.661     R22C32B.B1 to   R22C32B.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i20469/SLICE_1046
ROUTE         1     0.000   R22C32B.OFX0 to    R22C32A.FXA o_dac_a_9__I_0/carrier/qtr_inst/n22843
FXTOOFX_DE  ---     0.223    R22C32A.FXA to   R22C32A.OFX1 o_dac_a_9__I_0/carrier/qtr_inst/i20470/SLICE_1048
ROUTE         1     1.143   R22C32A.OFX1 to     R17C32B.C0 o_dac_a_9__I_0/carrier/qtr_inst/n22847
CTOF_DEL    ---     0.452     R17C32B.C0 to     R17C32B.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464
ROUTE         1     0.000     R17C32B.F0 to    R17C32B.DI0 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6 (to dac_clk_p_c)
                  --------
                   11.078   (32.1% logic, 67.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R21C25A.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R17C32B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.714ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/modulation/qtr_inst/index_i_i0  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_i6  (to dac_clk_p_c +)

   Delay:              11.025ns  (32.2% logic, 67.8% route), 8 logic levels.

 Constraint Details:

     11.025ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.714ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 (from dac_clk_p_c)
ROUTE       331     2.164     R12C18A.Q0 to      R3C14C.C1 o_dac_a_9__I_0/modulation/qtr_inst/index_i_0
CTOF_DEL    ---     0.452      R3C14C.C1 to      R3C14C.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1449
ROUTE         6     1.417      R3C14C.F1 to       R6C8C.D1 o_dac_a_9__I_0/modulation/qtr_inst/n27412
CTOF_DEL    ---     0.452       R6C8C.D1 to       R6C8C.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_772
ROUTE         3     1.298       R6C8C.F1 to      R6C14A.D1 o_dac_a_9__I_0/modulation/qtr_inst/n78
CTOOFX_DEL  ---     0.661      R6C14A.D1 to    R6C14A.OFX0 o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969
ROUTE         1     0.000    R6C14A.OFX0 to     R6C14A.FXB o_dac_a_9__I_0/modulation/qtr_inst/n23764
FXTOOFX_DE  ---     0.223     R6C14A.FXB to    R6C14A.OFX1 o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969
ROUTE         1     0.656    R6C14A.OFX1 to      R6C13A.C1 o_dac_a_9__I_0/modulation/qtr_inst/n23773
CTOF_DEL    ---     0.452      R6C13A.C1 to      R6C13A.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666
ROUTE         1     0.544      R6C13A.F1 to      R6C13A.D0 o_dac_a_9__I_0/modulation/qtr_inst/n23778
CTOF_DEL    ---     0.452      R6C13A.D0 to      R6C13A.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666
ROUTE         1     1.393      R6C13A.F0 to       R9C9C.D0 o_dac_a_9__I_0/modulation/qtr_inst/n23780
CTOF_DEL    ---     0.452       R9C9C.D0 to       R9C9C.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560
ROUTE         1     0.000       R9C9C.F0 to      R9C9C.DI0 o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6 (to dac_clk_p_c)
                  --------
                   11.025   (32.2% logic, 67.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R12C18A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to      R9C9C.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

Report:   85.375MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.131ns
         The internal maximum frequency of the following component is 444.444 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            SLICE_342

   Delay:               2.250ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 0.811ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clock_phase_shifter_inst/o_clk_i_9  (from lo_pll_out +)
   Destination:    FF         Data in        clock_phase_shifter_inst/o_clk_i_9  (to lo_pll_out +)

   Delay:               1.420ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      1.420ns physical path delay SLICE_342 to SLICE_342 meets
      2.381ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.231ns) by 0.811ns

 Physical Path Details:

      Data path SLICE_342 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R2C25C.CLK to      R2C25C.Q0 SLICE_342 (from lo_pll_out)
ROUTE         2     0.551      R2C25C.Q0 to      R2C25C.D0 i_clk_p_c
CTOF_DEL    ---     0.452      R2C25C.D0 to      R2C25C.F0 SLICE_342
ROUTE         2     0.008      R2C25C.F0 to     R2C25C.DI0 i_clk_n_c (to lo_pll_out)
                  --------
                    1.420   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path lo_gen/PLLInst_0 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729     RPLL.CLKOP to     R2C25C.CLK lo_pll_out
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lo_gen/PLLInst_0 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729     RPLL.CLKOP to     R2C25C.CLK lo_pll_out
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.811ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clock_phase_shifter_inst/o_clk_q_10  (from lo_pll_out -)
   Destination:    FF         Data in        clock_phase_shifter_inst/o_clk_q_10  (to lo_pll_out -)

   Delay:               1.420ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      1.420ns physical path delay SLICE_614 to SLICE_614 meets
      2.381ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.231ns) by 0.811ns

 Physical Path Details:

      Data path SLICE_614 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R2C21A.CLK to      R2C21A.Q0 SLICE_614 (from lo_pll_out)
ROUTE         2     0.551      R2C21A.Q0 to      R2C21A.D0 q_clk_p_c
CTOF_DEL    ---     0.452      R2C21A.D0 to      R2C21A.F0 SLICE_614
ROUTE         2     0.008      R2C21A.F0 to     R2C21A.DI0 q_clk_n_c (to lo_pll_out)
                  --------
                    1.420   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path lo_gen/PLLInst_0 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729     RPLL.CLKOP to     R2C21A.CLK lo_pll_out
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lo_gen/PLLInst_0 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729     RPLL.CLKOP to     R2C21A.CLK lo_pll_out
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:  444.444MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "i_ref_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: CLOCK_TO_OUT GROUP "dac_bus" 2.700000 ns MIN -0.500000 ns CLKNET "dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; Setup Analysis.
            30 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.965ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_351  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[0]

   Data Path Delay:     6.203ns  (59.0% logic, 41.0% route), 3 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129 and
      6.203ns delay o_dac_a_9__I_0/SLICE_2129 to o_dac_a[0] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.735ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[0] by 0.965ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R24C40D.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/SLICE_2129 to o_dac_a[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C40D.CLK to     R24C40D.Q0 o_dac_a_9__I_0/SLICE_2129 (from dac_clk_p_c)
ROUTE        10     1.528     R24C40D.Q0 to     R11C40B.D0 o_dac_a_9__I_0/cw_mux_dac_a_mux_sel
CTOF_DEL    ---     0.452     R11C40B.D0 to     R11C40B.F0 o_dac_a_9__I_0/SLICE_2122
ROUTE         1     1.017     R11C40B.F0 to      H15.PADDO o_dac_a_c_0
DOPAD_DEL   ---     2.797      H15.PADDO to        H15.PAD o_dac_a[0]
                  --------
                    6.203   (59.0% logic, 41.0% route), 3 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.038ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_351  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[2]

   Data Path Delay:     6.130ns  (59.7% logic, 40.3% route), 3 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129 and
      6.130ns delay o_dac_a_9__I_0/SLICE_2129 to o_dac_a[2] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.662ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[2] by 1.038ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R24C40D.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/SLICE_2129 to o_dac_a[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C40D.CLK to     R24C40D.Q0 o_dac_a_9__I_0/SLICE_2129 (from dac_clk_p_c)
ROUTE        10     1.381     R24C40D.Q0 to     R17C40A.A0 o_dac_a_9__I_0/cw_mux_dac_a_mux_sel
CTOF_DEL    ---     0.452     R17C40A.A0 to     R17C40A.F0 o_dac_a_9__I_0/SLICE_2120
ROUTE         1     1.091     R17C40A.F0 to      K15.PADDO o_dac_a_c_2
DOPAD_DEL   ---     2.797      K15.PADDO to        K15.PAD o_dac_a[2]
                  --------
                    6.130   (59.7% logic, 40.3% route), 3 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.073ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_i_1__i9  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[9]

   Data Path Delay:     6.059ns  (60.4% logic, 39.6% route), 3 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2128 and
      6.059ns delay o_dac_a_9__I_0/SLICE_2128 to o_dac_a[9] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.627ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[9] by 1.073ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R18C40D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/SLICE_2128 to o_dac_a[9]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C40D.CLK to     R18C40D.Q0 o_dac_a_9__I_0/SLICE_2128 (from dac_clk_p_c)
ROUTE         2     1.302     R18C40D.Q0 to     R24C40D.D0 o_dac_a_9__I_0/o_sample_i_15
CTOF_DEL    ---     0.452     R24C40D.D0 to     R24C40D.F0 o_dac_a_9__I_0/SLICE_2129
ROUTE         1     1.099     R24C40D.F0 to      N14.PADDO o_dac_a_c_9
DOPAD_DEL   ---     2.797      N14.PADDO to        N14.PAD o_dac_a[9]
                  --------
                    6.059   (60.4% logic, 39.6% route), 3 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.074ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_351  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[5]

   Data Path Delay:     6.094ns  (60.0% logic, 40.0% route), 3 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129 and
      6.094ns delay o_dac_a_9__I_0/SLICE_2129 to o_dac_a[5] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.626ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[5] by 1.074ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R24C40D.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/SLICE_2129 to o_dac_a[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C40D.CLK to     R24C40D.Q0 o_dac_a_9__I_0/SLICE_2129 (from dac_clk_p_c)
ROUTE        10     1.337     R24C40D.Q0 to     R18C40A.D0 o_dac_a_9__I_0/cw_mux_dac_a_mux_sel
CTOF_DEL    ---     0.452     R18C40A.D0 to     R18C40A.F0 o_dac_a_9__I_0/SLICE_2117
ROUTE         1     1.099     R18C40A.F0 to      L16.PADDO o_dac_a_c_5
DOPAD_DEL   ---     2.797      L16.PADDO to        L16.PAD o_dac_a[5]
                  --------
                    6.094   (60.0% logic, 40.0% route), 3 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.148ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_351  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[8]

   Data Path Delay:     6.020ns  (60.8% logic, 39.2% route), 3 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129 and
      6.020ns delay o_dac_a_9__I_0/SLICE_2129 to o_dac_a[8] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.552ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[8] by 1.148ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R24C40D.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/SLICE_2129 to o_dac_a[8]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C40D.CLK to     R24C40D.Q0 o_dac_a_9__I_0/SLICE_2129 (from dac_clk_p_c)
ROUTE        10     1.337     R24C40D.Q0 to     R18C40D.D0 o_dac_a_9__I_0/cw_mux_dac_a_mux_sel
CTOF_DEL    ---     0.452     R18C40D.D0 to     R18C40D.F0 o_dac_a_9__I_0/SLICE_2128
ROUTE         1     1.025     R18C40D.F0 to      L14.PADDO n27380
DOPAD_DEL   ---     2.797      L14.PADDO to        L14.PAD o_dac_a[8]
                  --------
                    6.020   (60.8% logic, 39.2% route), 3 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_i_1__i6  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[5]

   Data Path Delay:     5.937ns  (61.6% logic, 38.4% route), 3 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_587 and
      5.937ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_587 to o_dac_a[5] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.505ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[5] by 1.195ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R17C38B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_587 to o_dac_a[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C38B.CLK to     R17C38B.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_587 (from dac_clk_p_c)
ROUTE         1     1.180     R17C38B.Q1 to     R18C40A.B0 o_dac_a_9__I_0/o_sample_i_12
CTOF_DEL    ---     0.452     R18C40A.B0 to     R18C40A.F0 o_dac_a_9__I_0/SLICE_2117
ROUTE         1     1.099     R18C40A.F0 to      L16.PADDO o_dac_a_c_5
DOPAD_DEL   ---     2.797      L16.PADDO to        L16.PAD o_dac_a[5]
                  --------
                    5.937   (61.6% logic, 38.4% route), 3 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_351  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[4]

   Data Path Delay:     5.861ns  (62.4% logic, 37.6% route), 3 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129 and
      5.861ns delay o_dac_a_9__I_0/SLICE_2129 to o_dac_a[4] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.393ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[4] by 1.307ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R24C40D.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/SLICE_2129 to o_dac_a[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C40D.CLK to     R24C40D.Q0 o_dac_a_9__I_0/SLICE_2129 (from dac_clk_p_c)
ROUTE        10     1.186     R24C40D.Q0 to     R17C40D.C0 o_dac_a_9__I_0/cw_mux_dac_a_mux_sel
CTOF_DEL    ---     0.452     R17C40D.C0 to     R17C40D.F0 o_dac_a_9__I_0/SLICE_2118
ROUTE         1     1.017     R17C40D.F0 to      K14.PADDO o_dac_a_c_4
DOPAD_DEL   ---     2.797      K14.PADDO to        K14.PAD o_dac_a[4]
                  --------
                    5.861   (62.4% logic, 37.6% route), 3 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.314ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_i_1__i1  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[0]

   Data Path Delay:     5.818ns  (62.9% logic, 37.1% route), 3 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_585 and
      5.818ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_585 to o_dac_a[0] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.386ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[0] by 1.314ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R17C38A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_585 to o_dac_a[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C38A.CLK to     R17C38A.Q0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_585 (from dac_clk_p_c)
ROUTE         1     1.143     R17C38A.Q0 to     R11C40B.C0 o_dac_a_9__I_0/o_sample_i_7
CTOF_DEL    ---     0.452     R11C40B.C0 to     R11C40B.F0 o_dac_a_9__I_0/SLICE_2122
ROUTE         1     1.017     R11C40B.F0 to      H15.PADDO o_dac_a_c_0
DOPAD_DEL   ---     2.797      H15.PADDO to        H15.PAD o_dac_a[0]
                  --------
                    5.818   (62.9% logic, 37.1% route), 3 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.422ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_351  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[1]

   Data Path Delay:     5.746ns  (63.7% logic, 36.3% route), 3 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129 and
      5.746ns delay o_dac_a_9__I_0/SLICE_2129 to o_dac_a[1] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.278ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[1] by 1.422ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R24C40D.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/SLICE_2129 to o_dac_a[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C40D.CLK to     R24C40D.Q0 o_dac_a_9__I_0/SLICE_2129 (from dac_clk_p_c)
ROUTE        10     1.071     R24C40D.Q0 to     R16C40B.D0 o_dac_a_9__I_0/cw_mux_dac_a_mux_sel
CTOF_DEL    ---     0.452     R16C40B.D0 to     R16C40B.F0 o_dac_a_9__I_0/SLICE_2121
ROUTE         1     1.017     R16C40B.F0 to      J15.PADDO o_dac_a_c_1
DOPAD_DEL   ---     2.797      J15.PADDO to        J15.PAD o_dac_a[1]
                  --------
                    5.746   (63.7% logic, 36.3% route), 3 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.471ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_i_1__i8  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[7]

   Data Path Delay:     5.697ns  (64.2% logic, 35.8% route), 3 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588 and
      5.697ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588 to o_dac_a[7] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.229ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[7] by 1.471ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R21C38D.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588 to o_dac_a[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C38D.CLK to     R21C38D.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588 (from dac_clk_p_c)
ROUTE         1     1.014     R21C38D.Q1 to     R24C40B.D0 o_dac_a_9__I_0/o_sample_i_14
CTOF_DEL    ---     0.452     R24C40B.D0 to     R24C40B.F0 o_dac_a_9__I_0/SLICE_2109
ROUTE         1     1.025     R24C40B.F0 to      N16.PADDO o_dac_a_c_7
DOPAD_DEL   ---     2.797      N16.PADDO to        N16.PAD o_dac_a[7]
                  --------
                    5.697   (64.2% logic, 35.8% route), 3 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.

Report:    1.735ns is the minimum offset for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dac_clk_p_c" 72.000000   |             |             |
MHz ;                                   |   72.000 MHz|   85.375 MHz|   8  
                                        |             |             |
FREQUENCY NET "lo_pll_out" 420.000000   |             |             |
MHz ;                                   |  420.000 MHz|  444.444 MHz|   0  
                                        |             |             |
FREQUENCY NET "i_ref_clk_c" 12.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT GROUP "dac_bus" 2.700000   |             |             |
ns MIN -0.500000 ns CLKNET              |             |             |
"dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; |             |             |
Setup Analysis.                         |     2.700 ns|     1.735 ns|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: lo_pll_out   Source: lo_gen/PLLInst_0.CLKOP   Loads: 3
   Covered under: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;

Clock Domain: i_ref_clk_c   Source: i_ref_clk.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: dac_clk_p_c   Source: sys_clk_inst/PLLInst_0.CLKOP   Loads: 686
   Covered under: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 37469 paths, 4 nets, and 16248 connections (98.13% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.3.469</big></U></B>
Sun Feb 07 01:51:24 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o iq_modulator_impl1.twr -gui -msgset D:/Documents/Git_Local/fm_modulator/lattice/promote.xml iq_modulator_impl1.ncd iq_modulator_impl1.prf 
Design file:     iq_modulator_impl1.ncd
Preference file: iq_modulator_impl1.prf
Device,speed:    LCMXO3LF-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "dac_clk_p_c" 72.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "lo_pll_out" 420.000000 MHz (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "i_ref_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>CLOCK_TO_OUT GROUP "dac_bus" 2.700000 ns MIN -0.500000 ns CLKNET "dac_clk_p_c" CLKOUT PORT "dac_clk_p" (0 errors)</A></LI>            30 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/unpackx/o_dw_bits_i3  (from dac_clk_p_c +)
   Destination:    SP8KC      Port           genbus/genhex/mux_98(ASIC)  (to dac_clk_p_c +)

   Delay:               0.324ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:

      0.324ns physical path delay genbus/unpackx/SLICE_221 to genbus/genhex/mux_98 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.106ns) by 0.218ns

 Physical Path Details:

      Data path genbus/unpackx/SLICE_221 to genbus/genhex/mux_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C22B.CLK to     R14C22B.Q1 genbus/unpackx/SLICE_221 (from dac_clk_p_c)
ROUTE         1     0.191     R14C22B.Q1 to EBR_R13C21.AD6 genbus/hb_bits_3 (to dac_clk_p_c)
                  --------
                    0.324   (41.0% logic, 59.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/unpackx/SLICE_221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R14C22B.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/genhex/mux_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.752     LPLL.CLKOP to EBR_R13C21.CLK dac_clk_p_c
                  --------
                    0.752   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.300ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/startup_timer_FSM_i0_i14  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/startup_timer_FSM_i0_i15  (to dac_clk_p_c +)

   Delay:               0.276ns  (48.2% logic, 51.8% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay o_dac_a_9__I_0/SLICE_516 to o_dac_a_9__I_0/SLICE_515 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.300ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/SLICE_516 to o_dac_a_9__I_0/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C29B.CLK to     R14C29B.Q0 o_dac_a_9__I_0/SLICE_516 (from dac_clk_p_c)
ROUTE         1     0.143     R14C29B.Q0 to     R14C29D.CE o_dac_a_9__I_0/dac_clk_p_c_enable_472 (to dac_clk_p_c)
                  --------
                    0.276   (48.2% logic, 51.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R14C29B.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R14C29D.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/startup_timer_FSM_i0_i15  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/startup_timer_FSM_i0_i14  (to dac_clk_p_c +)

   Delay:               0.278ns  (47.8% logic, 52.2% route), 1 logic levels.

 Constraint Details:

      0.278ns physical path delay o_dac_a_9__I_0/SLICE_515 to o_dac_a_9__I_0/SLICE_516 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.302ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/SLICE_515 to o_dac_a_9__I_0/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C29D.CLK to     R14C29D.Q0 o_dac_a_9__I_0/SLICE_515 (from dac_clk_p_c)
ROUTE        10     0.145     R14C29D.Q0 to     R14C29B.CE o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_N_1885 (to dac_clk_p_c)
                  --------
                    0.278   (47.8% logic, 52.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R14C29D.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R14C29B.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              txtransport/zero_baud_counter_49  (from dac_clk_p_c +)
   Destination:    FF         Data in        txtransport/state_596__i3  (to dac_clk_p_c +)

   Delay:               0.279ns  (47.7% logic, 52.3% route), 1 logic levels.

 Constraint Details:

      0.279ns physical path delay SLICE_762 to txtransport/SLICE_662 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.303ns

 Physical Path Details:

      Data path SLICE_762 to txtransport/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C23A.CLK to      R4C23A.Q0 SLICE_762 (from dac_clk_p_c)
ROUTE        17     0.146      R4C23A.Q0 to      R4C23C.CE zero_baud_counter (to dac_clk_p_c)
                  --------
                    0.279   (47.7% logic, 52.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to SLICE_762:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to     R4C23A.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to txtransport/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to     R4C23C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/modulation/qtr_inst/o_val_pipeline_i_1__i17  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/modulation/qtr_inst/o_val_pipeline_i_1__i1  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_539 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_570 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/modulation/qtr_inst/SLICE_539 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_570:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C6A.CLK to      R10C6A.Q0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_539 (from dac_clk_p_c)
ROUTE         1     0.152      R10C6A.Q0 to      R10C6D.M0 o_dac_a_9__I_0/modulation/qtr_inst/o_val_pipeline_i_0_0 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to     R10C6A.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_570:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to     R10C6D.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/addints/o_int_word_i4  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addidles/o_idl_word_i4  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/addints/SLICE_247 to genbus/addidles/SLICE_228 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/addints/SLICE_247 to genbus/addidles/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C17B.CLK to     R16C17B.Q0 genbus/addints/SLICE_247 (from dac_clk_p_c)
ROUTE         1     0.152     R16C17B.Q0 to     R16C17C.M0 genbus/int_word_4 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R16C17B.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addidles/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R16C17C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/startup_timer_FSM_i0_i5  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/startup_timer_FSM_i0_i6  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay o_dac_a_9__I_0/SLICE_581 to o_dac_a_9__I_0/SLICE_581 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/SLICE_581 to o_dac_a_9__I_0/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C33C.CLK to     R14C33C.Q1 o_dac_a_9__I_0/SLICE_581 (from dac_clk_p_c)
ROUTE         1     0.152     R14C33C.Q1 to     R14C33C.M0 o_dac_a_9__I_0/n1120 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R14C33C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R14C33C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/packxi/r_word__i28  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/packxi/o_pck_word__i28  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/packxi/SLICE_318 to genbus/packxi/SLICE_277 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/packxi/SLICE_318 to genbus/packxi/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R24C7C.CLK to      R24C7C.Q0 genbus/packxi/SLICE_318 (from dac_clk_p_c)
ROUTE         1     0.152      R24C7C.Q0 to      R24C7D.M0 genbus/packxi/r_word_28 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/packxi/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680     LPLL.CLKOP to     R24C7C.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/packxi/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680     LPLL.CLKOP to     R24C7D.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/modulation/qtr_inst/o_val_pipeline_i_1__i19  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/modulation/qtr_inst/o_val_pipeline_i_1__i3  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_540 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_571 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/modulation/qtr_inst/SLICE_540 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_571:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C6C.CLK to      R10C6C.Q0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_540 (from dac_clk_p_c)
ROUTE         1     0.152      R10C6C.Q0 to      R10C6B.M0 o_dac_a_9__I_0/modulation/qtr_inst/o_val_pipeline_i_0_2 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_540:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to     R10C6C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_571:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to     R10C6B.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/addints/o_int_word_i18  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addidles/o_idl_word_i18  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/addints/SLICE_254 to genbus/addidles/SLICE_235 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/addints/SLICE_254 to genbus/addidles/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17A.CLK to     R19C17A.Q0 genbus/addints/SLICE_254 (from dac_clk_p_c)
ROUTE         1     0.152     R19C17A.Q0 to     R19C17C.M0 genbus/int_word_18 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R19C17A.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addidles/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R19C17C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clock_phase_shifter_inst/o_clk_i_9  (from lo_pll_out +)
   Destination:    FF         Data in        clock_phase_shifter_inst/o_clk_i_9  (to lo_pll_out +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_342 to SLICE_342 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.384ns

 Physical Path Details:

      Data path SLICE_342 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C25C.CLK to      R2C25C.Q0 SLICE_342 (from lo_pll_out)
ROUTE         2     0.135      R2C25C.Q0 to      R2C25C.D0 i_clk_p_c
CTOF_DEL    ---     0.101      R2C25C.D0 to      R2C25C.F0 SLICE_342
ROUTE         2     0.002      R2C25C.F0 to     R2C25C.DI0 i_clk_n_c (to lo_pll_out)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path lo_gen/PLLInst_0 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707     RPLL.CLKOP to     R2C25C.CLK lo_pll_out
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lo_gen/PLLInst_0 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707     RPLL.CLKOP to     R2C25C.CLK lo_pll_out
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clock_phase_shifter_inst/o_clk_q_10  (from lo_pll_out -)
   Destination:    FF         Data in        clock_phase_shifter_inst/o_clk_q_10  (to lo_pll_out -)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_614 to SLICE_614 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.384ns

 Physical Path Details:

      Data path SLICE_614 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C21A.CLK to      R2C21A.Q0 SLICE_614 (from lo_pll_out)
ROUTE         2     0.135      R2C21A.Q0 to      R2C21A.D0 q_clk_p_c
CTOF_DEL    ---     0.101      R2C21A.D0 to      R2C21A.F0 SLICE_614
ROUTE         2     0.002      R2C21A.F0 to     R2C21A.DI0 q_clk_n_c (to lo_pll_out)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path lo_gen/PLLInst_0 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707     RPLL.CLKOP to     R2C21A.CLK lo_pll_out
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lo_gen/PLLInst_0 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707     RPLL.CLKOP to     R2C21A.CLK lo_pll_out
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "i_ref_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: CLOCK_TO_OUT GROUP "dac_bus" 2.700000 ns MIN -0.500000 ns CLKNET "dac_clk_p_c" CLKOUT PORT "dac_clk_p" ;
            30 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.444ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i3  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[2]

   Data Path Delay:     1.348ns  (80.6% logic, 19.4% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_347 and
      1.348ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_347 to o_dac_b[2] less
      2.008ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.055ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[2] by 0.444ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.605     LPLL.CLKOP to     R7C40C.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_347 to o_dac_b[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C40C.CLK to      R7C40C.Q0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_347 (from dac_clk_p_c)
ROUTE         1     0.262      R7C40C.Q0 to      F14.PADDO n3639
DOPAD_DEL   ---     0.953      F14.PADDO to        F14.PAD o_dac_b[2]
                  --------
                    1.348   (80.6% logic, 19.4% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.055     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.008   (47.5% logic, 52.5% route), 1 logic levels.


Passed:  The following path meets requirements by 0.444ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i4  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[3]

   Data Path Delay:     1.348ns  (80.6% logic, 19.4% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593 and
      1.348ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593 to o_dac_b[3] less
      2.008ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.055ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[3] by 0.444ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.605     LPLL.CLKOP to     R3C39D.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593 to o_dac_b[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C39D.CLK to      R3C39D.Q0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593 (from dac_clk_p_c)
ROUTE         1     0.262      R3C39D.Q0 to      D16.PADDO o_dac_b_c_10
DOPAD_DEL   ---     0.953      D16.PADDO to        D16.PAD o_dac_b[3]
                  --------
                    1.348   (80.6% logic, 19.4% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.055     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.008   (47.5% logic, 52.5% route), 1 logic levels.


Passed:  The following path meets requirements by 0.444ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i7  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[6]

   Data Path Delay:     1.348ns  (80.6% logic, 19.4% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594 and
      1.348ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594 to o_dac_b[6] less
      2.008ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.055ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[6] by 0.444ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.605     LPLL.CLKOP to     R2C40B.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594 to o_dac_b[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C40B.CLK to      R2C40B.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594 (from dac_clk_p_c)
ROUTE         1     0.262      R2C40B.Q1 to      E15.PADDO o_dac_b_c_13
DOPAD_DEL   ---     0.953      E15.PADDO to        E15.PAD o_dac_b[6]
                  --------
                    1.348   (80.6% logic, 19.4% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.055     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.008   (47.5% logic, 52.5% route), 1 logic levels.


Passed:  The following path meets requirements by 0.472ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i5  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[4]

   Data Path Delay:     1.376ns  (78.9% logic, 21.1% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593 and
      1.376ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593 to o_dac_b[4] less
      2.008ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.027ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[4] by 0.472ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.605     LPLL.CLKOP to     R3C39D.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593 to o_dac_b[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C39D.CLK to      R3C39D.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593 (from dac_clk_p_c)
ROUTE         1     0.290      R3C39D.Q1 to      E14.PADDO o_dac_b_c_11
DOPAD_DEL   ---     0.953      E14.PADDO to        E14.PAD o_dac_b[4]
                  --------
                    1.376   (78.9% logic, 21.1% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.055     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.008   (47.5% logic, 52.5% route), 1 logic levels.


Passed:  The following path meets requirements by 0.472ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i8  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[7]

   Data Path Delay:     1.376ns  (78.9% logic, 21.1% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 and
      1.376ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 to o_dac_b[7] less
      2.008ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.027ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[7] by 0.472ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.605     LPLL.CLKOP to     R7C40A.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 to o_dac_b[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C40A.CLK to      R7C40A.Q0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 (from dac_clk_p_c)
ROUTE         1     0.290      R7C40A.Q0 to      F16.PADDO o_dac_b_c_14
DOPAD_DEL   ---     0.953      F16.PADDO to        F16.PAD o_dac_b[7]
                  --------
                    1.376   (78.9% logic, 21.1% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.055     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.008   (47.5% logic, 52.5% route), 1 logic levels.


Passed:  The following path meets requirements by 0.549ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i6  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[5]

   Data Path Delay:     1.453ns  (74.7% logic, 25.3% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594 and
      1.453ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594 to o_dac_b[5] less
      2.008ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.050ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[5] by 0.549ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.605     LPLL.CLKOP to     R2C40B.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594 to o_dac_b[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C40B.CLK to      R2C40B.Q0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594 (from dac_clk_p_c)
ROUTE         1     0.367      R2C40B.Q0 to      E16.PADDO o_dac_b_c_12
DOPAD_DEL   ---     0.953      E16.PADDO to        E16.PAD o_dac_b[5]
                  --------
                    1.453   (74.7% logic, 25.3% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.055     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.008   (47.5% logic, 52.5% route), 1 logic levels.


Passed:  The following path meets requirements by 0.555ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i1  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[0]

   Data Path Delay:     1.459ns  (74.4% logic, 25.6% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592 and
      1.459ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592 to o_dac_b[0] less
      2.008ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.056ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[0] by 0.555ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.605     LPLL.CLKOP to     R8C39B.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592 to o_dac_b[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C39B.CLK to      R8C39B.Q0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592 (from dac_clk_p_c)
ROUTE         1     0.373      R8C39B.Q0 to      G14.PADDO o_dac_b_c_7
DOPAD_DEL   ---     0.953      G14.PADDO to        G14.PAD o_dac_b[0]
                  --------
                    1.459   (74.4% logic, 25.6% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.055     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.008   (47.5% logic, 52.5% route), 1 logic levels.


Passed:  The following path meets requirements by 0.557ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i9  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[8]

   Data Path Delay:     1.461ns  (74.3% logic, 25.7% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 and
      1.461ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 to o_dac_b[8] less
      2.008ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.058ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[8] by 0.557ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.605     LPLL.CLKOP to     R7C40A.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 to o_dac_b[8]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C40A.CLK to      R7C40A.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 (from dac_clk_p_c)
ROUTE         2     0.375      R7C40A.Q1 to      F15.PADDO o_dac_b_c_15
DOPAD_DEL   ---     0.953      F15.PADDO to        F15.PAD o_dac_b[8]
                  --------
                    1.461   (74.3% logic, 25.7% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.055     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.008   (47.5% logic, 52.5% route), 1 logic levels.


Passed:  The following path meets requirements by 0.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i2  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[1]

   Data Path Delay:     1.483ns  (73.2% logic, 26.8% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592 and
      1.483ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592 to o_dac_b[1] less
      2.008ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.080ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[1] by 0.579ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.605     LPLL.CLKOP to     R8C39B.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592 to o_dac_b[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C39B.CLK to      R8C39B.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592 (from dac_clk_p_c)
ROUTE         1     0.397      R8C39B.Q1 to      D14.PADDO o_dac_b_c_8
DOPAD_DEL   ---     0.953      D14.PADDO to        D14.PAD o_dac_b[1]
                  --------
                    1.483   (73.2% logic, 26.8% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.055     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.008   (47.5% logic, 52.5% route), 1 logic levels.


Passed:  The following path meets requirements by 0.657ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_i_1__i7  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[6]

   Data Path Delay:     1.579ns  (75.2% logic, 24.8% route), 3 logic levels.

   Clock Path Delay:    0.587ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.587ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588 and
      1.579ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588 to o_dac_a[6] less
      2.008ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.158ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[6] by 0.657ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.587     LPLL.CLKOP to    R21C38D.CLK dac_clk_p_c
                  --------
                    0.587   (0.0% logic, 100.0% route), 0 logic levels.

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588 to o_dac_a[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C38D.CLK to     R21C38D.Q0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588 (from dac_clk_p_c)
ROUTE         1     0.135     R21C38D.Q0 to     R21C40B.D0 o_dac_a_9__I_0/o_sample_i_13
CTOF_DEL    ---     0.101     R21C40B.D0 to     R21C40B.F0 o_dac_a_9__I_0/SLICE_2116
ROUTE         1     0.257     R21C40B.F0 to      M16.PADDO o_dac_a_c_6
DOPAD_DEL   ---     0.953      M16.PADDO to        M16.PAD o_dac_a[6]
                  --------
                    1.579   (75.2% logic, 24.8% route), 3 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.055     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.008   (47.5% logic, 52.5% route), 1 logic levels.

Report:   -0.055ns is the maximum offset for this preference.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dac_clk_p_c" 72.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.218 ns|   1  
                                        |             |             |
FREQUENCY NET "lo_pll_out" 420.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.384 ns|   2  
                                        |             |             |
FREQUENCY NET "i_ref_clk_c" 12.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT GROUP "dac_bus" 2.700000   |             |             |
ns MIN -0.500000 ns CLKNET              |             |             |
"dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; |    -0.499 ns|    -0.055 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: lo_pll_out   Source: lo_gen/PLLInst_0.CLKOP   Loads: 3
   Covered under: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;

Clock Domain: i_ref_clk_c   Source: i_ref_clk.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: dac_clk_p_c   Source: sys_clk_inst/PLLInst_0.CLKOP   Loads: 686
   Covered under: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 37469 paths, 4 nets, and 16248 connections (98.13% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
