Reading pref.tcl

# 2023.2_2

# vsim -postsimdataflow -debugdb -c -voptargs=""+acc"" tb -do "modelsim_framework.do" -gOUTPUT_TRACE=ms.trace 
# Start time: 19:13:46 on Apr 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): ../../proj/src/MIPS_Processor.vhd(639): (vopt-1550) Port 'i_D' of component 'work.MIPS_Processor(structure).ID_EX_Reg' and port 'i_D' of entity 'work.ID_EX_Reg' have different sizes:  ([134,133]).
#         Region: /tb/MyMips/IDEXReg
# ** Error (suppressible): ../../proj/src/MIPS_Processor.vhd(640): (vopt-1550) Port 'o_Q' of component 'work.MIPS_Processor(structure).ID_EX_Reg' and port 'o_Q' of entity 'work.ID_EX_Reg' have different sizes:  ([134,133]).
#         Region: /tb/MyMips/IDEXReg
# ** Error (suppressible): ../../proj/src/MIPS_Processor.vhd(685): (vopt-1550) Port 'i_D' of component 'work.MIPS_Processor(structure).EX_MEM_Reg' and port 'i_D' of entity 'work.EX_MEM_Reg' have different sizes:  ([110,105]).
#         Region: /tb/MyMips/EXMEMReg
# ** Error (suppressible): ../../proj/src/MIPS_Processor.vhd(686): (vopt-1550) Port 'o_Q' of component 'work.MIPS_Processor(structure).EX_MEM_Reg' and port 'o_Q' of entity 'work.EX_MEM_Reg' have different sizes:  ([110,105]).
#         Region: /tb/MyMips/EXMEMReg
# ** Error (suppressible): ../../proj/src/MIPS_Processor.vhd(716): (vopt-1550) Port 'i_D' of component 'work.MIPS_Processor(structure).MEM_WB_Reg' and port 'i_D' of entity 'work.MEM_WB_Reg' have different sizes:  ([109,104]).
#         Region: /tb/MyMips/MEMWBReg
# ** Error (suppressible): ../../proj/src/MIPS_Processor.vhd(717): (vopt-1550) Port 'o_Q' of component 'work.MIPS_Processor(structure).MEM_WB_Reg' and port 'o_Q' of entity 'work.MEM_WB_Reg' have different sizes:  ([109,104]).
#         Region: /tb/MyMips/MEMWBReg
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=6, Warnings=1.
# Error loading design
Error loading design
# End time: 19:13:46 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
