
---------- Begin Simulation Statistics ----------
final_tick                                64306618000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 304246                       # Simulator instruction rate (inst/s)
host_mem_usage                                 700204                       # Number of bytes of host memory used
host_op_rate                                   308416                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   328.68                       # Real time elapsed on the host
host_tick_rate                              195650197                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101370573                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.064307                       # Number of seconds simulated
sim_ticks                                 64306618000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.446070                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4520616                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5353258                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 93                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            381658                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5687779                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             141372                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          764156                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           622784                       # Number of indirect misses.
system.cpu.branchPred.lookups                 7193439                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  373062                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        39721                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101370573                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.286132                       # CPI: cycles per instruction
system.cpu.discardedOps                       1034726                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47475951                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          45576630                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6770822                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4855966                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.777525                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        128613236                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49905942     49.23%     49.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                 177470      0.18%     49.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            290681      0.29%     49.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            282654      0.28%     49.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            175620      0.17%     50.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             58978      0.06%     50.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           523798      0.52%     50.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            35955      0.04%     50.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::MemRead               42927776     42.35%     93.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6980584      6.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101370573                       # Class of committed instruction
system.cpu.tickCycles                       123757270                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11130                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1101                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       144701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       292433                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  64306618000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3836                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7294                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7294                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3836                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       356160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  356160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11130                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11130    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11130                       # Request fanout histogram
system.membus.respLayer1.occupancy           36685250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            12636500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  64306618000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             35945                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       131341                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9669                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3672                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           111806                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          111806                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         10690                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25255                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        31049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       409135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                440184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       651488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8588864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9240352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           147751                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007580                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.086735                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 146631     99.24%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1120      0.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             147751                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          216721500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         137064493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10691497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  64306618000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 7903                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               128709                       # number of demand (read+write) hits
system.l2.demand_hits::total                   136612                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                7903                       # number of overall hits
system.l2.overall_hits::.cpu.data              128709                       # number of overall hits
system.l2.overall_hits::total                  136612                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8352                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11139                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2787                       # number of overall misses
system.l2.overall_misses::.cpu.data              8352                       # number of overall misses
system.l2.overall_misses::total                 11139                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    209403000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    631140000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        840543000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    209403000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    631140000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       840543000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            10690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           137061                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               147751                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           10690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          137061                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              147751                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.260711                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.060936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075390                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.260711                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.060936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075390                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75135.629709                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75567.528736                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75459.466738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75135.629709                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75567.528736                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75459.466738                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11130                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11130                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    181153500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    547221500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    728375000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    181153500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    547221500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    728375000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.260524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.060885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075329                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.260524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.060885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075329                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65046.140036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65574.775315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65442.497754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65046.140036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65574.775315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65442.497754                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       131341                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           131341                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       131341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       131341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         9504                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9504                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         9504                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9504                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            104512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                104512                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7294                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    549645000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     549645000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        111806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            111806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.065238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.065238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75355.771867                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75355.771867                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    476705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    476705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.065238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.065238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65355.771867                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65355.771867                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           7903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    209403000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    209403000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        10690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          10690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.260711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.260711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75135.629709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75135.629709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2785                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2785                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    181153500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    181153500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.260524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.260524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65046.140036                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65046.140036                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1058                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1058                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     81495000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     81495000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        25255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.041893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77027.410208                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77027.410208                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1051                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1051                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     70516500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     70516500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.041616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67094.671741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67094.671741                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  64306618000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10715.709531                       # Cycle average of tags in use
system.l2.tags.total_refs                      291323                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11130                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.174573                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2764.899136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7950.810395                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.042189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.121320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.163509                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         11130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11129                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.169830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2341786                       # Number of tag accesses
system.l2.tags.data_accesses                  2341786                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  64306618000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          89120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         267040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             356160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        89120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89120                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11130                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1385860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4152605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5538466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1385860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1385860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1385860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4152605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5538466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38766                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11130                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11130                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     64091250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   55650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               272778750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5758.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24508.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 11130                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    425.265672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   300.747176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.563254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          245     14.63%     14.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          334     19.94%     34.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          153      9.13%     43.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          500     29.85%     73.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           48      2.87%     76.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           46      2.75%     79.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      1.55%     80.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      1.97%     82.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          290     17.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1675                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 712320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  356160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        11.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   55979341500                       # Total gap between requests
system.mem_ctrls.avgGap                    5029590.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        89120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       267040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1385860.472401145380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4152605.257517974358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     67283250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    205495500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24159.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24624.99                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    84.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6154680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3271290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            41747580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5075697120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1885905990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23105610240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30118386900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        468.355946                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  60051572750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2147080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2107965250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5804820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3085335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            37720620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5075697120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1733444100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23233999200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30089751195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.910646                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  60386623500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2147080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1772914500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     64306618000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  64306618000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26483582                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26483582                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26483582                       # number of overall hits
system.cpu.icache.overall_hits::total        26483582                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10690                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10690                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10690                       # number of overall misses
system.cpu.icache.overall_misses::total         10690                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    319407000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    319407000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    319407000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    319407000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26494272                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26494272                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26494272                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26494272                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000403                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000403                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000403                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000403                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29879.045837                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29879.045837                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29879.045837                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29879.045837                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         9669                       # number of writebacks
system.cpu.icache.writebacks::total              9669                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        10690                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10690                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10690                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10690                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    308717000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    308717000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    308717000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    308717000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000403                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000403                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000403                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000403                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28879.045837                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28879.045837                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28879.045837                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28879.045837                       # average overall mshr miss latency
system.cpu.icache.replacements                   9669                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26483582                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26483582                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10690                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10690                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    319407000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    319407000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26494272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26494272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000403                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000403                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29879.045837                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29879.045837                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10690                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10690                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    308717000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    308717000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28879.045837                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28879.045837                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  64306618000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1019.913649                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26494272                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10690                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2478.416464                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1019.913649                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52999234                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52999234                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  64306618000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  64306618000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  64306618000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     49022723                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49022723                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     49033269                       # number of overall hits
system.cpu.dcache.overall_hits::total        49033269                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       141416                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         141416                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       148548                       # number of overall misses
system.cpu.dcache.overall_misses::total        148548                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2680257482                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2680257482                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2680257482                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2680257482                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     49164139                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49164139                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     49181817                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49181817                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002876                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002876                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003020                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003020                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18953.000240                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18953.000240                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18043.039839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18043.039839                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2215                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               113                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.601770                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       131341                       # number of writebacks
system.cpu.dcache.writebacks::total            131341                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11471                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11471                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11471                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11471                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       129945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       129945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       137060                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       137060                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2087708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2087708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2189346497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2189346497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002643                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002643                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002787                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002787                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16066.089499                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16066.089499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15973.635612                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15973.635612                       # average overall mshr miss latency
system.cpu.dcache.replacements                 135013                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42225304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42225304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    300474500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    300474500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42243729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42243729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16307.978290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16307.978290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          286                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          286                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    272937500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    272937500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000429                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000429                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15046.998181                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15046.998181                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6797419                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6797419                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       122991                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       122991                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2379782982                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2379782982                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6920410                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6920410                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19349.244920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19349.244920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        11185                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11185                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       111806                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111806                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1814770500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1814770500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016156                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016156                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16231.423179                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16231.423179                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        10546                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         10546                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7132                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7132                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        17678                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17678                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.403439                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.403439                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7115                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7115                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    101638497                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    101638497                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.402478                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.402478                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 14285.101476                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 14285.101476                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64306618000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2024.933611                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49170661                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            137061                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            358.750199                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2024.933611                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988737                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988737                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          751                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98501359                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98501359                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  64306618000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  64306618000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
