blob1	(1, 3, 384, 128)
conv1	(1, 64, 192, 64)
batch_norm1	(1, 64, 192, 64)
relu1	(1, 64, 192, 64)
max_pool1	(1, 64, 96, 32)
max_pool1_max_pool1_0_split_0	(1, 64, 96, 32)
max_pool1_max_pool1_0_split_1	(1, 64, 96, 32)
conv2	(1, 64, 96, 32)
batch_norm2	(1, 64, 96, 32)
relu2	(1, 64, 96, 32)
conv3	(1, 64, 96, 32)
batch_norm3	(1, 64, 96, 32)
relu3	(1, 64, 96, 32)
conv4	(1, 256, 96, 32)
batch_norm4	(1, 256, 96, 32)
conv5	(1, 256, 96, 32)
batch_norm5	(1, 256, 96, 32)
add1	(1, 256, 96, 32)
relu4	(1, 256, 96, 32)
relu4_relu4_0_split_0	(1, 256, 96, 32)
relu4_relu4_0_split_1	(1, 256, 96, 32)
conv6	(1, 64, 96, 32)
batch_norm6	(1, 64, 96, 32)
relu5	(1, 64, 96, 32)
conv7	(1, 64, 96, 32)
batch_norm7	(1, 64, 96, 32)
relu6	(1, 64, 96, 32)
conv8	(1, 256, 96, 32)
batch_norm8	(1, 256, 96, 32)
add2	(1, 256, 96, 32)
relu7	(1, 256, 96, 32)
relu7_relu7_0_split_0	(1, 256, 96, 32)
relu7_relu7_0_split_1	(1, 256, 96, 32)
conv9	(1, 64, 96, 32)
batch_norm9	(1, 64, 96, 32)
relu8	(1, 64, 96, 32)
conv10	(1, 64, 96, 32)
batch_norm10	(1, 64, 96, 32)
relu9	(1, 64, 96, 32)
conv11	(1, 256, 96, 32)
batch_norm11	(1, 256, 96, 32)
add3	(1, 256, 96, 32)
relu10	(1, 256, 96, 32)
relu10_relu10_0_split_0	(1, 256, 96, 32)
relu10_relu10_0_split_1	(1, 256, 96, 32)
conv12	(1, 128, 96, 32)
batch_norm12	(1, 128, 96, 32)
relu11	(1, 128, 96, 32)
conv13	(1, 128, 48, 16)
batch_norm13	(1, 128, 48, 16)
relu12	(1, 128, 48, 16)
conv14	(1, 512, 48, 16)
batch_norm14	(1, 512, 48, 16)
conv15	(1, 512, 48, 16)
batch_norm15	(1, 512, 48, 16)
add4	(1, 512, 48, 16)
relu13	(1, 512, 48, 16)
relu13_relu13_0_split_0	(1, 512, 48, 16)
relu13_relu13_0_split_1	(1, 512, 48, 16)
conv16	(1, 128, 48, 16)
batch_norm16	(1, 128, 48, 16)
relu14	(1, 128, 48, 16)
conv17	(1, 128, 48, 16)
batch_norm17	(1, 128, 48, 16)
relu15	(1, 128, 48, 16)
conv18	(1, 512, 48, 16)
batch_norm18	(1, 512, 48, 16)
add5	(1, 512, 48, 16)
relu16	(1, 512, 48, 16)
relu16_relu16_0_split_0	(1, 512, 48, 16)
relu16_relu16_0_split_1	(1, 512, 48, 16)
conv19	(1, 128, 48, 16)
batch_norm19	(1, 128, 48, 16)
relu17	(1, 128, 48, 16)
conv20	(1, 128, 48, 16)
batch_norm20	(1, 128, 48, 16)
relu18	(1, 128, 48, 16)
conv21	(1, 512, 48, 16)
batch_norm21	(1, 512, 48, 16)
add6	(1, 512, 48, 16)
relu19	(1, 512, 48, 16)
relu19_relu19_0_split_0	(1, 512, 48, 16)
relu19_relu19_0_split_1	(1, 512, 48, 16)
conv22	(1, 128, 48, 16)
batch_norm22	(1, 128, 48, 16)
relu20	(1, 128, 48, 16)
conv23	(1, 128, 48, 16)
batch_norm23	(1, 128, 48, 16)
relu21	(1, 128, 48, 16)
conv24	(1, 512, 48, 16)
batch_norm24	(1, 512, 48, 16)
add7	(1, 512, 48, 16)
relu22	(1, 512, 48, 16)
relu22_relu22_0_split_0	(1, 512, 48, 16)
relu22_relu22_0_split_1	(1, 512, 48, 16)
conv25	(1, 256, 48, 16)
batch_norm25	(1, 256, 48, 16)
relu23	(1, 256, 48, 16)
conv26	(1, 256, 24, 8)
batch_norm26	(1, 256, 24, 8)
relu24	(1, 256, 24, 8)
conv27	(1, 1024, 24, 8)
batch_norm27	(1, 1024, 24, 8)
conv28	(1, 1024, 24, 8)
batch_norm28	(1, 1024, 24, 8)
add8	(1, 1024, 24, 8)
relu25	(1, 1024, 24, 8)
relu25_relu25_0_split_0	(1, 1024, 24, 8)
relu25_relu25_0_split_1	(1, 1024, 24, 8)
relu25_relu25_0_split_2	(1, 1024, 24, 8)
relu25_relu25_0_split_3	(1, 1024, 24, 8)
relu25_relu25_0_split_4	(1, 1024, 24, 8)
relu25_relu25_0_split_5	(1, 1024, 24, 8)
conv29	(1, 256, 24, 8)
batch_norm29	(1, 256, 24, 8)
relu26	(1, 256, 24, 8)
conv30	(1, 256, 24, 8)
batch_norm30	(1, 256, 24, 8)
relu27	(1, 256, 24, 8)
conv31	(1, 1024, 24, 8)
batch_norm31	(1, 1024, 24, 8)
add9	(1, 1024, 24, 8)
relu28	(1, 1024, 24, 8)
relu28_relu28_0_split_0	(1, 1024, 24, 8)
relu28_relu28_0_split_1	(1, 1024, 24, 8)
conv32	(1, 256, 24, 8)
batch_norm32	(1, 256, 24, 8)
relu29	(1, 256, 24, 8)
conv33	(1, 256, 24, 8)
batch_norm33	(1, 256, 24, 8)
relu30	(1, 256, 24, 8)
conv34	(1, 1024, 24, 8)
batch_norm34	(1, 1024, 24, 8)
add10	(1, 1024, 24, 8)
relu31	(1, 1024, 24, 8)
relu31_relu31_0_split_0	(1, 1024, 24, 8)
relu31_relu31_0_split_1	(1, 1024, 24, 8)
conv35	(1, 256, 24, 8)
batch_norm35	(1, 256, 24, 8)
relu32	(1, 256, 24, 8)
conv36	(1, 256, 24, 8)
batch_norm36	(1, 256, 24, 8)
relu33	(1, 256, 24, 8)
conv37	(1, 1024, 24, 8)
batch_norm37	(1, 1024, 24, 8)
add11	(1, 1024, 24, 8)
relu34	(1, 1024, 24, 8)
relu34_relu34_0_split_0	(1, 1024, 24, 8)
relu34_relu34_0_split_1	(1, 1024, 24, 8)
conv38	(1, 256, 24, 8)
batch_norm38	(1, 256, 24, 8)
relu35	(1, 256, 24, 8)
conv39	(1, 256, 24, 8)
batch_norm39	(1, 256, 24, 8)
relu36	(1, 256, 24, 8)
conv40	(1, 1024, 24, 8)
batch_norm40	(1, 1024, 24, 8)
add12	(1, 1024, 24, 8)
relu37	(1, 1024, 24, 8)
relu37_relu37_0_split_0	(1, 1024, 24, 8)
relu37_relu37_0_split_1	(1, 1024, 24, 8)
conv41	(1, 256, 24, 8)
batch_norm41	(1, 256, 24, 8)
relu38	(1, 256, 24, 8)
conv42	(1, 256, 24, 8)
batch_norm42	(1, 256, 24, 8)
relu39	(1, 256, 24, 8)
conv43	(1, 1024, 24, 8)
batch_norm43	(1, 1024, 24, 8)
add13	(1, 1024, 24, 8)
relu40	(1, 1024, 24, 8)
relu40_relu40_0_split_0	(1, 1024, 24, 8)
relu40_relu40_0_split_1	(1, 1024, 24, 8)
conv44	(1, 512, 24, 8)
batch_norm44	(1, 512, 24, 8)
relu41	(1, 512, 24, 8)
conv45	(1, 512, 12, 4)
batch_norm45	(1, 512, 12, 4)
relu42	(1, 512, 12, 4)
conv46	(1, 2048, 12, 4)
batch_norm46	(1, 2048, 12, 4)
conv47	(1, 2048, 12, 4)
batch_norm47	(1, 2048, 12, 4)
add14	(1, 2048, 12, 4)
relu43	(1, 2048, 12, 4)
relu43_relu43_0_split_0	(1, 2048, 12, 4)
relu43_relu43_0_split_1	(1, 2048, 12, 4)
conv48	(1, 512, 12, 4)
batch_norm48	(1, 512, 12, 4)
relu44	(1, 512, 12, 4)
conv49	(1, 512, 12, 4)
batch_norm49	(1, 512, 12, 4)
relu45	(1, 512, 12, 4)
conv50	(1, 2048, 12, 4)
batch_norm50	(1, 2048, 12, 4)
add15	(1, 2048, 12, 4)
relu46	(1, 2048, 12, 4)
relu46_relu46_0_split_0	(1, 2048, 12, 4)
relu46_relu46_0_split_1	(1, 2048, 12, 4)
conv51	(1, 512, 12, 4)
batch_norm51	(1, 512, 12, 4)
relu47	(1, 512, 12, 4)
conv52	(1, 512, 12, 4)
batch_norm52	(1, 512, 12, 4)
relu48	(1, 512, 12, 4)
conv53	(1, 2048, 12, 4)
batch_norm53	(1, 2048, 12, 4)
add16	(1, 2048, 12, 4)
relu49	(1, 2048, 12, 4)
max_pool2	(1, 2048, 1, 1)
conv54	(1, 256, 24, 8)
batch_norm54	(1, 256, 24, 8)
relu50	(1, 256, 24, 8)
conv55	(1, 256, 24, 8)
batch_norm55	(1, 256, 24, 8)
relu51	(1, 256, 24, 8)
conv56	(1, 1024, 24, 8)
batch_norm56	(1, 1024, 24, 8)
add17	(1, 1024, 24, 8)
relu52	(1, 1024, 24, 8)
relu52_relu52_0_split_0	(1, 1024, 24, 8)
relu52_relu52_0_split_1	(1, 1024, 24, 8)
conv57	(1, 256, 24, 8)
batch_norm57	(1, 256, 24, 8)
relu53	(1, 256, 24, 8)
conv58	(1, 256, 24, 8)
batch_norm58	(1, 256, 24, 8)
relu54	(1, 256, 24, 8)
conv59	(1, 1024, 24, 8)
batch_norm59	(1, 1024, 24, 8)
add18	(1, 1024, 24, 8)
relu55	(1, 1024, 24, 8)
relu55_relu55_0_split_0	(1, 1024, 24, 8)
relu55_relu55_0_split_1	(1, 1024, 24, 8)
conv60	(1, 256, 24, 8)
batch_norm60	(1, 256, 24, 8)
relu56	(1, 256, 24, 8)
conv61	(1, 256, 24, 8)
batch_norm61	(1, 256, 24, 8)
relu57	(1, 256, 24, 8)
conv62	(1, 1024, 24, 8)
batch_norm62	(1, 1024, 24, 8)
add19	(1, 1024, 24, 8)
relu58	(1, 1024, 24, 8)
relu58_relu58_0_split_0	(1, 1024, 24, 8)
relu58_relu58_0_split_1	(1, 1024, 24, 8)
conv63	(1, 256, 24, 8)
batch_norm63	(1, 256, 24, 8)
relu59	(1, 256, 24, 8)
conv64	(1, 256, 24, 8)
batch_norm64	(1, 256, 24, 8)
relu60	(1, 256, 24, 8)
conv65	(1, 1024, 24, 8)
batch_norm65	(1, 1024, 24, 8)
add20	(1, 1024, 24, 8)
relu61	(1, 1024, 24, 8)
relu61_relu61_0_split_0	(1, 1024, 24, 8)
relu61_relu61_0_split_1	(1, 1024, 24, 8)
conv66	(1, 256, 24, 8)
batch_norm66	(1, 256, 24, 8)
relu62	(1, 256, 24, 8)
conv67	(1, 256, 24, 8)
batch_norm67	(1, 256, 24, 8)
relu63	(1, 256, 24, 8)
conv68	(1, 1024, 24, 8)
batch_norm68	(1, 1024, 24, 8)
add21	(1, 1024, 24, 8)
relu64	(1, 1024, 24, 8)
relu64_relu64_0_split_0	(1, 1024, 24, 8)
relu64_relu64_0_split_1	(1, 1024, 24, 8)
conv69	(1, 512, 24, 8)
batch_norm69	(1, 512, 24, 8)
relu65	(1, 512, 24, 8)
conv70	(1, 512, 24, 8)
batch_norm70	(1, 512, 24, 8)
relu66	(1, 512, 24, 8)
conv71	(1, 2048, 24, 8)
batch_norm71	(1, 2048, 24, 8)
conv72	(1, 2048, 24, 8)
batch_norm72	(1, 2048, 24, 8)
add22	(1, 2048, 24, 8)
relu67	(1, 2048, 24, 8)
relu67_relu67_0_split_0	(1, 2048, 24, 8)
relu67_relu67_0_split_1	(1, 2048, 24, 8)
conv73	(1, 512, 24, 8)
batch_norm73	(1, 512, 24, 8)
relu68	(1, 512, 24, 8)
conv74	(1, 512, 24, 8)
batch_norm74	(1, 512, 24, 8)
relu69	(1, 512, 24, 8)
conv75	(1, 2048, 24, 8)
batch_norm75	(1, 2048, 24, 8)
add23	(1, 2048, 24, 8)
relu70	(1, 2048, 24, 8)
relu70_relu70_0_split_0	(1, 2048, 24, 8)
relu70_relu70_0_split_1	(1, 2048, 24, 8)
conv76	(1, 512, 24, 8)
batch_norm76	(1, 512, 24, 8)
relu71	(1, 512, 24, 8)
conv77	(1, 512, 24, 8)
batch_norm77	(1, 512, 24, 8)
relu72	(1, 512, 24, 8)
conv78	(1, 2048, 24, 8)
batch_norm78	(1, 2048, 24, 8)
add24	(1, 2048, 24, 8)
relu73	(1, 2048, 24, 8)
relu73_relu73_0_split_0	(1, 2048, 24, 8)
relu73_relu73_0_split_1	(1, 2048, 24, 8)
max_pool3	(1, 2048, 1, 1)
conv79	(1, 256, 24, 8)
batch_norm79	(1, 256, 24, 8)
relu74	(1, 256, 24, 8)
conv80	(1, 256, 24, 8)
batch_norm80	(1, 256, 24, 8)
relu75	(1, 256, 24, 8)
conv81	(1, 1024, 24, 8)
batch_norm81	(1, 1024, 24, 8)
add25	(1, 1024, 24, 8)
relu76	(1, 1024, 24, 8)
relu76_relu76_0_split_0	(1, 1024, 24, 8)
relu76_relu76_0_split_1	(1, 1024, 24, 8)
conv82	(1, 256, 24, 8)
batch_norm82	(1, 256, 24, 8)
relu77	(1, 256, 24, 8)
conv83	(1, 256, 24, 8)
batch_norm83	(1, 256, 24, 8)
relu78	(1, 256, 24, 8)
conv84	(1, 1024, 24, 8)
batch_norm84	(1, 1024, 24, 8)
add26	(1, 1024, 24, 8)
relu79	(1, 1024, 24, 8)
relu79_relu79_0_split_0	(1, 1024, 24, 8)
relu79_relu79_0_split_1	(1, 1024, 24, 8)
conv85	(1, 256, 24, 8)
batch_norm85	(1, 256, 24, 8)
relu80	(1, 256, 24, 8)
conv86	(1, 256, 24, 8)
batch_norm86	(1, 256, 24, 8)
relu81	(1, 256, 24, 8)
conv87	(1, 1024, 24, 8)
batch_norm87	(1, 1024, 24, 8)
add27	(1, 1024, 24, 8)
relu82	(1, 1024, 24, 8)
relu82_relu82_0_split_0	(1, 1024, 24, 8)
relu82_relu82_0_split_1	(1, 1024, 24, 8)
conv88	(1, 256, 24, 8)
batch_norm88	(1, 256, 24, 8)
relu83	(1, 256, 24, 8)
conv89	(1, 256, 24, 8)
batch_norm89	(1, 256, 24, 8)
relu84	(1, 256, 24, 8)
conv90	(1, 1024, 24, 8)
batch_norm90	(1, 1024, 24, 8)
add28	(1, 1024, 24, 8)
relu85	(1, 1024, 24, 8)
relu85_relu85_0_split_0	(1, 1024, 24, 8)
relu85_relu85_0_split_1	(1, 1024, 24, 8)
conv91	(1, 256, 24, 8)
batch_norm91	(1, 256, 24, 8)
relu86	(1, 256, 24, 8)
conv92	(1, 256, 24, 8)
batch_norm92	(1, 256, 24, 8)
relu87	(1, 256, 24, 8)
conv93	(1, 1024, 24, 8)
batch_norm93	(1, 1024, 24, 8)
add29	(1, 1024, 24, 8)
relu88	(1, 1024, 24, 8)
relu88_relu88_0_split_0	(1, 1024, 24, 8)
relu88_relu88_0_split_1	(1, 1024, 24, 8)
conv94	(1, 512, 24, 8)
batch_norm94	(1, 512, 24, 8)
relu89	(1, 512, 24, 8)
conv95	(1, 512, 24, 8)
batch_norm95	(1, 512, 24, 8)
relu90	(1, 512, 24, 8)
conv96	(1, 2048, 24, 8)
batch_norm96	(1, 2048, 24, 8)
conv97	(1, 2048, 24, 8)
batch_norm97	(1, 2048, 24, 8)
add30	(1, 2048, 24, 8)
relu91	(1, 2048, 24, 8)
relu91_relu91_0_split_0	(1, 2048, 24, 8)
relu91_relu91_0_split_1	(1, 2048, 24, 8)
conv98	(1, 512, 24, 8)
batch_norm98	(1, 512, 24, 8)
relu92	(1, 512, 24, 8)
conv99	(1, 512, 24, 8)
batch_norm99	(1, 512, 24, 8)
relu93	(1, 512, 24, 8)
conv100	(1, 2048, 24, 8)
batch_norm100	(1, 2048, 24, 8)
add31	(1, 2048, 24, 8)
relu94	(1, 2048, 24, 8)
relu94_relu94_0_split_0	(1, 2048, 24, 8)
relu94_relu94_0_split_1	(1, 2048, 24, 8)
conv101	(1, 512, 24, 8)
batch_norm101	(1, 512, 24, 8)
relu95	(1, 512, 24, 8)
conv102	(1, 512, 24, 8)
batch_norm102	(1, 512, 24, 8)
relu96	(1, 512, 24, 8)
conv103	(1, 2048, 24, 8)
batch_norm103	(1, 2048, 24, 8)
add32	(1, 2048, 24, 8)
relu97	(1, 2048, 24, 8)
relu97_relu97_0_split_0	(1, 2048, 24, 8)
relu97_relu97_0_split_1	(1, 2048, 24, 8)
max_pool4	(1, 2048, 1, 1)
max_pool5	(1, 2048, 2, 1)
split1	(1, 2048, 1, 1)
split2	(1, 2048, 1, 1)
max_pool6	(1, 2048, 3, 1)
split3	(1, 2048, 1, 1)
split4	(1, 2048, 1, 1)
split5	(1, 2048, 1, 1)
conv104	(1, 256, 1, 1)
batch_norm104	(1, 256, 1, 1)
relu98	(1, 256, 1, 1)
conv105	(1, 256, 1, 1)
batch_norm105	(1, 256, 1, 1)
relu99	(1, 256, 1, 1)
conv106	(1, 256, 1, 1)
batch_norm106	(1, 256, 1, 1)
relu100	(1, 256, 1, 1)
conv107	(1, 256, 1, 1)
batch_norm107	(1, 256, 1, 1)
relu101	(1, 256, 1, 1)
conv108	(1, 256, 1, 1)
batch_norm108	(1, 256, 1, 1)
relu102	(1, 256, 1, 1)
conv109	(1, 256, 1, 1)
batch_norm109	(1, 256, 1, 1)
relu103	(1, 256, 1, 1)
conv110	(1, 256, 1, 1)
batch_norm110	(1, 256, 1, 1)
relu104	(1, 256, 1, 1)
conv111	(1, 256, 1, 1)
batch_norm111	(1, 256, 1, 1)
relu105	(1, 256, 1, 1)
cat1	(1, 2048, 1, 1)
