@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":769:0:769:6|Tristate driver TACHINT (in view: work.corepwm_Z4_layer0(verilog)) on net TACHINT (in view: work.corepwm_Z4_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver corepwm_0_0_TACHINT_t (in view: work.EvalSandbox_MSS(verilog)) on net corepwm_0_0_TACHINT (in view: work.EvalSandbox_MSS(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalboardsandbox\evalboardsandbox.v":152:14:152:48|Tristate driver AMBA_SLAVE_0_2_PRDATAS3_const_net_0[0] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_2_PRDATAS3_const_net_0[0] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalboardsandbox\evalboardsandbox.v":152:14:152:48|Tristate driver AMBA_SLAVE_0_2_PRDATAS3_const_net_0[1] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_2_PRDATAS3_const_net_0[1] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalboardsandbox\evalboardsandbox.v":152:14:152:48|Tristate driver AMBA_SLAVE_0_2_PRDATAS3_const_net_0[2] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_2_PRDATAS3_const_net_0[2] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalboardsandbox\evalboardsandbox.v":152:14:152:48|Tristate driver AMBA_SLAVE_0_2_PRDATAS3_const_net_0[3] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_2_PRDATAS3_const_net_0[3] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd":83:2:83:3|Removing sequential instance DataFromMisoC_1[7] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd":83:2:83:3|Removing sequential instance DataFromMisoB_1[7] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd":83:2:83:3|Removing sequential instance DataFromMisoA_1[7] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd":83:2:83:3|Removing sequential instance DataFromMisoC_1[6:0] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd":83:2:83:3|Removing sequential instance DataFromMisoB_1[6:0] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd":83:2:83:3|Removing sequential instance DataFromMisoA_1[6:0] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\clock_gen.v":1011:0:1011:5|Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] 
@N: MO225 :"c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance CORECONFIGP_0.paddr[14] (in view: work.EvalSandbox_MSS(verilog)) because it does not drive other instances.
@N: MO231 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":127:0:127:5|Found counter in view:work.timebase_16s(verilog) instance period_cnt[15:0] 
@N: MO231 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":81:0:81:5|Found counter in view:work.timebase_16s(verilog) instance CPWMlIlI[15:0] 
@N: MF179 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":173:0:176:0|Found 16 by 16 bit equality operator ('==') un1_prescale_reg (in view: work.timebase_16s(verilog))
@N: MF179 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":242:0:275:0|Found 16 by 16 bit equality operator ('==') CPWMll1\[1\]\.genblk1\.un1_pwm_posedge_reg (in view: work.pwm_gen_2s_16s_0(verilog))
@N: MF179 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":242:0:275:0|Found 16 by 16 bit equality operator ('==') CPWMll1\[2\]\.genblk1\.un1_pwm_posedge_reg (in view: work.pwm_gen_2s_16s_0(verilog))
@N: MF179 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":336:0:355:0|Found 16 by 16 bit equality operator ('==') CPWMll1\[1\]\.genblk1\.un1_period_cnt (in view: work.pwm_gen_2s_16s_0(verilog))
@N: MF179 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":336:0:355:0|Found 16 by 16 bit equality operator ('==') CPWMll1\[2\]\.genblk1\.un1_period_cnt (in view: work.pwm_gen_2s_16s_0(verilog))
@N: MF179 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":390:0:409:0|Found 16 by 16 bit equality operator ('==') CPWMll1\[1\]\.genblk1\.un1_period_cnt_1 (in view: work.pwm_gen_2s_16s_0(verilog))
@N: MF179 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":390:0:409:0|Found 16 by 16 bit equality operator ('==') CPWMll1\[2\]\.genblk1\.un1_period_cnt_1 (in view: work.pwm_gen_2s_16s_0(verilog))
@N: MO231 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Found counter in view:work.CoreResetP_Z6_layer0(verilog) instance count_ddr[13:0] 
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.DDR_READY_int (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: FP130 |Promoting Net EvalSandbox_MSS_0.MSS_HPMS_READY_int_arst on CLKINT  I_352 
@N: FP130 |Promoting Net EvalSandbox_MSS_0.FIC_2_APB_M_PRESET_N_arst on CLKINT  I_353 
@N: FP130 |Promoting Net EvalSandbox_MSS_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_354 
@N: FP130 |Promoting Net EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_355 
@N: FP130 |Promoting Net GPIO_1_M2F_arst on CLKINT  I_356 
@N: FP130 |Promoting Net EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_357 
@N: FP130 |Promoting Net EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_358 
@N: FP130 |Promoting Net SpiMasterTrioPorts_0.un1_rst_4_arst on CLKINT  I_359 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB with period 40.00ns 
@N: MT615 |Found clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
@N: MT615 |Found clock EvalSandbox_MSS_0/CCC_0/GL0 with period 10.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
