INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Darko/Documents/Vivado/Examples/case_loop/project_1.srcs/sources_1/new/case_loop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'case_loop'
