#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b48c296b50 .scope module, "testbench" "testbench" 2 3;
 .timescale -13 -13;
P_0x55b48c1f4050 .param/l "HALF_PERIOD" 0 2 4, +C4<00000000000000000000000000001010>;
v0x55b48c2e5d80_0 .var "clk", 0 0;
v0x55b48c2e5e20_0 .var/i "i", 31 0;
v0x55b48c2e5ec0_0 .var "rst", 0 0;
v0x55b48c2e5f60_0 .net "stop", 0 0, v0x55b48c2e0400_0;  1 drivers
S_0x55b48c297fa0 .scope module, "MIPS" "CPU" 2 9, 3 15 0, S_0x55b48c296b50;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /OUTPUT 1 "stop"
P_0x55b48c26d5d0 .param/l "Reg_RA" 0 3 34, C4<11111>;
v0x55b48c2e0520_0 .net "Ctl_Mux", 0 0, v0x55b48c2a76a0_0;  1 drivers
v0x55b48c2e0610_0 .net "EX_ALUCtl", 3 0, v0x55b48c2af880_0;  1 drivers
v0x55b48c2e0720_0 .net "EX_ALUOut", 31 0, v0x55b48c199280_0;  1 drivers
v0x55b48c2e0810_0 .net "EX_ALUSrc", 0 0, v0x55b48c2afa50_0;  1 drivers
v0x55b48c2e0900_0 .net "EX_Instr", 31 0, v0x55b48c2afc10_0;  1 drivers
v0x55b48c2e0a60_0 .net "EX_Link", 0 0, v0x55b48c2afd50_0;  1 drivers
v0x55b48c2e0b50_0 .net "EX_MemWrite", 0 0, v0x55b48c2aff80_0;  1 drivers
v0x55b48c2e0c40_0 .net "EX_MemtoReg", 0 0, v0x55b48c2b0120_0;  1 drivers
v0x55b48c2e0ce0_0 .net "EX_PCPlus4", 31 0, v0x55b48c2b0260_0;  1 drivers
v0x55b48c2e0e30_0 .net "EX_RD", 4 0, v0x55b48c2b03d0_0;  1 drivers
v0x55b48c2e0ef0_0 .net "EX_RS", 4 0, v0x55b48c2b0d10_0;  1 drivers
v0x55b48c2e1000_0 .net "EX_RS_Mux_Signal", 1 0, v0x55b48c2ae9c0_0;  1 drivers
v0x55b48c2e1110_0 .net "EX_RT", 4 0, v0x55b48c2b0ea0_0;  1 drivers
v0x55b48c2e1260_0 .net "EX_RT_Mux_Signal", 1 0, v0x55b48c2aeb70_0;  1 drivers
v0x55b48c2e1320_0 .net "EX_ReadData1", 31 0, v0x55b48c2b0680_0;  1 drivers
v0x55b48c2e1430_0 .net "EX_ReadData2", 31 0, v0x55b48c2b0820_0;  1 drivers
v0x55b48c2e1540_0 .net "EX_RegDst", 0 0, v0x55b48c2b09c0_0;  1 drivers
v0x55b48c2e1740_0 .net "EX_RegWrite", 0 0, v0x55b48c2b0b30_0;  1 drivers
v0x55b48c2e17e0_0 .net "EX_Shamt", 4 0, v0x55b48c2b1050_0;  1 drivers
v0x55b48c2e18f0_0 .net "EX_SignImm", 31 0, v0x55b48c2b11d0_0;  1 drivers
v0x55b48c2e1a00_0 .net "EX_SrcA", 31 0, L_0x55b48c2f9e20;  1 drivers
v0x55b48c2e1b10_0 .net "EX_SrcB", 31 0, L_0x55b48c2fa9f0;  1 drivers
v0x55b48c2e1c20_0 .net "EX_WriteData", 31 0, L_0x55b48c2fa530;  1 drivers
v0x55b48c2e1ce0_0 .net "EX_WriteReg", 4 0, L_0x55b48c2f9590;  1 drivers
v0x55b48c2e1df0_0 .net "EqualFlag", 0 0, L_0x55b48c2f8e40;  1 drivers
v0x55b48c2e1e90_0 .net "ID_ALUCtl", 3 0, v0x55b48c2a6350_0;  1 drivers
v0x55b48c2e1fa0_0 .net "ID_ALUSrc", 0 0, v0x55b48c2a6450_0;  1 drivers
v0x55b48c2e2090_0 .net "ID_Branch", 0 0, v0x55b48c2a6510_0;  1 drivers
v0x55b48c2e2130_0 .net "ID_BranchPara1", 31 0, L_0x55b48c2f8300;  1 drivers
v0x55b48c2e21d0_0 .net "ID_BranchPara2", 31 0, L_0x55b48c2f8c20;  1 drivers
v0x55b48c2e22e0_0 .net "ID_Funct", 5 0, L_0x55b48c2f7100;  1 drivers
v0x55b48c2e23a0_0 .net "ID_Imm", 15 0, L_0x55b48c2f7570;  1 drivers
v0x55b48c2e24b0_0 .net "ID_Instr", 31 0, v0x55b48c2b1da0_0;  1 drivers
v0x55b48c2e2780_0 .net "ID_JBFlag", 1 0, v0x55b48c2b4870_0;  1 drivers
v0x55b48c2e2890_0 .net "ID_JRawAddr", 25 0, L_0x55b48c2f7610;  1 drivers
v0x55b48c2e29a0_0 .net "ID_Link", 0 0, L_0x55b48c2f9170;  1 drivers
v0x55b48c2e2a90_0 .net "ID_MemWrite", 0 0, v0x55b48c2a6670_0;  1 drivers
v0x55b48c2e2b80_0 .net "ID_MemtoReg", 0 0, v0x55b48c2a6780_0;  1 drivers
v0x55b48c2e2c70_0 .net "ID_OP", 5 0, L_0x55b48c2f6fd0;  1 drivers
v0x55b48c2e2d30_0 .net "ID_PCBranch", 31 0, L_0x55b48c2f7c50;  1 drivers
v0x55b48c2e2e40_0 .net "ID_PCJump", 31 0, v0x55b48c2d6170_0;  1 drivers
v0x55b48c2e2f50_0 .net "ID_PCPlus4", 31 0, v0x55b48c2b1f40_0;  1 drivers
v0x55b48c2e3010_0 .net "ID_RD", 4 0, L_0x55b48c2f72e0;  1 drivers
v0x55b48c2e30d0_0 .net "ID_RS", 4 0, L_0x55b48c2f71a0;  1 drivers
v0x55b48c2e3190_0 .net "ID_RS_Mux_Signal", 1 0, v0x55b48c2aecb0_0;  1 drivers
v0x55b48c2e32a0_0 .net "ID_RT", 4 0, L_0x55b48c2f7240;  1 drivers
v0x55b48c2e3360_0 .net "ID_RT_Mux_Signal", 1 0, v0x55b48c2aeee0_0;  1 drivers
v0x55b48c2e3470_0 .net "ID_ReadData1", 31 0, v0x55b48c2de180_0;  1 drivers
v0x55b48c2e3530_0 .net "ID_ReadData2", 31 0, v0x55b48c2de220_0;  1 drivers
v0x55b48c2e35f0_0 .net "ID_RegDst", 0 0, v0x55b48c2a6840_0;  1 drivers
v0x55b48c2e36e0_0 .net "ID_RegWrite", 0 0, v0x55b48c2a6900_0;  1 drivers
v0x55b48c2e37d0_0 .net "ID_Shamt", 4 0, L_0x55b48c2f7490;  1 drivers
v0x55b48c2e38e0_0 .net "ID_ShiftImm", 31 0, L_0x55b48c2f7bb0;  1 drivers
v0x55b48c2e39f0_0 .net "ID_SignImm", 31 0, L_0x55b48c2f7a70;  1 drivers
v0x55b48c2e3ab0_0 .net "IF_ID_Flush", 0 0, v0x55b48c2a7e20_0;  1 drivers
v0x55b48c2e3ba0_0 .net "IF_ID_Stall", 0 0, v0x55b48c2a81e0_0;  1 drivers
v0x55b48c2e3c90_0 .net "IF_Instr", 31 0, v0x55b48c2b27f0_0;  1 drivers
v0x55b48c2e3d50_0 .net "IF_PC", 31 0, v0x55b48c2dbe90_0;  1 drivers
v0x55b48c2e3e60_0 .net "IF_PCPlus4", 31 0, L_0x55b48c2f67b0;  1 drivers
v0x55b48c2e3f20_0 .net "MEM_ALUOut", 31 0, v0x55b48c2a8eb0_0;  1 drivers
v0x55b48c2e3fe0_0 .net "MEM_Instr", 31 0, v0x55b48c2a8f90_0;  1 drivers
v0x55b48c2e40f0_0 .net "MEM_Link", 0 0, v0x55b48c2a9070_0;  1 drivers
v0x55b48c2e41e0_0 .net "MEM_MemWrite", 0 0, v0x55b48c2a93b0_0;  1 drivers
v0x55b48c2e4280_0 .net "MEM_MemtoReg", 0 0, v0x55b48c2a9510_0;  1 drivers
v0x55b48c2e43b0_0 .net "MEM_PCPlus4", 31 0, v0x55b48c2a9130_0;  1 drivers
v0x55b48c2e4860_0 .net "MEM_ReadData", 31 0, v0x55b48c2d9f00_0;  1 drivers
v0x55b48c2e4950_0 .net "MEM_RegWrite", 0 0, v0x55b48c2a96b0_0;  1 drivers
v0x55b48c2e4a80_0 .net "MEM_WriteData", 31 0, v0x55b48c2a9210_0;  1 drivers
v0x55b48c2e4b20_0 .net "MEM_WriteReg", 4 0, v0x55b48c2a9820_0;  1 drivers
v0x55b48c2e4c50_0 .net "PCRaw", 31 0, L_0x55b48c2f65a0;  1 drivers
v0x55b48c2e4cf0_0 .net "PC_Stall", 0 0, v0x55b48c2a8340_0;  1 drivers
v0x55b48c2e4d90_0 .net "RB_ALUOut", 31 0, v0x55b48c2d8a70_0;  1 drivers
v0x55b48c2e4e80_0 .net "RB_Instr", 31 0, v0x55b48c2d8fe0_0;  1 drivers
v0x55b48c2e4f20_0 .net "RB_Link", 0 0, v0x55b48c2d8c20_0;  1 drivers
v0x55b48c2e4fc0_0 .net "RB_MemtoReg", 0 0, v0x55b48c2d8f40_0;  1 drivers
v0x55b48c2e50b0_0 .net "RB_PCPlus4", 31 0, v0x55b48c2d9130_0;  1 drivers
v0x55b48c2e51a0_0 .net "RB_ReadData", 31 0, v0x55b48c2d92e0_0;  1 drivers
v0x55b48c2e5290_0 .net "RB_RegWrite", 0 0, v0x55b48c2d9460_0;  1 drivers
v0x55b48c2e5330_0 .net "RB_Result", 31 0, L_0x55b48c2fc420;  1 drivers
v0x55b48c2e53d0_0 .net "RB_Result_B4Link", 31 0, L_0x55b48c2fbfe0;  1 drivers
v0x55b48c2e54c0_0 .net "RB_WriteReg", 4 0, L_0x55b48c2fc860;  1 drivers
v0x55b48c2e5560_0 .net "RB_WriteReg_B4Link", 4 0, v0x55b48c2d95d0_0;  1 drivers
v0x55b48c2e5650_0 .net "Reset", 0 0, v0x55b48c2e5ec0_0;  1 drivers
L_0x7f6758ee2330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b48c2e56f0_0 .net *"_s10", 1 0, L_0x7f6758ee2330;  1 drivers
v0x55b48c2e5790_0 .net *"_s18", 29 0, L_0x55b48c2fb730;  1 drivers
L_0x7f6758ee2d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b48c2e5830_0 .net *"_s20", 1 0, L_0x7f6758ee2d98;  1 drivers
v0x55b48c2e58d0_0 .net *"_s22", 31 0, L_0x55b48c2fba00;  1 drivers
v0x55b48c2e5970_0 .net *"_s24", 29 0, L_0x55b48c2fb960;  1 drivers
L_0x7f6758ee2de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b48c2e5a10_0 .net *"_s26", 1 0, L_0x7f6758ee2de0;  1 drivers
v0x55b48c2e5ab0_0 .net *"_s8", 29 0, L_0x55b48c2f6d60;  1 drivers
v0x55b48c2e5b50_0 .net "clk", 0 0, v0x55b48c2e5d80_0;  1 drivers
v0x55b48c2e5bf0_0 .net "invalidRt", 0 0, v0x55b48c2a6aa0_0;  1 drivers
v0x55b48c2e5ce0_0 .net "stop", 0 0, v0x55b48c2e0400_0;  alias, 1 drivers
L_0x55b48c2f6d60 .part v0x55b48c2dbe90_0, 2, 30;
L_0x55b48c2f6e90 .concat [ 30 2 0 0], L_0x55b48c2f6d60, L_0x7f6758ee2330;
L_0x55b48c2fb730 .part v0x55b48c2a8eb0_0, 2, 30;
L_0x55b48c2fb7d0 .concat [ 30 2 0 0], L_0x55b48c2fb730, L_0x7f6758ee2d98;
L_0x55b48c2fb960 .part v0x55b48c2a8eb0_0, 2, 30;
L_0x55b48c2fba00 .concat [ 30 2 0 0], L_0x55b48c2fb960, L_0x7f6758ee2de0;
L_0x55b48c2fbb80 .concat [ 32 32 1 0], v0x55b48c2a9210_0, L_0x55b48c2fba00, v0x55b48c2a93b0_0;
S_0x55b48c25e310 .scope module, "ALU" "ALU32" 3 89, 4 1 0, S_0x55b48c297fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 4 "ALUControl"
    .port_info 3 /INPUT 5 "shamt"
    .port_info 4 /OUTPUT 32 "res"
P_0x55b48c203590 .param/l "ADD" 0 4 11, C4<0001>;
P_0x55b48c2035d0 .param/l "AND" 0 4 12, C4<0010>;
P_0x55b48c203610 .param/l "LESS" 0 4 18, C4<1000>;
P_0x55b48c203650 .param/l "NOR" 0 4 19, C4<1001>;
P_0x55b48c203690 .param/l "OR" 0 4 13, C4<0011>;
P_0x55b48c2036d0 .param/l "SLL" 0 4 15, C4<0101>;
P_0x55b48c203710 .param/l "SLLV" 0 4 20, C4<1010>;
P_0x55b48c203750 .param/l "SRA" 0 4 17, C4<0111>;
P_0x55b48c203790 .param/l "SRAV" 0 4 22, C4<1100>;
P_0x55b48c2037d0 .param/l "SRL" 0 4 16, C4<0110>;
P_0x55b48c203810 .param/l "SRLV" 0 4 21, C4<1011>;
P_0x55b48c203850 .param/l "SUB" 0 4 14, C4<0100>;
P_0x55b48c203890 .param/l "XOR" 0 4 23, C4<1101>;
L_0x55b48c2fab30 .functor NOT 32, L_0x55b48c2fa9f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b48c26b9b0_0 .net "ALUControl", 3 0, v0x55b48c2af880_0;  alias, 1 drivers
v0x55b48c25cfa0_0 .net *"_s0", 31 0, L_0x55b48c2fab30;  1 drivers
L_0x7f6758ee2b58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b48c29a0f0_0 .net/2s *"_s2", 31 0, L_0x7f6758ee2b58;  1 drivers
v0x55b48c2b7560_0 .net/s "in1", 31 0, L_0x55b48c2f9e20;  alias, 1 drivers
v0x55b48c262eb0_0 .net/s "in2", 31 0, L_0x55b48c2fa9f0;  alias, 1 drivers
v0x55b48c288d90_0 .net "neg_in2", 31 0, L_0x55b48c2fac30;  1 drivers
v0x55b48c199280_0 .var/s "res", 31 0;
o0x7f6758f2b168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b48c2a3350_0 .net "reset", 0 0, o0x7f6758f2b168;  0 drivers
v0x55b48c2a3410_0 .net "shamt", 4 0, v0x55b48c2b1050_0;  alias, 1 drivers
E_0x55b48c169490/0 .event edge, v0x55b48c26b9b0_0, v0x55b48c2b7560_0, v0x55b48c262eb0_0, v0x55b48c288d90_0;
E_0x55b48c169490/1 .event edge, v0x55b48c2a3410_0;
E_0x55b48c169490 .event/or E_0x55b48c169490/0, E_0x55b48c169490/1;
L_0x55b48c2fac30 .arith/sum 32, L_0x55b48c2fab30, L_0x7f6758ee2b58;
S_0x55b48c2a3590 .scope module, "BranchAdd" "Add" 3 62, 5 1 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
v0x55b48c2a3780_0 .net/s "in1", 31 0, v0x55b48c2b1f40_0;  alias, 1 drivers
v0x55b48c2a3880_0 .net/s "in2", 31 0, L_0x55b48c2f7bb0;  alias, 1 drivers
v0x55b48c2a3960_0 .net "out", 31 0, L_0x55b48c2f7c50;  alias, 1 drivers
L_0x55b48c2f7c50 .arith/sum 32, v0x55b48c2b1f40_0, L_0x55b48c2f7bb0;
S_0x55b48c2a3aa0 .scope module, "BranchCompare" "Comparator" 3 71, 5 25 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 1 "equal"
v0x55b48c2a3cc0_0 .net *"_s0", 0 0, L_0x55b48c2f8da0;  1 drivers
L_0x7f6758ee2600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b48c2a3d80_0 .net/2u *"_s2", 0 0, L_0x7f6758ee2600;  1 drivers
L_0x7f6758ee2648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b48c2a3e60_0 .net/2u *"_s4", 0 0, L_0x7f6758ee2648;  1 drivers
v0x55b48c2a3f20_0 .net "equal", 0 0, L_0x55b48c2f8e40;  alias, 1 drivers
v0x55b48c2a3fe0_0 .net "in1", 31 0, L_0x55b48c2f8300;  alias, 1 drivers
v0x55b48c2a4110_0 .net "in2", 31 0, L_0x55b48c2f8c20;  alias, 1 drivers
L_0x55b48c2f8da0 .cmp/eq 32, L_0x55b48c2f8300, L_0x55b48c2f8c20;
L_0x55b48c2f8e40 .functor MUXZ 1, L_0x7f6758ee2648, L_0x7f6758ee2600, L_0x55b48c2f8da0, C4<>;
S_0x55b48c2a4270 .scope module, "Control" "ControlUnit" 3 63, 6 37 0, S_0x55b48c297fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "CtlMux"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /OUTPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 1 "Branch"
    .port_info 7 /OUTPUT 4 "ALUControl"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 1 "RegDst"
    .port_info 10 /OUTPUT 1 "MemWrite"
    .port_info 11 /OUTPUT 1 "invalidRt"
P_0x55b48c2a4440 .param/l "ADD" 0 6 65, C4<0001>;
P_0x55b48c2a4480 .param/l "AND" 0 6 66, C4<0010>;
P_0x55b48c2a44c0 .param/l "BEQ" 0 6 81, C4<000100>;
P_0x55b48c2a4500 .param/l "BNE" 0 6 82, C4<000101>;
P_0x55b48c2a4540 .param/l "J" 0 6 79, C4<000010>;
P_0x55b48c2a4580 .param/l "JAL" 0 6 80, C4<000011>;
P_0x55b48c2a45c0 .param/l "JR" 0 6 83, C4<001000>;
P_0x55b48c2a4600 .param/l "LESS" 0 6 72, C4<1000>;
P_0x55b48c2a4640 .param/l "NOR" 0 6 73, C4<1001>;
P_0x55b48c2a4680 .param/l "OR" 0 6 67, C4<0011>;
P_0x55b48c2a46c0 .param/l "R" 0 6 38, C4<000000>;
P_0x55b48c2a4700 .param/l "SLL" 0 6 69, C4<0101>;
P_0x55b48c2a4740 .param/l "SLLV" 0 6 74, C4<1010>;
P_0x55b48c2a4780 .param/l "SRA" 0 6 71, C4<0111>;
P_0x55b48c2a47c0 .param/l "SRAV" 0 6 76, C4<1100>;
P_0x55b48c2a4800 .param/l "SRL" 0 6 70, C4<0110>;
P_0x55b48c2a4840 .param/l "SRLV" 0 6 75, C4<1011>;
P_0x55b48c2a4880 .param/l "SUB" 0 6 68, C4<0100>;
P_0x55b48c2a48c0 .param/l "XOR" 0 6 77, C4<1101>;
P_0x55b48c2a4900 .param/l "addi" 0 6 42, C4<001000>;
P_0x55b48c2a4940 .param/l "addux" 0 6 49, C4<100001>;
P_0x55b48c2a4980 .param/l "addx" 0 6 48, C4<100000>;
P_0x55b48c2a49c0 .param/l "andi" 0 6 43, C4<001100>;
P_0x55b48c2a4a00 .param/l "andx" 0 6 52, C4<100100>;
P_0x55b48c2a4a40 .param/l "beq" 0 6 41, C4<000100>;
P_0x55b48c2a4a80 .param/l "jrx" 0 6 63, C4<001000>;
P_0x55b48c2a4ac0 .param/l "lw" 0 6 39, C4<100011>;
P_0x55b48c2a4b00 .param/l "norx" 0 6 53, C4<100111>;
P_0x55b48c2a4b40 .param/l "ori" 0 6 44, C4<001101>;
P_0x55b48c2a4b80 .param/l "orx" 0 6 54, C4<100101>;
P_0x55b48c2a4bc0 .param/l "sllvx" 0 6 57, C4<000100>;
P_0x55b48c2a4c00 .param/l "sllx" 0 6 56, C4<000000>;
P_0x55b48c2a4c40 .param/l "slti" 0 6 45, C4<001010>;
P_0x55b48c2a4c80 .param/l "sltx" 0 6 62, C4<101010>;
P_0x55b48c2a4cc0 .param/l "sravx" 0 6 61, C4<000111>;
P_0x55b48c2a4d00 .param/l "srax" 0 6 60, C4<000011>;
P_0x55b48c2a4d40 .param/l "srlvx" 0 6 59, C4<000110>;
P_0x55b48c2a4d80 .param/l "srlx" 0 6 58, C4<000010>;
P_0x55b48c2a4dc0 .param/l "subux" 0 6 51, C4<100011>;
P_0x55b48c2a4e00 .param/l "subx" 0 6 50, C4<100010>;
P_0x55b48c2a4e40 .param/l "sw" 0 6 40, C4<101011>;
P_0x55b48c2a4e80 .param/l "xori" 0 6 46, C4<001110>;
P_0x55b48c2a4ec0 .param/l "xorx" 0 6 55, C4<100110>;
v0x55b48c2a6350_0 .var "ALUControl", 3 0;
v0x55b48c2a6450_0 .var "ALUSrc", 0 0;
v0x55b48c2a6510_0 .var "Branch", 0 0;
v0x55b48c2a65b0_0 .net "CtlMux", 0 0, v0x55b48c2a76a0_0;  alias, 1 drivers
v0x55b48c2a6670_0 .var "MemWrite", 0 0;
v0x55b48c2a6780_0 .var "MemtoReg", 0 0;
v0x55b48c2a6840_0 .var "RegDst", 0 0;
v0x55b48c2a6900_0 .var "RegWrite", 0 0;
v0x55b48c2a69c0_0 .net "funct", 5 0, L_0x55b48c2f7100;  alias, 1 drivers
v0x55b48c2a6aa0_0 .var "invalidRt", 0 0;
v0x55b48c2a6b60_0 .net "op", 5 0, L_0x55b48c2f6fd0;  alias, 1 drivers
v0x55b48c2a6c40_0 .net "reset", 0 0, v0x55b48c2e5ec0_0;  alias, 1 drivers
E_0x55b48c169220 .event edge, v0x55b48c2a65b0_0, v0x55b48c2a6b60_0, v0x55b48c2a69c0_0;
E_0x55b48c168450 .event edge, v0x55b48c2a6c40_0;
S_0x55b48c2a6e80 .scope module, "Detect" "HazardDetectionUnit" 3 41, 7 1 0, S_0x55b48c297fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "IF_ID_OP"
    .port_info 1 /INPUT 6 "IF_ID_Funct"
    .port_info 2 /INPUT 5 "IF_ID_RS"
    .port_info 3 /INPUT 5 "IF_ID_RT"
    .port_info 4 /INPUT 1 "ID_EX_MemtoReg"
    .port_info 5 /INPUT 5 "ID_EX_RT"
    .port_info 6 /INPUT 5 "ID_EX_RD"
    .port_info 7 /INPUT 5 "EX_MEM_WriteReg"
    .port_info 8 /INPUT 1 "ID_EX_RegWrite"
    .port_info 9 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 10 /INPUT 1 "EqualFlag"
    .port_info 11 /OUTPUT 1 "PC_Stall"
    .port_info 12 /OUTPUT 1 "IF_ID_Stall"
    .port_info 13 /OUTPUT 1 "IF_ID_Flush"
    .port_info 14 /OUTPUT 1 "Control_Mux"
    .port_info 15 /INPUT 1 "IF_ID_invalidRt"
    .port_info 16 /INPUT 1 "EX_MEM_MemtoReg"
P_0x55b48c2a7050 .param/l "BEQ" 0 7 10, C4<000100>;
P_0x55b48c2a7090 .param/l "BNE" 0 7 11, C4<000101>;
P_0x55b48c2a70d0 .param/l "J" 0 7 8, C4<000010>;
P_0x55b48c2a7110 .param/l "JAL" 0 7 9, C4<000011>;
P_0x55b48c2a7150 .param/l "JR" 0 7 12, C4<001000>;
P_0x55b48c2a7190 .param/l "R_Type" 0 7 7, C4<000000>;
v0x55b48c2a76a0_0 .var "Control_Mux", 0 0;
v0x55b48c2a7760_0 .net "EX_MEM_MemtoReg", 0 0, v0x55b48c2a9510_0;  alias, 1 drivers
v0x55b48c2a7800_0 .net "EX_MEM_RegWrite", 0 0, v0x55b48c2a96b0_0;  alias, 1 drivers
v0x55b48c2a78a0_0 .net "EX_MEM_WriteReg", 4 0, v0x55b48c2a9820_0;  alias, 1 drivers
v0x55b48c2a7980_0 .net "EqualFlag", 0 0, L_0x55b48c2f8e40;  alias, 1 drivers
v0x55b48c2a7a70_0 .net "ID_EX_MemtoReg", 0 0, v0x55b48c2b0120_0;  alias, 1 drivers
v0x55b48c2a7b10_0 .net "ID_EX_RD", 4 0, v0x55b48c2b03d0_0;  alias, 1 drivers
v0x55b48c2a7bf0_0 .net "ID_EX_RT", 4 0, v0x55b48c2b0ea0_0;  alias, 1 drivers
v0x55b48c2a7cd0_0 .net "ID_EX_RegWrite", 0 0, v0x55b48c2b0b30_0;  alias, 1 drivers
v0x55b48c2a7e20_0 .var "IF_ID_Flush", 0 0;
v0x55b48c2a7ee0_0 .net "IF_ID_Funct", 5 0, L_0x55b48c2f7100;  alias, 1 drivers
v0x55b48c2a7fa0_0 .net "IF_ID_OP", 5 0, L_0x55b48c2f6fd0;  alias, 1 drivers
v0x55b48c2a8040_0 .net "IF_ID_RS", 4 0, L_0x55b48c2f71a0;  alias, 1 drivers
v0x55b48c2a8100_0 .net "IF_ID_RT", 4 0, L_0x55b48c2f7240;  alias, 1 drivers
v0x55b48c2a81e0_0 .var "IF_ID_Stall", 0 0;
v0x55b48c2a82a0_0 .net "IF_ID_invalidRt", 0 0, v0x55b48c2a6aa0_0;  alias, 1 drivers
v0x55b48c2a8340_0 .var "PC_Stall", 0 0;
E_0x55b48c168f00/0 .event edge, v0x55b48c2a3f20_0, v0x55b48c2a7800_0, v0x55b48c2a7cd0_0, v0x55b48c2a78a0_0;
E_0x55b48c168f00/1 .event edge, v0x55b48c2a7b10_0, v0x55b48c2a7bf0_0, v0x55b48c2a7a70_0, v0x55b48c2a8100_0;
E_0x55b48c168f00/2 .event edge, v0x55b48c2a8040_0, v0x55b48c2a6b60_0;
E_0x55b48c168f00 .event/or E_0x55b48c168f00/0, E_0x55b48c168f00/1, E_0x55b48c168f00/2;
S_0x55b48c2a8600 .scope module, "EX_MEM_Register" "EX_MEM_Reg" 3 90, 8 1 0, S_0x55b48c297fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWriteE"
    .port_info 2 /INPUT 1 "MemtoRegE"
    .port_info 3 /INPUT 1 "MemWriteE"
    .port_info 4 /INPUT 5 "WriteRegE"
    .port_info 5 /INPUT 32 "EX_ALUOut"
    .port_info 6 /INPUT 32 "EX_WriteData"
    .port_info 7 /INPUT 1 "EX_Link"
    .port_info 8 /INPUT 32 "EX_PCPlus4"
    .port_info 9 /INPUT 32 "EX_Instr"
    .port_info 10 /OUTPUT 1 "RegWriteM"
    .port_info 11 /OUTPUT 1 "MemtoRegM"
    .port_info 12 /OUTPUT 1 "MemWriteM"
    .port_info 13 /OUTPUT 5 "WriteRegM"
    .port_info 14 /OUTPUT 32 "MEM_ALUOut"
    .port_info 15 /OUTPUT 32 "MEM_WriteData"
    .port_info 16 /OUTPUT 1 "MEM_Link"
    .port_info 17 /OUTPUT 32 "MEM_PCPlus4"
    .port_info 18 /OUTPUT 32 "MEM_Instr"
v0x55b48c2a8a30_0 .net "EX_ALUOut", 31 0, v0x55b48c199280_0;  alias, 1 drivers
v0x55b48c2a8b10_0 .net "EX_Instr", 31 0, v0x55b48c2afc10_0;  alias, 1 drivers
v0x55b48c2a8bd0_0 .net "EX_Link", 0 0, v0x55b48c2afd50_0;  alias, 1 drivers
v0x55b48c2a8ca0_0 .net "EX_PCPlus4", 31 0, v0x55b48c2b0260_0;  alias, 1 drivers
v0x55b48c2a8d80_0 .net "EX_WriteData", 31 0, L_0x55b48c2fa530;  alias, 1 drivers
v0x55b48c2a8eb0_0 .var "MEM_ALUOut", 31 0;
v0x55b48c2a8f90_0 .var "MEM_Instr", 31 0;
v0x55b48c2a9070_0 .var "MEM_Link", 0 0;
v0x55b48c2a9130_0 .var "MEM_PCPlus4", 31 0;
v0x55b48c2a9210_0 .var "MEM_WriteData", 31 0;
v0x55b48c2a92f0_0 .net "MemWriteE", 0 0, v0x55b48c2aff80_0;  alias, 1 drivers
v0x55b48c2a93b0_0 .var "MemWriteM", 0 0;
v0x55b48c2a9470_0 .net "MemtoRegE", 0 0, v0x55b48c2b0120_0;  alias, 1 drivers
v0x55b48c2a9510_0 .var "MemtoRegM", 0 0;
v0x55b48c2a95e0_0 .net "RegWriteE", 0 0, v0x55b48c2b0b30_0;  alias, 1 drivers
v0x55b48c2a96b0_0 .var "RegWriteM", 0 0;
v0x55b48c2a9780_0 .net "WriteRegE", 4 0, L_0x55b48c2f9590;  alias, 1 drivers
v0x55b48c2a9820_0 .var "WriteRegM", 4 0;
v0x55b48c2a98f0_0 .net "clk", 0 0, v0x55b48c2e5d80_0;  alias, 1 drivers
E_0x55b48c2be9e0 .event posedge, v0x55b48c2a98f0_0;
S_0x55b48c2a9c70 .scope module, "EX_SrcB_Mux" "Mux2x32" 3 88, 9 7 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
L_0x7f6758ee2a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b48c2fa6f0 .functor XNOR 1, v0x55b48c2afa50_0, L_0x7f6758ee2a80, C4<0>, C4<0>;
L_0x7f6758ee2ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b48c2fa7b0 .functor XNOR 1, v0x55b48c2afa50_0, L_0x7f6758ee2ac8, C4<0>, C4<0>;
v0x55b48c2a8780_0 .net/2u *"_s0", 0 0, L_0x7f6758ee2a80;  1 drivers
v0x55b48c2a9e80_0 .net *"_s10", 31 0, L_0x55b48c2fa8b0;  1 drivers
v0x55b48c2a9f60_0 .net *"_s2", 0 0, L_0x55b48c2fa6f0;  1 drivers
v0x55b48c2aa030_0 .net/2u *"_s4", 0 0, L_0x7f6758ee2ac8;  1 drivers
v0x55b48c2aa110_0 .net *"_s6", 0 0, L_0x55b48c2fa7b0;  1 drivers
L_0x7f6758ee2b10 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55b48c2aa220_0 .net *"_s8", 31 0, L_0x7f6758ee2b10;  1 drivers
v0x55b48c2aa300_0 .net "in1", 31 0, L_0x55b48c2fa530;  alias, 1 drivers
v0x55b48c2aa3c0_0 .net "in2", 31 0, v0x55b48c2b11d0_0;  alias, 1 drivers
v0x55b48c2aa480_0 .net "out", 31 0, L_0x55b48c2fa9f0;  alias, 1 drivers
v0x55b48c2aa570_0 .net "signal", 0 0, v0x55b48c2afa50_0;  alias, 1 drivers
L_0x55b48c2fa8b0 .functor MUXZ 32, L_0x7f6758ee2b10, v0x55b48c2b11d0_0, L_0x55b48c2fa7b0, C4<>;
L_0x55b48c2fa9f0 .functor MUXZ 32, L_0x55b48c2fa8b0, L_0x55b48c2fa530, L_0x55b48c2fa6f0, C4<>;
S_0x55b48c2aa6c0 .scope module, "FW_EX_RS_Mux" "Mux3x32" 3 86, 9 13 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f6758ee2840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b48c2aa840_0 .net/2u *"_s0", 1 0, L_0x7f6758ee2840;  1 drivers
v0x55b48c2aa940_0 .net *"_s10", 0 0, L_0x55b48c2f98a0;  1 drivers
L_0x7f6758ee2918 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55b48c2aaa00_0 .net *"_s12", 31 0, L_0x7f6758ee2918;  1 drivers
v0x55b48c2aaaf0_0 .net *"_s14", 31 0, L_0x55b48c2f9ba0;  1 drivers
v0x55b48c2aabd0_0 .net *"_s16", 31 0, L_0x55b48c2f9ce0;  1 drivers
v0x55b48c2aad00_0 .net *"_s2", 0 0, L_0x55b48c2f9680;  1 drivers
L_0x7f6758ee2888 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55b48c2aadc0_0 .net/2u *"_s4", 1 0, L_0x7f6758ee2888;  1 drivers
v0x55b48c2aaea0_0 .net *"_s6", 0 0, L_0x55b48c2f9770;  1 drivers
L_0x7f6758ee28d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55b48c2aaf60_0 .net/2u *"_s8", 1 0, L_0x7f6758ee28d0;  1 drivers
v0x55b48c2ab0d0_0 .net "in1", 31 0, v0x55b48c2b0680_0;  alias, 1 drivers
v0x55b48c2ab1b0_0 .net "in2", 31 0, v0x55b48c2a8eb0_0;  alias, 1 drivers
v0x55b48c2ab270_0 .net "in3", 31 0, L_0x55b48c2fc420;  alias, 1 drivers
v0x55b48c2ab330_0 .net "out", 31 0, L_0x55b48c2f9e20;  alias, 1 drivers
v0x55b48c2ab420_0 .net "signal", 1 0, v0x55b48c2ae9c0_0;  alias, 1 drivers
L_0x55b48c2f9680 .cmp/eq 2, v0x55b48c2ae9c0_0, L_0x7f6758ee2840;
L_0x55b48c2f9770 .cmp/eq 2, v0x55b48c2ae9c0_0, L_0x7f6758ee2888;
L_0x55b48c2f98a0 .cmp/eq 2, v0x55b48c2ae9c0_0, L_0x7f6758ee28d0;
L_0x55b48c2f9ba0 .functor MUXZ 32, L_0x7f6758ee2918, L_0x55b48c2fc420, L_0x55b48c2f98a0, C4<>;
L_0x55b48c2f9ce0 .functor MUXZ 32, L_0x55b48c2f9ba0, v0x55b48c2a8eb0_0, L_0x55b48c2f9770, C4<>;
L_0x55b48c2f9e20 .functor MUXZ 32, L_0x55b48c2f9ce0, v0x55b48c2b0680_0, L_0x55b48c2f9680, C4<>;
S_0x55b48c2ab5b0 .scope module, "FW_EX_RT_Mux" "Mux3x32" 3 87, 9 13 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f6758ee2960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b48c2ab7c0_0 .net/2u *"_s0", 1 0, L_0x7f6758ee2960;  1 drivers
v0x55b48c2ab8c0_0 .net *"_s10", 0 0, L_0x55b48c2fa1c0;  1 drivers
L_0x7f6758ee2a38 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55b48c2ab980_0 .net *"_s12", 31 0, L_0x7f6758ee2a38;  1 drivers
v0x55b48c2aba70_0 .net *"_s14", 31 0, L_0x55b48c2fa2b0;  1 drivers
v0x55b48c2abb50_0 .net *"_s16", 31 0, L_0x55b48c2fa3f0;  1 drivers
v0x55b48c2abc30_0 .net *"_s2", 0 0, L_0x55b48c2f9fa0;  1 drivers
L_0x7f6758ee29a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55b48c2abcf0_0 .net/2u *"_s4", 1 0, L_0x7f6758ee29a8;  1 drivers
v0x55b48c2abdd0_0 .net *"_s6", 0 0, L_0x55b48c2fa090;  1 drivers
L_0x7f6758ee29f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55b48c2abe90_0 .net/2u *"_s8", 1 0, L_0x7f6758ee29f0;  1 drivers
v0x55b48c2ac000_0 .net "in1", 31 0, v0x55b48c2b0820_0;  alias, 1 drivers
v0x55b48c2ac0e0_0 .net "in2", 31 0, v0x55b48c2a8eb0_0;  alias, 1 drivers
v0x55b48c2ac1a0_0 .net "in3", 31 0, L_0x55b48c2fc420;  alias, 1 drivers
v0x55b48c2ac260_0 .net "out", 31 0, L_0x55b48c2fa530;  alias, 1 drivers
v0x55b48c2ac350_0 .net "signal", 1 0, v0x55b48c2aeb70_0;  alias, 1 drivers
L_0x55b48c2f9fa0 .cmp/eq 2, v0x55b48c2aeb70_0, L_0x7f6758ee2960;
L_0x55b48c2fa090 .cmp/eq 2, v0x55b48c2aeb70_0, L_0x7f6758ee29a8;
L_0x55b48c2fa1c0 .cmp/eq 2, v0x55b48c2aeb70_0, L_0x7f6758ee29f0;
L_0x55b48c2fa2b0 .functor MUXZ 32, L_0x7f6758ee2a38, L_0x55b48c2fc420, L_0x55b48c2fa1c0, C4<>;
L_0x55b48c2fa3f0 .functor MUXZ 32, L_0x55b48c2fa2b0, v0x55b48c2a8eb0_0, L_0x55b48c2fa090, C4<>;
L_0x55b48c2fa530 .functor MUXZ 32, L_0x55b48c2fa3f0, v0x55b48c2b0820_0, L_0x55b48c2f9fa0, C4<>;
S_0x55b48c2ac4d0 .scope module, "FW_ID_RS_Mux" "Mux3x32" 3 65, 9 13 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f6758ee23c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b48c2ac6a0_0 .net/2u *"_s0", 1 0, L_0x7f6758ee23c0;  1 drivers
v0x55b48c2ac7a0_0 .net *"_s10", 0 0, L_0x55b48c2f7fe0;  1 drivers
L_0x7f6758ee2498 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55b48c2ac860_0 .net *"_s12", 31 0, L_0x7f6758ee2498;  1 drivers
v0x55b48c2ac920_0 .net *"_s14", 31 0, L_0x55b48c2f8080;  1 drivers
v0x55b48c2aca00_0 .net *"_s16", 31 0, L_0x55b48c2f81c0;  1 drivers
v0x55b48c2acb30_0 .net *"_s2", 0 0, L_0x55b48c2f7e10;  1 drivers
L_0x7f6758ee2408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55b48c2acbf0_0 .net/2u *"_s4", 1 0, L_0x7f6758ee2408;  1 drivers
v0x55b48c2accd0_0 .net *"_s6", 0 0, L_0x55b48c2f7eb0;  1 drivers
L_0x7f6758ee2450 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55b48c2acd90_0 .net/2u *"_s8", 1 0, L_0x7f6758ee2450;  1 drivers
v0x55b48c2acf00_0 .net "in1", 31 0, v0x55b48c2de180_0;  alias, 1 drivers
v0x55b48c2acfe0_0 .net "in2", 31 0, v0x55b48c2a8eb0_0;  alias, 1 drivers
v0x55b48c2ad0a0_0 .net "in3", 31 0, L_0x55b48c2fc420;  alias, 1 drivers
v0x55b48c2ad160_0 .net "out", 31 0, L_0x55b48c2f8300;  alias, 1 drivers
v0x55b48c2ad220_0 .net "signal", 1 0, v0x55b48c2aecb0_0;  alias, 1 drivers
L_0x55b48c2f7e10 .cmp/eq 2, v0x55b48c2aecb0_0, L_0x7f6758ee23c0;
L_0x55b48c2f7eb0 .cmp/eq 2, v0x55b48c2aecb0_0, L_0x7f6758ee2408;
L_0x55b48c2f7fe0 .cmp/eq 2, v0x55b48c2aecb0_0, L_0x7f6758ee2450;
L_0x55b48c2f8080 .functor MUXZ 32, L_0x7f6758ee2498, L_0x55b48c2fc420, L_0x55b48c2f7fe0, C4<>;
L_0x55b48c2f81c0 .functor MUXZ 32, L_0x55b48c2f8080, v0x55b48c2a8eb0_0, L_0x55b48c2f7eb0, C4<>;
L_0x55b48c2f8300 .functor MUXZ 32, L_0x55b48c2f81c0, v0x55b48c2de180_0, L_0x55b48c2f7e10, C4<>;
S_0x55b48c2ad380 .scope module, "FW_ID_RT_Mux" "Mux3x32" 3 66, 9 13 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f6758ee24e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b48c2ad550_0 .net/2u *"_s0", 1 0, L_0x7f6758ee24e0;  1 drivers
v0x55b48c2ad650_0 .net *"_s10", 0 0, L_0x55b48c2f8690;  1 drivers
L_0x7f6758ee25b8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55b48c2ad710_0 .net *"_s12", 31 0, L_0x7f6758ee25b8;  1 drivers
v0x55b48c2ad800_0 .net *"_s14", 31 0, L_0x55b48c2f8780;  1 drivers
v0x55b48c2ad8e0_0 .net *"_s16", 31 0, L_0x55b48c2f89d0;  1 drivers
v0x55b48c2ada10_0 .net *"_s2", 0 0, L_0x55b48c2f84c0;  1 drivers
L_0x7f6758ee2528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55b48c2adad0_0 .net/2u *"_s4", 1 0, L_0x7f6758ee2528;  1 drivers
v0x55b48c2adbb0_0 .net *"_s6", 0 0, L_0x55b48c2f8560;  1 drivers
L_0x7f6758ee2570 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55b48c2adc70_0 .net/2u *"_s8", 1 0, L_0x7f6758ee2570;  1 drivers
v0x55b48c2adde0_0 .net "in1", 31 0, v0x55b48c2de220_0;  alias, 1 drivers
v0x55b48c2adec0_0 .net "in2", 31 0, v0x55b48c2a8eb0_0;  alias, 1 drivers
v0x55b48c2ae010_0 .net "in3", 31 0, L_0x55b48c2fc420;  alias, 1 drivers
v0x55b48c2ae0d0_0 .net "out", 31 0, L_0x55b48c2f8c20;  alias, 1 drivers
v0x55b48c2ae190_0 .net "signal", 1 0, v0x55b48c2aeee0_0;  alias, 1 drivers
L_0x55b48c2f84c0 .cmp/eq 2, v0x55b48c2aeee0_0, L_0x7f6758ee24e0;
L_0x55b48c2f8560 .cmp/eq 2, v0x55b48c2aeee0_0, L_0x7f6758ee2528;
L_0x55b48c2f8690 .cmp/eq 2, v0x55b48c2aeee0_0, L_0x7f6758ee2570;
L_0x55b48c2f8780 .functor MUXZ 32, L_0x7f6758ee25b8, L_0x55b48c2fc420, L_0x55b48c2f8690, C4<>;
L_0x55b48c2f89d0 .functor MUXZ 32, L_0x55b48c2f8780, v0x55b48c2a8eb0_0, L_0x55b48c2f8560, C4<>;
L_0x55b48c2f8c20 .functor MUXZ 32, L_0x55b48c2f89d0, v0x55b48c2de220_0, L_0x55b48c2f84c0, C4<>;
S_0x55b48c2ae320 .scope module, "Forward" "Forwarding" 3 37, 10 1 0, S_0x55b48c297fa0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "ID_RS_Mux_Signal"
    .port_info 1 /OUTPUT 2 "ID_RT_Mux_Signal"
    .port_info 2 /OUTPUT 2 "EX_RS_Mux_Signal"
    .port_info 3 /OUTPUT 2 "EX_RT_Mux_Signal"
    .port_info 4 /INPUT 5 "ID_RS"
    .port_info 5 /INPUT 5 "ID_RT"
    .port_info 6 /INPUT 5 "EX_RS"
    .port_info 7 /INPUT 5 "EX_RT"
    .port_info 8 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 9 /INPUT 5 "EX_MEM_WriteReg"
    .port_info 10 /INPUT 1 "MEM_RB_RegWrite"
    .port_info 11 /INPUT 5 "MEM_RB_WriteReg"
    .port_info 12 /INPUT 1 "EX_MEM_MemtoReg"
v0x55b48c2ae640_0 .net "EX_MEM_MemtoReg", 0 0, v0x55b48c2a9510_0;  alias, 1 drivers
v0x55b48c2ae700_0 .net "EX_MEM_RegWrite", 0 0, v0x55b48c2a96b0_0;  alias, 1 drivers
v0x55b48c2ae810_0 .net "EX_MEM_WriteReg", 4 0, v0x55b48c2a9820_0;  alias, 1 drivers
v0x55b48c2ae900_0 .net "EX_RS", 4 0, v0x55b48c2b0d10_0;  alias, 1 drivers
v0x55b48c2ae9c0_0 .var "EX_RS_Mux_Signal", 1 0;
v0x55b48c2aead0_0 .net "EX_RT", 4 0, v0x55b48c2b0ea0_0;  alias, 1 drivers
v0x55b48c2aeb70_0 .var "EX_RT_Mux_Signal", 1 0;
v0x55b48c2aec10_0 .net "ID_RS", 4 0, L_0x55b48c2f71a0;  alias, 1 drivers
v0x55b48c2aecb0_0 .var "ID_RS_Mux_Signal", 1 0;
v0x55b48c2aee10_0 .net "ID_RT", 4 0, L_0x55b48c2f7240;  alias, 1 drivers
v0x55b48c2aeee0_0 .var "ID_RT_Mux_Signal", 1 0;
v0x55b48c2aefb0_0 .net "MEM_RB_RegWrite", 0 0, v0x55b48c2d9460_0;  alias, 1 drivers
v0x55b48c2af050_0 .net "MEM_RB_WriteReg", 4 0, L_0x55b48c2fc860;  alias, 1 drivers
E_0x55b48c2bea20/0 .event edge, v0x55b48c2a7bf0_0, v0x55b48c2ae900_0, v0x55b48c2a8100_0, v0x55b48c2a8040_0;
E_0x55b48c2bea20/1 .event edge, v0x55b48c2aefb0_0, v0x55b48c2a7800_0;
E_0x55b48c2bea20 .event/or E_0x55b48c2bea20/0, E_0x55b48c2bea20/1;
S_0x55b48c2af2d0 .scope module, "ID_EX_Register" "ID_EX_Reg" 3 76, 11 1 0, S_0x55b48c297fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWriteD"
    .port_info 2 /INPUT 1 "MemtoRegD"
    .port_info 3 /INPUT 1 "MemWriteD"
    .port_info 4 /INPUT 4 "ALUControlD"
    .port_info 5 /INPUT 1 "ALUSrcD"
    .port_info 6 /INPUT 1 "RegDstD"
    .port_info 7 /INPUT 32 "ReadData1"
    .port_info 8 /INPUT 32 "ReadData2"
    .port_info 9 /INPUT 5 "RsD"
    .port_info 10 /INPUT 5 "RtD"
    .port_info 11 /INPUT 5 "RdD"
    .port_info 12 /INPUT 32 "SignImmD"
    .port_info 13 /INPUT 5 "ShamtD"
    .port_info 14 /INPUT 1 "LinkD"
    .port_info 15 /INPUT 32 "PCPlus4D"
    .port_info 16 /INPUT 32 "InstrD"
    .port_info 17 /OUTPUT 1 "RegWriteE"
    .port_info 18 /OUTPUT 1 "MemtoRegE"
    .port_info 19 /OUTPUT 1 "MemWriteE"
    .port_info 20 /OUTPUT 4 "ALUControlE"
    .port_info 21 /OUTPUT 1 "ALUSrcE"
    .port_info 22 /OUTPUT 1 "RegDstE"
    .port_info 23 /OUTPUT 32 "ReadData1E"
    .port_info 24 /OUTPUT 32 "ReadData2E"
    .port_info 25 /OUTPUT 5 "RsE"
    .port_info 26 /OUTPUT 5 "RtE"
    .port_info 27 /OUTPUT 5 "RdE"
    .port_info 28 /OUTPUT 32 "SignImmE"
    .port_info 29 /OUTPUT 5 "ShamtE"
    .port_info 30 /OUTPUT 1 "LinkE"
    .port_info 31 /OUTPUT 32 "PCPlus4E"
    .port_info 32 /OUTPUT 32 "InstrE"
v0x55b48c2af770_0 .net "ALUControlD", 3 0, v0x55b48c2a6350_0;  alias, 1 drivers
v0x55b48c2af880_0 .var "ALUControlE", 3 0;
v0x55b48c2af950_0 .net "ALUSrcD", 0 0, v0x55b48c2a6450_0;  alias, 1 drivers
v0x55b48c2afa50_0 .var "ALUSrcE", 0 0;
v0x55b48c2afb20_0 .net "InstrD", 31 0, v0x55b48c2b1da0_0;  alias, 1 drivers
v0x55b48c2afc10_0 .var "InstrE", 31 0;
v0x55b48c2afcb0_0 .net "LinkD", 0 0, L_0x55b48c2f9170;  alias, 1 drivers
v0x55b48c2afd50_0 .var "LinkE", 0 0;
v0x55b48c2afe20_0 .net "MemWriteD", 0 0, v0x55b48c2a6670_0;  alias, 1 drivers
v0x55b48c2aff80_0 .var "MemWriteE", 0 0;
v0x55b48c2b0050_0 .net "MemtoRegD", 0 0, v0x55b48c2a6780_0;  alias, 1 drivers
v0x55b48c2b0120_0 .var "MemtoRegE", 0 0;
v0x55b48c2b01c0_0 .net "PCPlus4D", 31 0, v0x55b48c2b1f40_0;  alias, 1 drivers
v0x55b48c2b0260_0 .var "PCPlus4E", 31 0;
v0x55b48c2b0330_0 .net "RdD", 4 0, L_0x55b48c2f72e0;  alias, 1 drivers
v0x55b48c2b03d0_0 .var "RdE", 4 0;
v0x55b48c2b04a0_0 .net "ReadData1", 31 0, v0x55b48c2de180_0;  alias, 1 drivers
v0x55b48c2b0680_0 .var "ReadData1E", 31 0;
v0x55b48c2b0750_0 .net "ReadData2", 31 0, v0x55b48c2de220_0;  alias, 1 drivers
v0x55b48c2b0820_0 .var "ReadData2E", 31 0;
v0x55b48c2b08f0_0 .net "RegDstD", 0 0, v0x55b48c2a6840_0;  alias, 1 drivers
v0x55b48c2b09c0_0 .var "RegDstE", 0 0;
v0x55b48c2b0a60_0 .net "RegWriteD", 0 0, v0x55b48c2a6900_0;  alias, 1 drivers
v0x55b48c2b0b30_0 .var "RegWriteE", 0 0;
v0x55b48c2b0c20_0 .net "RsD", 4 0, L_0x55b48c2f71a0;  alias, 1 drivers
v0x55b48c2b0d10_0 .var "RsE", 4 0;
v0x55b48c2b0db0_0 .net "RtD", 4 0, L_0x55b48c2f7240;  alias, 1 drivers
v0x55b48c2b0ea0_0 .var "RtE", 4 0;
v0x55b48c2b0f90_0 .net "ShamtD", 4 0, L_0x55b48c2f7490;  alias, 1 drivers
v0x55b48c2b1050_0 .var "ShamtE", 4 0;
v0x55b48c2b1110_0 .net "SignImmD", 31 0, L_0x55b48c2f7a70;  alias, 1 drivers
v0x55b48c2b11d0_0 .var "SignImmE", 31 0;
v0x55b48c2b1290_0 .net "clk", 0 0, v0x55b48c2e5d80_0;  alias, 1 drivers
S_0x55b48c2b1920 .scope module, "IF_ID_Register" "IF_ID_Reg" 3 52, 12 1 0, S_0x55b48c297fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PCPlus4F"
    .port_info 2 /INPUT 32 "InstrF"
    .port_info 3 /INPUT 1 "IF_Stall"
    .port_info 4 /INPUT 1 "IF_Flush"
    .port_info 5 /OUTPUT 32 "PCPlus4D"
    .port_info 6 /OUTPUT 32 "InstrD"
v0x55b48c2b1be0_0 .net "IF_Flush", 0 0, v0x55b48c2a7e20_0;  alias, 1 drivers
v0x55b48c2b1cd0_0 .net "IF_Stall", 0 0, v0x55b48c2a81e0_0;  alias, 1 drivers
v0x55b48c2b1da0_0 .var "InstrD", 31 0;
v0x55b48c2b1ea0_0 .net "InstrF", 31 0, v0x55b48c2b27f0_0;  alias, 1 drivers
v0x55b48c2b1f40_0 .var "PCPlus4D", 31 0;
v0x55b48c2b2080_0 .net "PCPlus4F", 31 0, L_0x55b48c2f67b0;  alias, 1 drivers
v0x55b48c2b2160_0 .net "clk", 0 0, v0x55b48c2e5d80_0;  alias, 1 drivers
S_0x55b48c2b2370 .scope module, "InsMem" "InstructionRAM" 3 50, 13 5 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /INPUT 32 "FETCH_ADDRESS"
    .port_info 4 /OUTPUT 32 "DATA"
v0x55b48c2b27f0_0 .var "DATA", 31 0;
L_0x7f6758ee2210 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55b48c2b28d0_0 .net "DATA_0", 63 0, L_0x7f6758ee2210;  1 drivers
L_0x7f6758ee22e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b48c2b2990_0 .net "ENABLE", 0 0, L_0x7f6758ee22e8;  1 drivers
v0x55b48c2b2a30_0 .net "FETCH_ADDRESS", 31 0, L_0x55b48c2f6e90;  1 drivers
v0x55b48c2b2b10 .array "RAM", 511 0, 31 0;
L_0x7f6758ee22a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b48c2b2c20_0 .net "RESET", 0 0, L_0x7f6758ee22a0;  1 drivers
L_0x7f6758ee2180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b48c2b2ce0_0 .net/2u *"_s0", 31 0, L_0x7f6758ee2180;  1 drivers
L_0x7f6758ee21c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b48c2b2dc0_0 .net/2u *"_s4", 31 0, L_0x7f6758ee21c8;  1 drivers
v0x55b48c2b2ea0_0 .net/s "c$wild_app_arg", 63 0, L_0x55b48c2f6910;  1 drivers
v0x55b48c2b2f80_0 .net/s "c$wild_app_arg_0", 63 0, L_0x55b48c2f6a50;  1 drivers
v0x55b48c2b3060_0 .net "clk", 0 0, v0x55b48c2e5d80_0;  alias, 1 drivers
v0x55b48c2b3100_0 .net/s "wild", 63 0, L_0x55b48c2f6910;  alias, 1 drivers
v0x55b48c2b31c0_0 .net/s "wild_0", 63 0, L_0x55b48c2f6a50;  alias, 1 drivers
v0x55b48c2b3290_0 .net "x1", 31 0, L_0x55b48c2f6c70;  1 drivers
L_0x7f6758ee2258 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55b48c2b3350_0 .net "x1_projection", 63 0, L_0x7f6758ee2258;  1 drivers
E_0x55b48c2b1af0 .event negedge, v0x55b48c2a98f0_0;
L_0x55b48c2f6910 .concat [ 32 32 0 0], L_0x55b48c2f6e90, L_0x7f6758ee2180;
L_0x55b48c2f6a50 .concat [ 32 32 0 0], L_0x55b48c2f6c70, L_0x7f6758ee21c8;
L_0x55b48c2f6c70 .part L_0x7f6758ee2258, 32, 32;
S_0x55b48c2b2600 .scope begin, "InstructionRAM_blockRamFile" "InstructionRAM_blockRamFile" 13 40, 13 40 0, S_0x55b48c2b2370;
 .timescale -13 -13;
S_0x55b48c2b3500 .scope module, "InsParse" "Parser" 3 57, 5 29 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 6 "op"
    .port_info 2 /OUTPUT 6 "funct"
    .port_info 3 /OUTPUT 5 "rs"
    .port_info 4 /OUTPUT 5 "rt"
    .port_info 5 /OUTPUT 5 "rd"
    .port_info 6 /OUTPUT 5 "shamt"
    .port_info 7 /OUTPUT 16 "imm"
    .port_info 8 /OUTPUT 26 "jaddress"
v0x55b48c2b37b0_0 .net "funct", 5 0, L_0x55b48c2f7100;  alias, 1 drivers
v0x55b48c2b38e0_0 .net "imm", 15 0, L_0x55b48c2f7570;  alias, 1 drivers
v0x55b48c2b39c0_0 .net "in", 31 0, v0x55b48c2b1da0_0;  alias, 1 drivers
v0x55b48c2b3ab0_0 .net "jaddress", 25 0, L_0x55b48c2f7610;  alias, 1 drivers
v0x55b48c2b3b90_0 .net "op", 5 0, L_0x55b48c2f6fd0;  alias, 1 drivers
v0x55b48c2b3cf0_0 .net "rd", 4 0, L_0x55b48c2f72e0;  alias, 1 drivers
v0x55b48c2b3db0_0 .net "rs", 4 0, L_0x55b48c2f71a0;  alias, 1 drivers
v0x55b48c2b3e50_0 .net "rt", 4 0, L_0x55b48c2f7240;  alias, 1 drivers
v0x55b48c2b3f10_0 .net "shamt", 4 0, L_0x55b48c2f7490;  alias, 1 drivers
L_0x55b48c2f6fd0 .part v0x55b48c2b1da0_0, 26, 6;
L_0x55b48c2f7100 .part v0x55b48c2b1da0_0, 0, 6;
L_0x55b48c2f71a0 .part v0x55b48c2b1da0_0, 21, 5;
L_0x55b48c2f7240 .part v0x55b48c2b1da0_0, 16, 5;
L_0x55b48c2f72e0 .part v0x55b48c2b1da0_0, 11, 5;
L_0x55b48c2f7490 .part v0x55b48c2b1da0_0, 6, 5;
L_0x55b48c2f7570 .part v0x55b48c2b1da0_0, 0, 16;
L_0x55b48c2f7610 .part v0x55b48c2b1da0_0, 0, 26;
S_0x55b48c2b4160 .scope module, "JBSignal" "JBControl" 3 72, 6 1 0, S_0x55b48c297fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "Funct"
    .port_info 2 /INPUT 1 "equalFlag"
    .port_info 3 /OUTPUT 2 "JBFlag"
P_0x55b48c2b42e0 .param/l "BEQ" 0 6 8, C4<000100>;
P_0x55b48c2b4320 .param/l "BNE" 0 6 9, C4<000101>;
P_0x55b48c2b4360 .param/l "J" 0 6 6, C4<000010>;
P_0x55b48c2b43a0 .param/l "JAL" 0 6 7, C4<000011>;
P_0x55b48c2b43e0 .param/l "JR" 0 6 10, C4<001000>;
P_0x55b48c2b4420 .param/l "R_Type" 0 6 5, C4<000000>;
v0x55b48c2b4790_0 .net "Funct", 5 0, L_0x55b48c2f7100;  alias, 1 drivers
v0x55b48c2b4870_0 .var "JBFlag", 1 0;
v0x55b48c2b4950_0 .net "OP", 5 0, L_0x55b48c2f6fd0;  alias, 1 drivers
v0x55b48c2b49f0_0 .net "equalFlag", 0 0, L_0x55b48c2f8e40;  alias, 1 drivers
E_0x55b48c2b4730 .event edge, v0x55b48c2a6b60_0, v0x55b48c2a3f20_0, v0x55b48c2a69c0_0;
S_0x55b48c2b4b60 .scope module, "JumpAddr" "JumpMux" 3 73, 6 18 0, S_0x55b48c297fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "Funct"
    .port_info 2 /INPUT 26 "JRawAddr"
    .port_info 3 /INPUT 32 "PCPlus4"
    .port_info 4 /INPUT 32 "ReadData1"
    .port_info 5 /OUTPUT 32 "JAddr"
P_0x55b48c2ab730 .param/l "J" 0 6 23, C4<000010>;
P_0x55b48c2ab770 .param/l "JAL" 0 6 24, C4<000011>;
v0x55b48c2d6000_0 .net "Funct", 5 0, L_0x55b48c2f7100;  alias, 1 drivers
v0x55b48c2d6170_0 .var "JAddr", 31 0;
v0x55b48c2d6250_0 .net "JRawAddr", 25 0, L_0x55b48c2f7610;  alias, 1 drivers
v0x55b48c2d6320_0 .net "OP", 5 0, L_0x55b48c2f6fd0;  alias, 1 drivers
v0x55b48c2d6450_0 .net "PCPlus4", 31 0, v0x55b48c2b1f40_0;  alias, 1 drivers
v0x55b48c2d6510_0 .net "ReadData1", 31 0, L_0x55b48c2f8300;  alias, 1 drivers
E_0x55b48c2b4e70 .event edge, v0x55b48c2a6b60_0, v0x55b48c2a3780_0, v0x55b48c2b3ab0_0, v0x55b48c2a3fe0_0;
S_0x55b48c2d66d0 .scope module, "LC" "LinkControl" 3 75, 6 31 0, S_0x55b48c297fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /OUTPUT 1 "Link"
P_0x55b48c2d68a0 .param/l "JAL" 0 6 32, C4<000011>;
v0x55b48c2d6980_0 .net "Link", 0 0, L_0x55b48c2f9170;  alias, 1 drivers
v0x55b48c2d6a40_0 .net "OP", 5 0, L_0x55b48c2f6fd0;  alias, 1 drivers
L_0x7f6758ee2690 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x55b48c2d6ae0_0 .net/2u *"_s0", 5 0, L_0x7f6758ee2690;  1 drivers
v0x55b48c2d6ba0_0 .net *"_s2", 0 0, L_0x55b48c2f8f70;  1 drivers
L_0x7f6758ee26d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b48c2d6c60_0 .net/2u *"_s4", 0 0, L_0x7f6758ee26d8;  1 drivers
L_0x7f6758ee2720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b48c2d6d90_0 .net/2u *"_s6", 0 0, L_0x7f6758ee2720;  1 drivers
L_0x55b48c2f8f70 .cmp/eq 6, L_0x55b48c2f6fd0, L_0x7f6758ee2690;
L_0x55b48c2f9170 .functor MUXZ 1, L_0x7f6758ee2720, L_0x7f6758ee26d8, L_0x55b48c2f8f70, C4<>;
S_0x55b48c2d6ed0 .scope module, "LinkResultMux" "Mux2x32" 3 106, 9 7 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
L_0x7f6758ee2f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b48c2fc120 .functor XNOR 1, v0x55b48c2d8c20_0, L_0x7f6758ee2f00, C4<0>, C4<0>;
L_0x7f6758ee2f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b48c2fc220 .functor XNOR 1, v0x55b48c2d8c20_0, L_0x7f6758ee2f48, C4<0>, C4<0>;
v0x55b48c2d70a0_0 .net/2u *"_s0", 0 0, L_0x7f6758ee2f00;  1 drivers
v0x55b48c2d7180_0 .net *"_s10", 31 0, L_0x55b48c2fc2e0;  1 drivers
v0x55b48c2d7260_0 .net *"_s2", 0 0, L_0x55b48c2fc120;  1 drivers
v0x55b48c2d7330_0 .net/2u *"_s4", 0 0, L_0x7f6758ee2f48;  1 drivers
v0x55b48c2d7410_0 .net *"_s6", 0 0, L_0x55b48c2fc220;  1 drivers
L_0x7f6758ee2f90 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55b48c2d7520_0 .net *"_s8", 31 0, L_0x7f6758ee2f90;  1 drivers
v0x55b48c2d7600_0 .net "in1", 31 0, L_0x55b48c2fbfe0;  alias, 1 drivers
v0x55b48c2d76e0_0 .net "in2", 31 0, v0x55b48c2d9130_0;  alias, 1 drivers
v0x55b48c2d77c0_0 .net "out", 31 0, L_0x55b48c2fc420;  alias, 1 drivers
v0x55b48c2d79a0_0 .net "signal", 0 0, v0x55b48c2d8c20_0;  alias, 1 drivers
L_0x55b48c2fc2e0 .functor MUXZ 32, L_0x7f6758ee2f90, v0x55b48c2d9130_0, L_0x55b48c2fc220, C4<>;
L_0x55b48c2fc420 .functor MUXZ 32, L_0x55b48c2fc2e0, L_0x55b48c2fbfe0, L_0x55b48c2fc120, C4<>;
S_0x55b48c2d7ae0 .scope module, "LinkWriteRegMux" "Mux2x5" 3 107, 9 1 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 5 "in2"
    .port_info 3 /OUTPUT 5 "out"
L_0x7f6758ee2fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b48c2fc5f0 .functor XNOR 1, v0x55b48c2d8c20_0, L_0x7f6758ee2fd8, C4<0>, C4<0>;
L_0x7f6758ee3020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b48c2fc660 .functor XNOR 1, v0x55b48c2d8c20_0, L_0x7f6758ee3020, C4<0>, C4<0>;
v0x55b48c2d7c60_0 .net/2u *"_s0", 0 0, L_0x7f6758ee2fd8;  1 drivers
v0x55b48c2d7d60_0 .net *"_s10", 4 0, L_0x55b48c2fc720;  1 drivers
v0x55b48c2d7e40_0 .net *"_s2", 0 0, L_0x55b48c2fc5f0;  1 drivers
v0x55b48c2d7f10_0 .net/2u *"_s4", 0 0, L_0x7f6758ee3020;  1 drivers
v0x55b48c2d7ff0_0 .net *"_s6", 0 0, L_0x55b48c2fc660;  1 drivers
L_0x7f6758ee3068 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v0x55b48c2d80b0_0 .net *"_s8", 4 0, L_0x7f6758ee3068;  1 drivers
v0x55b48c2d8190_0 .net "in1", 4 0, v0x55b48c2d95d0_0;  alias, 1 drivers
L_0x7f6758ee30b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55b48c2d8270_0 .net "in2", 4 0, L_0x7f6758ee30b0;  1 drivers
v0x55b48c2d8350_0 .net "out", 4 0, L_0x55b48c2fc860;  alias, 1 drivers
v0x55b48c2d84a0_0 .net "signal", 0 0, v0x55b48c2d8c20_0;  alias, 1 drivers
L_0x55b48c2fc720 .functor MUXZ 5, L_0x7f6758ee3068, L_0x7f6758ee30b0, L_0x55b48c2fc660, C4<>;
L_0x55b48c2fc860 .functor MUXZ 5, L_0x55b48c2fc720, v0x55b48c2d95d0_0, L_0x55b48c2fc5f0, C4<>;
S_0x55b48c2d85e0 .scope module, "MEM_RB_Register" "Mem_RB_Reg" 3 98, 14 1 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWriteM"
    .port_info 2 /INPUT 1 "MemtoRegM"
    .port_info 3 /INPUT 5 "WriteRegM"
    .port_info 4 /INPUT 32 "RD"
    .port_info 5 /INPUT 32 "ALUOutM"
    .port_info 6 /INPUT 1 "LinkM"
    .port_info 7 /INPUT 32 "MEM_PCPlus4"
    .port_info 8 /INPUT 32 "MEM_Instr"
    .port_info 9 /OUTPUT 1 "RegWriteW"
    .port_info 10 /OUTPUT 1 "MemtoRegW"
    .port_info 11 /OUTPUT 5 "WriteRegW"
    .port_info 12 /OUTPUT 32 "ReadDataW"
    .port_info 13 /OUTPUT 32 "ALUOutW"
    .port_info 14 /OUTPUT 1 "LinkW"
    .port_info 15 /OUTPUT 32 "RB_PCPlus4"
    .port_info 16 /OUTPUT 32 "RB_Instr"
v0x55b48c2d8990_0 .net "ALUOutM", 31 0, v0x55b48c2a8eb0_0;  alias, 1 drivers
v0x55b48c2d8a70_0 .var "ALUOutW", 31 0;
v0x55b48c2d8b50_0 .net "LinkM", 0 0, v0x55b48c2a9070_0;  alias, 1 drivers
v0x55b48c2d8c20_0 .var "LinkW", 0 0;
v0x55b48c2d8d10_0 .net "MEM_Instr", 31 0, v0x55b48c2a8f90_0;  alias, 1 drivers
v0x55b48c2d8e00_0 .net "MEM_PCPlus4", 31 0, v0x55b48c2a9130_0;  alias, 1 drivers
v0x55b48c2d8ea0_0 .net "MemtoRegM", 0 0, v0x55b48c2a9510_0;  alias, 1 drivers
v0x55b48c2d8f40_0 .var "MemtoRegW", 0 0;
v0x55b48c2d8fe0_0 .var "RB_Instr", 31 0;
v0x55b48c2d9130_0 .var "RB_PCPlus4", 31 0;
v0x55b48c2d9220_0 .net "RD", 31 0, v0x55b48c2d9f00_0;  alias, 1 drivers
v0x55b48c2d92e0_0 .var "ReadDataW", 31 0;
v0x55b48c2d93c0_0 .net "RegWriteM", 0 0, v0x55b48c2a96b0_0;  alias, 1 drivers
v0x55b48c2d9460_0 .var "RegWriteW", 0 0;
v0x55b48c2d9530_0 .net "WriteRegM", 4 0, v0x55b48c2a9820_0;  alias, 1 drivers
v0x55b48c2d95d0_0 .var "WriteRegW", 4 0;
v0x55b48c2d96c0_0 .net "clk", 0 0, v0x55b48c2e5d80_0;  alias, 1 drivers
S_0x55b48c2d9b00 .scope module, "MainRAM" "MainMemory" 3 97, 15 7 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /INPUT 32 "FETCH_ADDRESS"
    .port_info 4 /INPUT 65 "EDIT_SERIAL"
    .port_info 5 /OUTPUT 32 "DATA"
v0x55b48c2d9f00_0 .var "DATA", 31 0;
v0x55b48c2da010 .array "DATA_RAM", 511 0, 31 0;
v0x55b48c2da0b0_0 .net "EDIT_SERIAL", 64 0, L_0x55b48c2fbb80;  1 drivers
L_0x7f6758ee2d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b48c2da1a0_0 .net "ENABLE", 0 0, L_0x7f6758ee2d50;  1 drivers
v0x55b48c2da260_0 .net "FETCH_ADDRESS", 31 0, L_0x55b48c2fb7d0;  1 drivers
L_0x7f6758ee2d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b48c2da390_0 .net "RESET", 0 0, L_0x7f6758ee2d08;  1 drivers
L_0x7f6758ee2ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b48c2da450_0 .net/2u *"_s0", 31 0, L_0x7f6758ee2ba0;  1 drivers
L_0x7f6758ee2c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b48c2da530_0 .net/2u *"_s14", 31 0, L_0x7f6758ee2c78;  1 drivers
v0x55b48c2da610_0 .net *"_s21", 0 0, L_0x55b48c2fb460;  1 drivers
L_0x7f6758ee2cc0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55b48c2da6f0_0 .net *"_s22", 63 0, L_0x7f6758ee2cc0;  1 drivers
v0x55b48c2da7d0_0 .net *"_s5", 0 0, L_0x55b48c2faed0;  1 drivers
L_0x7f6758ee2be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b48c2da8b0_0 .net/2u *"_s6", 0 0, L_0x7f6758ee2be8;  1 drivers
L_0x7f6758ee2c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b48c2da990_0 .net/2u *"_s8", 0 0, L_0x7f6758ee2c30;  1 drivers
v0x55b48c2daa70_0 .net "a1", 63 0, L_0x55b48c2fb330;  1 drivers
v0x55b48c2dab50_0 .net "c$app_arg", 0 0, L_0x55b48c2faf70;  1 drivers
v0x55b48c2dac10_0 .net "c$i", 31 0, L_0x55b48c2fb100;  1 drivers
v0x55b48c2dacf0_0 .net/s "c$wild_app_arg", 63 0, L_0x55b48c2fad90;  1 drivers
v0x55b48c2daee0_0 .net/s "c$wild_app_arg_0", 63 0, L_0x55b48c2fb1a0;  1 drivers
v0x55b48c2dafc0_0 .net "clk", 0 0, v0x55b48c2e5d80_0;  alias, 1 drivers
v0x55b48c2db060_0 .net "ds", 63 0, L_0x55b48c2fb500;  1 drivers
v0x55b48c2db140_0 .var/i "i", 31 0;
v0x55b48c2db220_0 .var "ram_init", 16383 0;
v0x55b48c2db300_0 .net/s "wild", 63 0, L_0x55b48c2fad90;  alias, 1 drivers
v0x55b48c2db3c0_0 .net/s "wild_0", 63 0, L_0x55b48c2fb1a0;  alias, 1 drivers
L_0x55b48c2fad90 .concat [ 32 32 0 0], L_0x55b48c2fb7d0, L_0x7f6758ee2ba0;
L_0x55b48c2faed0 .part L_0x55b48c2fbb80, 64, 1;
L_0x55b48c2faf70 .functor MUXZ 1, L_0x7f6758ee2c30, L_0x7f6758ee2be8, L_0x55b48c2faed0, C4<>;
L_0x55b48c2fb100 .part L_0x55b48c2fb500, 32, 32;
L_0x55b48c2fb1a0 .concat [ 32 32 0 0], L_0x55b48c2fb100, L_0x7f6758ee2c78;
L_0x55b48c2fb330 .part L_0x55b48c2fbb80, 0, 64;
L_0x55b48c2fb460 .part L_0x55b48c2fbb80, 64, 1;
L_0x55b48c2fb500 .functor MUXZ 64, L_0x7f6758ee2cc0, L_0x55b48c2fb330, L_0x55b48c2fb460, C4<>;
S_0x55b48c2d9d60 .scope begin, "DATA_blockRam" "DATA_blockRam" 15 53, 15 53 0, S_0x55b48c2d9b00;
 .timescale -13 -13;
S_0x55b48c2db570 .scope module, "PCAdder" "Add" 3 49, 5 1 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
v0x55b48c2db760_0 .net/s "in1", 31 0, v0x55b48c2dbe90_0;  alias, 1 drivers
L_0x7f6758ee2138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b48c2db860_0 .net/s "in2", 31 0, L_0x7f6758ee2138;  1 drivers
v0x55b48c2db940_0 .net "out", 31 0, L_0x55b48c2f67b0;  alias, 1 drivers
L_0x55b48c2f67b0 .arith/sum 32, v0x55b48c2dbe90_0, L_0x7f6758ee2138;
S_0x55b48c2dbaa0 .scope module, "PCHolder" "PCReg" 3 48, 16 1 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "rawPC"
    .port_info 1 /OUTPUT 32 "outPC"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "PC_Stall"
v0x55b48c2dbd20_0 .net "PC_Stall", 0 0, v0x55b48c2a8340_0;  alias, 1 drivers
v0x55b48c2dbdf0_0 .net "clk", 0 0, v0x55b48c2e5d80_0;  alias, 1 drivers
v0x55b48c2dbe90_0 .var "outPC", 31 0;
v0x55b48c2dbf90_0 .net "rawPC", 31 0, L_0x55b48c2f65a0;  alias, 1 drivers
v0x55b48c2dc030_0 .net "reset", 0 0, v0x55b48c2e5ec0_0;  alias, 1 drivers
S_0x55b48c2dc1d0 .scope module, "PCMux" "Mux3x32" 3 47, 9 13 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f6758ee2018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b48c2dc420_0 .net/2u *"_s0", 1 0, L_0x7f6758ee2018;  1 drivers
v0x55b48c2dc520_0 .net *"_s10", 0 0, L_0x55b48c2e6220;  1 drivers
L_0x7f6758ee20f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55b48c2dc5e0_0 .net *"_s12", 31 0, L_0x7f6758ee20f0;  1 drivers
v0x55b48c2dc6d0_0 .net *"_s14", 31 0, L_0x55b48c2f6320;  1 drivers
v0x55b48c2dc7b0_0 .net *"_s16", 31 0, L_0x55b48c2f6460;  1 drivers
v0x55b48c2dc8e0_0 .net *"_s2", 0 0, L_0x55b48c2e6000;  1 drivers
L_0x7f6758ee2060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55b48c2dc9a0_0 .net/2u *"_s4", 1 0, L_0x7f6758ee2060;  1 drivers
v0x55b48c2dca80_0 .net *"_s6", 0 0, L_0x55b48c2e60f0;  1 drivers
L_0x7f6758ee20a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55b48c2dcb40_0 .net/2u *"_s8", 1 0, L_0x7f6758ee20a8;  1 drivers
v0x55b48c2dcc20_0 .net "in1", 31 0, L_0x55b48c2f67b0;  alias, 1 drivers
v0x55b48c2dcce0_0 .net "in2", 31 0, L_0x55b48c2f7c50;  alias, 1 drivers
v0x55b48c2dcda0_0 .net "in3", 31 0, v0x55b48c2d6170_0;  alias, 1 drivers
v0x55b48c2dce40_0 .net "out", 31 0, L_0x55b48c2f65a0;  alias, 1 drivers
v0x55b48c2dcf10_0 .net "signal", 1 0, v0x55b48c2b4870_0;  alias, 1 drivers
L_0x55b48c2e6000 .cmp/eq 2, v0x55b48c2b4870_0, L_0x7f6758ee2018;
L_0x55b48c2e60f0 .cmp/eq 2, v0x55b48c2b4870_0, L_0x7f6758ee2060;
L_0x55b48c2e6220 .cmp/eq 2, v0x55b48c2b4870_0, L_0x7f6758ee20a8;
L_0x55b48c2f6320 .functor MUXZ 32, L_0x7f6758ee20f0, v0x55b48c2d6170_0, L_0x55b48c2e6220, C4<>;
L_0x55b48c2f6460 .functor MUXZ 32, L_0x55b48c2f6320, L_0x55b48c2f7c50, L_0x55b48c2e60f0, C4<>;
L_0x55b48c2f65a0 .functor MUXZ 32, L_0x55b48c2f6460, L_0x55b48c2f67b0, L_0x55b48c2e6000, C4<>;
S_0x55b48c2dd090 .scope module, "RBMux" "Mux2x32" 3 105, 9 7 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
L_0x7f6758ee2e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b48c2facd0 .functor XNOR 1, v0x55b48c2d8f40_0, L_0x7f6758ee2e28, C4<0>, C4<0>;
L_0x7f6758ee2e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b48c2fbda0 .functor XNOR 1, v0x55b48c2d8f40_0, L_0x7f6758ee2e70, C4<0>, C4<0>;
v0x55b48c2dd260_0 .net/2u *"_s0", 0 0, L_0x7f6758ee2e28;  1 drivers
v0x55b48c2dd360_0 .net *"_s10", 31 0, L_0x55b48c2fbea0;  1 drivers
v0x55b48c2dd440_0 .net *"_s2", 0 0, L_0x55b48c2facd0;  1 drivers
v0x55b48c2dd510_0 .net/2u *"_s4", 0 0, L_0x7f6758ee2e70;  1 drivers
v0x55b48c2dd5f0_0 .net *"_s6", 0 0, L_0x55b48c2fbda0;  1 drivers
L_0x7f6758ee2eb8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55b48c2dd700_0 .net *"_s8", 31 0, L_0x7f6758ee2eb8;  1 drivers
v0x55b48c2dd7e0_0 .net "in1", 31 0, v0x55b48c2d8a70_0;  alias, 1 drivers
v0x55b48c2dd8a0_0 .net "in2", 31 0, v0x55b48c2d92e0_0;  alias, 1 drivers
v0x55b48c2dd970_0 .net "out", 31 0, L_0x55b48c2fbfe0;  alias, 1 drivers
v0x55b48c2ddad0_0 .net "signal", 0 0, v0x55b48c2d8f40_0;  alias, 1 drivers
L_0x55b48c2fbea0 .functor MUXZ 32, L_0x7f6758ee2eb8, v0x55b48c2d92e0_0, L_0x55b48c2fbda0, C4<>;
L_0x55b48c2fbfe0 .functor MUXZ 32, L_0x55b48c2fbea0, v0x55b48c2d8a70_0, L_0x55b48c2facd0, C4<>;
S_0x55b48c2ddc10 .scope module, "RF" "RegisterFile" 3 58, 17 1 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 5 "RD1"
    .port_info 3 /INPUT 5 "RD2"
    .port_info 4 /INPUT 5 "WriteReg"
    .port_info 5 /INPUT 32 "WriteData"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /OUTPUT 32 "ReadData1"
    .port_info 8 /OUTPUT 32 "ReadData2"
v0x55b48c2ddec0_0 .net "RD1", 4 0, L_0x55b48c2f71a0;  alias, 1 drivers
v0x55b48c2de030_0 .net "RD2", 4 0, L_0x55b48c2f7240;  alias, 1 drivers
v0x55b48c2de180_0 .var "ReadData1", 31 0;
v0x55b48c2de220_0 .var "ReadData2", 31 0;
v0x55b48c2de2e0_0 .net "RegWrite", 0 0, v0x55b48c2d9460_0;  alias, 1 drivers
v0x55b48c2de420_0 .net "WriteData", 31 0, L_0x55b48c2fc420;  alias, 1 drivers
v0x55b48c2de4e0_0 .net "WriteReg", 4 0, L_0x55b48c2fc860;  alias, 1 drivers
v0x55b48c2de5f0_0 .net "clk", 0 0, v0x55b48c2e5d80_0;  alias, 1 drivers
v0x55b48c2de690 .array "memory", 31 0, 31 0;
v0x55b48c2de7e0_0 .net "reset", 0 0, v0x55b48c2e5ec0_0;  alias, 1 drivers
S_0x55b48c2de9f0 .scope module, "RegDstMux" "Mux2x5" 3 85, 9 1 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 5 "in2"
    .port_info 3 /OUTPUT 5 "out"
L_0x7f6758ee2768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b48c2f6850 .functor XNOR 1, v0x55b48c2b09c0_0, L_0x7f6758ee2768, C4<0>, C4<0>;
L_0x7f6758ee27b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b48c2f9350 .functor XNOR 1, v0x55b48c2b09c0_0, L_0x7f6758ee27b0, C4<0>, C4<0>;
v0x55b48c2debe0_0 .net/2u *"_s0", 0 0, L_0x7f6758ee2768;  1 drivers
v0x55b48c2dece0_0 .net *"_s10", 4 0, L_0x55b48c2f93c0;  1 drivers
v0x55b48c2dedc0_0 .net *"_s2", 0 0, L_0x55b48c2f6850;  1 drivers
v0x55b48c2dee60_0 .net/2u *"_s4", 0 0, L_0x7f6758ee27b0;  1 drivers
v0x55b48c2def40_0 .net *"_s6", 0 0, L_0x55b48c2f9350;  1 drivers
L_0x7f6758ee27f8 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v0x55b48c2df050_0 .net *"_s8", 4 0, L_0x7f6758ee27f8;  1 drivers
v0x55b48c2df130_0 .net "in1", 4 0, v0x55b48c2b0ea0_0;  alias, 1 drivers
v0x55b48c2df1f0_0 .net "in2", 4 0, v0x55b48c2b03d0_0;  alias, 1 drivers
v0x55b48c2df300_0 .net "out", 4 0, L_0x55b48c2f9590;  alias, 1 drivers
v0x55b48c2df450_0 .net "signal", 0 0, v0x55b48c2b09c0_0;  alias, 1 drivers
L_0x55b48c2f93c0 .functor MUXZ 5, L_0x7f6758ee27f8, v0x55b48c2b03d0_0, L_0x55b48c2f9350, C4<>;
L_0x55b48c2f9590 .functor MUXZ 5, L_0x55b48c2f93c0, v0x55b48c2b0ea0_0, L_0x55b48c2f6850, C4<>;
S_0x55b48c2df530 .scope module, "Shift" "ShiftLeftBy2" 3 61, 5 13 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x55b48c2df6d0_0 .net *"_s2", 29 0, L_0x55b48c2f7b10;  1 drivers
L_0x7f6758ee2378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b48c2df7d0_0 .net *"_s4", 1 0, L_0x7f6758ee2378;  1 drivers
v0x55b48c2df8b0_0 .net "in", 31 0, L_0x55b48c2f7a70;  alias, 1 drivers
v0x55b48c2df950_0 .net "out", 31 0, L_0x55b48c2f7bb0;  alias, 1 drivers
L_0x55b48c2f7b10 .part L_0x55b48c2f7a70, 0, 30;
L_0x55b48c2f7bb0 .concat [ 2 30 0 0], L_0x7f6758ee2378, L_0x55b48c2f7b10;
S_0x55b48c2dfa30 .scope module, "SignExtension" "SignExt" 3 60, 5 19 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x55b48c2dfc40_0 .net *"_s1", 0 0, L_0x55b48c2f7700;  1 drivers
v0x55b48c2dfd40_0 .net *"_s2", 15 0, L_0x55b48c2f77a0;  1 drivers
v0x55b48c2dfe20_0 .net "in", 15 0, L_0x55b48c2f7570;  alias, 1 drivers
v0x55b48c2dfef0_0 .net "out", 31 0, L_0x55b48c2f7a70;  alias, 1 drivers
L_0x55b48c2f7700 .part L_0x55b48c2f7570, 15, 1;
LS_0x55b48c2f77a0_0_0 .concat [ 1 1 1 1], L_0x55b48c2f7700, L_0x55b48c2f7700, L_0x55b48c2f7700, L_0x55b48c2f7700;
LS_0x55b48c2f77a0_0_4 .concat [ 1 1 1 1], L_0x55b48c2f7700, L_0x55b48c2f7700, L_0x55b48c2f7700, L_0x55b48c2f7700;
LS_0x55b48c2f77a0_0_8 .concat [ 1 1 1 1], L_0x55b48c2f7700, L_0x55b48c2f7700, L_0x55b48c2f7700, L_0x55b48c2f7700;
LS_0x55b48c2f77a0_0_12 .concat [ 1 1 1 1], L_0x55b48c2f7700, L_0x55b48c2f7700, L_0x55b48c2f7700, L_0x55b48c2f7700;
L_0x55b48c2f77a0 .concat [ 4 4 4 4], LS_0x55b48c2f77a0_0_0, LS_0x55b48c2f77a0_0_4, LS_0x55b48c2f77a0_0_8, LS_0x55b48c2f77a0_0_12;
L_0x55b48c2f7a70 .concat [ 16 16 0 0], L_0x55b48c2f7570, L_0x55b48c2f77a0;
S_0x55b48c2e0040 .scope module, "StopOrNot" "StopControl" 3 51, 5 7 0, S_0x55b48c297fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "stop"
v0x55b48c2e02d0_0 .net "instr", 31 0, v0x55b48c2b27f0_0;  alias, 1 drivers
v0x55b48c2e0400_0 .var "stop", 0 0;
E_0x55b48c2e0250 .event edge, v0x55b48c2b1ea0_0;
    .scope S_0x55b48c2ae320;
T_0 ;
    %wait E_0x55b48c2bea20;
    %load/vec4 v0x55b48c2aec10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55b48c2aec10_0;
    %load/vec4 v0x55b48c2ae810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b48c2ae700_0;
    %and;
    %load/vec4 v0x55b48c2ae810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55b48c2ae640_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b48c2aecb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b48c2aec10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55b48c2aec10_0;
    %load/vec4 v0x55b48c2af050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b48c2aefb0_0;
    %and;
    %load/vec4 v0x55b48c2af050_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b48c2aecb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b48c2aecb0_0, 0;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0x55b48c2aee10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55b48c2aee10_0;
    %load/vec4 v0x55b48c2ae810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b48c2ae700_0;
    %and;
    %load/vec4 v0x55b48c2ae810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55b48c2ae640_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b48c2aeee0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55b48c2aee10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55b48c2aee10_0;
    %load/vec4 v0x55b48c2af050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b48c2aefb0_0;
    %and;
    %load/vec4 v0x55b48c2af050_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b48c2aeee0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b48c2aeee0_0, 0;
T_0.7 ;
T_0.5 ;
    %load/vec4 v0x55b48c2ae900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55b48c2ae900_0;
    %load/vec4 v0x55b48c2ae810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b48c2ae700_0;
    %and;
    %load/vec4 v0x55b48c2ae810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55b48c2ae640_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b48c2ae9c0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x55b48c2ae900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55b48c2ae900_0;
    %load/vec4 v0x55b48c2af050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b48c2aefb0_0;
    %and;
    %load/vec4 v0x55b48c2af050_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b48c2ae9c0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b48c2ae9c0_0, 0;
T_0.11 ;
T_0.9 ;
    %load/vec4 v0x55b48c2aead0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55b48c2aead0_0;
    %load/vec4 v0x55b48c2ae810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b48c2ae700_0;
    %and;
    %load/vec4 v0x55b48c2ae810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55b48c2ae640_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b48c2aeb70_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x55b48c2aead0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55b48c2aead0_0;
    %load/vec4 v0x55b48c2af050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b48c2aefb0_0;
    %and;
    %load/vec4 v0x55b48c2af050_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b48c2aeb70_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b48c2aeb70_0, 0;
T_0.15 ;
T_0.13 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b48c2a6e80;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a8340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a81e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a76a0_0, 0;
    %end;
    .thread T_1;
    .scope S_0x55b48c2a6e80;
T_2 ;
    %wait E_0x55b48c168f00;
    %load/vec4 v0x55b48c2a7a70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2a7bf0_0;
    %load/vec4 v0x55b48c2a8040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2a8040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55b48c2a7bf0_0;
    %load/vec4 v0x55b48c2a8100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2a82a0_0;
    %inv;
    %and;
    %load/vec4 v0x55b48c2a8100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a8340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a76a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a7e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a81e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55b48c2a7fa0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2a7fa0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55b48c2a7fa0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2a7ee0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %load/vec4 v0x55b48c2a7b10_0;
    %load/vec4 v0x55b48c2a8040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2a7b10_0;
    %load/vec4 v0x55b48c2a8100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2a82a0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x55b48c2a7cd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b48c2a78a0_0;
    %load/vec4 v0x55b48c2a8040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2a78a0_0;
    %load/vec4 v0x55b48c2a8100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2a82a0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x55b48c2a7800_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b48c2a7760_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a8340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a76a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a7e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a81e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55b48c2a7fa0_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55b48c2a7fa0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55b48c2a7fa0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2a7ee0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55b48c2a7fa0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2a7980_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x55b48c2a7fa0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2a7980_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.4, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a8340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a76a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a7e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a81e0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a8340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a76a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a7e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a81e0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b48c2dbaa0;
T_3 ;
    %wait E_0x55b48c2be9e0;
    %load/vec4 v0x55b48c2dbd20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_3.0, 6;
    %load/vec4 v0x55b48c2dc030_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55b48c2dbf90_0;
    %assign/vec4 v0x55b48c2dbe90_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 4294967292, 0, 32;
    %assign/vec4 v0x55b48c2dbe90_0, 0;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b48c2b2370;
T_4 ;
    %vpi_call 13 37 "$readmemb", "test_code.txt", v0x55b48c2b2b10 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55b48c2b2370;
T_5 ;
    %wait E_0x55b48c2b1af0;
    %fork t_1, S_0x55b48c2b2600;
    %jmp t_0;
    .scope S_0x55b48c2b2600;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55b48c2b2990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55b48c2b28d0_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x55b48c2b31c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2b2b10, 0, 4;
T_5.0 ;
    %load/vec4 v0x55b48c2b2990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %ix/getv/s 4, v0x55b48c2b3100_0;
    %load/vec4a v0x55b48c2b2b10, 4;
    %assign/vec4 v0x55b48c2b27f0_0, 0;
T_5.2 ;
    %end;
    .scope S_0x55b48c2b2370;
t_0 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b48c2e0040;
T_6 ;
    %wait E_0x55b48c2e0250;
    %load/vec4 v0x55b48c2e02d0_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x55b48c2e0400_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55b48c2b1920;
T_7 ;
    %wait E_0x55b48c2be9e0;
    %load/vec4 v0x55b48c2b1cd0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.0, 6;
    %load/vec4 v0x55b48c2b1be0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x55b48c2b2080_0;
    %assign/vec4 v0x55b48c2b1f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b48c2b1da0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55b48c2b2080_0;
    %assign/vec4 v0x55b48c2b1f40_0, 0;
    %load/vec4 v0x55b48c2b1ea0_0;
    %assign/vec4 v0x55b48c2b1da0_0, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b48c2ddc10;
T_8 ;
    %wait E_0x55b48c2be9e0;
    %load/vec4 v0x55b48c2de7e0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_8.0, 6;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
T_8.0 ;
    %delay 2, 0;
    %load/vec4 v0x55b48c2de2e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x55b48c2de420_0;
    %load/vec4 v0x55b48c2de4e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2de690, 0, 4;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b48c2ddc10;
T_9 ;
    %wait E_0x55b48c2b1af0;
    %load/vec4 v0x55b48c2ddec0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55b48c2de690, 4;
    %assign/vec4 v0x55b48c2de180_0, 0;
    %load/vec4 v0x55b48c2de030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55b48c2de690, 4;
    %assign/vec4 v0x55b48c2de220_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55b48c2a4270;
T_10 ;
    %wait E_0x55b48c168450;
    %load/vec4 v0x55b48c2a6c40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55b48c2a4270;
T_11 ;
    %wait E_0x55b48c169220;
    %load/vec4 v0x55b48c2a65b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55b48c2a6b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %jmp T_11.13;
T_11.2 ;
    %load/vec4 v0x55b48c2a69c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.27, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %jmp T_11.30;
T_11.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.30;
T_11.30 ;
    %pop/vec4 1;
    %jmp T_11.13;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.13;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.13;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %jmp T_11.13;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.13;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.13;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.13;
T_11.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.13;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.13;
T_11.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b48c2a6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b48c2a6840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b48c2a6aa0_0, 0;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55b48c2b4160;
T_12 ;
    %wait E_0x55b48c2b4730;
    %load/vec4 v0x55b48c2b4950_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2b49f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55b48c2b4950_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2b49f0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.0, 9;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b48c2b4870_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55b48c2b4950_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55b48c2b4950_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55b48c2b4950_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b48c2b4790_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.2, 9;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b48c2b4870_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b48c2b4870_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55b48c2b4b60;
T_13 ;
    %wait E_0x55b48c2b4e70;
    %load/vec4 v0x55b48c2d6320_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55b48c2d6320_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55b48c2d6450_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55b48c2d6250_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55b48c2d6170_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55b48c2d6510_0;
    %assign/vec4 v0x55b48c2d6170_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55b48c2af2d0;
T_14 ;
    %wait E_0x55b48c2be9e0;
    %load/vec4 v0x55b48c2b0a60_0;
    %assign/vec4 v0x55b48c2b0b30_0, 0;
    %load/vec4 v0x55b48c2b0050_0;
    %assign/vec4 v0x55b48c2b0120_0, 0;
    %load/vec4 v0x55b48c2afe20_0;
    %assign/vec4 v0x55b48c2aff80_0, 0;
    %load/vec4 v0x55b48c2af950_0;
    %assign/vec4 v0x55b48c2afa50_0, 0;
    %load/vec4 v0x55b48c2b08f0_0;
    %assign/vec4 v0x55b48c2b09c0_0, 0;
    %load/vec4 v0x55b48c2af770_0;
    %assign/vec4 v0x55b48c2af880_0, 0;
    %load/vec4 v0x55b48c2b0c20_0;
    %assign/vec4 v0x55b48c2b0d10_0, 0;
    %load/vec4 v0x55b48c2b0db0_0;
    %assign/vec4 v0x55b48c2b0ea0_0, 0;
    %load/vec4 v0x55b48c2b0330_0;
    %assign/vec4 v0x55b48c2b03d0_0, 0;
    %load/vec4 v0x55b48c2b0f90_0;
    %assign/vec4 v0x55b48c2b1050_0, 0;
    %load/vec4 v0x55b48c2b04a0_0;
    %assign/vec4 v0x55b48c2b0680_0, 0;
    %load/vec4 v0x55b48c2b0750_0;
    %assign/vec4 v0x55b48c2b0820_0, 0;
    %load/vec4 v0x55b48c2b1110_0;
    %assign/vec4 v0x55b48c2b11d0_0, 0;
    %load/vec4 v0x55b48c2b01c0_0;
    %assign/vec4 v0x55b48c2b0260_0, 0;
    %load/vec4 v0x55b48c2afcb0_0;
    %assign/vec4 v0x55b48c2afd50_0, 0;
    %load/vec4 v0x55b48c2afb20_0;
    %assign/vec4 v0x55b48c2afc10_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55b48c25e310;
T_15 ;
    %wait E_0x55b48c169490;
    %load/vec4 v0x55b48c26b9b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %jmp T_15.13;
T_15.0 ;
    %load/vec4 v0x55b48c2b7560_0;
    %load/vec4 v0x55b48c262eb0_0;
    %add;
    %assign/vec4 v0x55b48c199280_0, 0;
    %jmp T_15.13;
T_15.1 ;
    %load/vec4 v0x55b48c2b7560_0;
    %load/vec4 v0x55b48c262eb0_0;
    %and;
    %assign/vec4 v0x55b48c199280_0, 0;
    %jmp T_15.13;
T_15.2 ;
    %load/vec4 v0x55b48c2b7560_0;
    %load/vec4 v0x55b48c262eb0_0;
    %or;
    %assign/vec4 v0x55b48c199280_0, 0;
    %jmp T_15.13;
T_15.3 ;
    %load/vec4 v0x55b48c2b7560_0;
    %load/vec4 v0x55b48c288d90_0;
    %add;
    %assign/vec4 v0x55b48c199280_0, 0;
    %jmp T_15.13;
T_15.4 ;
    %load/vec4 v0x55b48c262eb0_0;
    %ix/getv 4, v0x55b48c2a3410_0;
    %shiftl 4;
    %assign/vec4 v0x55b48c199280_0, 0;
    %jmp T_15.13;
T_15.5 ;
    %load/vec4 v0x55b48c262eb0_0;
    %load/vec4 v0x55b48c2b7560_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x55b48c199280_0, 0;
    %jmp T_15.13;
T_15.6 ;
    %load/vec4 v0x55b48c262eb0_0;
    %ix/getv 4, v0x55b48c2a3410_0;
    %shiftr 4;
    %assign/vec4 v0x55b48c199280_0, 0;
    %jmp T_15.13;
T_15.7 ;
    %load/vec4 v0x55b48c262eb0_0;
    %load/vec4 v0x55b48c2b7560_0;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x55b48c199280_0, 0;
    %jmp T_15.13;
T_15.8 ;
    %load/vec4 v0x55b48c262eb0_0;
    %ix/getv 4, v0x55b48c2a3410_0;
    %shiftr/s 4;
    %assign/vec4 v0x55b48c199280_0, 0;
    %jmp T_15.13;
T_15.9 ;
    %load/vec4 v0x55b48c262eb0_0;
    %load/vec4 v0x55b48c2b7560_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x55b48c199280_0, 0;
    %jmp T_15.13;
T_15.10 ;
    %load/vec4 v0x55b48c2b7560_0;
    %load/vec4 v0x55b48c262eb0_0;
    %cmp/s;
    %jmp/0xz  T_15.14, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55b48c199280_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b48c199280_0, 0;
T_15.15 ;
    %jmp T_15.13;
T_15.11 ;
    %load/vec4 v0x55b48c2b7560_0;
    %load/vec4 v0x55b48c262eb0_0;
    %or;
    %inv;
    %assign/vec4 v0x55b48c199280_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x55b48c2b7560_0;
    %load/vec4 v0x55b48c262eb0_0;
    %xor;
    %assign/vec4 v0x55b48c199280_0, 0;
    %jmp T_15.13;
T_15.13 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55b48c2a8600;
T_16 ;
    %wait E_0x55b48c2be9e0;
    %load/vec4 v0x55b48c2a95e0_0;
    %assign/vec4 v0x55b48c2a96b0_0, 0;
    %load/vec4 v0x55b48c2a9470_0;
    %assign/vec4 v0x55b48c2a9510_0, 0;
    %load/vec4 v0x55b48c2a92f0_0;
    %assign/vec4 v0x55b48c2a93b0_0, 0;
    %load/vec4 v0x55b48c2a9780_0;
    %assign/vec4 v0x55b48c2a9820_0, 0;
    %load/vec4 v0x55b48c2a8a30_0;
    %assign/vec4 v0x55b48c2a8eb0_0, 0;
    %load/vec4 v0x55b48c2a8d80_0;
    %assign/vec4 v0x55b48c2a9210_0, 0;
    %load/vec4 v0x55b48c2a8bd0_0;
    %assign/vec4 v0x55b48c2a9070_0, 0;
    %load/vec4 v0x55b48c2a8ca0_0;
    %assign/vec4 v0x55b48c2a9130_0, 0;
    %load/vec4 v0x55b48c2a8b10_0;
    %assign/vec4 v0x55b48c2a8f90_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55b48c2d9b00;
T_17 ;
    %pushi/vec4 0, 0, 16384;
    %store/vec4 v0x55b48c2db220_0, 0, 16384;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b48c2db140_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x55b48c2db140_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v0x55b48c2db220_0;
    %load/vec4 v0x55b48c2db140_0;
    %muli 32, 0, 32;
    %part/s 32;
    %pushi/vec4 511, 0, 34;
    %load/vec4 v0x55b48c2db140_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v0x55b48c2da010, 4, 0;
    %load/vec4 v0x55b48c2db140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b48c2db140_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0x55b48c2d9b00;
T_18 ;
    %wait E_0x55b48c2b1af0;
    %fork t_3, S_0x55b48c2d9d60;
    %jmp t_2;
    .scope S_0x55b48c2d9d60;
t_3 ;
    %load/vec4 v0x55b48c2dab50_0;
    %load/vec4 v0x55b48c2da1a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55b48c2db060_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x55b48c2db3c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b48c2da010, 0, 4;
T_18.0 ;
    %load/vec4 v0x55b48c2da1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %ix/getv/s 4, v0x55b48c2db300_0;
    %load/vec4a v0x55b48c2da010, 4;
    %assign/vec4 v0x55b48c2d9f00_0, 0;
T_18.2 ;
    %end;
    .scope S_0x55b48c2d9b00;
t_2 %join;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55b48c2d85e0;
T_19 ;
    %wait E_0x55b48c2be9e0;
    %load/vec4 v0x55b48c2d93c0_0;
    %assign/vec4 v0x55b48c2d9460_0, 0;
    %load/vec4 v0x55b48c2d8ea0_0;
    %assign/vec4 v0x55b48c2d8f40_0, 0;
    %load/vec4 v0x55b48c2d9530_0;
    %assign/vec4 v0x55b48c2d95d0_0, 0;
    %load/vec4 v0x55b48c2d9220_0;
    %assign/vec4 v0x55b48c2d92e0_0, 0;
    %load/vec4 v0x55b48c2d8990_0;
    %assign/vec4 v0x55b48c2d8a70_0, 0;
    %load/vec4 v0x55b48c2d8b50_0;
    %assign/vec4 v0x55b48c2d8c20_0, 0;
    %load/vec4 v0x55b48c2d8e00_0;
    %assign/vec4 v0x55b48c2d9130_0, 0;
    %load/vec4 v0x55b48c2d8d10_0;
    %assign/vec4 v0x55b48c2d8fe0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55b48c296b50;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b48c2e5d80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b48c2e5ec0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55b48c2e5d80_0;
    %inv;
    %store/vec4 v0x55b48c2e5d80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b48c2e5ec0_0, 0, 1;
T_20.0 ;
    %load/vec4 v0x55b48c2e4e80_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz T_20.1, 6;
    %delay 10, 0;
    %load/vec4 v0x55b48c2e5d80_0;
    %inv;
    %store/vec4 v0x55b48c2e5d80_0, 0, 1;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b48c2e5e20_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x55b48c2e5e20_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_20.3, 5;
    %vpi_call 2 20 "$display", "%b", &A<v0x55b48c2da010, v0x55b48c2e5e20_0 > {0 0 0};
    %load/vec4 v0x55b48c2e5e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b48c2e5e20_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %vpi_call 2 22 "$display", "xxx" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b48c2e5e20_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x55b48c2e5e20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %vpi_call 2 24 "$display", "%b", &A<v0x55b48c2de690, v0x55b48c2e5e20_0 > {0 0 0};
    %load/vec4 v0x55b48c2e5e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b48c2e5e20_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "CPU_test.v";
    "./CPU.v";
    "./ALU.v";
    "./utils.v";
    "./ctrl.v";
    "./hazard_detection.v";
    "./ex_mem_reg.v";
    "./mux.v";
    "./forward.v";
    "./id_ex_reg.v";
    "./if_id_reg.v";
    "./InstructionRAM.v";
    "./mem_wb_reg.v";
    "./MainMemory.v";
    "./pc_reg.v";
    "./registerfile.v";
