
build/RMInternalDev.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <_vectors>:
 8000000:	20000400 	.word	0x20000400
 8000004:	08000249 	.word	0x08000249
 8000008:	0800024b 	.word	0x0800024b
 800000c:	0800024a 	.word	0x0800024a
 8000010:	0800024a 	.word	0x0800024a
 8000014:	0800024a 	.word	0x0800024a
 8000018:	0800024a 	.word	0x0800024a
 800001c:	0800024a 	.word	0x0800024a
 8000020:	0800024a 	.word	0x0800024a
 8000024:	0800024a 	.word	0x0800024a
 8000028:	0800024a 	.word	0x0800024a
 800002c:	08002af1 	.word	0x08002af1
 8000030:	0800024a 	.word	0x0800024a
 8000034:	0800024a 	.word	0x0800024a
 8000038:	0800024a 	.word	0x0800024a
 800003c:	0800024a 	.word	0x0800024a
 8000040:	0800024a 	.word	0x0800024a
 8000044:	0800024a 	.word	0x0800024a
 8000048:	0800024a 	.word	0x0800024a
 800004c:	0800024a 	.word	0x0800024a
 8000050:	0800024a 	.word	0x0800024a
 8000054:	0800024a 	.word	0x0800024a
 8000058:	0800024a 	.word	0x0800024a
 800005c:	0800024a 	.word	0x0800024a
 8000060:	0800024a 	.word	0x0800024a
 8000064:	0800024a 	.word	0x0800024a
 8000068:	0800024a 	.word	0x0800024a
 800006c:	08001a01 	.word	0x08001a01
 8000070:	08001a41 	.word	0x08001a41
 8000074:	08001a81 	.word	0x08001a81
 8000078:	08001ac1 	.word	0x08001ac1
 800007c:	08001b01 	.word	0x08001b01
 8000080:	08001b41 	.word	0x08001b41
 8000084:	08001b81 	.word	0x08001b81
 8000088:	0800024a 	.word	0x0800024a
 800008c:	080015f1 	.word	0x080015f1
 8000090:	08001661 	.word	0x08001661
 8000094:	080016d1 	.word	0x080016d1
 8000098:	08001741 	.word	0x08001741
 800009c:	0800024a 	.word	0x0800024a
 80000a0:	0800024a 	.word	0x0800024a
 80000a4:	0800024a 	.word	0x0800024a
 80000a8:	0800024a 	.word	0x0800024a
 80000ac:	0800024a 	.word	0x0800024a
 80000b0:	08001d81 	.word	0x08001d81
 80000b4:	0800024a 	.word	0x0800024a
 80000b8:	0800024a 	.word	0x0800024a
 80000bc:	0800024a 	.word	0x0800024a
 80000c0:	0800024a 	.word	0x0800024a
 80000c4:	0800024a 	.word	0x0800024a
 80000c8:	0800024a 	.word	0x0800024a
 80000cc:	0800024a 	.word	0x0800024a
 80000d0:	0800024a 	.word	0x0800024a
 80000d4:	0800024a 	.word	0x0800024a
 80000d8:	08001f11 	.word	0x08001f11
 80000dc:	0800024a 	.word	0x0800024a
 80000e0:	0800024a 	.word	0x0800024a
 80000e4:	0800024a 	.word	0x0800024a
 80000e8:	0800024a 	.word	0x0800024a
 80000ec:	0800024a 	.word	0x0800024a
 80000f0:	0800024a 	.word	0x0800024a
 80000f4:	0800024a 	.word	0x0800024a
 80000f8:	0800024a 	.word	0x0800024a
 80000fc:	0800024a 	.word	0x0800024a
 8000100:	0800024a 	.word	0x0800024a
 8000104:	0800024a 	.word	0x0800024a
 8000108:	0800024a 	.word	0x0800024a
 800010c:	0800024a 	.word	0x0800024a
 8000110:	0800024a 	.word	0x0800024a
 8000114:	0800024a 	.word	0x0800024a
 8000118:	0800024a 	.word	0x0800024a
 800011c:	0800024a 	.word	0x0800024a
 8000120:	0800024a 	.word	0x0800024a
 8000124:	0800024a 	.word	0x0800024a
 8000128:	0800024a 	.word	0x0800024a
 800012c:	0800024a 	.word	0x0800024a
 8000130:	0800024a 	.word	0x0800024a
 8000134:	0800024a 	.word	0x0800024a
 8000138:	0800024a 	.word	0x0800024a
 800013c:	0800024a 	.word	0x0800024a
 8000140:	0800024a 	.word	0x0800024a
 8000144:	0800024a 	.word	0x0800024a
 8000148:	0800024a 	.word	0x0800024a
 800014c:	0800024a 	.word	0x0800024a
 8000150:	0800024a 	.word	0x0800024a
 8000154:	0800024a 	.word	0x0800024a
 8000158:	0800024a 	.word	0x0800024a
 800015c:	0800024a 	.word	0x0800024a

Disassembly of section .text:

08000170 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 8000170:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 8000172:	4827      	ldr	r0, [pc, #156]	; (8000210 <endfiniloop+0x4>)
                msr     MSP, r0
 8000174:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 8000178:	4826      	ldr	r0, [pc, #152]	; (8000214 <endfiniloop+0x8>)
                msr     PSP, r0
 800017a:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                ldr     r0, =_vectors
 800017e:	4826      	ldr	r0, [pc, #152]	; (8000218 <endfiniloop+0xc>)
                movw    r1, #SCB_VTOR & 0xFFFF
 8000180:	f64e 5108 	movw	r1, #60680	; 0xed08
                movt    r1, #SCB_VTOR >> 16
 8000184:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 8000188:	6008      	str	r0, [r1, #0]

                /* Enforcing FPCA bit in the CONTROL register.*/
                movs    r0, #CRT0_CONTROL_INIT | CONTROL_FPCA

#else
                movs    r0, #CRT0_CONTROL_INIT
 800018a:	2002      	movs	r0, #2
#endif

                /* CONTROL register initialization as configured.*/
                msr     CONTROL, r0
 800018c:	f380 8814 	msr	CONTROL, r0
                isb
 8000190:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __core_init
 8000194:	f000 ff8c 	bl	80010b0 <__core_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000198:	f001 ffc2 	bl	8002120 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 800019c:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 80001a0:	491e      	ldr	r1, [pc, #120]	; (800021c <endfiniloop+0x10>)
                ldr     r2, =__main_stack_end__
 80001a2:	4a1b      	ldr	r2, [pc, #108]	; (8000210 <endfiniloop+0x4>)

080001a4 <msloop>:
msloop:
                cmp     r1, r2
 80001a4:	4291      	cmp	r1, r2
                itt     lo
 80001a6:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 80001a8:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     msloop
 80001ac:	e7fa      	bcc.n	80001a4 <msloop>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 80001ae:	491c      	ldr	r1, [pc, #112]	; (8000220 <endfiniloop+0x14>)
                ldr     r2, =__process_stack_end__
 80001b0:	4a18      	ldr	r2, [pc, #96]	; (8000214 <endfiniloop+0x8>)

080001b2 <psloop>:
psloop:
                cmp     r1, r2
 80001b2:	4291      	cmp	r1, r2
                itt     lo
 80001b4:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 80001b6:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     psloop
 80001ba:	e7fa      	bcc.n	80001b2 <psloop>
#endif

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                ldr     r1, =_textdata_start
 80001bc:	4919      	ldr	r1, [pc, #100]	; (8000224 <endfiniloop+0x18>)
                ldr     r2, =_data_start
 80001be:	4a1a      	ldr	r2, [pc, #104]	; (8000228 <endfiniloop+0x1c>)
                ldr     r3, =_data_end
 80001c0:	4b1a      	ldr	r3, [pc, #104]	; (800022c <endfiniloop+0x20>)

080001c2 <dloop>:
dloop:
                cmp     r2, r3
 80001c2:	429a      	cmp	r2, r3
                ittt    lo
 80001c4:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 80001c6:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 80001ca:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     dloop
 80001ce:	e7f8      	bcc.n	80001c2 <dloop>
#endif

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                movs    r0, #0
 80001d0:	2000      	movs	r0, #0
                ldr     r1, =_bss_start
 80001d2:	4917      	ldr	r1, [pc, #92]	; (8000230 <endfiniloop+0x24>)
                ldr     r2, =_bss_end
 80001d4:	4a17      	ldr	r2, [pc, #92]	; (8000234 <endfiniloop+0x28>)

080001d6 <bloop>:
bloop:
                cmp     r1, r2
 80001d6:	4291      	cmp	r1, r2
                itt     lo
 80001d8:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 80001da:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     bloop
 80001de:	e7fa      	bcc.n	80001d6 <bloop>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 80001e0:	f000 ff7e 	bl	80010e0 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 80001e4:	f000 ff6c 	bl	80010c0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_start
 80001e8:	4c13      	ldr	r4, [pc, #76]	; (8000238 <endfiniloop+0x2c>)
                ldr     r5, =__init_array_end
 80001ea:	4d14      	ldr	r5, [pc, #80]	; (800023c <endfiniloop+0x30>)

080001ec <initloop>:
initloop:
                cmp     r4, r5
 80001ec:	42ac      	cmp	r4, r5
                bge     endinitloop
 80001ee:	da03      	bge.n	80001f8 <endinitloop>
                ldr     r1, [r4], #4
 80001f0:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 80001f4:	4788      	blx	r1
                b       initloop
 80001f6:	e7f9      	b.n	80001ec <initloop>

080001f8 <endinitloop>:
endinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 80001f8:	f002 fdf2 	bl	8002de0 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_start
 80001fc:	4c10      	ldr	r4, [pc, #64]	; (8000240 <endfiniloop+0x34>)
                ldr     r5, =__fini_array_end
 80001fe:	4d11      	ldr	r5, [pc, #68]	; (8000244 <endfiniloop+0x38>)

08000200 <finiloop>:
finiloop:
                cmp     r4, r5
 8000200:	42ac      	cmp	r4, r5
                bge     endfiniloop
 8000202:	da03      	bge.n	800020c <endfiniloop>
                ldr     r1, [r4], #4
 8000204:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000208:	4788      	blx	r1
                b       finiloop
 800020a:	e7f9      	b.n	8000200 <finiloop>

0800020c <endfiniloop>:
endfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 800020c:	f000 bf60 	b.w	80010d0 <__default_exit>
                ldr     r0, =__main_stack_end__
 8000210:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 8000214:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000218:	08000000 	.word	0x08000000
                ldr     r1, =__main_stack_base__
 800021c:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000220:	20000400 	.word	0x20000400
                ldr     r1, =_textdata_start
 8000224:	080036e8 	.word	0x080036e8
                ldr     r2, =_data_start
 8000228:	20000800 	.word	0x20000800
                ldr     r3, =_data_end
 800022c:	2000082c 	.word	0x2000082c
                ldr     r1, =_bss_start
 8000230:	20000830 	.word	0x20000830
                ldr     r2, =_bss_end
 8000234:	20001430 	.word	0x20001430
                ldr     r4, =__init_array_start
 8000238:	08000160 	.word	0x08000160
                ldr     r5, =__init_array_end
 800023c:	08000164 	.word	0x08000164
                ldr     r4, =__fini_array_start
 8000240:	08000164 	.word	0x08000164
                ldr     r5, =__fini_array_end
 8000244:	08000164 	.word	0x08000164

08000248 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 8000248:	e792      	b.n	8000170 <_crt0_entry>

0800024a <NMI_Handler>:
Vector3F0:
Vector3F4:
Vector3F8:
Vector3FC:
#endif
        bl          _unhandled_exception
 800024a:	f000 f800 	bl	800024e <_unhandled_exception>

0800024e <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 800024e:	e7fe      	b.n	800024e <_unhandled_exception>

08000250 <_port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  _port_switch
_port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 8000250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if CORTEX_USE_FPU
                vpush   {s16-s31}
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 8000254:	f8c1 d00c 	str.w	sp, [r1, #12]
#if (CORTEX_SIMPLIFIED_PRIORITY == FALSE) &&                                \
    ((CORTEX_MODEL == 3) || (CORTEX_MODEL == 4))
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
 8000258:	68c3      	ldr	r3, [r0, #12]
                mov     sp, r3
 800025a:	469d      	mov	sp, r3
#endif

#if CORTEX_USE_FPU
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 800025c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000260 <_port_thread_start>:
                bl      _stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 8000260:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 8000262:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 8000266:	4628      	mov	r0, r5
                blx     r4
 8000268:	47a0      	blx	r4
#if defined(_CHIBIOS_RT_CONF_)
                movs    r0, #0              /* MSG_OK */
 800026a:	2000      	movs	r0, #0
                bl      chThdExit
 800026c:	f002 faa8 	bl	80027c0 <chThdExit>

08000270 <_port_switch_from_isr>:
                bl      _stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      _dbg_check_lock
#endif
                bl      chSchDoReschedule
 8000270:	f002 f9c6 	bl	8002600 <chSchDoReschedule>

08000274 <_port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 8000274:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 8000276:	e7fe      	b.n	8000276 <_port_exit_from_isr+0x2>

08000278 <__aeabi_drsub>:
 8000278:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800027c:	e002      	b.n	8000284 <__adddf3>
 800027e:	bf00      	nop

08000280 <__aeabi_dsub>:
 8000280:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000284 <__adddf3>:
 8000284:	b530      	push	{r4, r5, lr}
 8000286:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800028a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800028e:	ea94 0f05 	teq	r4, r5
 8000292:	bf08      	it	eq
 8000294:	ea90 0f02 	teqeq	r0, r2
 8000298:	bf1f      	itttt	ne
 800029a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800029e:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002aa:	f000 80e2 	beq.w	8000472 <__adddf3+0x1ee>
 80002ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002b6:	bfb8      	it	lt
 80002b8:	426d      	neglt	r5, r5
 80002ba:	dd0c      	ble.n	80002d6 <__adddf3+0x52>
 80002bc:	442c      	add	r4, r5
 80002be:	ea80 0202 	eor.w	r2, r0, r2
 80002c2:	ea81 0303 	eor.w	r3, r1, r3
 80002c6:	ea82 0000 	eor.w	r0, r2, r0
 80002ca:	ea83 0101 	eor.w	r1, r3, r1
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	2d36      	cmp	r5, #54	; 0x36
 80002d8:	bf88      	it	hi
 80002da:	bd30      	pophi	{r4, r5, pc}
 80002dc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002e4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ec:	d002      	beq.n	80002f4 <__adddf3+0x70>
 80002ee:	4240      	negs	r0, r0
 80002f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000300:	d002      	beq.n	8000308 <__adddf3+0x84>
 8000302:	4252      	negs	r2, r2
 8000304:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000308:	ea94 0f05 	teq	r4, r5
 800030c:	f000 80a7 	beq.w	800045e <__adddf3+0x1da>
 8000310:	f1a4 0401 	sub.w	r4, r4, #1
 8000314:	f1d5 0e20 	rsbs	lr, r5, #32
 8000318:	db0d      	blt.n	8000336 <__adddf3+0xb2>
 800031a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800031e:	fa22 f205 	lsr.w	r2, r2, r5
 8000322:	1880      	adds	r0, r0, r2
 8000324:	f141 0100 	adc.w	r1, r1, #0
 8000328:	fa03 f20e 	lsl.w	r2, r3, lr
 800032c:	1880      	adds	r0, r0, r2
 800032e:	fa43 f305 	asr.w	r3, r3, r5
 8000332:	4159      	adcs	r1, r3
 8000334:	e00e      	b.n	8000354 <__adddf3+0xd0>
 8000336:	f1a5 0520 	sub.w	r5, r5, #32
 800033a:	f10e 0e20 	add.w	lr, lr, #32
 800033e:	2a01      	cmp	r2, #1
 8000340:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000344:	bf28      	it	cs
 8000346:	f04c 0c02 	orrcs.w	ip, ip, #2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	18c0      	adds	r0, r0, r3
 8000350:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000354:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000358:	d507      	bpl.n	800036a <__adddf3+0xe6>
 800035a:	f04f 0e00 	mov.w	lr, #0
 800035e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000362:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000366:	eb6e 0101 	sbc.w	r1, lr, r1
 800036a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800036e:	d31b      	bcc.n	80003a8 <__adddf3+0x124>
 8000370:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000374:	d30c      	bcc.n	8000390 <__adddf3+0x10c>
 8000376:	0849      	lsrs	r1, r1, #1
 8000378:	ea5f 0030 	movs.w	r0, r0, rrx
 800037c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000380:	f104 0401 	add.w	r4, r4, #1
 8000384:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000388:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800038c:	f080 809a 	bcs.w	80004c4 <__adddf3+0x240>
 8000390:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000394:	bf08      	it	eq
 8000396:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800039a:	f150 0000 	adcs.w	r0, r0, #0
 800039e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003a2:	ea41 0105 	orr.w	r1, r1, r5
 80003a6:	bd30      	pop	{r4, r5, pc}
 80003a8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ac:	4140      	adcs	r0, r0
 80003ae:	eb41 0101 	adc.w	r1, r1, r1
 80003b2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003b6:	f1a4 0401 	sub.w	r4, r4, #1
 80003ba:	d1e9      	bne.n	8000390 <__adddf3+0x10c>
 80003bc:	f091 0f00 	teq	r1, #0
 80003c0:	bf04      	itt	eq
 80003c2:	4601      	moveq	r1, r0
 80003c4:	2000      	moveq	r0, #0
 80003c6:	fab1 f381 	clz	r3, r1
 80003ca:	bf08      	it	eq
 80003cc:	3320      	addeq	r3, #32
 80003ce:	f1a3 030b 	sub.w	r3, r3, #11
 80003d2:	f1b3 0220 	subs.w	r2, r3, #32
 80003d6:	da0c      	bge.n	80003f2 <__adddf3+0x16e>
 80003d8:	320c      	adds	r2, #12
 80003da:	dd08      	ble.n	80003ee <__adddf3+0x16a>
 80003dc:	f102 0c14 	add.w	ip, r2, #20
 80003e0:	f1c2 020c 	rsb	r2, r2, #12
 80003e4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ec:	e00c      	b.n	8000408 <__adddf3+0x184>
 80003ee:	f102 0214 	add.w	r2, r2, #20
 80003f2:	bfd8      	it	le
 80003f4:	f1c2 0c20 	rsble	ip, r2, #32
 80003f8:	fa01 f102 	lsl.w	r1, r1, r2
 80003fc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000400:	bfdc      	itt	le
 8000402:	ea41 010c 	orrle.w	r1, r1, ip
 8000406:	4090      	lslle	r0, r2
 8000408:	1ae4      	subs	r4, r4, r3
 800040a:	bfa2      	ittt	ge
 800040c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000410:	4329      	orrge	r1, r5
 8000412:	bd30      	popge	{r4, r5, pc}
 8000414:	ea6f 0404 	mvn.w	r4, r4
 8000418:	3c1f      	subs	r4, #31
 800041a:	da1c      	bge.n	8000456 <__adddf3+0x1d2>
 800041c:	340c      	adds	r4, #12
 800041e:	dc0e      	bgt.n	800043e <__adddf3+0x1ba>
 8000420:	f104 0414 	add.w	r4, r4, #20
 8000424:	f1c4 0220 	rsb	r2, r4, #32
 8000428:	fa20 f004 	lsr.w	r0, r0, r4
 800042c:	fa01 f302 	lsl.w	r3, r1, r2
 8000430:	ea40 0003 	orr.w	r0, r0, r3
 8000434:	fa21 f304 	lsr.w	r3, r1, r4
 8000438:	ea45 0103 	orr.w	r1, r5, r3
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	f1c4 040c 	rsb	r4, r4, #12
 8000442:	f1c4 0220 	rsb	r2, r4, #32
 8000446:	fa20 f002 	lsr.w	r0, r0, r2
 800044a:	fa01 f304 	lsl.w	r3, r1, r4
 800044e:	ea40 0003 	orr.w	r0, r0, r3
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	fa21 f004 	lsr.w	r0, r1, r4
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	f094 0f00 	teq	r4, #0
 8000462:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000466:	bf06      	itte	eq
 8000468:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800046c:	3401      	addeq	r4, #1
 800046e:	3d01      	subne	r5, #1
 8000470:	e74e      	b.n	8000310 <__adddf3+0x8c>
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf18      	it	ne
 8000478:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800047c:	d029      	beq.n	80004d2 <__adddf3+0x24e>
 800047e:	ea94 0f05 	teq	r4, r5
 8000482:	bf08      	it	eq
 8000484:	ea90 0f02 	teqeq	r0, r2
 8000488:	d005      	beq.n	8000496 <__adddf3+0x212>
 800048a:	ea54 0c00 	orrs.w	ip, r4, r0
 800048e:	bf04      	itt	eq
 8000490:	4619      	moveq	r1, r3
 8000492:	4610      	moveq	r0, r2
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	ea91 0f03 	teq	r1, r3
 800049a:	bf1e      	ittt	ne
 800049c:	2100      	movne	r1, #0
 800049e:	2000      	movne	r0, #0
 80004a0:	bd30      	popne	{r4, r5, pc}
 80004a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004a6:	d105      	bne.n	80004b4 <__adddf3+0x230>
 80004a8:	0040      	lsls	r0, r0, #1
 80004aa:	4149      	adcs	r1, r1
 80004ac:	bf28      	it	cs
 80004ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004b2:	bd30      	pop	{r4, r5, pc}
 80004b4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b8:	bf3c      	itt	cc
 80004ba:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004be:	bd30      	popcc	{r4, r5, pc}
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004cc:	f04f 0000 	mov.w	r0, #0
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004d6:	bf1a      	itte	ne
 80004d8:	4619      	movne	r1, r3
 80004da:	4610      	movne	r0, r2
 80004dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e0:	bf1c      	itt	ne
 80004e2:	460b      	movne	r3, r1
 80004e4:	4602      	movne	r2, r0
 80004e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004ea:	bf06      	itte	eq
 80004ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f0:	ea91 0f03 	teqeq	r1, r3
 80004f4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	bf00      	nop

080004fc <__aeabi_ui2d>:
 80004fc:	f090 0f00 	teq	r0, #0
 8000500:	bf04      	itt	eq
 8000502:	2100      	moveq	r1, #0
 8000504:	4770      	bxeq	lr
 8000506:	b530      	push	{r4, r5, lr}
 8000508:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000510:	f04f 0500 	mov.w	r5, #0
 8000514:	f04f 0100 	mov.w	r1, #0
 8000518:	e750      	b.n	80003bc <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_i2d>:
 800051c:	f090 0f00 	teq	r0, #0
 8000520:	bf04      	itt	eq
 8000522:	2100      	moveq	r1, #0
 8000524:	4770      	bxeq	lr
 8000526:	b530      	push	{r4, r5, lr}
 8000528:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800052c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000530:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000534:	bf48      	it	mi
 8000536:	4240      	negmi	r0, r0
 8000538:	f04f 0100 	mov.w	r1, #0
 800053c:	e73e      	b.n	80003bc <__adddf3+0x138>
 800053e:	bf00      	nop

08000540 <__aeabi_f2d>:
 8000540:	0042      	lsls	r2, r0, #1
 8000542:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000546:	ea4f 0131 	mov.w	r1, r1, rrx
 800054a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800054e:	bf1f      	itttt	ne
 8000550:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000554:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000558:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800055c:	4770      	bxne	lr
 800055e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000562:	bf08      	it	eq
 8000564:	4770      	bxeq	lr
 8000566:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800056a:	bf04      	itt	eq
 800056c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e71c      	b.n	80003bc <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aed8 	beq.w	800036a <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6bd      	b.n	800036a <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__aeabi_d2f>:
 8000a14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a1c:	bf24      	itt	cs
 8000a1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a26:	d90d      	bls.n	8000a44 <__aeabi_d2f+0x30>
 8000a28:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a34:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a3c:	bf08      	it	eq
 8000a3e:	f020 0001 	biceq.w	r0, r0, #1
 8000a42:	4770      	bx	lr
 8000a44:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a48:	d121      	bne.n	8000a8e <__aeabi_d2f+0x7a>
 8000a4a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a4e:	bfbc      	itt	lt
 8000a50:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a54:	4770      	bxlt	lr
 8000a56:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a5e:	f1c2 0218 	rsb	r2, r2, #24
 8000a62:	f1c2 0c20 	rsb	ip, r2, #32
 8000a66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a6e:	bf18      	it	ne
 8000a70:	f040 0001 	orrne.w	r0, r0, #1
 8000a74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a80:	ea40 000c 	orr.w	r0, r0, ip
 8000a84:	fa23 f302 	lsr.w	r3, r3, r2
 8000a88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a8c:	e7cc      	b.n	8000a28 <__aeabi_d2f+0x14>
 8000a8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a92:	d107      	bne.n	8000aa4 <__aeabi_d2f+0x90>
 8000a94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a98:	bf1e      	ittt	ne
 8000a9a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a9e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aa2:	4770      	bxne	lr
 8000aa4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_frsub>:
 8000ab4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ab8:	e002      	b.n	8000ac0 <__addsf3>
 8000aba:	bf00      	nop

08000abc <__aeabi_fsub>:
 8000abc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ac0 <__addsf3>:
 8000ac0:	0042      	lsls	r2, r0, #1
 8000ac2:	bf1f      	itttt	ne
 8000ac4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ac8:	ea92 0f03 	teqne	r2, r3
 8000acc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ad0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ad4:	d06a      	beq.n	8000bac <__addsf3+0xec>
 8000ad6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ada:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ade:	bfc1      	itttt	gt
 8000ae0:	18d2      	addgt	r2, r2, r3
 8000ae2:	4041      	eorgt	r1, r0
 8000ae4:	4048      	eorgt	r0, r1
 8000ae6:	4041      	eorgt	r1, r0
 8000ae8:	bfb8      	it	lt
 8000aea:	425b      	neglt	r3, r3
 8000aec:	2b19      	cmp	r3, #25
 8000aee:	bf88      	it	hi
 8000af0:	4770      	bxhi	lr
 8000af2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000af6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000afa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000afe:	bf18      	it	ne
 8000b00:	4240      	negne	r0, r0
 8000b02:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b06:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b0a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b0e:	bf18      	it	ne
 8000b10:	4249      	negne	r1, r1
 8000b12:	ea92 0f03 	teq	r2, r3
 8000b16:	d03f      	beq.n	8000b98 <__addsf3+0xd8>
 8000b18:	f1a2 0201 	sub.w	r2, r2, #1
 8000b1c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b20:	eb10 000c 	adds.w	r0, r0, ip
 8000b24:	f1c3 0320 	rsb	r3, r3, #32
 8000b28:	fa01 f103 	lsl.w	r1, r1, r3
 8000b2c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b30:	d502      	bpl.n	8000b38 <__addsf3+0x78>
 8000b32:	4249      	negs	r1, r1
 8000b34:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b38:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b3c:	d313      	bcc.n	8000b66 <__addsf3+0xa6>
 8000b3e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b42:	d306      	bcc.n	8000b52 <__addsf3+0x92>
 8000b44:	0840      	lsrs	r0, r0, #1
 8000b46:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b4a:	f102 0201 	add.w	r2, r2, #1
 8000b4e:	2afe      	cmp	r2, #254	; 0xfe
 8000b50:	d251      	bcs.n	8000bf6 <__addsf3+0x136>
 8000b52:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b56:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b5a:	bf08      	it	eq
 8000b5c:	f020 0001 	biceq.w	r0, r0, #1
 8000b60:	ea40 0003 	orr.w	r0, r0, r3
 8000b64:	4770      	bx	lr
 8000b66:	0049      	lsls	r1, r1, #1
 8000b68:	eb40 0000 	adc.w	r0, r0, r0
 8000b6c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b70:	f1a2 0201 	sub.w	r2, r2, #1
 8000b74:	d1ed      	bne.n	8000b52 <__addsf3+0x92>
 8000b76:	fab0 fc80 	clz	ip, r0
 8000b7a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b7e:	ebb2 020c 	subs.w	r2, r2, ip
 8000b82:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b86:	bfaa      	itet	ge
 8000b88:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b8c:	4252      	neglt	r2, r2
 8000b8e:	4318      	orrge	r0, r3
 8000b90:	bfbc      	itt	lt
 8000b92:	40d0      	lsrlt	r0, r2
 8000b94:	4318      	orrlt	r0, r3
 8000b96:	4770      	bx	lr
 8000b98:	f092 0f00 	teq	r2, #0
 8000b9c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ba0:	bf06      	itte	eq
 8000ba2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000ba6:	3201      	addeq	r2, #1
 8000ba8:	3b01      	subne	r3, #1
 8000baa:	e7b5      	b.n	8000b18 <__addsf3+0x58>
 8000bac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bb0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bb4:	bf18      	it	ne
 8000bb6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bba:	d021      	beq.n	8000c00 <__addsf3+0x140>
 8000bbc:	ea92 0f03 	teq	r2, r3
 8000bc0:	d004      	beq.n	8000bcc <__addsf3+0x10c>
 8000bc2:	f092 0f00 	teq	r2, #0
 8000bc6:	bf08      	it	eq
 8000bc8:	4608      	moveq	r0, r1
 8000bca:	4770      	bx	lr
 8000bcc:	ea90 0f01 	teq	r0, r1
 8000bd0:	bf1c      	itt	ne
 8000bd2:	2000      	movne	r0, #0
 8000bd4:	4770      	bxne	lr
 8000bd6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bda:	d104      	bne.n	8000be6 <__addsf3+0x126>
 8000bdc:	0040      	lsls	r0, r0, #1
 8000bde:	bf28      	it	cs
 8000be0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000be4:	4770      	bx	lr
 8000be6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bea:	bf3c      	itt	cc
 8000bec:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bf0:	4770      	bxcc	lr
 8000bf2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bf6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bfa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bfe:	4770      	bx	lr
 8000c00:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c04:	bf16      	itet	ne
 8000c06:	4608      	movne	r0, r1
 8000c08:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c0c:	4601      	movne	r1, r0
 8000c0e:	0242      	lsls	r2, r0, #9
 8000c10:	bf06      	itte	eq
 8000c12:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c16:	ea90 0f01 	teqeq	r0, r1
 8000c1a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c1e:	4770      	bx	lr

08000c20 <__aeabi_ui2f>:
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e004      	b.n	8000c30 <__aeabi_i2f+0x8>
 8000c26:	bf00      	nop

08000c28 <__aeabi_i2f>:
 8000c28:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c2c:	bf48      	it	mi
 8000c2e:	4240      	negmi	r0, r0
 8000c30:	ea5f 0c00 	movs.w	ip, r0
 8000c34:	bf08      	it	eq
 8000c36:	4770      	bxeq	lr
 8000c38:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c3c:	4601      	mov	r1, r0
 8000c3e:	f04f 0000 	mov.w	r0, #0
 8000c42:	e01c      	b.n	8000c7e <__aeabi_l2f+0x2a>

08000c44 <__aeabi_ul2f>:
 8000c44:	ea50 0201 	orrs.w	r2, r0, r1
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f04f 0300 	mov.w	r3, #0
 8000c50:	e00a      	b.n	8000c68 <__aeabi_l2f+0x14>
 8000c52:	bf00      	nop

08000c54 <__aeabi_l2f>:
 8000c54:	ea50 0201 	orrs.w	r2, r0, r1
 8000c58:	bf08      	it	eq
 8000c5a:	4770      	bxeq	lr
 8000c5c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c60:	d502      	bpl.n	8000c68 <__aeabi_l2f+0x14>
 8000c62:	4240      	negs	r0, r0
 8000c64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c68:	ea5f 0c01 	movs.w	ip, r1
 8000c6c:	bf02      	ittt	eq
 8000c6e:	4684      	moveq	ip, r0
 8000c70:	4601      	moveq	r1, r0
 8000c72:	2000      	moveq	r0, #0
 8000c74:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c78:	bf08      	it	eq
 8000c7a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c7e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c82:	fabc f28c 	clz	r2, ip
 8000c86:	3a08      	subs	r2, #8
 8000c88:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c8c:	db10      	blt.n	8000cb0 <__aeabi_l2f+0x5c>
 8000c8e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c92:	4463      	add	r3, ip
 8000c94:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c98:	f1c2 0220 	rsb	r2, r2, #32
 8000c9c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ca0:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca4:	eb43 0002 	adc.w	r0, r3, r2
 8000ca8:	bf08      	it	eq
 8000caa:	f020 0001 	biceq.w	r0, r0, #1
 8000cae:	4770      	bx	lr
 8000cb0:	f102 0220 	add.w	r2, r2, #32
 8000cb4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cb8:	f1c2 0220 	rsb	r2, r2, #32
 8000cbc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cc0:	fa21 f202 	lsr.w	r2, r1, r2
 8000cc4:	eb43 0002 	adc.w	r0, r3, r2
 8000cc8:	bf08      	it	eq
 8000cca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cce:	4770      	bx	lr

08000cd0 <__aeabi_fmul>:
 8000cd0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cd4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cd8:	bf1e      	ittt	ne
 8000cda:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cde:	ea92 0f0c 	teqne	r2, ip
 8000ce2:	ea93 0f0c 	teqne	r3, ip
 8000ce6:	d06f      	beq.n	8000dc8 <__aeabi_fmul+0xf8>
 8000ce8:	441a      	add	r2, r3
 8000cea:	ea80 0c01 	eor.w	ip, r0, r1
 8000cee:	0240      	lsls	r0, r0, #9
 8000cf0:	bf18      	it	ne
 8000cf2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cf6:	d01e      	beq.n	8000d36 <__aeabi_fmul+0x66>
 8000cf8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cfc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d00:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d04:	fba0 3101 	umull	r3, r1, r0, r1
 8000d08:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d0c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d10:	bf3e      	ittt	cc
 8000d12:	0049      	lslcc	r1, r1, #1
 8000d14:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d18:	005b      	lslcc	r3, r3, #1
 8000d1a:	ea40 0001 	orr.w	r0, r0, r1
 8000d1e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d22:	2afd      	cmp	r2, #253	; 0xfd
 8000d24:	d81d      	bhi.n	8000d62 <__aeabi_fmul+0x92>
 8000d26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d2e:	bf08      	it	eq
 8000d30:	f020 0001 	biceq.w	r0, r0, #1
 8000d34:	4770      	bx	lr
 8000d36:	f090 0f00 	teq	r0, #0
 8000d3a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d3e:	bf08      	it	eq
 8000d40:	0249      	lsleq	r1, r1, #9
 8000d42:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d46:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d4a:	3a7f      	subs	r2, #127	; 0x7f
 8000d4c:	bfc2      	ittt	gt
 8000d4e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d52:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d56:	4770      	bxgt	lr
 8000d58:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d5c:	f04f 0300 	mov.w	r3, #0
 8000d60:	3a01      	subs	r2, #1
 8000d62:	dc5d      	bgt.n	8000e20 <__aeabi_fmul+0x150>
 8000d64:	f112 0f19 	cmn.w	r2, #25
 8000d68:	bfdc      	itt	le
 8000d6a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d6e:	4770      	bxle	lr
 8000d70:	f1c2 0200 	rsb	r2, r2, #0
 8000d74:	0041      	lsls	r1, r0, #1
 8000d76:	fa21 f102 	lsr.w	r1, r1, r2
 8000d7a:	f1c2 0220 	rsb	r2, r2, #32
 8000d7e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d82:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d86:	f140 0000 	adc.w	r0, r0, #0
 8000d8a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d8e:	bf08      	it	eq
 8000d90:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d94:	4770      	bx	lr
 8000d96:	f092 0f00 	teq	r2, #0
 8000d9a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0040      	lsleq	r0, r0, #1
 8000da2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000da6:	3a01      	subeq	r2, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xce>
 8000daa:	ea40 000c 	orr.w	r0, r0, ip
 8000dae:	f093 0f00 	teq	r3, #0
 8000db2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	bf02      	ittt	eq
 8000db8:	0049      	lsleq	r1, r1, #1
 8000dba:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dbe:	3b01      	subeq	r3, #1
 8000dc0:	d0f9      	beq.n	8000db6 <__aeabi_fmul+0xe6>
 8000dc2:	ea41 010c 	orr.w	r1, r1, ip
 8000dc6:	e78f      	b.n	8000ce8 <__aeabi_fmul+0x18>
 8000dc8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dcc:	ea92 0f0c 	teq	r2, ip
 8000dd0:	bf18      	it	ne
 8000dd2:	ea93 0f0c 	teqne	r3, ip
 8000dd6:	d00a      	beq.n	8000dee <__aeabi_fmul+0x11e>
 8000dd8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ddc:	bf18      	it	ne
 8000dde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000de2:	d1d8      	bne.n	8000d96 <__aeabi_fmul+0xc6>
 8000de4:	ea80 0001 	eor.w	r0, r0, r1
 8000de8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dec:	4770      	bx	lr
 8000dee:	f090 0f00 	teq	r0, #0
 8000df2:	bf17      	itett	ne
 8000df4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000df8:	4608      	moveq	r0, r1
 8000dfa:	f091 0f00 	teqne	r1, #0
 8000dfe:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e02:	d014      	beq.n	8000e2e <__aeabi_fmul+0x15e>
 8000e04:	ea92 0f0c 	teq	r2, ip
 8000e08:	d101      	bne.n	8000e0e <__aeabi_fmul+0x13e>
 8000e0a:	0242      	lsls	r2, r0, #9
 8000e0c:	d10f      	bne.n	8000e2e <__aeabi_fmul+0x15e>
 8000e0e:	ea93 0f0c 	teq	r3, ip
 8000e12:	d103      	bne.n	8000e1c <__aeabi_fmul+0x14c>
 8000e14:	024b      	lsls	r3, r1, #9
 8000e16:	bf18      	it	ne
 8000e18:	4608      	movne	r0, r1
 8000e1a:	d108      	bne.n	8000e2e <__aeabi_fmul+0x15e>
 8000e1c:	ea80 0001 	eor.w	r0, r0, r1
 8000e20:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e24:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e28:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e2c:	4770      	bx	lr
 8000e2e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e32:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e36:	4770      	bx	lr

08000e38 <__aeabi_fdiv>:
 8000e38:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e3c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e40:	bf1e      	ittt	ne
 8000e42:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e46:	ea92 0f0c 	teqne	r2, ip
 8000e4a:	ea93 0f0c 	teqne	r3, ip
 8000e4e:	d069      	beq.n	8000f24 <__aeabi_fdiv+0xec>
 8000e50:	eba2 0203 	sub.w	r2, r2, r3
 8000e54:	ea80 0c01 	eor.w	ip, r0, r1
 8000e58:	0249      	lsls	r1, r1, #9
 8000e5a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e5e:	d037      	beq.n	8000ed0 <__aeabi_fdiv+0x98>
 8000e60:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e64:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e68:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e6c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e70:	428b      	cmp	r3, r1
 8000e72:	bf38      	it	cc
 8000e74:	005b      	lslcc	r3, r3, #1
 8000e76:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e7a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e7e:	428b      	cmp	r3, r1
 8000e80:	bf24      	itt	cs
 8000e82:	1a5b      	subcs	r3, r3, r1
 8000e84:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e88:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e8c:	bf24      	itt	cs
 8000e8e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e92:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e96:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e9a:	bf24      	itt	cs
 8000e9c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ea0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ea4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ea8:	bf24      	itt	cs
 8000eaa:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000eae:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eb2:	011b      	lsls	r3, r3, #4
 8000eb4:	bf18      	it	ne
 8000eb6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000eba:	d1e0      	bne.n	8000e7e <__aeabi_fdiv+0x46>
 8000ebc:	2afd      	cmp	r2, #253	; 0xfd
 8000ebe:	f63f af50 	bhi.w	8000d62 <__aeabi_fmul+0x92>
 8000ec2:	428b      	cmp	r3, r1
 8000ec4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ec8:	bf08      	it	eq
 8000eca:	f020 0001 	biceq.w	r0, r0, #1
 8000ece:	4770      	bx	lr
 8000ed0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ed4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed8:	327f      	adds	r2, #127	; 0x7f
 8000eda:	bfc2      	ittt	gt
 8000edc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ee0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee4:	4770      	bxgt	lr
 8000ee6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000eea:	f04f 0300 	mov.w	r3, #0
 8000eee:	3a01      	subs	r2, #1
 8000ef0:	e737      	b.n	8000d62 <__aeabi_fmul+0x92>
 8000ef2:	f092 0f00 	teq	r2, #0
 8000ef6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0040      	lsleq	r0, r0, #1
 8000efe:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f02:	3a01      	subeq	r2, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xc2>
 8000f06:	ea40 000c 	orr.w	r0, r0, ip
 8000f0a:	f093 0f00 	teq	r3, #0
 8000f0e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f12:	bf02      	ittt	eq
 8000f14:	0049      	lsleq	r1, r1, #1
 8000f16:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f1a:	3b01      	subeq	r3, #1
 8000f1c:	d0f9      	beq.n	8000f12 <__aeabi_fdiv+0xda>
 8000f1e:	ea41 010c 	orr.w	r1, r1, ip
 8000f22:	e795      	b.n	8000e50 <__aeabi_fdiv+0x18>
 8000f24:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f28:	ea92 0f0c 	teq	r2, ip
 8000f2c:	d108      	bne.n	8000f40 <__aeabi_fdiv+0x108>
 8000f2e:	0242      	lsls	r2, r0, #9
 8000f30:	f47f af7d 	bne.w	8000e2e <__aeabi_fmul+0x15e>
 8000f34:	ea93 0f0c 	teq	r3, ip
 8000f38:	f47f af70 	bne.w	8000e1c <__aeabi_fmul+0x14c>
 8000f3c:	4608      	mov	r0, r1
 8000f3e:	e776      	b.n	8000e2e <__aeabi_fmul+0x15e>
 8000f40:	ea93 0f0c 	teq	r3, ip
 8000f44:	d104      	bne.n	8000f50 <__aeabi_fdiv+0x118>
 8000f46:	024b      	lsls	r3, r1, #9
 8000f48:	f43f af4c 	beq.w	8000de4 <__aeabi_fmul+0x114>
 8000f4c:	4608      	mov	r0, r1
 8000f4e:	e76e      	b.n	8000e2e <__aeabi_fmul+0x15e>
 8000f50:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f54:	bf18      	it	ne
 8000f56:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f5a:	d1ca      	bne.n	8000ef2 <__aeabi_fdiv+0xba>
 8000f5c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f60:	f47f af5c 	bne.w	8000e1c <__aeabi_fmul+0x14c>
 8000f64:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f68:	f47f af3c 	bne.w	8000de4 <__aeabi_fmul+0x114>
 8000f6c:	e75f      	b.n	8000e2e <__aeabi_fmul+0x15e>
 8000f6e:	bf00      	nop

08000f70 <__gesf2>:
 8000f70:	f04f 3cff 	mov.w	ip, #4294967295
 8000f74:	e006      	b.n	8000f84 <__cmpsf2+0x4>
 8000f76:	bf00      	nop

08000f78 <__lesf2>:
 8000f78:	f04f 0c01 	mov.w	ip, #1
 8000f7c:	e002      	b.n	8000f84 <__cmpsf2+0x4>
 8000f7e:	bf00      	nop

08000f80 <__cmpsf2>:
 8000f80:	f04f 0c01 	mov.w	ip, #1
 8000f84:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f88:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f8c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f90:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f94:	bf18      	it	ne
 8000f96:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f9a:	d011      	beq.n	8000fc0 <__cmpsf2+0x40>
 8000f9c:	b001      	add	sp, #4
 8000f9e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fa2:	bf18      	it	ne
 8000fa4:	ea90 0f01 	teqne	r0, r1
 8000fa8:	bf58      	it	pl
 8000faa:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fae:	bf88      	it	hi
 8000fb0:	17c8      	asrhi	r0, r1, #31
 8000fb2:	bf38      	it	cc
 8000fb4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fb8:	bf18      	it	ne
 8000fba:	f040 0001 	orrne.w	r0, r0, #1
 8000fbe:	4770      	bx	lr
 8000fc0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fc4:	d102      	bne.n	8000fcc <__cmpsf2+0x4c>
 8000fc6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fca:	d105      	bne.n	8000fd8 <__cmpsf2+0x58>
 8000fcc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fd0:	d1e4      	bne.n	8000f9c <__cmpsf2+0x1c>
 8000fd2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fd6:	d0e1      	beq.n	8000f9c <__cmpsf2+0x1c>
 8000fd8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop

08000fe0 <__aeabi_cfrcmple>:
 8000fe0:	4684      	mov	ip, r0
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	4661      	mov	r1, ip
 8000fe6:	e7ff      	b.n	8000fe8 <__aeabi_cfcmpeq>

08000fe8 <__aeabi_cfcmpeq>:
 8000fe8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fea:	f7ff ffc9 	bl	8000f80 <__cmpsf2>
 8000fee:	2800      	cmp	r0, #0
 8000ff0:	bf48      	it	mi
 8000ff2:	f110 0f00 	cmnmi.w	r0, #0
 8000ff6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ff8 <__aeabi_fcmpeq>:
 8000ff8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ffc:	f7ff fff4 	bl	8000fe8 <__aeabi_cfcmpeq>
 8001000:	bf0c      	ite	eq
 8001002:	2001      	moveq	r0, #1
 8001004:	2000      	movne	r0, #0
 8001006:	f85d fb08 	ldr.w	pc, [sp], #8
 800100a:	bf00      	nop

0800100c <__aeabi_fcmplt>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff ffea 	bl	8000fe8 <__aeabi_cfcmpeq>
 8001014:	bf34      	ite	cc
 8001016:	2001      	movcc	r0, #1
 8001018:	2000      	movcs	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmple>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffe0 	bl	8000fe8 <__aeabi_cfcmpeq>
 8001028:	bf94      	ite	ls
 800102a:	2001      	movls	r0, #1
 800102c:	2000      	movhi	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmpge>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffd2 	bl	8000fe0 <__aeabi_cfrcmple>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpgt>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffc8 	bl	8000fe0 <__aeabi_cfrcmple>
 8001050:	bf34      	ite	cc
 8001052:	2001      	movcc	r0, #1
 8001054:	2000      	movcs	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_f2iz>:
 800105c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001060:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001064:	d30f      	bcc.n	8001086 <__aeabi_f2iz+0x2a>
 8001066:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800106a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800106e:	d90d      	bls.n	800108c <__aeabi_f2iz+0x30>
 8001070:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001074:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001078:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800107c:	fa23 f002 	lsr.w	r0, r3, r2
 8001080:	bf18      	it	ne
 8001082:	4240      	negne	r0, r0
 8001084:	4770      	bx	lr
 8001086:	f04f 0000 	mov.w	r0, #0
 800108a:	4770      	bx	lr
 800108c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001090:	d101      	bne.n	8001096 <__aeabi_f2iz+0x3a>
 8001092:	0242      	lsls	r2, r0, #9
 8001094:	d105      	bne.n	80010a2 <__aeabi_f2iz+0x46>
 8001096:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800109a:	bf08      	it	eq
 800109c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010a0:	4770      	bx	lr
 80010a2:	f04f 0000 	mov.w	r0, #0
 80010a6:	4770      	bx	lr
	...

080010b0 <__core_init>:

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
	...

080010c0 <__late_init>:
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
	...

080010d0 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 80010d0:	e7fe      	b.n	80010d0 <__default_exit>
 80010d2:	bf00      	nop
	...

080010e0 <__init_ram_areas>:
}

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 80010e0:	b4f0      	push	{r4, r5, r6, r7}
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
      *p = 0;
 80010e2:	2700      	movs	r7, #0
 80010e4:	4e13      	ldr	r6, [pc, #76]	; (8001134 <__init_ram_areas+0x54>)
void __init_ram_areas(void) {
 80010e6:	4d14      	ldr	r5, [pc, #80]	; (8001138 <__init_ram_areas+0x58>)
 80010e8:	4c14      	ldr	r4, [pc, #80]	; (800113c <__init_ram_areas+0x5c>)
 80010ea:	4b15      	ldr	r3, [pc, #84]	; (8001140 <__init_ram_areas+0x60>)
 80010ec:	4915      	ldr	r1, [pc, #84]	; (8001144 <__init_ram_areas+0x64>)
 80010ee:	f106 0c70 	add.w	ip, r6, #112	; 0x70
    while (p < rap->clear_area) {
 80010f2:	429c      	cmp	r4, r3
 80010f4:	d911      	bls.n	800111a <__init_ram_areas+0x3a>
 80010f6:	461a      	mov	r2, r3
 80010f8:	3904      	subs	r1, #4
      *p = *tp;
 80010fa:	f851 0f04 	ldr.w	r0, [r1, #4]!
 80010fe:	f842 0b04 	str.w	r0, [r2], #4
    while (p < rap->clear_area) {
 8001102:	4294      	cmp	r4, r2
 8001104:	d8f9      	bhi.n	80010fa <__init_ram_areas+0x1a>
 8001106:	43da      	mvns	r2, r3
 8001108:	4414      	add	r4, r2
 800110a:	f024 0403 	bic.w	r4, r4, #3
 800110e:	3404      	adds	r4, #4
 8001110:	4423      	add	r3, r4
    while (p < rap->no_init_area) {
 8001112:	429d      	cmp	r5, r3
 8001114:	d903      	bls.n	800111e <__init_ram_areas+0x3e>
      *p = 0;
 8001116:	f843 7b04 	str.w	r7, [r3], #4
    while (p < rap->no_init_area) {
 800111a:	429d      	cmp	r5, r3
 800111c:	d8fb      	bhi.n	8001116 <__init_ram_areas+0x36>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT1_AREAS_NUMBER]);
 800111e:	4566      	cmp	r6, ip
 8001120:	d005      	beq.n	800112e <__init_ram_areas+0x4e>
 8001122:	e9d6 1304 	ldrd	r1, r3, [r6, #16]
 8001126:	e9d6 4506 	ldrd	r4, r5, [r6, #24]
 800112a:	3610      	adds	r6, #16
 800112c:	e7e1      	b.n	80010f2 <__init_ram_areas+0x12>
#endif
}
 800112e:	bcf0      	pop	{r4, r5, r6, r7}
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	08003544 	.word	0x08003544
 8001138:	20001430 	.word	0x20001430
 800113c:	20001430 	.word	0x20001430
 8001140:	20001430 	.word	0x20001430
 8001144:	08003714 	.word	0x08003714
	...

08001150 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 8001150:	b508      	push	{r3, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();

  /* Platform low level initializations.*/
  hal_lld_init();
 8001152:	f000 f95d 	bl	8001410 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
#else
  palInit(&pal_default_config);
 8001156:	4806      	ldr	r0, [pc, #24]	; (8001170 <halInit+0x20>)
 8001158:	f000 fdda 	bl	8001d10 <_pal_lld_init>
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
#endif
#if (HAL_USE_CAN == TRUE) || defined(__DOXYGEN__)
  canInit();
 800115c:	f000 f830 	bl	80011c0 <canInit>
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
 8001160:	f000 f8b6 	bl	80012d0 <uartInit>
  halCommunityInit();
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 8001164:	f000 ffe4 	bl	8002130 <boardInit>
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
#endif
}
 8001168:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stInit();
 800116c:	f000 b808 	b.w	8001180 <stInit>
 8001170:	08003640 	.word	0x08003640
	...

08001180 <stInit>:
 *
 * @init
 */
void stInit(void) {

  st_lld_init();
 8001180:	f000 be16 	b.w	8001db0 <st_lld_init>
	...

08001190 <stStartAlarm>:
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 8001190:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->SR     = 0;
 8001194:	2100      	movs	r1, #0
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8001196:	2202      	movs	r2, #2
  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 8001198:	6358      	str	r0, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 800119a:	6119      	str	r1, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 800119c:	60da      	str	r2, [r3, #12]
void stStartAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
}
 800119e:	4770      	bx	lr

080011a0 <stStopAlarm>:
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

  STM32_ST_TIM->DIER = 0;
 80011a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011a4:	2200      	movs	r2, #0
 80011a6:	60da      	str	r2, [r3, #12]
 * @api
 */
void stStopAlarm(void) {

  st_lld_stop_alarm();
}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	0000      	movs	r0, r0
	...

080011b0 <stSetAlarm>:
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 80011b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011b4:	6358      	str	r0, [r3, #52]	; 0x34
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
}
 80011b6:	4770      	bx	lr
	...

080011c0 <canInit>:
 *
 * @init
 */
void canInit(void) {

  can_lld_init();
 80011c0:	f000 baee 	b.w	80017a0 <can_lld_init>
	...

080011d0 <canObjectInit>:
 *
 * @param[out] canp     pointer to the @p CANDriver object
 *
 * @init
 */
void canObjectInit(CANDriver *canp) {
 80011d0:	b430      	push	{r4, r5}

  canp->state       = CAN_STOP;
  canp->config      = NULL;
 80011d2:	2100      	movs	r1, #0
  canp->state       = CAN_STOP;
 80011d4:	2401      	movs	r4, #1
  osalThreadQueueObjectInit(&canp->txqueue);
  osalThreadQueueObjectInit(&canp->rxqueue);
#if CAN_ENFORCE_USE_CALLBACKS == FALSE
  osalEventObjectInit(&canp->rxfull_event);
 80011d6:	f100 0218 	add.w	r2, r0, #24
  osalEventObjectInit(&canp->txempty_event);
 80011da:	f100 031c 	add.w	r3, r0, #28
  osalEventObjectInit(&canp->error_event);
 80011de:	f100 0520 	add.w	r5, r0, #32
  canp->state       = CAN_STOP;
 80011e2:	7004      	strb	r4, [r0, #0]
  canp->config      = NULL;
 80011e4:	6041      	str	r1, [r0, #4]
#if CAN_USE_SLEEP_MODE == TRUE
  osalEventObjectInit(&canp->sleep_event);
 80011e6:	f100 0424 	add.w	r4, r0, #36	; 0x24
  osalEventObjectInit(&canp->wakeup_event);
 80011ea:	f100 0128 	add.w	r1, r0, #40	; 0x28
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
 80011ee:	6182      	str	r2, [r0, #24]
 80011f0:	61c3      	str	r3, [r0, #28]
  osalThreadQueueObjectInit(&canp->txqueue);
 80011f2:	f100 0208 	add.w	r2, r0, #8
  osalThreadQueueObjectInit(&canp->rxqueue);
 80011f6:	f100 0310 	add.w	r3, r0, #16
 80011fa:	e9c0 5408 	strd	r5, r4, [r0, #32]
  canp->error_cb    = NULL;
#if CAN_USE_SLEEP_MODE == TRUE
  canp->wakeup_cb   = NULL;
#endif
#endif /* CAN_ENFORCE_USE_CALLBACKS == TRUE */
}
 80011fe:	bc30      	pop	{r4, r5}
 8001200:	6281      	str	r1, [r0, #40]	; 0x28
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->next = (thread_t *)tqp;
  tqp->prev = (thread_t *)tqp;
 8001202:	e9c0 2202 	strd	r2, r2, [r0, #8]
 8001206:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800120a:	4770      	bx	lr
 800120c:	0000      	movs	r0, r0
	...

08001210 <canStart>:
 * @param[in] config    pointer to the @p CANConfig object. Depending on
 *                      the implementation the value can be @p NULL.
 *
 * @api
 */
void canStart(CANDriver *canp, const CANConfig *config) {
 8001210:	b510      	push	{r4, lr}
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001212:	2320      	movs	r3, #32
 8001214:	4604      	mov	r4, r0
 8001216:	f383 8811 	msr	BASEPRI, r3

  osalSysLock();
  osalDbgAssert(canp->state == CAN_STOP, "invalid state");

  /* Entering initialization mode. */
  canp->state = CAN_STARTING;
 800121a:	2302      	movs	r3, #2
  canp->config = config;
 800121c:	6041      	str	r1, [r0, #4]
  canp->state = CAN_STARTING;
 800121e:	7003      	strb	r3, [r0, #0]

  /* Low level initialization, could be a slow process and sleeps could
     be performed inside.*/
  can_lld_start(canp);
 8001220:	f000 fae6 	bl	80017f0 <can_lld_start>

  /* The driver finally goes into the ready state.*/
  canp->state = CAN_READY;
 8001224:	2203      	movs	r2, #3
 8001226:	2300      	movs	r3, #0
 8001228:	7022      	strb	r2, [r4, #0]
 800122a:	f383 8811 	msr	BASEPRI, r3
  osalSysUnlock();
}
 800122e:	bd10      	pop	{r4, pc}

08001230 <canTransmitTimeout>:
 * @api
 */
msg_t canTransmitTimeout(CANDriver *canp,
                         canmbx_t mailbox,
                         const CANTxFrame *ctfp,
                         sysinterval_t timeout) {
 8001230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001234:	461e      	mov	r6, r3
 8001236:	4604      	mov	r4, r0
 8001238:	460f      	mov	r7, r1
 800123a:	4690      	mov	r8, r2
 800123c:	2320      	movs	r3, #32
 800123e:	f383 8811 	msr	BASEPRI, r3
                "invalid state");

  /*lint -save -e9007 [13.5] Right side is supposed to be pure.*/
  while ((canp->state == CAN_SLEEP) || !can_lld_is_tx_empty(canp, mailbox)) {
  /*lint -restore*/
   msg_t msg = osalThreadEnqueueTimeoutS(&canp->txqueue, timeout);
 8001242:	f100 0508 	add.w	r5, r0, #8
  while ((canp->state == CAN_SLEEP) || !can_lld_is_tx_empty(canp, mailbox)) {
 8001246:	7823      	ldrb	r3, [r4, #0]
 8001248:	2b04      	cmp	r3, #4
 800124a:	d004      	beq.n	8001256 <canTransmitTimeout+0x26>
 800124c:	4639      	mov	r1, r7
 800124e:	4620      	mov	r0, r4
 8001250:	f000 faf6 	bl	8001840 <can_lld_is_tx_empty>
 8001254:	b950      	cbnz	r0, 800126c <canTransmitTimeout+0x3c>
 * @sclass
 */
static inline msg_t osalThreadEnqueueTimeoutS(threads_queue_t *tqp,
                                              sysinterval_t timeout) {

  return chThdEnqueueTimeoutS(tqp, timeout);
 8001256:	4631      	mov	r1, r6
 8001258:	4628      	mov	r0, r5
 800125a:	f001 fae9 	bl	8002830 <chThdEnqueueTimeoutS>
    if (msg != MSG_OK) {
 800125e:	2800      	cmp	r0, #0
 8001260:	d0f1      	beq.n	8001246 <canTransmitTimeout+0x16>
 8001262:	2300      	movs	r3, #0
 8001264:	f383 8811 	msr	BASEPRI, r3
    }
  }
  can_lld_transmit(canp, mailbox, ctfp);
  osalSysUnlock();
  return MSG_OK;
}
 8001268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  can_lld_transmit(canp, mailbox, ctfp);
 800126c:	4620      	mov	r0, r4
 800126e:	4642      	mov	r2, r8
 8001270:	4639      	mov	r1, r7
 8001272:	f000 fb05 	bl	8001880 <can_lld_transmit>
 8001276:	2000      	movs	r0, #0
 8001278:	f380 8811 	msr	BASEPRI, r0
}
 800127c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001280 <canReceiveTimeout>:
 * @api
 */
msg_t canReceiveTimeout(CANDriver *canp,
                        canmbx_t mailbox,
                        CANRxFrame *crfp,
                        sysinterval_t timeout) {
 8001280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001284:	461e      	mov	r6, r3
 8001286:	4604      	mov	r4, r0
 8001288:	460f      	mov	r7, r1
 800128a:	4690      	mov	r8, r2
 800128c:	2320      	movs	r3, #32
 800128e:	f383 8811 	msr	BASEPRI, r3
                "invalid state");

  /*lint -save -e9007 [13.5] Right side is supposed to be pure.*/
  while ((canp->state == CAN_SLEEP) || !can_lld_is_rx_nonempty(canp, mailbox)) {
  /*lint -restore*/
    msg_t msg = osalThreadEnqueueTimeoutS(&canp->rxqueue, timeout);
 8001292:	f100 0510 	add.w	r5, r0, #16
  while ((canp->state == CAN_SLEEP) || !can_lld_is_rx_nonempty(canp, mailbox)) {
 8001296:	7823      	ldrb	r3, [r4, #0]
 8001298:	2b04      	cmp	r3, #4
 800129a:	d004      	beq.n	80012a6 <canReceiveTimeout+0x26>
 800129c:	4639      	mov	r1, r7
 800129e:	4620      	mov	r0, r4
 80012a0:	f000 fb26 	bl	80018f0 <can_lld_is_rx_nonempty>
 80012a4:	b950      	cbnz	r0, 80012bc <canReceiveTimeout+0x3c>
 80012a6:	4631      	mov	r1, r6
 80012a8:	4628      	mov	r0, r5
 80012aa:	f001 fac1 	bl	8002830 <chThdEnqueueTimeoutS>
    if (msg != MSG_OK) {
 80012ae:	2800      	cmp	r0, #0
 80012b0:	d0f1      	beq.n	8001296 <canReceiveTimeout+0x16>
 80012b2:	2300      	movs	r3, #0
 80012b4:	f383 8811 	msr	BASEPRI, r3
    }
  }
  can_lld_receive(canp, mailbox, crfp);
  osalSysUnlock();
  return MSG_OK;
}
 80012b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  can_lld_receive(canp, mailbox, crfp);
 80012bc:	4620      	mov	r0, r4
 80012be:	4642      	mov	r2, r8
 80012c0:	4639      	mov	r1, r7
 80012c2:	f000 fb35 	bl	8001930 <can_lld_receive>
 80012c6:	2000      	movs	r0, #0
 80012c8:	f380 8811 	msr	BASEPRI, r0
}
 80012cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080012d0 <uartInit>:
 *
 * @init
 */
void uartInit(void) {

  uart_lld_init();
 80012d0:	f000 be5e 	b.w	8001f90 <uart_lld_init>
	...

080012e0 <uartObjectInit>:
 * @init
 */
void uartObjectInit(UARTDriver *uartp) {

  uartp->state      = UART_STOP;
  uartp->txstate    = UART_TX_IDLE;
 80012e0:	2300      	movs	r3, #0
  uartp->state      = UART_STOP;
 80012e2:	2201      	movs	r2, #1
  uartp->txstate    = UART_TX_IDLE;
 80012e4:	7043      	strb	r3, [r0, #1]
  uartp->state      = UART_STOP;
 80012e6:	7002      	strb	r2, [r0, #0]
  uartp->rxstate    = UART_RX_IDLE;
 80012e8:	7083      	strb	r3, [r0, #2]
  uartp->config     = NULL;
 80012ea:	6043      	str	r3, [r0, #4]

  /* Optional, user-defined initializer.*/
#if defined(UART_DRIVER_EXT_INIT_HOOK)
  UART_DRIVER_EXT_INIT_HOOK(uartp);
#endif
}
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop

080012f0 <uartStart>:
 * @param[in] uartp     pointer to the @p UARTDriver object
 * @param[in] config    pointer to the @p UARTConfig object
 *
 * @api
 */
void uartStart(UARTDriver *uartp, const UARTConfig *config) {
 80012f0:	b510      	push	{r4, lr}
 80012f2:	2320      	movs	r3, #32
 80012f4:	4604      	mov	r4, r0
 80012f6:	f383 8811 	msr	BASEPRI, r3

  osalSysLock();
  osalDbgAssert((uartp->state == UART_STOP) || (uartp->state == UART_READY),
                "invalid state");

  uartp->config = config;
 80012fa:	6041      	str	r1, [r0, #4]
  uart_lld_start(uartp);
 80012fc:	f000 fe60 	bl	8001fc0 <uart_lld_start>
  uartp->state = UART_READY;
 8001300:	2202      	movs	r2, #2
 8001302:	2300      	movs	r3, #0
 8001304:	7022      	strb	r2, [r4, #0]
 8001306:	f383 8811 	msr	BASEPRI, r3
  osalSysUnlock();
}
 800130a:	bd10      	pop	{r4, pc}
 800130c:	0000      	movs	r0, r0
	...

08001310 <uartStartReceive>:
 * @param[in] n         number of data frames to receive
 * @param[in] rxbuf     the pointer to the receive buffer
 *
 * @api
 */
void uartStartReceive(UARTDriver *uartp, size_t n, void *rxbuf) {
 8001310:	b510      	push	{r4, lr}
 8001312:	2320      	movs	r3, #32
 8001314:	4604      	mov	r4, r0
 8001316:	f383 8811 	msr	BASEPRI, r3

  osalSysLock();
  osalDbgAssert(uartp->state == UART_READY, "is active");
  osalDbgAssert(uartp->rxstate != UART_RX_ACTIVE, "rx active");

  uart_lld_start_receive(uartp, n, rxbuf);
 800131a:	f000 fec9 	bl	80020b0 <uart_lld_start_receive>
  uartp->rxstate = UART_RX_ACTIVE;
 800131e:	2201      	movs	r2, #1
 8001320:	2300      	movs	r3, #0
 8001322:	70a2      	strb	r2, [r4, #2]
 8001324:	f383 8811 	msr	BASEPRI, r3
  osalSysUnlock();
}
 8001328:	bd10      	pop	{r4, pc}
 800132a:	bf00      	nop
 800132c:	0000      	movs	r0, r0
	...

08001330 <uartStopReceive>:
 8001330:	2220      	movs	r2, #32
 8001332:	f382 8811 	msr	BASEPRI, r2
  osalDbgCheck(uartp != NULL);

  osalSysLock();
  osalDbgAssert(uartp->state == UART_READY, "not active");

  if (uartp->rxstate == UART_RX_ACTIVE) {
 8001336:	7882      	ldrb	r2, [r0, #2]
 8001338:	2a01      	cmp	r2, #1
 800133a:	d005      	beq.n	8001348 <uartStopReceive+0x18>
    n = uart_lld_stop_receive(uartp);
    uartp->rxstate = UART_RX_IDLE;
  }
  else {
    n = UART_ERR_NOT_ACTIVE;
 800133c:	f04f 30ff 	mov.w	r0, #4294967295
 8001340:	2300      	movs	r3, #0
 8001342:	f383 8811 	msr	BASEPRI, r3
  }
  osalSysUnlock();

  return n;
}
 8001346:	4770      	bx	lr
size_t uartStopReceive(UARTDriver *uartp) {
 8001348:	b510      	push	{r4, lr}
 800134a:	4604      	mov	r4, r0
    n = uart_lld_stop_receive(uartp);
 800134c:	f000 fec8 	bl	80020e0 <uart_lld_stop_receive>
    uartp->rxstate = UART_RX_IDLE;
 8001350:	2300      	movs	r3, #0
 8001352:	70a3      	strb	r3, [r4, #2]
 8001354:	2300      	movs	r3, #0
 8001356:	f383 8811 	msr	BASEPRI, r3
}
 800135a:	bd10      	pop	{r4, pc}
 800135c:	0000      	movs	r0, r0
	...

08001360 <nvicEnableVector>:
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001360:	2201      	movs	r2, #1
 8001362:	0943      	lsrs	r3, r0, #5
void nvicEnableVector(uint32_t n, uint32_t prio) {
 8001364:	b410      	push	{r4}
 8001366:	009b      	lsls	r3, r3, #2
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8001368:	f100 4460 	add.w	r4, r0, #3758096384	; 0xe0000000
 800136c:	0109      	lsls	r1, r1, #4
 800136e:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
 8001372:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001376:	f000 001f 	and.w	r0, r0, #31
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 800137a:	b2c9      	uxtb	r1, r1
 800137c:	f884 1300 	strb.w	r1, [r4, #768]	; 0x300
 8001380:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001384:	fa02 f000 	lsl.w	r0, r2, r0
 8001388:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
}
 800138c:	bc10      	pop	{r4}
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 800138e:	6018      	str	r0, [r3, #0]
}
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
	...

080013a0 <nvicDisableVector>:
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {

  NVIC->ICER[n >> 5U] = 1U << (n & 0x1FU);
 80013a0:	2201      	movs	r2, #1
void nvicDisableVector(uint32_t n) {
 80013a2:	b430      	push	{r4, r5}
#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = 0U;
 80013a4:	2400      	movs	r4, #0
  NVIC->ICER[n >> 5U] = 1U << (n & 0x1FU);
 80013a6:	4906      	ldr	r1, [pc, #24]	; (80013c0 <nvicDisableVector+0x20>)
 80013a8:	f000 051f 	and.w	r5, r0, #31
 80013ac:	0943      	lsrs	r3, r0, #5
 80013ae:	40aa      	lsls	r2, r5
 80013b0:	3320      	adds	r3, #32
  NVIC->IP[n] = 0U;
 80013b2:	4408      	add	r0, r1
  NVIC->ICER[n >> 5U] = 1U << (n & 0x1FU);
 80013b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->IP[n] = 0U;
 80013b8:	f880 4300 	strb.w	r4, [r0, #768]	; 0x300
#endif
}
 80013bc:	bc30      	pop	{r4, r5}
 80013be:	4770      	bx	lr
 80013c0:	e000e100 	.word	0xe000e100
	...

080013d0 <irqInit>:
 * @notapi
 */
void irqInit(void) {

#if HAL_USE_PAL
  nvicEnableVector(EXTI0_IRQn, STM32_IRQ_EXTI0_PRIORITY);
 80013d0:	2106      	movs	r1, #6
void irqInit(void) {
 80013d2:	b508      	push	{r3, lr}
  nvicEnableVector(EXTI0_IRQn, STM32_IRQ_EXTI0_PRIORITY);
 80013d4:	4608      	mov	r0, r1
 80013d6:	f7ff ffc3 	bl	8001360 <nvicEnableVector>
  nvicEnableVector(EXTI1_IRQn, STM32_IRQ_EXTI1_PRIORITY);
 80013da:	2106      	movs	r1, #6
 80013dc:	2007      	movs	r0, #7
 80013de:	f7ff ffbf 	bl	8001360 <nvicEnableVector>
  nvicEnableVector(EXTI2_IRQn, STM32_IRQ_EXTI2_PRIORITY);
 80013e2:	2106      	movs	r1, #6
 80013e4:	2008      	movs	r0, #8
 80013e6:	f7ff ffbb 	bl	8001360 <nvicEnableVector>
  nvicEnableVector(EXTI3_IRQn, STM32_IRQ_EXTI3_PRIORITY);
 80013ea:	2106      	movs	r1, #6
 80013ec:	2009      	movs	r0, #9
 80013ee:	f7ff ffb7 	bl	8001360 <nvicEnableVector>
  nvicEnableVector(EXTI4_IRQn, STM32_IRQ_EXTI4_PRIORITY);
 80013f2:	2106      	movs	r1, #6
 80013f4:	200a      	movs	r0, #10
 80013f6:	f7ff ffb3 	bl	8001360 <nvicEnableVector>
  nvicEnableVector(EXTI9_5_IRQn, STM32_IRQ_EXTI5_9_PRIORITY);
 80013fa:	2106      	movs	r1, #6
 80013fc:	2017      	movs	r0, #23
 80013fe:	f7ff ffaf 	bl	8001360 <nvicEnableVector>
  nvicEnableVector(EXTI15_10_IRQn, STM32_IRQ_EXTI10_15_PRIORITY);
#endif
}
 8001402:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  nvicEnableVector(EXTI15_10_IRQn, STM32_IRQ_EXTI10_15_PRIORITY);
 8001406:	2106      	movs	r1, #6
 8001408:	2028      	movs	r0, #40	; 0x28
 800140a:	f7ff bfa9 	b.w	8001360 <nvicEnableVector>
 800140e:	bf00      	nop

08001410 <hal_lld_init>:
 * @notapi
 */
void hal_lld_init(void) {

  /* Reset of all peripherals.*/
  rccResetAPB1(0xFFFFFFFF);
 8001410:	f04f 30ff 	mov.w	r0, #4294967295
 8001414:	2200      	movs	r2, #0
 8001416:	4b10      	ldr	r3, [pc, #64]	; (8001458 <hal_lld_init+0x48>)
void hal_lld_init(void) {
 8001418:	b510      	push	{r4, lr}
  rccResetAPB1(0xFFFFFFFF);
 800141a:	691c      	ldr	r4, [r3, #16]
 800141c:	6118      	str	r0, [r3, #16]
 800141e:	691c      	ldr	r4, [r3, #16]
 8001420:	611a      	str	r2, [r3, #16]
 8001422:	691c      	ldr	r4, [r3, #16]
  rccResetAPB2(0xFFFFFFFF);
 8001424:	68dc      	ldr	r4, [r3, #12]
 8001426:	60d8      	str	r0, [r3, #12]
 8001428:	68d8      	ldr	r0, [r3, #12]
 800142a:	60da      	str	r2, [r3, #12]
 800142c:	68da      	ldr	r2, [r3, #12]

  /* PWR and BD clocks enabled.*/
  rccEnablePWRInterface(true);
 800142e:	69da      	ldr	r2, [r3, #28]
  PWR->CR |= PWR_CR_DBP;
 8001430:	490a      	ldr	r1, [pc, #40]	; (800145c <hal_lld_init+0x4c>)
  rccEnablePWRInterface(true);
 8001432:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001436:	61da      	str	r2, [r3, #28]
 8001438:	69da      	ldr	r2, [r3, #28]
  rccEnableBKPInterface(true);
 800143a:	69da      	ldr	r2, [r3, #28]
 800143c:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8001440:	61da      	str	r2, [r3, #28]
 8001442:	69db      	ldr	r3, [r3, #28]
  PWR->CR |= PWR_CR_DBP;
 8001444:	680b      	ldr	r3, [r1, #0]
 8001446:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800144a:	600b      	str	r3, [r1, #0]
  /* Initializes the backup domain.*/
  hal_lld_backup_domain_init();

  /* DMA subsystems initialization.*/
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 800144c:	f000 fbb8 	bl	8001bc0 <dmaInit>

  /* Programmable voltage detector enable.*/
#if STM32_PVD_ENABLE
  PWR->CR |= PWR_CR_PVDE | (STM32_PLS & STM32_PLS_MASK);
#endif /* STM32_PVD_ENABLE */
}
 8001450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  irqInit();
 8001454:	f7ff bfbc 	b.w	80013d0 <irqInit>
 8001458:	40021000 	.word	0x40021000
 800145c:	40007000 	.word	0x40007000

08001460 <stm32_clock_init>:
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8001460:	4b1b      	ldr	r3, [pc, #108]	; (80014d0 <stm32_clock_init+0x70>)
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8001462:	461a      	mov	r2, r3
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8001464:	6819      	ldr	r1, [r3, #0]
 8001466:	f041 0101 	orr.w	r1, r1, #1
 800146a:	6019      	str	r1, [r3, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 800146c:	6813      	ldr	r3, [r2, #0]
 800146e:	0798      	lsls	r0, r3, #30
 8001470:	d5fc      	bpl.n	800146c <stm32_clock_init+0xc>
    ;                                       /* Wait until HSI is stable.    */
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 8001472:	2000      	movs	r0, #0
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 8001474:	6813      	ldr	r3, [r2, #0]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001476:	4916      	ldr	r1, [pc, #88]	; (80014d0 <stm32_clock_init+0x70>)
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 8001478:	f003 03f9 	and.w	r3, r3, #249	; 0xf9
 800147c:	6013      	str	r3, [r2, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 800147e:	6050      	str	r0, [r2, #4]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001480:	684b      	ldr	r3, [r1, #4]
 8001482:	f013 0f0c 	tst.w	r3, #12
 8001486:	d1fb      	bne.n	8001480 <stm32_clock_init+0x20>
#if defined(STM32_HSE_BYPASS)
  /* HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#endif
  /* HSE activation.*/
  RCC->CR |= RCC_CR_HSEON;
 8001488:	680b      	ldr	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSERDY))
 800148a:	4a11      	ldr	r2, [pc, #68]	; (80014d0 <stm32_clock_init+0x70>)
  RCC->CR |= RCC_CR_HSEON;
 800148c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001490:	600b      	str	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSERDY))
 8001492:	6813      	ldr	r3, [r2, #0]
 8001494:	0399      	lsls	r1, r3, #14
 8001496:	d5fc      	bpl.n	8001492 <stm32_clock_init+0x32>
    ;                                       /* Waits until LSI is stable.   */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->CFGR |= STM32_PLLMUL | STM32_PLLXTPRE | STM32_PLLSRC;
 8001498:	6853      	ldr	r3, [r2, #4]
  RCC->CR   |= RCC_CR_PLLON;
  while (!(RCC->CR & RCC_CR_PLLRDY))
 800149a:	490d      	ldr	r1, [pc, #52]	; (80014d0 <stm32_clock_init+0x70>)
  RCC->CFGR |= STM32_PLLMUL | STM32_PLLXTPRE | STM32_PLLSRC;
 800149c:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 80014a0:	6053      	str	r3, [r2, #4]
  RCC->CR   |= RCC_CR_PLLON;
 80014a2:	6813      	ldr	r3, [r2, #0]
 80014a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014a8:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_PLLRDY))
 80014aa:	680b      	ldr	r3, [r1, #0]
 80014ac:	019b      	lsls	r3, r3, #6
 80014ae:	d5fc      	bpl.n	80014aa <stm32_clock_init+0x4a>
              STM32_PLLSRC | STM32_ADCPRE | STM32_PPRE2  | STM32_PPRE1    |
              STM32_HPRE;
#endif

  /* Flash setup and final clock selection.   */
  FLASH->ACR = STM32_FLASHBITS;
 80014b0:	2212      	movs	r2, #18
 80014b2:	4b08      	ldr	r3, [pc, #32]	; (80014d4 <stm32_clock_init+0x74>)
  RCC->CFGR = STM32_MCOSEL | STM32_USBPRE | STM32_PLLMUL | STM32_PLLXTPRE |
 80014b4:	4808      	ldr	r0, [pc, #32]	; (80014d8 <stm32_clock_init+0x78>)
 80014b6:	6048      	str	r0, [r1, #4]
  FLASH->ACR = STM32_FLASHBITS;
 80014b8:	601a      	str	r2, [r3, #0]

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  /* Switches clock source.*/
  RCC->CFGR |= STM32_SW;
 80014ba:	684b      	ldr	r3, [r1, #4]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 80014bc:	4a04      	ldr	r2, [pc, #16]	; (80014d0 <stm32_clock_init+0x70>)
  RCC->CFGR |= STM32_SW;
 80014be:	f043 0302 	orr.w	r3, r3, #2
 80014c2:	604b      	str	r3, [r1, #4]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 80014c4:	6853      	ldr	r3, [r2, #4]
 80014c6:	f003 030c 	and.w	r3, r3, #12
 80014ca:	2b08      	cmp	r3, #8
 80014cc:	d1fa      	bne.n	80014c4 <stm32_clock_init+0x64>

#if !STM32_HSI_ENABLED
  RCC->CR &= ~RCC_CR_HSION;
#endif
#endif /* !STM32_NO_INIT */
}
 80014ce:	4770      	bx	lr
 80014d0:	40021000 	.word	0x40021000
 80014d4:	40022000 	.word	0x40022000
 80014d8:	001d6400 	.word	0x001d6400
 80014dc:	00000000 	.word	0x00000000

080014e0 <can_lld_set_filters.constprop.4>:
 * @param[in] cfp       pointer to the filters array, can be @p NULL if
 *                      (num == 0)
 *
 * @notapi
 */
static void can_lld_set_filters(CANDriver* canp,
 80014e0:	b4f0      	push	{r4, r5, r6, r7}
#endif

  /* Temporarily enabling CAN clock.*/
#if STM32_CAN_USE_CAN1
  if(canp == &CAND1) {
    rccEnableCAN1(true);
 80014e2:	4c3f      	ldr	r4, [pc, #252]	; (80015e0 <can_lld_set_filters.constprop.4+0x100>)
    /* Filters initialization.*/
    canp->can->FMR = (canp->can->FMR & 0xFFFF0000) | CAN_FMR_FINIT;
 80014e4:	4b3f      	ldr	r3, [pc, #252]	; (80015e4 <can_lld_set_filters.constprop.4+0x104>)
    rccEnableCAN1(true);
 80014e6:	69e5      	ldr	r5, [r4, #28]
    canp->can->FMR = (canp->can->FMR & 0xFFFF0000) | CAN_FMR_FINIT;
 80014e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    rccEnableCAN1(true);
 80014ea:	f045 7500 	orr.w	r5, r5, #33554432	; 0x2000000
 80014ee:	61e5      	str	r5, [r4, #28]
 80014f0:	69e4      	ldr	r4, [r4, #28]
    canp->can->FMR = (canp->can->FMR & 0xFFFF0000) | CAN_FMR_FINIT;
 80014f2:	4e3d      	ldr	r6, [pc, #244]	; (80015e8 <can_lld_set_filters.constprop.4+0x108>)
 80014f4:	f8d3 5200 	ldr.w	r5, [r3, #512]	; 0x200
 80014f8:	4035      	ands	r5, r6
 80014fa:	f045 0501 	orr.w	r5, r5, #1
 80014fe:	f8c3 5200 	str.w	r5, [r3, #512]	; 0x200
    canp->can->FMR = (canp->can->FMR & 0xFFFF0000) | (can2sb << 8) | CAN_FMR_FINIT;
 8001502:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 8001506:	4034      	ands	r4, r6
 8001508:	f044 0401 	orr.w	r4, r4, #1
 800150c:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
 8001510:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
    /* Filters initialization.*/
    canp->can->FMR = (canp->can->FMR & 0xFFFF0000) | CAN_FMR_FINIT;
  }
#endif

  if (num > 0) {
 8001514:	2900      	cmp	r1, #0
 8001516:	d047      	beq.n	80015a8 <can_lld_set_filters.constprop.4+0xc8>
    uint32_t i, fmask;

    /* All filters cleared.*/
    canp->can->FA1R = 0;
 8001518:	2400      	movs	r4, #0
    canp->can->FS1R = 0;
    canp->can->FFA1R = 0;

#if STM32_CAN_USE_CAN1
    if(canp == &CAND1) {
      for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
 800151a:	4620      	mov	r0, r4
        canp->can->sFilterRegister[i].FR1 = 0;
 800151c:	4625      	mov	r5, r4
    canp->can->FA1R = 0;
 800151e:	f8c3 421c 	str.w	r4, [r3, #540]	; 0x21c
    canp->can->FM1R = 0;
 8001522:	f8c3 4204 	str.w	r4, [r3, #516]	; 0x204
    canp->can->FS1R = 0;
 8001526:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c
    canp->can->FFA1R = 0;
 800152a:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
 800152e:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
      for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
 8001532:	3001      	adds	r0, #1
 8001534:	280e      	cmp	r0, #14
        canp->can->sFilterRegister[i].FR1 = 0;
 8001536:	f8c4 5240 	str.w	r5, [r4, #576]	; 0x240
        canp->can->sFilterRegister[i].FR2 = 0;
 800153a:	f8c4 5244 	str.w	r5, [r4, #580]	; 0x244
      for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
 800153e:	d1f6      	bne.n	800152e <can_lld_set_filters.constprop.4+0x4e>
 8001540:	2600      	movs	r6, #0
    }
#endif

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
      fmask = 1 << cfp->filter;
 8001542:	2701      	movs	r7, #1
      if (cfp->mode)
 8001544:	7894      	ldrb	r4, [r2, #2]
      fmask = 1 << cfp->filter;
 8001546:	8810      	ldrh	r0, [r2, #0]
      if (cfp->mode)
 8001548:	f014 0f01 	tst.w	r4, #1
 800154c:	eb03 05c0 	add.w	r5, r3, r0, lsl #3
    for (i = 0; i < num; i++) {
 8001550:	f106 0601 	add.w	r6, r6, #1
      fmask = 1 << cfp->filter;
 8001554:	fa07 f000 	lsl.w	r0, r7, r0
      if (cfp->mode)
 8001558:	d005      	beq.n	8001566 <can_lld_set_filters.constprop.4+0x86>
        canp->can->FM1R |= fmask;
 800155a:	f8d3 c204 	ldr.w	ip, [r3, #516]	; 0x204
 800155e:	ea40 0c0c 	orr.w	ip, r0, ip
 8001562:	f8c3 c204 	str.w	ip, [r3, #516]	; 0x204
      if (cfp->scale)
 8001566:	f014 0f02 	tst.w	r4, #2
 800156a:	d005      	beq.n	8001578 <can_lld_set_filters.constprop.4+0x98>
        canp->can->FS1R |= fmask;
 800156c:	f8d3 c20c 	ldr.w	ip, [r3, #524]	; 0x20c
 8001570:	ea40 0c0c 	orr.w	ip, r0, ip
 8001574:	f8c3 c20c 	str.w	ip, [r3, #524]	; 0x20c
      if (cfp->assignment)
 8001578:	0764      	lsls	r4, r4, #29
 800157a:	d504      	bpl.n	8001586 <can_lld_set_filters.constprop.4+0xa6>
        canp->can->FFA1R |= fmask;
 800157c:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
 8001580:	4304      	orrs	r4, r0
 8001582:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
      canp->can->sFilterRegister[cfp->filter].FR1 = cfp->register1;
 8001586:	6854      	ldr	r4, [r2, #4]
    for (i = 0; i < num; i++) {
 8001588:	42b1      	cmp	r1, r6
      canp->can->sFilterRegister[cfp->filter].FR1 = cfp->register1;
 800158a:	f8c5 4240 	str.w	r4, [r5, #576]	; 0x240
      canp->can->sFilterRegister[cfp->filter].FR2 = cfp->register2;
 800158e:	6894      	ldr	r4, [r2, #8]
      canp->can->FA1R |= fmask;
      cfp++;
 8001590:	f102 020c 	add.w	r2, r2, #12
      canp->can->sFilterRegister[cfp->filter].FR2 = cfp->register2;
 8001594:	f8c5 4244 	str.w	r4, [r5, #580]	; 0x244
      canp->can->FA1R |= fmask;
 8001598:	f8d3 421c 	ldr.w	r4, [r3, #540]	; 0x21c
 800159c:	ea40 0004 	orr.w	r0, r0, r4
 80015a0:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
    for (i = 0; i < num; i++) {
 80015a4:	d1ce      	bne.n	8001544 <can_lld_set_filters.constprop.4+0x64>
 80015a6:	e00c      	b.n	80015c2 <can_lld_set_filters.constprop.4+0xe2>
      canp->can->sFilterRegister[can2sb].FR2 = 0;
    }
#endif
    canp->can->FM1R = 0;
    canp->can->FFA1R = 0;
    canp->can->FS1R = 1;
 80015a8:	2201      	movs	r2, #1
    canp->can->sFilterRegister[0].FR1 = 0;
 80015aa:	f8c3 1240 	str.w	r1, [r3, #576]	; 0x240
    canp->can->sFilterRegister[0].FR2 = 0;
 80015ae:	f8c3 1244 	str.w	r1, [r3, #580]	; 0x244
    canp->can->FM1R = 0;
 80015b2:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
    canp->can->FFA1R = 0;
 80015b6:	f8c3 1214 	str.w	r1, [r3, #532]	; 0x214
    canp->can->FS1R = 1;
 80015ba:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
    canp->can->FA1R = 1;
 80015be:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
      canp->can->FS1R |= 1 << can2sb;
      canp->can->FA1R |= 1 << can2sb;
    }
#endif
  }
  canp->can->FMR &= ~CAN_FMR_FINIT;
 80015c2:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200

  /* Clock disabled, it will be enabled again in can_lld_start().*/
  /* Temporarily enabling CAN clock.*/
#if STM32_CAN_USE_CAN1
  if(canp == &CAND1) {
    rccDisableCAN1();
 80015c6:	4a06      	ldr	r2, [pc, #24]	; (80015e0 <can_lld_set_filters.constprop.4+0x100>)
  canp->can->FMR &= ~CAN_FMR_FINIT;
 80015c8:	f021 0101 	bic.w	r1, r1, #1
 80015cc:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
    rccDisableCAN1();
 80015d0:	69d3      	ldr	r3, [r2, #28]
#if STM32_CAN_USE_CAN3
  if(canp == &CAND3) {
    rccDisableCAN3();
  }
#endif
}
 80015d2:	bcf0      	pop	{r4, r5, r6, r7}
    rccDisableCAN1();
 80015d4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80015d8:	61d3      	str	r3, [r2, #28]
 80015da:	69d3      	ldr	r3, [r2, #28]
}
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	40021000 	.word	0x40021000
 80015e4:	20000830 	.word	0x20000830
 80015e8:	ffff0000 	.word	0xffff0000
 80015ec:	00000000 	.word	0x00000000

080015f0 <Vector8C>:
static void can_lld_tx_handler(CANDriver *canp) {
  uint32_t tsr;
  eventflags_t flags;

  /* Clearing IRQ sources.*/
  tsr = canp->can->TSR;
 80015f0:	4b18      	ldr	r3, [pc, #96]	; (8001654 <Vector8C+0x64>)
/**
 * @brief   CAN1 TX interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_TX_HANDLER) {
 80015f2:	b510      	push	{r4, lr}
  tsr = canp->can->TSR;
 80015f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015f6:	6893      	ldr	r3, [r2, #8]
  if ((tsr & CAN_TSR_RQCP0) != 0U) {
 80015f8:	f013 0401 	ands.w	r4, r3, #1
  canp->can->TSR = tsr;
 80015fc:	6093      	str	r3, [r2, #8]
  if ((tsr & CAN_TSR_RQCP0) != 0U) {
 80015fe:	d005      	beq.n	800160c <Vector8C+0x1c>
      flags |= CAN_MAILBOX_TO_MASK(1U);
 8001600:	f013 0f0c 	tst.w	r3, #12
 8001604:	bf14      	ite	ne
 8001606:	f44f 3480 	movne.w	r4, #65536	; 0x10000
 800160a:	2401      	moveq	r4, #1
  if ((tsr & CAN_TSR_RQCP1) != 0U) {
 800160c:	05d9      	lsls	r1, r3, #23
 800160e:	d506      	bpl.n	800161e <Vector8C+0x2e>
    if ((tsr & (CAN_TSR_ALST1 | CAN_TSR_TERR1)) != 0U) {
 8001610:	f413 6f40 	tst.w	r3, #3072	; 0xc00
      flags |= CAN_MAILBOX_TO_MASK(2U) << 16U;
 8001614:	bf14      	ite	ne
 8001616:	f444 3400 	orrne.w	r4, r4, #131072	; 0x20000
      flags |= CAN_MAILBOX_TO_MASK(2U);
 800161a:	f044 0402 	orreq.w	r4, r4, #2
  if ((tsr & CAN_TSR_RQCP2) != 0U) {
 800161e:	03da      	lsls	r2, r3, #15
 8001620:	d506      	bpl.n	8001630 <Vector8C+0x40>
    if ((tsr & (CAN_TSR_ALST2 | CAN_TSR_TERR2)) != 0U) {
 8001622:	f413 2f40 	tst.w	r3, #786432	; 0xc0000
      flags |= CAN_MAILBOX_TO_MASK(3U) << 16U;
 8001626:	bf14      	ite	ne
 8001628:	f444 2480 	orrne.w	r4, r4, #262144	; 0x40000
      flags |= CAN_MAILBOX_TO_MASK(3U);
 800162c:	f044 0404 	orreq.w	r4, r4, #4
 8001630:	2320      	movs	r3, #32
 8001632:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 8001636:	2100      	movs	r1, #0
 8001638:	4807      	ldr	r0, [pc, #28]	; (8001658 <Vector8C+0x68>)
 800163a:	f001 f911 	bl	8002860 <chThdDequeueAllI>
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800163e:	4621      	mov	r1, r4
 8001640:	4806      	ldr	r0, [pc, #24]	; (800165c <Vector8C+0x6c>)
 8001642:	f001 f975 	bl	8002930 <chEvtBroadcastFlagsI>
 8001646:	2300      	movs	r3, #0
 8001648:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_tx_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800164c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001650:	f001 ba5e 	b.w	8002b10 <_port_irq_epilogue>
 8001654:	20000830 	.word	0x20000830
 8001658:	20000838 	.word	0x20000838
 800165c:	2000084c 	.word	0x2000084c

08001660 <Vector90>:
/**
 * @brief   CAN1 RX0 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_RX0_HANDLER) {
 8001660:	b538      	push	{r3, r4, r5, lr}
  rf0r = canp->can->RF0R;
 8001662:	4c16      	ldr	r4, [pc, #88]	; (80016bc <Vector90+0x5c>)
 8001664:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001666:	68dd      	ldr	r5, [r3, #12]
  if ((rf0r & CAN_RF0R_FMP0) > 0) {
 8001668:	07aa      	lsls	r2, r5, #30
 800166a:	d111      	bne.n	8001690 <Vector90+0x30>
  if ((rf0r & CAN_RF0R_FOVR0) > 0) {
 800166c:	06eb      	lsls	r3, r5, #27
 800166e:	d50b      	bpl.n	8001688 <Vector90+0x28>
    canp->can->RF0R = CAN_RF0R_FOVR0;
 8001670:	2110      	movs	r1, #16
 8001672:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001674:	2320      	movs	r3, #32
 8001676:	60d1      	str	r1, [r2, #12]
 8001678:	f383 8811 	msr	BASEPRI, r3
 800167c:	4810      	ldr	r0, [pc, #64]	; (80016c0 <Vector90+0x60>)
 800167e:	f001 f957 	bl	8002930 <chEvtBroadcastFlagsI>
 8001682:	2300      	movs	r3, #0
 8001684:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_rx0_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 8001688:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 800168c:	f001 ba40 	b.w	8002b10 <_port_irq_epilogue>
    canp->can->IER &= ~CAN_IER_FMPIE0;
 8001690:	695a      	ldr	r2, [r3, #20]
 8001692:	2120      	movs	r1, #32
 8001694:	f022 0202 	bic.w	r2, r2, #2
 8001698:	615a      	str	r2, [r3, #20]
 800169a:	f381 8811 	msr	BASEPRI, r1
  chThdDequeueAllI(tqp, msg);
 800169e:	2100      	movs	r1, #0
 80016a0:	f104 0010 	add.w	r0, r4, #16
 80016a4:	f001 f8dc 	bl	8002860 <chThdDequeueAllI>
  chEvtBroadcastFlagsI(esp, flags);
 80016a8:	f104 0018 	add.w	r0, r4, #24
 80016ac:	2101      	movs	r1, #1
 80016ae:	f001 f93f 	bl	8002930 <chEvtBroadcastFlagsI>
 80016b2:	2300      	movs	r3, #0
 80016b4:	f383 8811 	msr	BASEPRI, r3
 80016b8:	e7d8      	b.n	800166c <Vector90+0xc>
 80016ba:	bf00      	nop
 80016bc:	20000830 	.word	0x20000830
 80016c0:	20000850 	.word	0x20000850
	...

080016d0 <Vector94>:
/**
 * @brief   CAN1 RX1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_RX1_HANDLER) {
 80016d0:	b538      	push	{r3, r4, r5, lr}
  rf1r = canp->can->RF1R;
 80016d2:	4c16      	ldr	r4, [pc, #88]	; (800172c <Vector94+0x5c>)
 80016d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016d6:	691d      	ldr	r5, [r3, #16]
  if ((rf1r & CAN_RF1R_FMP1) > 0) {
 80016d8:	07aa      	lsls	r2, r5, #30
 80016da:	d111      	bne.n	8001700 <Vector94+0x30>
  if ((rf1r & CAN_RF1R_FOVR1) > 0) {
 80016dc:	06eb      	lsls	r3, r5, #27
 80016de:	d50b      	bpl.n	80016f8 <Vector94+0x28>
    canp->can->RF1R = CAN_RF1R_FOVR1;
 80016e0:	2110      	movs	r1, #16
 80016e2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80016e4:	2320      	movs	r3, #32
 80016e6:	6111      	str	r1, [r2, #16]
 80016e8:	f383 8811 	msr	BASEPRI, r3
 80016ec:	4810      	ldr	r0, [pc, #64]	; (8001730 <Vector94+0x60>)
 80016ee:	f001 f91f 	bl	8002930 <chEvtBroadcastFlagsI>
 80016f2:	2300      	movs	r3, #0
 80016f4:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_rx1_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 80016f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 80016fc:	f001 ba08 	b.w	8002b10 <_port_irq_epilogue>
    canp->can->IER &= ~CAN_IER_FMPIE1;
 8001700:	695a      	ldr	r2, [r3, #20]
 8001702:	2120      	movs	r1, #32
 8001704:	f022 0210 	bic.w	r2, r2, #16
 8001708:	615a      	str	r2, [r3, #20]
 800170a:	f381 8811 	msr	BASEPRI, r1
  chThdDequeueAllI(tqp, msg);
 800170e:	2100      	movs	r1, #0
 8001710:	f104 0010 	add.w	r0, r4, #16
 8001714:	f001 f8a4 	bl	8002860 <chThdDequeueAllI>
  chEvtBroadcastFlagsI(esp, flags);
 8001718:	f104 0018 	add.w	r0, r4, #24
 800171c:	2102      	movs	r1, #2
 800171e:	f001 f907 	bl	8002930 <chEvtBroadcastFlagsI>
 8001722:	2300      	movs	r3, #0
 8001724:	f383 8811 	msr	BASEPRI, r3
 8001728:	e7d8      	b.n	80016dc <Vector94+0xc>
 800172a:	bf00      	nop
 800172c:	20000830 	.word	0x20000830
 8001730:	20000850 	.word	0x20000850
	...

08001740 <Vector98>:
/**
 * @brief   CAN1 SCE interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_SCE_HANDLER) {
 8001740:	b538      	push	{r3, r4, r5, lr}
  msr = canp->can->MSR;
 8001742:	4d15      	ldr	r5, [pc, #84]	; (8001798 <Vector98+0x58>)
 8001744:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001746:	685c      	ldr	r4, [r3, #4]
  if (msr & CAN_MSR_WKUI) {
 8001748:	0722      	lsls	r2, r4, #28
  canp->can->MSR = msr;
 800174a:	605c      	str	r4, [r3, #4]
  if (msr & CAN_MSR_WKUI) {
 800174c:	d411      	bmi.n	8001772 <Vector98+0x32>
  if (msr & CAN_MSR_ERRI) {
 800174e:	0763      	lsls	r3, r4, #29
 8001750:	d50b      	bpl.n	800176a <Vector98+0x2a>
    uint32_t esr = canp->can->ESR;
 8001752:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001754:	2320      	movs	r3, #32
 8001756:	6991      	ldr	r1, [r2, #24]
 8001758:	f383 8811 	msr	BASEPRI, r3
 800175c:	480f      	ldr	r0, [pc, #60]	; (800179c <Vector98+0x5c>)
 800175e:	0409      	lsls	r1, r1, #16
 8001760:	f001 f8e6 	bl	8002930 <chEvtBroadcastFlagsI>
 8001764:	2300      	movs	r3, #0
 8001766:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_sce_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800176a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 800176e:	f001 b9cf 	b.w	8002b10 <_port_irq_epilogue>
    canp->state = CAN_READY;
 8001772:	2103      	movs	r1, #3
 8001774:	4628      	mov	r0, r5
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 8001776:	681a      	ldr	r2, [r3, #0]
    canp->state = CAN_READY;
 8001778:	f800 1b28 	strb.w	r1, [r0], #40
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 800177c:	f022 0202 	bic.w	r2, r2, #2
 8001780:	601a      	str	r2, [r3, #0]
 8001782:	2320      	movs	r3, #32
 8001784:	f383 8811 	msr	BASEPRI, r3
 8001788:	2100      	movs	r1, #0
 800178a:	f001 f8d1 	bl	8002930 <chEvtBroadcastFlagsI>
 800178e:	2300      	movs	r3, #0
 8001790:	f383 8811 	msr	BASEPRI, r3
 8001794:	e7db      	b.n	800174e <Vector98+0xe>
 8001796:	bf00      	nop
 8001798:	20000830 	.word	0x20000830
 800179c:	20000850 	.word	0x20000850

080017a0 <can_lld_init>:
/**
 * @brief   Low level CAN driver initialization.
 *
 * @notapi
 */
void can_lld_init(void) {
 80017a0:	b510      	push	{r4, lr}

#if STM32_CAN_USE_CAN1
  /* Driver initialization.*/
  canObjectInit(&CAND1);
 80017a2:	4c0e      	ldr	r4, [pc, #56]	; (80017dc <can_lld_init+0x3c>)
 80017a4:	4620      	mov	r0, r4
 80017a6:	f7ff fd13 	bl	80011d0 <canObjectInit>
  CAND1.can = CAN1;
 80017aa:	4b0d      	ldr	r3, [pc, #52]	; (80017e0 <can_lld_init+0x40>)
#if defined(STM32_CAN1_UNIFIED_NUMBER)
    nvicEnableVector(STM32_CAN1_UNIFIED_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
#else
    nvicEnableVector(STM32_CAN1_TX_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
 80017ac:	210b      	movs	r1, #11
 80017ae:	2013      	movs	r0, #19
  CAND1.can = CAN1;
 80017b0:	62e3      	str	r3, [r4, #44]	; 0x2c
    nvicEnableVector(STM32_CAN1_TX_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
 80017b2:	f7ff fdd5 	bl	8001360 <nvicEnableVector>
    nvicEnableVector(STM32_CAN1_RX0_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
 80017b6:	210b      	movs	r1, #11
 80017b8:	2014      	movs	r0, #20
 80017ba:	f7ff fdd1 	bl	8001360 <nvicEnableVector>
    nvicEnableVector(STM32_CAN1_RX1_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
 80017be:	210b      	movs	r1, #11
 80017c0:	2015      	movs	r0, #21
 80017c2:	f7ff fdcd 	bl	8001360 <nvicEnableVector>
    nvicEnableVector(STM32_CAN1_SCE_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
 80017c6:	210b      	movs	r1, #11
 80017c8:	2016      	movs	r0, #22
 80017ca:	f7ff fdc9 	bl	8001360 <nvicEnableVector>
#if STM32_HAS_CAN3
#if STM32_CAN_USE_CAN3
  can_lld_set_filters(&CAND3, STM32_CAN3_MAX_FILTERS, 0, NULL);
#endif
#endif
}
 80017ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  can_lld_set_filters(&CAND1, STM32_CAN_MAX_FILTERS, 0, NULL);
 80017d2:	2200      	movs	r2, #0
 80017d4:	200e      	movs	r0, #14
 80017d6:	4611      	mov	r1, r2
 80017d8:	f7ff be82 	b.w	80014e0 <can_lld_set_filters.constprop.4>
 80017dc:	20000830 	.word	0x20000830
 80017e0:	40006400 	.word	0x40006400
	...

080017f0 <can_lld_start>:
 */
void can_lld_start(CANDriver *canp) {

  /* Clock activation.*/
#if STM32_CAN_USE_CAN1
  if (&CAND1 == canp) {
 80017f0:	4b10      	ldr	r3, [pc, #64]	; (8001834 <can_lld_start+0x44>)
void can_lld_start(CANDriver *canp) {
 80017f2:	b510      	push	{r4, lr}
  if (&CAND1 == canp) {
 80017f4:	4298      	cmp	r0, r3
void can_lld_start(CANDriver *canp) {
 80017f6:	4604      	mov	r4, r0
  if (&CAND1 == canp) {
 80017f8:	d015      	beq.n	8001826 <can_lld_start+0x36>
    rccEnableCAN3(true);
  }
#endif

  /* Configuring CAN. */
  canp->can->MCR = CAN_MCR_INRQ;
 80017fa:	2201      	movs	r2, #1
 80017fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80017fe:	601a      	str	r2, [r3, #0]
  while ((canp->can->MSR & CAN_MSR_INAK) == 0)
 8001800:	685a      	ldr	r2, [r3, #4]
 8001802:	07d1      	lsls	r1, r2, #31
 8001804:	d407      	bmi.n	8001816 <can_lld_start+0x26>
 */
static inline void chThdSleepS(sysinterval_t ticks) {

  chDbgCheck(ticks != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8001806:	2101      	movs	r1, #1
 8001808:	2008      	movs	r0, #8
 800180a:	f000 fe71 	bl	80024f0 <chSchGoSleepTimeoutS>
 800180e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001810:	685a      	ldr	r2, [r3, #4]
 8001812:	07d2      	lsls	r2, r2, #31
 8001814:	d5f7      	bpl.n	8001806 <can_lld_start+0x16>
    osalThreadSleepS(1);
  canp->can->BTR = canp->config->btr;
 8001816:	6862      	ldr	r2, [r4, #4]
  canp->can->IER = CAN_IER_TMEIE  | CAN_IER_FMPIE0 | CAN_IER_FMPIE1 |
                   CAN_IER_WKUIE  | CAN_IER_ERRIE  | CAN_IER_LECIE  |
                   CAN_IER_BOFIE  | CAN_IER_EPVIE  | CAN_IER_EWGIE  |
                   CAN_IER_FOVIE0 | CAN_IER_FOVIE1;
#else
  canp->can->IER = CAN_IER_TMEIE  | CAN_IER_FMPIE0 | CAN_IER_FMPIE1 |
 8001818:	4907      	ldr	r1, [pc, #28]	; (8001838 <can_lld_start+0x48>)
  canp->can->BTR = canp->config->btr;
 800181a:	6850      	ldr	r0, [r2, #4]
  canp->can->MCR = canp->config->mcr;
 800181c:	6812      	ldr	r2, [r2, #0]
  canp->can->BTR = canp->config->btr;
 800181e:	61d8      	str	r0, [r3, #28]
  canp->can->MCR = canp->config->mcr;
 8001820:	601a      	str	r2, [r3, #0]
  canp->can->IER = CAN_IER_TMEIE  | CAN_IER_FMPIE0 | CAN_IER_FMPIE1 |
 8001822:	6159      	str	r1, [r3, #20]
                   CAN_IER_WKUIE  | CAN_IER_ERRIE  |
                   CAN_IER_BOFIE  | CAN_IER_EPVIE  | CAN_IER_EWGIE  |
                   CAN_IER_FOVIE0 | CAN_IER_FOVIE1;
#endif
}
 8001824:	bd10      	pop	{r4, pc}
    rccEnableCAN1(true);
 8001826:	4b05      	ldr	r3, [pc, #20]	; (800183c <can_lld_start+0x4c>)
 8001828:	69da      	ldr	r2, [r3, #28]
 800182a:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800182e:	61da      	str	r2, [r3, #28]
 8001830:	69db      	ldr	r3, [r3, #28]
 8001832:	e7e2      	b.n	80017fa <can_lld_start+0xa>
 8001834:	20000830 	.word	0x20000830
 8001838:	0001875b 	.word	0x0001875b
 800183c:	40021000 	.word	0x40021000

08001840 <can_lld_is_tx_empty>:
 *
 * @notapi
 */
bool can_lld_is_tx_empty(CANDriver *canp, canmbx_t mailbox) {

  switch (mailbox) {
 8001840:	2903      	cmp	r1, #3
 8001842:	d81a      	bhi.n	800187a <can_lld_is_tx_empty+0x3a>
 8001844:	e8df f001 	tbb	[pc, r1]
 8001848:	02070c11 	.word	0x02070c11
  case 1:
    return (canp->can->TSR & CAN_TSR_TME0) != 0;
  case 2:
    return (canp->can->TSR & CAN_TSR_TME1) != 0;
  case 3:
    return (canp->can->TSR & CAN_TSR_TME2) != 0;
 800184c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800184e:	6898      	ldr	r0, [r3, #8]
 8001850:	f3c0 7000 	ubfx	r0, r0, #28, #1
 8001854:	4770      	bx	lr
    return (canp->can->TSR & CAN_TSR_TME1) != 0;
 8001856:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001858:	6898      	ldr	r0, [r3, #8]
 800185a:	f3c0 60c0 	ubfx	r0, r0, #27, #1
 800185e:	4770      	bx	lr
    return (canp->can->TSR & CAN_TSR_TME0) != 0;
 8001860:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001862:	6898      	ldr	r0, [r3, #8]
 8001864:	f3c0 6080 	ubfx	r0, r0, #26, #1
 8001868:	4770      	bx	lr
    return (canp->can->TSR & CAN_TSR_TME) != 0;
 800186a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	f013 5fe0 	tst.w	r3, #469762048	; 0x1c000000
 8001872:	bf14      	ite	ne
 8001874:	2001      	movne	r0, #1
 8001876:	2000      	moveq	r0, #0
 8001878:	4770      	bx	lr
  default:
    return false;
 800187a:	2000      	movs	r0, #0
  }
}
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop

08001880 <can_lld_transmit>:
                      const CANTxFrame *ctfp) {
  uint32_t tir;
  CAN_TxMailBox_TypeDef *tmbp;

  /* Pointer to a free transmission mailbox.*/
  switch (mailbox) {
 8001880:	2903      	cmp	r1, #3
 8001882:	d833      	bhi.n	80018ec <can_lld_transmit+0x6c>
 8001884:	e8df f001 	tbb	[pc, r1]
 8001888:	021e2a22 	.word	0x021e2a22
    break;
  case 2:
    tmbp = &canp->can->sTxMailBox[1];
    break;
  case 3:
    tmbp = &canp->can->sTxMailBox[2];
 800188c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800188e:	f501 71d0 	add.w	r1, r1, #416	; 0x1a0
 8001892:	7810      	ldrb	r0, [r2, #0]
                      const CANTxFrame *ctfp) {
 8001894:	b410      	push	{r4}
 8001896:	f3c0 1300 	ubfx	r3, r0, #4, #1
  default:
    return;
  }

  /* Preparing the message.*/
  if (ctfp->IDE)
 800189a:	0684      	lsls	r4, r0, #26
 800189c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80018a0:	d520      	bpl.n	80018e4 <can_lld_transmit+0x64>
    tir = ((uint32_t)ctfp->EID << 3) | ((uint32_t)ctfp->RTR << 1) |
 80018a2:	6854      	ldr	r4, [r2, #4]
 80018a4:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
 80018a8:	f043 0304 	orr.w	r3, r3, #4
          CAN_TI0R_IDE;
  else
    tir = ((uint32_t)ctfp->SID << 21) | ((uint32_t)ctfp->RTR << 1);
  tmbp->TDTR = ctfp->DLC;
 80018ac:	f000 000f 	and.w	r0, r0, #15
  tmbp->TDLR = ctfp->data32[0];
  tmbp->TDHR = ctfp->data32[1];
  tmbp->TIR  = tir | CAN_TI0R_TXRQ;
 80018b0:	f043 0301 	orr.w	r3, r3, #1
  tmbp->TDHR = ctfp->data32[1];
 80018b4:	e9d2 4202 	ldrd	r4, r2, [r2, #8]
  tmbp->TDTR = ctfp->DLC;
 80018b8:	6048      	str	r0, [r1, #4]
  tmbp->TDLR = ctfp->data32[0];
 80018ba:	608c      	str	r4, [r1, #8]
  tmbp->TDHR = ctfp->data32[1];
 80018bc:	60ca      	str	r2, [r1, #12]
}
 80018be:	bc10      	pop	{r4}
  tmbp->TIR  = tir | CAN_TI0R_TXRQ;
 80018c0:	600b      	str	r3, [r1, #0]
}
 80018c2:	4770      	bx	lr
    tmbp = &canp->can->sTxMailBox[1];
 80018c4:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80018c6:	f501 71c8 	add.w	r1, r1, #400	; 0x190
    break;
 80018ca:	e7e2      	b.n	8001892 <can_lld_transmit+0x12>
    tmbp = &canp->can->sTxMailBox[(canp->can->TSR & CAN_TSR_CODE) >> 24];
 80018cc:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80018ce:	688b      	ldr	r3, [r1, #8]
 80018d0:	f3c3 6301 	ubfx	r3, r3, #24, #2
 80018d4:	3318      	adds	r3, #24
 80018d6:	eb01 1103 	add.w	r1, r1, r3, lsl #4
    break;
 80018da:	e7da      	b.n	8001892 <can_lld_transmit+0x12>
    tmbp = &canp->can->sTxMailBox[0];
 80018dc:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80018de:	f501 71c0 	add.w	r1, r1, #384	; 0x180
    break;
 80018e2:	e7d6      	b.n	8001892 <can_lld_transmit+0x12>
    tir = ((uint32_t)ctfp->SID << 21) | ((uint32_t)ctfp->RTR << 1);
 80018e4:	8894      	ldrh	r4, [r2, #4]
 80018e6:	ea43 5344 	orr.w	r3, r3, r4, lsl #21
 80018ea:	e7df      	b.n	80018ac <can_lld_transmit+0x2c>
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop

080018f0 <can_lld_is_rx_nonempty>:
 *
 * @notapi
 */
bool can_lld_is_rx_nonempty(CANDriver *canp, canmbx_t mailbox) {

  switch (mailbox) {
 80018f0:	2901      	cmp	r1, #1
 80018f2:	d011      	beq.n	8001918 <can_lld_is_rx_nonempty+0x28>
 80018f4:	d30a      	bcc.n	800190c <can_lld_is_rx_nonempty+0x1c>
 80018f6:	2902      	cmp	r1, #2
 80018f8:	d106      	bne.n	8001908 <can_lld_is_rx_nonempty+0x18>
    return ((canp->can->RF0R & CAN_RF0R_FMP0) != 0 ||
            (canp->can->RF1R & CAN_RF1R_FMP1) != 0);
  case 1:
    return (canp->can->RF0R & CAN_RF0R_FMP0) != 0;
  case 2:
    return (canp->can->RF1R & CAN_RF1R_FMP1) != 0;
 80018fa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80018fc:	6918      	ldr	r0, [r3, #16]
 80018fe:	f010 0003 	ands.w	r0, r0, #3
 8001902:	bf18      	it	ne
 8001904:	2001      	movne	r0, #1
 8001906:	4770      	bx	lr
  default:
    return false;
 8001908:	2000      	movs	r0, #0
  }
}
 800190a:	4770      	bx	lr
    return ((canp->can->RF0R & CAN_RF0R_FMP0) != 0 ||
 800190c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800190e:	68da      	ldr	r2, [r3, #12]
 8001910:	0792      	lsls	r2, r2, #30
 8001912:	d0f3      	beq.n	80018fc <can_lld_is_rx_nonempty+0xc>
 8001914:	2001      	movs	r0, #1
 8001916:	4770      	bx	lr
    return (canp->can->RF0R & CAN_RF0R_FMP0) != 0;
 8001918:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800191a:	68d8      	ldr	r0, [r3, #12]
 800191c:	f010 0003 	ands.w	r0, r0, #3
 8001920:	bf18      	it	ne
 8001922:	2001      	movne	r0, #1
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
	...

08001930 <can_lld_receive>:
 *
 * @notapi
 */
void can_lld_receive(CANDriver *canp,
                     canmbx_t mailbox,
                     CANRxFrame *crfp) {
 8001930:	b470      	push	{r4, r5, r6}
  uint32_t rir, rdtr;

  if (mailbox == CAN_ANY_MAILBOX) {
 8001932:	bb79      	cbnz	r1, 8001994 <can_lld_receive+0x64>
    if ((canp->can->RF0R & CAN_RF0R_FMP0) != 0)
 8001934:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001936:	68d9      	ldr	r1, [r3, #12]
 8001938:	0789      	lsls	r1, r1, #30
 800193a:	d044      	beq.n	80019c6 <can_lld_receive+0x96>
    rdtr = canp->can->sFIFOMailBox[0].RDTR;
    crfp->data32[0] = canp->can->sFIFOMailBox[0].RDLR;
    crfp->data32[1] = canp->can->sFIFOMailBox[0].RDHR;

    /* Releases the mailbox.*/
    canp->can->RF0R = CAN_RF0R_RFOM0;
 800193c:	2420      	movs	r4, #32
    rir  = canp->can->sFIFOMailBox[0].RIR;
 800193e:	f8d3 01b0 	ldr.w	r0, [r3, #432]	; 0x1b0
    rdtr = canp->can->sFIFOMailBox[0].RDTR;
 8001942:	f8d3 11b4 	ldr.w	r1, [r3, #436]	; 0x1b4
    crfp->data32[0] = canp->can->sFIFOMailBox[0].RDLR;
 8001946:	f8d3 61b8 	ldr.w	r6, [r3, #440]	; 0x1b8
    crfp->data32[1] = canp->can->sFIFOMailBox[0].RDHR;
 800194a:	f8d3 51bc 	ldr.w	r5, [r3, #444]	; 0x1bc
 800194e:	e9c2 6504 	strd	r6, r5, [r2, #16]
    canp->can->RF0R = CAN_RF0R_RFOM0;
 8001952:	60dc      	str	r4, [r3, #12]

    /* If the queue is empty re-enables the interrupt in order to generate
       events again.*/
    if ((canp->can->RF0R & CAN_RF0R_FMP0) == 0)
 8001954:	68dc      	ldr	r4, [r3, #12]
 8001956:	07a5      	lsls	r5, r4, #30
 8001958:	d103      	bne.n	8001962 <can_lld_receive+0x32>
      canp->can->IER |= CAN_IER_FMPIE0;
 800195a:	695c      	ldr	r4, [r3, #20]
 800195c:	f044 0402 	orr.w	r4, r4, #2
 8001960:	615c      	str	r4, [r3, #20]
    /* Should not happen, do nothing.*/
    return;
  }

  /* Decodes the various fields in the RX frame.*/
  crfp->RTR = (rir & CAN_RI0R_RTR) >> 1;
 8001962:	7913      	ldrb	r3, [r2, #4]
 8001964:	0844      	lsrs	r4, r0, #1
 8001966:	f364 1304 	bfi	r3, r4, #4, #1
  crfp->IDE = (rir & CAN_RI0R_IDE) >> 2;
 800196a:	0884      	lsrs	r4, r0, #2
 800196c:	f364 1345 	bfi	r3, r4, #5, #1
 8001970:	7113      	strb	r3, [r2, #4]
  if (crfp->IDE)
 8001972:	069b      	lsls	r3, r3, #26
 8001974:	d52b      	bpl.n	80019ce <can_lld_receive+0x9e>
    crfp->EID = rir >> 3;
 8001976:	6893      	ldr	r3, [r2, #8]
 8001978:	08c0      	lsrs	r0, r0, #3
 800197a:	f360 031c 	bfi	r3, r0, #0, #29
 800197e:	6093      	str	r3, [r2, #8]
  else
    crfp->SID = rir >> 21;
  crfp->DLC = rdtr & CAN_RDT0R_DLC;
 8001980:	7913      	ldrb	r3, [r2, #4]
  crfp->FMI = (uint8_t)(rdtr >> 8);
 8001982:	0a08      	lsrs	r0, r1, #8
  crfp->DLC = rdtr & CAN_RDT0R_DLC;
 8001984:	f361 0303 	bfi	r3, r1, #0, #4
  crfp->TIME = (uint16_t)(rdtr >> 16);
 8001988:	0c09      	lsrs	r1, r1, #16
  crfp->DLC = rdtr & CAN_RDT0R_DLC;
 800198a:	7113      	strb	r3, [r2, #4]
  crfp->FMI = (uint8_t)(rdtr >> 8);
 800198c:	7010      	strb	r0, [r2, #0]
  crfp->TIME = (uint16_t)(rdtr >> 16);
 800198e:	8051      	strh	r1, [r2, #2]
}
 8001990:	bc70      	pop	{r4, r5, r6}
 8001992:	4770      	bx	lr
  switch (mailbox) {
 8001994:	2901      	cmp	r1, #1
 8001996:	d020      	beq.n	80019da <can_lld_receive+0xaa>
 8001998:	2902      	cmp	r1, #2
 800199a:	d1f9      	bne.n	8001990 <can_lld_receive+0x60>
 800199c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    canp->can->RF1R = CAN_RF1R_RFOM1;
 800199e:	2420      	movs	r4, #32
    rir  = canp->can->sFIFOMailBox[1].RIR;
 80019a0:	f8d3 01c0 	ldr.w	r0, [r3, #448]	; 0x1c0
    rdtr = canp->can->sFIFOMailBox[1].RDTR;
 80019a4:	f8d3 11c4 	ldr.w	r1, [r3, #452]	; 0x1c4
    crfp->data32[0] = canp->can->sFIFOMailBox[1].RDLR;
 80019a8:	f8d3 61c8 	ldr.w	r6, [r3, #456]	; 0x1c8
    crfp->data32[1] = canp->can->sFIFOMailBox[1].RDHR;
 80019ac:	f8d3 51cc 	ldr.w	r5, [r3, #460]	; 0x1cc
 80019b0:	e9c2 6504 	strd	r6, r5, [r2, #16]
    canp->can->RF1R = CAN_RF1R_RFOM1;
 80019b4:	611c      	str	r4, [r3, #16]
    if ((canp->can->RF1R & CAN_RF1R_FMP1) == 0)
 80019b6:	691c      	ldr	r4, [r3, #16]
 80019b8:	07a4      	lsls	r4, r4, #30
 80019ba:	d1d2      	bne.n	8001962 <can_lld_receive+0x32>
      canp->can->IER |= CAN_IER_FMPIE1;
 80019bc:	695c      	ldr	r4, [r3, #20]
 80019be:	f044 0410 	orr.w	r4, r4, #16
 80019c2:	615c      	str	r4, [r3, #20]
 80019c4:	e7cd      	b.n	8001962 <can_lld_receive+0x32>
    else if ((canp->can->RF1R & CAN_RF1R_FMP1) != 0)
 80019c6:	6919      	ldr	r1, [r3, #16]
 80019c8:	078e      	lsls	r6, r1, #30
 80019ca:	d1e8      	bne.n	800199e <can_lld_receive+0x6e>
 80019cc:	e7e0      	b.n	8001990 <can_lld_receive+0x60>
    crfp->SID = rir >> 21;
 80019ce:	8913      	ldrh	r3, [r2, #8]
 80019d0:	0d40      	lsrs	r0, r0, #21
 80019d2:	f360 030a 	bfi	r3, r0, #0, #11
 80019d6:	8113      	strh	r3, [r2, #8]
 80019d8:	e7d2      	b.n	8001980 <can_lld_receive+0x50>
 80019da:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80019dc:	e7ae      	b.n	800193c <can_lld_receive+0xc>
 80019de:	bf00      	nop

080019e0 <canSTM32SetFilters>:
 *                      (num == 0)
 *
 * @api
 */
void canSTM32SetFilters(CANDriver *canp, uint32_t can2sb,
                        uint32_t num, const CANFilter *cfp) {
 80019e0:	b430      	push	{r4, r5}
#if STM32_CAN_USE_CAN3
  osalDbgAssert(CAND3.state == CAN_STOP, "invalid state");
#endif

#if STM32_CAN_USE_CAN1
  if(canp == &CAND1) {
 80019e2:	4c06      	ldr	r4, [pc, #24]	; (80019fc <canSTM32SetFilters+0x1c>)
 80019e4:	4284      	cmp	r4, r0
 80019e6:	d001      	beq.n	80019ec <canSTM32SetFilters+0xc>
#if STM32_CAN_USE_CAN3
  if(canp == &CAND3) {
    can_lld_set_filters(canp, can2sb, num, cfp);
  }
#endif
}
 80019e8:	bc30      	pop	{r4, r5}
 80019ea:	4770      	bx	lr
 80019ec:	460d      	mov	r5, r1
 80019ee:	4611      	mov	r1, r2
    can_lld_set_filters(canp, can2sb, num, cfp);
 80019f0:	4628      	mov	r0, r5
}
 80019f2:	bc30      	pop	{r4, r5}
    can_lld_set_filters(canp, can2sb, num, cfp);
 80019f4:	461a      	mov	r2, r3
 80019f6:	f7ff bd73 	b.w	80014e0 <can_lld_set_filters.constprop.4>
 80019fa:	bf00      	nop
 80019fc:	20000830 	.word	0x20000830

08001a00 <Vector6C>:
/**
 * @brief   DMA1 stream 1 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8001a00:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();

  dmaServeInterrupt(STM32_DMA1_STREAM1);
 8001a02:	4b09      	ldr	r3, [pc, #36]	; (8001a28 <Vector6C+0x28>)
 8001a04:	4a09      	ldr	r2, [pc, #36]	; (8001a2c <Vector6C+0x2c>)
 8001a06:	6819      	ldr	r1, [r3, #0]
 8001a08:	6812      	ldr	r2, [r2, #0]
 8001a0a:	f001 010e 	and.w	r1, r1, #14
 8001a0e:	420a      	tst	r2, r1
 8001a10:	d005      	beq.n	8001a1e <Vector6C+0x1e>
 8001a12:	4a07      	ldr	r2, [pc, #28]	; (8001a30 <Vector6C+0x30>)
 8001a14:	6059      	str	r1, [r3, #4]
 8001a16:	6813      	ldr	r3, [r2, #0]
 8001a18:	b10b      	cbz	r3, 8001a1e <Vector6C+0x1e>
 8001a1a:	6850      	ldr	r0, [r2, #4]
 8001a1c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
}
 8001a1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001a22:	f001 b875 	b.w	8002b10 <_port_irq_epilogue>
 8001a26:	bf00      	nop
 8001a28:	40020000 	.word	0x40020000
 8001a2c:	40020008 	.word	0x40020008
 8001a30:	20000860 	.word	0x20000860
	...

08001a40 <Vector70>:
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {

  OSAL_IRQ_PROLOGUE();

  dmaServeInterrupt(STM32_DMA1_STREAM2);
 8001a40:	4b0b      	ldr	r3, [pc, #44]	; (8001a70 <Vector70+0x30>)
 8001a42:	4a0c      	ldr	r2, [pc, #48]	; (8001a74 <Vector70+0x34>)
 8001a44:	6819      	ldr	r1, [r3, #0]
 8001a46:	6812      	ldr	r2, [r2, #0]
 8001a48:	0909      	lsrs	r1, r1, #4
 8001a4a:	f001 010e 	and.w	r1, r1, #14
 8001a4e:	420a      	tst	r2, r1
 8001a50:	d00b      	beq.n	8001a6a <Vector70+0x2a>
 8001a52:	4809      	ldr	r0, [pc, #36]	; (8001a78 <Vector70+0x38>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8001a54:	b510      	push	{r4, lr}
  dmaServeInterrupt(STM32_DMA1_STREAM2);
 8001a56:	6884      	ldr	r4, [r0, #8]
 8001a58:	010a      	lsls	r2, r1, #4
 8001a5a:	605a      	str	r2, [r3, #4]
 8001a5c:	b10c      	cbz	r4, 8001a62 <Vector70+0x22>
 8001a5e:	68c0      	ldr	r0, [r0, #12]
 8001a60:	47a0      	blx	r4

  OSAL_IRQ_EPILOGUE();
}
 8001a62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001a66:	f001 b853 	b.w	8002b10 <_port_irq_epilogue>
 8001a6a:	f001 b851 	b.w	8002b10 <_port_irq_epilogue>
 8001a6e:	bf00      	nop
 8001a70:	40020000 	.word	0x40020000
 8001a74:	4002001c 	.word	0x4002001c
 8001a78:	20000860 	.word	0x20000860
 8001a7c:	00000000 	.word	0x00000000

08001a80 <Vector74>:
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {

  OSAL_IRQ_PROLOGUE();

  dmaServeInterrupt(STM32_DMA1_STREAM3);
 8001a80:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <Vector74+0x30>)
 8001a82:	4a0c      	ldr	r2, [pc, #48]	; (8001ab4 <Vector74+0x34>)
 8001a84:	6819      	ldr	r1, [r3, #0]
 8001a86:	6812      	ldr	r2, [r2, #0]
 8001a88:	0a09      	lsrs	r1, r1, #8
 8001a8a:	f001 010e 	and.w	r1, r1, #14
 8001a8e:	420a      	tst	r2, r1
 8001a90:	d00b      	beq.n	8001aaa <Vector74+0x2a>
 8001a92:	4809      	ldr	r0, [pc, #36]	; (8001ab8 <Vector74+0x38>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8001a94:	b510      	push	{r4, lr}
  dmaServeInterrupt(STM32_DMA1_STREAM3);
 8001a96:	6904      	ldr	r4, [r0, #16]
 8001a98:	020a      	lsls	r2, r1, #8
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	b10c      	cbz	r4, 8001aa2 <Vector74+0x22>
 8001a9e:	6940      	ldr	r0, [r0, #20]
 8001aa0:	47a0      	blx	r4

  OSAL_IRQ_EPILOGUE();
}
 8001aa2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001aa6:	f001 b833 	b.w	8002b10 <_port_irq_epilogue>
 8001aaa:	f001 b831 	b.w	8002b10 <_port_irq_epilogue>
 8001aae:	bf00      	nop
 8001ab0:	40020000 	.word	0x40020000
 8001ab4:	40020030 	.word	0x40020030
 8001ab8:	20000860 	.word	0x20000860
 8001abc:	00000000 	.word	0x00000000

08001ac0 <Vector78>:
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {

  OSAL_IRQ_PROLOGUE();

  dmaServeInterrupt(STM32_DMA1_STREAM4);
 8001ac0:	4b0b      	ldr	r3, [pc, #44]	; (8001af0 <Vector78+0x30>)
 8001ac2:	4a0c      	ldr	r2, [pc, #48]	; (8001af4 <Vector78+0x34>)
 8001ac4:	6819      	ldr	r1, [r3, #0]
 8001ac6:	6812      	ldr	r2, [r2, #0]
 8001ac8:	0b09      	lsrs	r1, r1, #12
 8001aca:	f001 010e 	and.w	r1, r1, #14
 8001ace:	420a      	tst	r2, r1
 8001ad0:	d00b      	beq.n	8001aea <Vector78+0x2a>
 8001ad2:	4809      	ldr	r0, [pc, #36]	; (8001af8 <Vector78+0x38>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8001ad4:	b510      	push	{r4, lr}
  dmaServeInterrupt(STM32_DMA1_STREAM4);
 8001ad6:	6984      	ldr	r4, [r0, #24]
 8001ad8:	030a      	lsls	r2, r1, #12
 8001ada:	605a      	str	r2, [r3, #4]
 8001adc:	b10c      	cbz	r4, 8001ae2 <Vector78+0x22>
 8001ade:	69c0      	ldr	r0, [r0, #28]
 8001ae0:	47a0      	blx	r4

  OSAL_IRQ_EPILOGUE();
}
 8001ae2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001ae6:	f001 b813 	b.w	8002b10 <_port_irq_epilogue>
 8001aea:	f001 b811 	b.w	8002b10 <_port_irq_epilogue>
 8001aee:	bf00      	nop
 8001af0:	40020000 	.word	0x40020000
 8001af4:	40020044 	.word	0x40020044
 8001af8:	20000860 	.word	0x20000860
 8001afc:	00000000 	.word	0x00000000

08001b00 <Vector7C>:
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {

  OSAL_IRQ_PROLOGUE();

  dmaServeInterrupt(STM32_DMA1_STREAM5);
 8001b00:	4b0b      	ldr	r3, [pc, #44]	; (8001b30 <Vector7C+0x30>)
 8001b02:	4a0c      	ldr	r2, [pc, #48]	; (8001b34 <Vector7C+0x34>)
 8001b04:	6819      	ldr	r1, [r3, #0]
 8001b06:	6812      	ldr	r2, [r2, #0]
 8001b08:	0c09      	lsrs	r1, r1, #16
 8001b0a:	f001 010e 	and.w	r1, r1, #14
 8001b0e:	420a      	tst	r2, r1
 8001b10:	d00b      	beq.n	8001b2a <Vector7C+0x2a>
 8001b12:	4809      	ldr	r0, [pc, #36]	; (8001b38 <Vector7C+0x38>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8001b14:	b510      	push	{r4, lr}
  dmaServeInterrupt(STM32_DMA1_STREAM5);
 8001b16:	6a04      	ldr	r4, [r0, #32]
 8001b18:	040a      	lsls	r2, r1, #16
 8001b1a:	605a      	str	r2, [r3, #4]
 8001b1c:	b10c      	cbz	r4, 8001b22 <Vector7C+0x22>
 8001b1e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001b20:	47a0      	blx	r4

  OSAL_IRQ_EPILOGUE();
}
 8001b22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001b26:	f000 bff3 	b.w	8002b10 <_port_irq_epilogue>
 8001b2a:	f000 bff1 	b.w	8002b10 <_port_irq_epilogue>
 8001b2e:	bf00      	nop
 8001b30:	40020000 	.word	0x40020000
 8001b34:	40020058 	.word	0x40020058
 8001b38:	20000860 	.word	0x20000860
 8001b3c:	00000000 	.word	0x00000000

08001b40 <Vector80>:
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {

  OSAL_IRQ_PROLOGUE();

  dmaServeInterrupt(STM32_DMA1_STREAM6);
 8001b40:	4b0b      	ldr	r3, [pc, #44]	; (8001b70 <Vector80+0x30>)
 8001b42:	4a0c      	ldr	r2, [pc, #48]	; (8001b74 <Vector80+0x34>)
 8001b44:	6819      	ldr	r1, [r3, #0]
 8001b46:	6812      	ldr	r2, [r2, #0]
 8001b48:	0d09      	lsrs	r1, r1, #20
 8001b4a:	f001 010e 	and.w	r1, r1, #14
 8001b4e:	420a      	tst	r2, r1
 8001b50:	d00b      	beq.n	8001b6a <Vector80+0x2a>
 8001b52:	4809      	ldr	r0, [pc, #36]	; (8001b78 <Vector80+0x38>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8001b54:	b510      	push	{r4, lr}
  dmaServeInterrupt(STM32_DMA1_STREAM6);
 8001b56:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001b58:	050a      	lsls	r2, r1, #20
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	b10c      	cbz	r4, 8001b62 <Vector80+0x22>
 8001b5e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8001b60:	47a0      	blx	r4

  OSAL_IRQ_EPILOGUE();
}
 8001b62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001b66:	f000 bfd3 	b.w	8002b10 <_port_irq_epilogue>
 8001b6a:	f000 bfd1 	b.w	8002b10 <_port_irq_epilogue>
 8001b6e:	bf00      	nop
 8001b70:	40020000 	.word	0x40020000
 8001b74:	4002006c 	.word	0x4002006c
 8001b78:	20000860 	.word	0x20000860
 8001b7c:	00000000 	.word	0x00000000

08001b80 <Vector84>:
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {

  OSAL_IRQ_PROLOGUE();

  dmaServeInterrupt(STM32_DMA1_STREAM7);
 8001b80:	4b0b      	ldr	r3, [pc, #44]	; (8001bb0 <Vector84+0x30>)
 8001b82:	4a0c      	ldr	r2, [pc, #48]	; (8001bb4 <Vector84+0x34>)
 8001b84:	6819      	ldr	r1, [r3, #0]
 8001b86:	6812      	ldr	r2, [r2, #0]
 8001b88:	0e09      	lsrs	r1, r1, #24
 8001b8a:	f001 010e 	and.w	r1, r1, #14
 8001b8e:	420a      	tst	r2, r1
 8001b90:	d00b      	beq.n	8001baa <Vector84+0x2a>
 8001b92:	4809      	ldr	r0, [pc, #36]	; (8001bb8 <Vector84+0x38>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8001b94:	b510      	push	{r4, lr}
  dmaServeInterrupt(STM32_DMA1_STREAM7);
 8001b96:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001b98:	060a      	lsls	r2, r1, #24
 8001b9a:	605a      	str	r2, [r3, #4]
 8001b9c:	b10c      	cbz	r4, 8001ba2 <Vector84+0x22>
 8001b9e:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8001ba0:	47a0      	blx	r4

  OSAL_IRQ_EPILOGUE();
}
 8001ba2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001ba6:	f000 bfb3 	b.w	8002b10 <_port_irq_epilogue>
 8001baa:	f000 bfb1 	b.w	8002b10 <_port_irq_epilogue>
 8001bae:	bf00      	nop
 8001bb0:	40020000 	.word	0x40020000
 8001bb4:	40020080 	.word	0x40020080
 8001bb8:	20000860 	.word	0x20000860
 8001bbc:	00000000 	.word	0x00000000

08001bc0 <dmaInit>:
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 8001bc0:	b430      	push	{r4, r5}
  int i;

  dma.streams_mask = 0U;
 8001bc2:	2400      	movs	r4, #0
 8001bc4:	4d0c      	ldr	r5, [pc, #48]	; (8001bf8 <dmaInit+0x38>)
  dma.isr_mask = 0U;
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 8001bc6:	4623      	mov	r3, r4
    _stm32_dma_streams[i].channel->CCR = 0U;
 8001bc8:	4621      	mov	r1, r4
  dma.isr_mask = 0U;
 8001bca:	e9c5 4400 	strd	r4, r4, [r5]
 8001bce:	4a0b      	ldr	r2, [pc, #44]	; (8001bfc <dmaInit+0x3c>)
 8001bd0:	480b      	ldr	r0, [pc, #44]	; (8001c00 <dmaInit+0x40>)
 8001bd2:	4c0c      	ldr	r4, [pc, #48]	; (8001c04 <dmaInit+0x44>)
 8001bd4:	e001      	b.n	8001bda <dmaInit+0x1a>
 8001bd6:	f852 0c10 	ldr.w	r0, [r2, #-16]
    _stm32_dma_streams[i].channel->CCR = 0U;
 8001bda:	6001      	str	r1, [r0, #0]
    _stm32_dma_isr_redir[i].dma_func = NULL;
 8001bdc:	f844 1033 	str.w	r1, [r4, r3, lsl #3]
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 8001be0:	3301      	adds	r3, #1
 8001be2:	2b07      	cmp	r3, #7
 8001be4:	f102 0210 	add.w	r2, r2, #16
 8001be8:	d1f5      	bne.n	8001bd6 <dmaInit+0x16>
  }
  DMA1->IFCR = 0xFFFFFFFFU;
#if STM32_DMA2_NUM_CHANNELS > 0
  DMA2->IFCR = 0xFFFFFFFFU;
#endif
}
 8001bea:	bc30      	pop	{r4, r5}
  DMA1->IFCR = 0xFFFFFFFFU;
 8001bec:	f04f 32ff 	mov.w	r2, #4294967295
 8001bf0:	4b05      	ldr	r3, [pc, #20]	; (8001c08 <dmaInit+0x48>)
 8001bf2:	605a      	str	r2, [r3, #4]
}
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	20000898 	.word	0x20000898
 8001bfc:	080035d8 	.word	0x080035d8
 8001c00:	40020008 	.word	0x40020008
 8001c04:	20000860 	.word	0x20000860
 8001c08:	40020000 	.word	0x40020000
 8001c0c:	00000000 	.word	0x00000000

08001c10 <dmaStreamAllocate>:
 * @special
 */
bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp,
                       uint32_t priority,
                       stm32_dmaisr_t func,
                       void *param) {
 8001c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  osalDbgCheck(dmastp != NULL);

  /* Checks if the stream is already taken.*/
  if ((dma.streams_mask & (1U << dmastp->selfindex)) != 0U)
 8001c12:	2401      	movs	r4, #1
 8001c14:	4e20      	ldr	r6, [pc, #128]	; (8001c98 <dmaStreamAllocate+0x88>)
 8001c16:	f890 c00e 	ldrb.w	ip, [r0, #14]
 8001c1a:	6835      	ldr	r5, [r6, #0]
 8001c1c:	fa04 f70c 	lsl.w	r7, r4, ip
 8001c20:	423d      	tst	r5, r7
 8001c22:	d12c      	bne.n	8001c7e <dmaStreamAllocate+0x6e>
    return true;

  /* Installs the DMA handler.*/
  _stm32_dma_isr_redir[dmastp->selfindex].dma_func  = func;
 8001c24:	4c1d      	ldr	r4, [pc, #116]	; (8001c9c <dmaStreamAllocate+0x8c>)
  _stm32_dma_isr_redir[dmastp->selfindex].dma_param = param;
 8001c26:	eb04 0ecc 	add.w	lr, r4, ip, lsl #3
 8001c2a:	f8ce 3004 	str.w	r3, [lr, #4]

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma.streams_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 8001c2e:	066b      	lsls	r3, r5, #25
  _stm32_dma_isr_redir[dmastp->selfindex].dma_func  = func;
 8001c30:	f844 203c 	str.w	r2, [r4, ip, lsl #3]
  if ((dma.streams_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 8001c34:	d105      	bne.n	8001c42 <dmaStreamAllocate+0x32>
    rccEnableDMA1(true);
 8001c36:	4b1a      	ldr	r3, [pc, #104]	; (8001ca0 <dmaStreamAllocate+0x90>)
 8001c38:	695c      	ldr	r4, [r3, #20]
 8001c3a:	f044 0401 	orr.w	r4, r4, #1
 8001c3e:	615c      	str	r4, [r3, #20]
 8001c40:	695b      	ldr	r3, [r3, #20]
    rccEnableDMA2(true);
  }
#endif

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 8001c42:	240e      	movs	r4, #14
  dmastp->channel->CCR = STM32_DMA_CCR_RESET_VALUE;
 8001c44:	f04f 0e00 	mov.w	lr, #0
  dmaStreamDisable(dmastp);
 8001c48:	6843      	ldr	r3, [r0, #4]
 8001c4a:	f8d3 c000 	ldr.w	ip, [r3]
 8001c4e:	f02c 0c0f 	bic.w	ip, ip, #15
 8001c52:	f8c3 c000 	str.w	ip, [r3]
 8001c56:	f890 c00d 	ldrb.w	ip, [r0, #13]
 8001c5a:	fa04 fc0c 	lsl.w	ip, r4, ip
 8001c5e:	6804      	ldr	r4, [r0, #0]
 8001c60:	f8c4 c004 	str.w	ip, [r4, #4]
  dmastp->channel->CCR = STM32_DMA_CCR_RESET_VALUE;
 8001c64:	f8c3 e000 	str.w	lr, [r3]

  /* Enables the associated IRQ vector if not already enabled and if a
     callback is defined.*/
  if (func != NULL) {
 8001c68:	b12a      	cbz	r2, 8001c76 <dmaStreamAllocate+0x66>
    if ((dma.isr_mask & dmastp->cmask) == 0U) {
 8001c6a:	6873      	ldr	r3, [r6, #4]
 8001c6c:	6882      	ldr	r2, [r0, #8]
 8001c6e:	4213      	tst	r3, r2
 8001c70:	d007      	beq.n	8001c82 <dmaStreamAllocate+0x72>
      nvicEnableVector(dmastp->vector, priority);
    }
    dma.isr_mask |= (1U << dmastp->selfindex);
 8001c72:	433b      	orrs	r3, r7
 8001c74:	6073      	str	r3, [r6, #4]
  }

  /* Marks the stream as allocated.*/
  dma.streams_mask |= (1U << dmastp->selfindex);
 8001c76:	433d      	orrs	r5, r7
 8001c78:	6035      	str	r5, [r6, #0]

  return false;
 8001c7a:	2000      	movs	r0, #0
}
 8001c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return true;
 8001c7e:	4620      	mov	r0, r4
}
 8001c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c82:	4604      	mov	r4, r0
 8001c84:	2701      	movs	r7, #1
      nvicEnableVector(dmastp->vector, priority);
 8001c86:	7bc0      	ldrb	r0, [r0, #15]
 8001c88:	f7ff fb6a 	bl	8001360 <nvicEnableVector>
 8001c8c:	e9d6 5300 	ldrd	r5, r3, [r6]
 8001c90:	7ba2      	ldrb	r2, [r4, #14]
 8001c92:	4097      	lsls	r7, r2
 8001c94:	e7ed      	b.n	8001c72 <dmaStreamAllocate+0x62>
 8001c96:	bf00      	nop
 8001c98:	20000898 	.word	0x20000898
 8001c9c:	20000860 	.word	0x20000860
 8001ca0:	40021000 	.word	0x40021000
	...

08001cb0 <dmaStreamRelease>:
  /* Check if the streams is not taken.*/
  osalDbgAssert((dma.streams_mask & (1 << dmastp->selfindex)) != 0U,
                "not allocated");

  /* Marks the stream as not allocated.*/
  dma.streams_mask &= ~(1U << dmastp->selfindex);
 8001cb0:	2301      	movs	r3, #1
void dmaStreamRelease(const stm32_dma_stream_t *dmastp) {
 8001cb2:	b570      	push	{r4, r5, r6, lr}
  dma.streams_mask &= ~(1U << dmastp->selfindex);
 8001cb4:	7b81      	ldrb	r1, [r0, #14]
 8001cb6:	4c12      	ldr	r4, [pc, #72]	; (8001d00 <dmaStreamRelease+0x50>)
 8001cb8:	408b      	lsls	r3, r1
 8001cba:	43db      	mvns	r3, r3
  dma.isr_mask &= ~(1U << dmastp->selfindex);
 8001cbc:	e9d4 2500 	ldrd	r2, r5, [r4]

  /* Disables the associated IRQ vector if it is no more in use.*/
  if ((dma.streams_mask & dmastp->cmask) == 0U) {
 8001cc0:	6886      	ldr	r6, [r0, #8]
  dma.streams_mask &= ~(1U << dmastp->selfindex);
 8001cc2:	401a      	ands	r2, r3
  if ((dma.streams_mask & dmastp->cmask) == 0U) {
 8001cc4:	4232      	tst	r2, r6
  dma.isr_mask &= ~(1U << dmastp->selfindex);
 8001cc6:	ea03 0305 	and.w	r3, r3, r5
 8001cca:	e9c4 2300 	strd	r2, r3, [r4]
  if ((dma.streams_mask & dmastp->cmask) == 0U) {
 8001cce:	d00f      	beq.n	8001cf0 <dmaStreamRelease+0x40>
    nvicDisableVector(dmastp->vector);
  }

  /* Removes the DMA handler.*/
  _stm32_dma_isr_redir[dmastp->selfindex].dma_func  = NULL;
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	4b0c      	ldr	r3, [pc, #48]	; (8001d04 <dmaStreamRelease+0x54>)
  _stm32_dma_isr_redir[dmastp->selfindex].dma_param = NULL;
 8001cd4:	eb03 04c1 	add.w	r4, r3, r1, lsl #3
  _stm32_dma_isr_redir[dmastp->selfindex].dma_func  = NULL;
 8001cd8:	f843 0031 	str.w	r0, [r3, r1, lsl #3]

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma.streams_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 8001cdc:	0653      	lsls	r3, r2, #25
  _stm32_dma_isr_redir[dmastp->selfindex].dma_param = NULL;
 8001cde:	6060      	str	r0, [r4, #4]
  if ((dma.streams_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 8001ce0:	d105      	bne.n	8001cee <dmaStreamRelease+0x3e>
    rccDisableDMA1();
 8001ce2:	4b09      	ldr	r3, [pc, #36]	; (8001d08 <dmaStreamRelease+0x58>)
 8001ce4:	695a      	ldr	r2, [r3, #20]
 8001ce6:	f022 0201 	bic.w	r2, r2, #1
 8001cea:	615a      	str	r2, [r3, #20]
 8001cec:	695b      	ldr	r3, [r3, #20]
#if STM32_DMA2_NUM_CHANNELS > 0
  if ((dma.streams_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
    rccDisableDMA2();
  }
#endif
}
 8001cee:	bd70      	pop	{r4, r5, r6, pc}
 8001cf0:	4605      	mov	r5, r0
    nvicDisableVector(dmastp->vector);
 8001cf2:	7bc0      	ldrb	r0, [r0, #15]
 8001cf4:	f7ff fb54 	bl	80013a0 <nvicDisableVector>
 8001cf8:	7ba9      	ldrb	r1, [r5, #14]
 8001cfa:	6822      	ldr	r2, [r4, #0]
 8001cfc:	e7e8      	b.n	8001cd0 <dmaStreamRelease+0x20>
 8001cfe:	bf00      	nop
 8001d00:	20000898 	.word	0x20000898
 8001d04:	20000860 	.word	0x20000860
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	00000000 	.word	0x00000000

08001d10 <_pal_lld_init>:
#endif

  /*
   * Enables the GPIO related clocks.
   */
  rccEnableAPB2(APB2_EN_MASK, true);
 8001d10:	4a16      	ldr	r2, [pc, #88]	; (8001d6c <_pal_lld_init+0x5c>)
void _pal_lld_init(const PALConfig *config) {
 8001d12:	b430      	push	{r4, r5}
  rccEnableAPB2(APB2_EN_MASK, true);
 8001d14:	6991      	ldr	r1, [r2, #24]

  /*
   * Initial GPIO setup.
   */
  GPIOA->ODR = config->PAData.odr;
 8001d16:	4b16      	ldr	r3, [pc, #88]	; (8001d70 <_pal_lld_init+0x60>)
  rccEnableAPB2(APB2_EN_MASK, true);
 8001d18:	f041 017d 	orr.w	r1, r1, #125	; 0x7d
 8001d1c:	6191      	str	r1, [r2, #24]
  GPIOA->ODR = config->PAData.odr;
 8001d1e:	6801      	ldr	r1, [r0, #0]
  rccEnableAPB2(APB2_EN_MASK, true);
 8001d20:	6992      	ldr	r2, [r2, #24]
  GPIOA->ODR = config->PAData.odr;
 8001d22:	60d9      	str	r1, [r3, #12]
  GPIOA->CRH = config->PAData.crh;
 8001d24:	6882      	ldr	r2, [r0, #8]
  GPIOA->CRL = config->PAData.crl;
  GPIOB->ODR = config->PBData.odr;
 8001d26:	4c13      	ldr	r4, [pc, #76]	; (8001d74 <_pal_lld_init+0x64>)
  GPIOA->CRH = config->PAData.crh;
 8001d28:	605a      	str	r2, [r3, #4]
  GPIOA->CRL = config->PAData.crl;
 8001d2a:	6845      	ldr	r5, [r0, #4]
  GPIOB->CRH = config->PBData.crh;
  GPIOB->CRL = config->PBData.crl;
  GPIOC->ODR = config->PCData.odr;
 8001d2c:	4912      	ldr	r1, [pc, #72]	; (8001d78 <_pal_lld_init+0x68>)
  GPIOA->CRL = config->PAData.crl;
 8001d2e:	601d      	str	r5, [r3, #0]
  GPIOB->ODR = config->PBData.odr;
 8001d30:	68c5      	ldr	r5, [r0, #12]
  GPIOC->CRH = config->PCData.crh;
  GPIOC->CRL = config->PCData.crl;
  GPIOD->ODR = config->PDData.odr;
 8001d32:	4a12      	ldr	r2, [pc, #72]	; (8001d7c <_pal_lld_init+0x6c>)
  GPIOB->ODR = config->PBData.odr;
 8001d34:	60e5      	str	r5, [r4, #12]
  GPIOB->CRH = config->PBData.crh;
 8001d36:	6945      	ldr	r5, [r0, #20]
  GPIOD->CRH = config->PDData.crh;
  GPIOD->CRL = config->PDData.crl;
#if STM32_HAS_GPIOE || defined(__DOXYGEN__)
  GPIOE->ODR = config->PEData.odr;
 8001d38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  GPIOB->CRH = config->PBData.crh;
 8001d3c:	6065      	str	r5, [r4, #4]
  GPIOB->CRL = config->PBData.crl;
 8001d3e:	6905      	ldr	r5, [r0, #16]
 8001d40:	6025      	str	r5, [r4, #0]
  GPIOC->ODR = config->PCData.odr;
 8001d42:	6984      	ldr	r4, [r0, #24]
 8001d44:	60cc      	str	r4, [r1, #12]
  GPIOC->CRH = config->PCData.crh;
 8001d46:	6a04      	ldr	r4, [r0, #32]
 8001d48:	604c      	str	r4, [r1, #4]
  GPIOC->CRL = config->PCData.crl;
 8001d4a:	69c4      	ldr	r4, [r0, #28]
 8001d4c:	600c      	str	r4, [r1, #0]
  GPIOD->ODR = config->PDData.odr;
 8001d4e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001d50:	60d1      	str	r1, [r2, #12]
  GPIOD->CRH = config->PDData.crh;
 8001d52:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001d54:	6051      	str	r1, [r2, #4]
  GPIOD->CRL = config->PDData.crl;
 8001d56:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8001d58:	6011      	str	r1, [r2, #0]
  GPIOE->ODR = config->PEData.odr;
 8001d5a:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8001d5c:	60da      	str	r2, [r3, #12]
  GPIOE->CRH = config->PEData.crh;
 8001d5e:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8001d60:	605a      	str	r2, [r3, #4]
  GPIOE->CRL = config->PEData.crl;
 8001d62:	6b42      	ldr	r2, [r0, #52]	; 0x34
  GPIOG->CRH = config->PGData.crh;
  GPIOG->CRL = config->PGData.crl;
#endif
#endif
#endif
}
 8001d64:	bc30      	pop	{r4, r5}
  GPIOE->CRL = config->PEData.crl;
 8001d66:	601a      	str	r2, [r3, #0]
}
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	40010800 	.word	0x40010800
 8001d74:	40010c00 	.word	0x40010c00
 8001d78:	40011000 	.word	0x40011000
 8001d7c:	40011400 	.word	0x40011400

08001d80 <VectorB0>:
  OSAL_IRQ_PROLOGUE();

  /* Note, under rare circumstances an interrupt can remain latched even if
     the timer SR register has been cleared, in those cases the interrupt
     is simply ignored.*/
  if ((STM32_ST_TIM->SR & TIM_SR_CC1IF) != 0U) {
 8001d80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d84:	691a      	ldr	r2, [r3, #16]
 8001d86:	0792      	lsls	r2, r2, #30
 8001d88:	d401      	bmi.n	8001d8e <VectorB0+0xe>
    osalSysLockFromISR();
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
 8001d8a:	f000 bec1 	b.w	8002b10 <_port_irq_epilogue>
OSAL_IRQ_HANDLER(ST_HANDLER) {
 8001d8e:	b510      	push	{r4, lr}
    STM32_ST_TIM->SR = 0U;
 8001d90:	2400      	movs	r4, #0
 8001d92:	2220      	movs	r2, #32
 8001d94:	611c      	str	r4, [r3, #16]
 8001d96:	f382 8811 	msr	BASEPRI, r2
  chSysTimerHandlerI();
 8001d9a:	f000 fa31 	bl	8002200 <chSysTimerHandlerI>
 8001d9e:	f384 8811 	msr	BASEPRI, r4
}
 8001da2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001da6:	f000 beb3 	b.w	8002b10 <_port_irq_epilogue>
 8001daa:	bf00      	nop
 8001dac:	0000      	movs	r0, r0
	...

08001db0 <st_lld_init>:
/**
 * @brief   Low level ST driver initialization.
 *
 * @notapi
 */
void st_lld_init(void) {
 8001db0:	b470      	push	{r4, r5, r6}
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  STM32_ST_TIM->CCMR1  = 0;
  STM32_ST_TIM->CCR[0] = 0;
  STM32_ST_TIM->DIER   = 0;
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8001db2:	2401      	movs	r4, #1
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8001db4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->CCMR1  = 0;
 8001db8:	2200      	movs	r2, #0
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8001dba:	f648 469f 	movw	r6, #35999	; 0x8c9f
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8001dbe:	f64f 75ff 	movw	r5, #65535	; 0xffff
  ST_ENABLE_CLOCK();
 8001dc2:	490b      	ldr	r1, [pc, #44]	; (8001df0 <st_lld_init+0x40>)
 8001dc4:	69c8      	ldr	r0, [r1, #28]
 8001dc6:	4320      	orrs	r0, r4
 8001dc8:	61c8      	str	r0, [r1, #28]
  ST_ENABLE_STOP();
 8001dca:	480a      	ldr	r0, [pc, #40]	; (8001df4 <st_lld_init+0x44>)
  ST_ENABLE_CLOCK();
 8001dcc:	69c9      	ldr	r1, [r1, #28]
  ST_ENABLE_STOP();
 8001dce:	6841      	ldr	r1, [r0, #4]
 8001dd0:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8001dd4:	6041      	str	r1, [r0, #4]
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8001dd6:	629e      	str	r6, [r3, #40]	; 0x28
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;

  /* IRQ enabled.*/
  nvicEnableVector(ST_NUMBER, STM32_ST_IRQ_PRIORITY);
 8001dd8:	2108      	movs	r1, #8
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8001dda:	62dd      	str	r5, [r3, #44]	; 0x2c
  nvicEnableVector(ST_NUMBER, STM32_ST_IRQ_PRIORITY);
 8001ddc:	201c      	movs	r0, #28
  STM32_ST_TIM->CCMR1  = 0;
 8001dde:	619a      	str	r2, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8001de0:	635a      	str	r2, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 8001de2:	60da      	str	r2, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8001de4:	605a      	str	r2, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8001de6:	615c      	str	r4, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8001de8:	601c      	str	r4, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8001dea:	bc70      	pop	{r4, r5, r6}
  nvicEnableVector(ST_NUMBER, STM32_ST_IRQ_PRIORITY);
 8001dec:	f7ff bab8 	b.w	8001360 <nvicEnableVector>
 8001df0:	40021000 	.word	0x40021000
 8001df4:	e0042000 	.word	0xe0042000
	...

08001e00 <usart_stop>:
 * @param[in] uartp     pointer to the @p UARTDriver object
 */
static void usart_stop(UARTDriver *uartp) {

  /* Stops RX and TX DMA channels.*/
  dmaStreamDisable(uartp->dmarx);
 8001e00:	230e      	movs	r3, #14
  dmaStreamDisable(uartp->dmatx);
  
  /* Stops USART operations.*/
  uartp->usart->CR1 = 0;
 8001e02:	2100      	movs	r1, #0
static void usart_stop(UARTDriver *uartp) {
 8001e04:	b430      	push	{r4, r5}
  dmaStreamDisable(uartp->dmarx);
 8001e06:	6905      	ldr	r5, [r0, #16]
 8001e08:	686c      	ldr	r4, [r5, #4]
 8001e0a:	6822      	ldr	r2, [r4, #0]
 8001e0c:	f022 020f 	bic.w	r2, r2, #15
 8001e10:	6022      	str	r2, [r4, #0]
 8001e12:	7b6a      	ldrb	r2, [r5, #13]
  dmaStreamDisable(uartp->dmatx);
 8001e14:	6944      	ldr	r4, [r0, #20]
  dmaStreamDisable(uartp->dmarx);
 8001e16:	682d      	ldr	r5, [r5, #0]
 8001e18:	fa03 f202 	lsl.w	r2, r3, r2
 8001e1c:	606a      	str	r2, [r5, #4]
  dmaStreamDisable(uartp->dmatx);
 8001e1e:	6865      	ldr	r5, [r4, #4]
  uartp->usart->CR1 = 0;
 8001e20:	6882      	ldr	r2, [r0, #8]
  dmaStreamDisable(uartp->dmatx);
 8001e22:	6828      	ldr	r0, [r5, #0]
 8001e24:	f020 000f 	bic.w	r0, r0, #15
 8001e28:	6028      	str	r0, [r5, #0]
 8001e2a:	7b65      	ldrb	r5, [r4, #13]
 8001e2c:	6820      	ldr	r0, [r4, #0]
 8001e2e:	40ab      	lsls	r3, r5
 8001e30:	6043      	str	r3, [r0, #4]
  uartp->usart->CR2 = 0;
  uartp->usart->CR3 = 0;
}
 8001e32:	bc30      	pop	{r4, r5}
  uartp->usart->CR1 = 0;
 8001e34:	60d1      	str	r1, [r2, #12]
  uartp->usart->CR2 = 0;
 8001e36:	6111      	str	r1, [r2, #16]
  uartp->usart->CR3 = 0;
 8001e38:	6151      	str	r1, [r2, #20]
}
 8001e3a:	4770      	bx	lr
 8001e3c:	0000      	movs	r0, r0
	...

08001e40 <uart_lld_serve_tx_end_irq>:
 */
static void uart_lld_serve_tx_end_irq(UARTDriver *uartp, uint32_t flags) {

  /* DMA errors handling.*/
#if defined(STM32_UART_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8001e40:	070b      	lsls	r3, r1, #28
static void uart_lld_serve_tx_end_irq(UARTDriver *uartp, uint32_t flags) {
 8001e42:	b570      	push	{r4, r5, r6, lr}
 8001e44:	4604      	mov	r4, r0
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8001e46:	d418      	bmi.n	8001e7a <uart_lld_serve_tx_end_irq+0x3a>
  }
#else
  (void)flags;
#endif

  dmaStreamDisable(uartp->dmatx);
 8001e48:	230e      	movs	r3, #14

  /* A callback is generated, if enabled, after a completed transfer.*/
  _uart_tx1_isr_code(uartp);
 8001e4a:	2502      	movs	r5, #2
  dmaStreamDisable(uartp->dmatx);
 8001e4c:	6962      	ldr	r2, [r4, #20]
  _uart_tx1_isr_code(uartp);
 8001e4e:	6866      	ldr	r6, [r4, #4]
  dmaStreamDisable(uartp->dmatx);
 8001e50:	6850      	ldr	r0, [r2, #4]
 8001e52:	6801      	ldr	r1, [r0, #0]
 8001e54:	f021 010f 	bic.w	r1, r1, #15
 8001e58:	6001      	str	r1, [r0, #0]
 8001e5a:	7b50      	ldrb	r0, [r2, #13]
 8001e5c:	6811      	ldr	r1, [r2, #0]
  _uart_tx1_isr_code(uartp);
 8001e5e:	6832      	ldr	r2, [r6, #0]
  dmaStreamDisable(uartp->dmatx);
 8001e60:	4083      	lsls	r3, r0
 8001e62:	604b      	str	r3, [r1, #4]
  _uart_tx1_isr_code(uartp);
 8001e64:	7065      	strb	r5, [r4, #1]
 8001e66:	b12a      	cbz	r2, 8001e74 <uart_lld_serve_tx_end_irq+0x34>
 8001e68:	4620      	mov	r0, r4
 8001e6a:	4790      	blx	r2
 8001e6c:	7863      	ldrb	r3, [r4, #1]
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d000      	beq.n	8001e74 <uart_lld_serve_tx_end_irq+0x34>
}
 8001e72:	bd70      	pop	{r4, r5, r6, pc}
  _uart_tx1_isr_code(uartp);
 8001e74:	2300      	movs	r3, #0
 8001e76:	7063      	strb	r3, [r4, #1]
}
 8001e78:	bd70      	pop	{r4, r5, r6, pc}
  chSysHalt(reason);
 8001e7a:	4802      	ldr	r0, [pc, #8]	; (8001e84 <uart_lld_serve_tx_end_irq+0x44>)
 8001e7c:	f000 f9b8 	bl	80021f0 <chSysHalt>
 8001e80:	e7e2      	b.n	8001e48 <uart_lld_serve_tx_end_irq+0x8>
 8001e82:	bf00      	nop
 8001e84:	08003634 	.word	0x08003634
	...

08001e90 <uart_lld_serve_rx_end_irq>:
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8001e90:	070b      	lsls	r3, r1, #28
static void uart_lld_serve_rx_end_irq(UARTDriver *uartp, uint32_t flags) {
 8001e92:	b570      	push	{r4, r5, r6, lr}
 8001e94:	4604      	mov	r4, r0
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8001e96:	d433      	bmi.n	8001f00 <uart_lld_serve_rx_end_irq+0x70>
  if (uartp->rxstate == UART_RX_IDLE) {
 8001e98:	78a3      	ldrb	r3, [r4, #2]
 8001e9a:	6862      	ldr	r2, [r4, #4]
 8001e9c:	b93b      	cbnz	r3, 8001eae <uart_lld_serve_rx_end_irq+0x1e>
    _uart_rx_idle_code(uartp);
 8001e9e:	68d3      	ldr	r3, [r2, #12]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d02c      	beq.n	8001efe <uart_lld_serve_rx_end_irq+0x6e>
 8001ea4:	8b21      	ldrh	r1, [r4, #24]
 8001ea6:	4620      	mov	r0, r4
}
 8001ea8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    _uart_rx_idle_code(uartp);
 8001eac:	4718      	bx	r3
    dmaStreamDisable(uartp->dmarx);
 8001eae:	210e      	movs	r1, #14
    _uart_rx_complete_isr_code(uartp);
 8001eb0:	2602      	movs	r6, #2
    dmaStreamDisable(uartp->dmarx);
 8001eb2:	6920      	ldr	r0, [r4, #16]
 8001eb4:	6843      	ldr	r3, [r0, #4]
 8001eb6:	681d      	ldr	r5, [r3, #0]
 8001eb8:	f025 050f 	bic.w	r5, r5, #15
 8001ebc:	601d      	str	r5, [r3, #0]
 8001ebe:	7b45      	ldrb	r5, [r0, #13]
 8001ec0:	6800      	ldr	r0, [r0, #0]
 8001ec2:	40a9      	lsls	r1, r5
    _uart_rx_complete_isr_code(uartp);
 8001ec4:	6895      	ldr	r5, [r2, #8]
    dmaStreamDisable(uartp->dmarx);
 8001ec6:	6041      	str	r1, [r0, #4]
    _uart_rx_complete_isr_code(uartp);
 8001ec8:	70a6      	strb	r6, [r4, #2]
 8001eca:	b13d      	cbz	r5, 8001edc <uart_lld_serve_rx_end_irq+0x4c>
 8001ecc:	4620      	mov	r0, r4
 8001ece:	47a8      	blx	r5
 8001ed0:	78a3      	ldrb	r3, [r4, #2]
 8001ed2:	42b3      	cmp	r3, r6
 8001ed4:	d113      	bne.n	8001efe <uart_lld_serve_rx_end_irq+0x6e>
 8001ed6:	6923      	ldr	r3, [r4, #16]
 8001ed8:	6862      	ldr	r2, [r4, #4]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	2500      	movs	r5, #0
  if (uartp->config->rxchar_cb == NULL)
 8001ede:	68d2      	ldr	r2, [r2, #12]
  dmaStreamSetTransactionSize(uartp->dmarx, 1);
 8001ee0:	2101      	movs	r1, #1
    mode = STM32_DMA_CR_DIR_P2M | STM32_DMA_CR_CIRC;
 8001ee2:	42aa      	cmp	r2, r5
 8001ee4:	bf14      	ite	ne
 8001ee6:	2222      	movne	r2, #34	; 0x22
 8001ee8:	2220      	moveq	r2, #32
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 8001eea:	68e0      	ldr	r0, [r4, #12]
    _uart_rx_complete_isr_code(uartp);
 8001eec:	70a5      	strb	r5, [r4, #2]
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 8001eee:	4302      	orrs	r2, r0
  dmaStreamSetMemory0(uartp->dmarx, &uartp->rxbuf);
 8001ef0:	3418      	adds	r4, #24
 8001ef2:	60dc      	str	r4, [r3, #12]
  dmaStreamSetTransactionSize(uartp->dmarx, 1);
 8001ef4:	6059      	str	r1, [r3, #4]
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 8001ef6:	601a      	str	r2, [r3, #0]
  dmaStreamEnable(uartp->dmarx);
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	430a      	orrs	r2, r1
 8001efc:	601a      	str	r2, [r3, #0]
}
 8001efe:	bd70      	pop	{r4, r5, r6, pc}
 8001f00:	4801      	ldr	r0, [pc, #4]	; (8001f08 <uart_lld_serve_rx_end_irq+0x78>)
 8001f02:	f000 f975 	bl	80021f0 <chSysHalt>
 8001f06:	e7c7      	b.n	8001e98 <uart_lld_serve_rx_end_irq+0x8>
 8001f08:	08003634 	.word	0x08003634
 8001f0c:	00000000 	.word	0x00000000

08001f10 <VectorD8>:
/**
 * @brief   USART2 IRQ handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART2_HANDLER) {
 8001f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
 8001f12:	f240 130f 	movw	r3, #271	; 0x10f
  USART_TypeDef *u = uartp->usart;
 8001f16:	4e1b      	ldr	r6, [pc, #108]	; (8001f84 <VectorD8+0x74>)
 8001f18:	68b4      	ldr	r4, [r6, #8]
  uint32_t cr1 = u->CR1;
 8001f1a:	68e7      	ldr	r7, [r4, #12]
  sr = u->SR;   /* SR reset step 1.*/
 8001f1c:	6825      	ldr	r5, [r4, #0]
  (void)u->DR;  /* SR reset step 2.*/
 8001f1e:	6862      	ldr	r2, [r4, #4]
  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
 8001f20:	421d      	tst	r5, r3
 8001f22:	d01d      	beq.n	8001f60 <VectorD8+0x50>
    u->SR = ~USART_SR_LBD;
 8001f24:	f46f 7280 	mvn.w	r2, #256	; 0x100
    _uart_rx_error_isr_code(uartp, translate_errors(sr));
 8001f28:	6873      	ldr	r3, [r6, #4]
    u->SR = ~USART_SR_LBD;
 8001f2a:	6022      	str	r2, [r4, #0]
    _uart_rx_error_isr_code(uartp, translate_errors(sr));
 8001f2c:	691a      	ldr	r2, [r3, #16]
 8001f2e:	b1ba      	cbz	r2, 8001f60 <VectorD8+0x50>
  sr = u->SR;   /* SR reset step 1.*/
 8001f30:	b2ab      	uxth	r3, r5
    sts |= UART_OVERRUN_ERROR;
 8001f32:	f013 0f08 	tst.w	r3, #8
 8001f36:	bf0c      	ite	eq
 8001f38:	2100      	moveq	r1, #0
 8001f3a:	2110      	movne	r1, #16
  if (sr & USART_SR_PE)
 8001f3c:	07d8      	lsls	r0, r3, #31
    sts |= UART_PARITY_ERROR;
 8001f3e:	bf48      	it	mi
 8001f40:	f041 0104 	orrmi.w	r1, r1, #4
  if (sr & USART_SR_FE)
 8001f44:	0798      	lsls	r0, r3, #30
    sts |= UART_FRAMING_ERROR;
 8001f46:	bf48      	it	mi
 8001f48:	f041 0108 	orrmi.w	r1, r1, #8
  if (sr & USART_SR_NE)
 8001f4c:	0758      	lsls	r0, r3, #29
    sts |= UART_NOISE_ERROR;
 8001f4e:	bf48      	it	mi
 8001f50:	f041 0120 	orrmi.w	r1, r1, #32
  if (sr & USART_SR_LBD)
 8001f54:	05d8      	lsls	r0, r3, #23
    sts |= UART_BREAK_DETECTED;
 8001f56:	bf48      	it	mi
 8001f58:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
    _uart_rx_error_isr_code(uartp, translate_errors(sr));
 8001f5c:	4809      	ldr	r0, [pc, #36]	; (8001f84 <VectorD8+0x74>)
 8001f5e:	4790      	blx	r2
  if ((sr & USART_SR_TC) && (cr1 & USART_CR1_TCIE)) {
 8001f60:	066a      	lsls	r2, r5, #25
 8001f62:	d50b      	bpl.n	8001f7c <VectorD8+0x6c>
 8001f64:	067b      	lsls	r3, r7, #25
 8001f66:	d509      	bpl.n	8001f7c <VectorD8+0x6c>
    u->SR = ~USART_SR_TC;
 8001f68:	f06f 0240 	mvn.w	r2, #64	; 0x40
    _uart_tx2_isr_code(uartp);
 8001f6c:	6873      	ldr	r3, [r6, #4]
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 8001f6e:	4017      	ands	r7, r2
    _uart_tx2_isr_code(uartp);
 8001f70:	685b      	ldr	r3, [r3, #4]
    u->SR = ~USART_SR_TC;
 8001f72:	6022      	str	r2, [r4, #0]
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 8001f74:	60e7      	str	r7, [r4, #12]
    _uart_tx2_isr_code(uartp);
 8001f76:	b10b      	cbz	r3, 8001f7c <VectorD8+0x6c>
 8001f78:	4802      	ldr	r0, [pc, #8]	; (8001f84 <VectorD8+0x74>)
 8001f7a:	4798      	blx	r3
  OSAL_IRQ_PROLOGUE();

  serve_usart_irq(&UARTD2);

  OSAL_IRQ_EPILOGUE();
}
 8001f7c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_EPILOGUE();
 8001f80:	f000 bdc6 	b.w	8002b10 <_port_irq_epilogue>
 8001f84:	200008a0 	.word	0x200008a0
	...

08001f90 <uart_lld_init>:
/**
 * @brief   Low level UART driver initialization.
 *
 * @notapi
 */
void uart_lld_init(void) {
 8001f90:	b510      	push	{r4, lr}
  UARTD1.dmarx   = STM32_DMA_STREAM(STM32_UART_USART1_RX_DMA_STREAM);
  UARTD1.dmatx   = STM32_DMA_STREAM(STM32_UART_USART1_TX_DMA_STREAM);
#endif

#if STM32_UART_USE_USART2
  uartObjectInit(&UARTD2);
 8001f92:	4c07      	ldr	r4, [pc, #28]	; (8001fb0 <uart_lld_init+0x20>)
 8001f94:	4620      	mov	r0, r4
 8001f96:	f7ff f9a3 	bl	80012e0 <uartObjectInit>
  UARTD2.usart   = USART2;
  UARTD2.dmamode = STM32_DMA_CR_DMEIE | STM32_DMA_CR_TEIE;
 8001f9a:	2108      	movs	r1, #8
  UARTD2.dmarx   = STM32_DMA_STREAM(STM32_UART_USART2_RX_DMA_STREAM);
 8001f9c:	4b05      	ldr	r3, [pc, #20]	; (8001fb4 <uart_lld_init+0x24>)
  UARTD2.usart   = USART2;
 8001f9e:	4806      	ldr	r0, [pc, #24]	; (8001fb8 <uart_lld_init+0x28>)
  UARTD2.dmatx   = STM32_DMA_STREAM(STM32_UART_USART2_TX_DMA_STREAM);
 8001fa0:	f103 0210 	add.w	r2, r3, #16
  UARTD2.dmamode = STM32_DMA_CR_DMEIE | STM32_DMA_CR_TEIE;
 8001fa4:	e9c4 0102 	strd	r0, r1, [r4, #8]
  UARTD2.dmatx   = STM32_DMA_STREAM(STM32_UART_USART2_TX_DMA_STREAM);
 8001fa8:	e9c4 3204 	strd	r3, r2, [r4, #16]
  uartObjectInit(&UARTD6);
  UARTD6.usart   = USART6;
  UARTD6.dmarx   = STM32_DMA_STREAM(STM32_UART_USART6_RX_DMA_STREAM);
  UARTD6.dmatx   = STM32_DMA_STREAM(STM32_UART_USART6_TX_DMA_STREAM);
#endif
}
 8001fac:	bd10      	pop	{r4, pc}
 8001fae:	bf00      	nop
 8001fb0:	200008a0 	.word	0x200008a0
 8001fb4:	08003614 	.word	0x08003614
 8001fb8:	40004400 	.word	0x40004400
 8001fbc:	00000000 	.word	0x00000000

08001fc0 <uart_lld_start>:
 *
 * @param[in] uartp     pointer to the @p UARTDriver object
 *
 * @notapi
 */
void uart_lld_start(UARTDriver *uartp) {
 8001fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  if (uartp->state == UART_STOP) {
 8001fc2:	7803      	ldrb	r3, [r0, #0]
void uart_lld_start(UARTDriver *uartp) {
 8001fc4:	4604      	mov	r4, r0
  if (uartp->state == UART_STOP) {
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d032      	beq.n	8002030 <uart_lld_start+0x70>
 8001fca:	6885      	ldr	r5, [r0, #8]
    dmaStreamSetPeripheral(uartp->dmarx, &uartp->usart->DR);
    dmaStreamSetPeripheral(uartp->dmatx, &uartp->usart->DR);
    uartp->rxbuf = 0;
  }

  uartp->rxstate = UART_RX_IDLE;
 8001fcc:	2300      	movs	r3, #0
  usart_stop(uartp);
 8001fce:	4620      	mov	r0, r4
  uartp->rxstate = UART_RX_IDLE;
 8001fd0:	70a3      	strb	r3, [r4, #2]
  uartp->txstate = UART_TX_IDLE;
 8001fd2:	7063      	strb	r3, [r4, #1]
  usart_stop(uartp);
 8001fd4:	f7ff ff14 	bl	8001e00 <usart_stop>
    fck = STM32_PCLK2 / uartp->config->speed;
 8001fd8:	6861      	ldr	r1, [r4, #4]
 8001fda:	4b2d      	ldr	r3, [pc, #180]	; (8002090 <uart_lld_start+0xd0>)
 8001fdc:	694a      	ldr	r2, [r1, #20]
  u->SR = 0;
 8001fde:	2600      	movs	r6, #0
    fck = STM32_PCLK2 / uartp->config->speed;
 8001fe0:	fbb3 f3f2 	udiv	r3, r3, r2
  if (uartp->config->rxchar_cb == NULL)
 8001fe4:	68ca      	ldr	r2, [r1, #12]
  dmaStreamSetTransactionSize(uartp->dmarx, 1);
 8001fe6:	2701      	movs	r7, #1
  if (uartp->config->rxchar_cb == NULL)
 8001fe8:	2a00      	cmp	r2, #0
    mode = STM32_DMA_CR_DIR_P2M | STM32_DMA_CR_CIRC;
 8001fea:	bf14      	ite	ne
 8001fec:	2022      	movne	r0, #34	; 0x22
 8001fee:	2020      	moveq	r0, #32
  u->BRR = fck;
 8001ff0:	60ab      	str	r3, [r5, #8]
  dmaStreamSetMemory0(uartp->dmarx, &uartp->rxbuf);
 8001ff2:	6923      	ldr	r3, [r4, #16]
  u->CR1 = uartp->config->cr1 | cr1;
 8001ff4:	8b0a      	ldrh	r2, [r1, #24]
  (void)u->SR;  /* SR reset step 1.*/
 8001ff6:	f8d5 c000 	ldr.w	ip, [r5]
  dmaStreamSetMemory0(uartp->dmarx, &uartp->rxbuf);
 8001ffa:	685b      	ldr	r3, [r3, #4]
  (void)u->DR;  /* SR reset step 2.*/
 8001ffc:	f8d5 c004 	ldr.w	ip, [r5, #4]
  u->SR = 0;
 8002000:	602e      	str	r6, [r5, #0]
  u->CR2 = uartp->config->cr2 | USART_CR2_LBDIE;
 8002002:	8b4e      	ldrh	r6, [r1, #26]
  u->CR3 = uartp->config->cr3 | USART_CR3_DMAT | USART_CR3_DMAR |
 8002004:	8b89      	ldrh	r1, [r1, #28]
  u->CR2 = uartp->config->cr2 | USART_CR2_LBDIE;
 8002006:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  u->CR3 = uartp->config->cr3 | USART_CR3_DMAT | USART_CR3_DMAR |
 800200a:	f041 01c1 	orr.w	r1, r1, #193	; 0xc1
  u->CR2 = uartp->config->cr2 | USART_CR2_LBDIE;
 800200e:	612e      	str	r6, [r5, #16]
  u->CR3 = uartp->config->cr3 | USART_CR3_DMAT | USART_CR3_DMAR |
 8002010:	6169      	str	r1, [r5, #20]
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 8002012:	68e1      	ldr	r1, [r4, #12]
  u->CR1 = uartp->config->cr1 | cr1;
 8002014:	f442 5204 	orr.w	r2, r2, #8448	; 0x2100
 8002018:	f042 020c 	orr.w	r2, r2, #12
  dmaStreamSetMemory0(uartp->dmarx, &uartp->rxbuf);
 800201c:	3418      	adds	r4, #24
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 800201e:	4301      	orrs	r1, r0
  u->CR1 = uartp->config->cr1 | cr1;
 8002020:	60ea      	str	r2, [r5, #12]
  dmaStreamSetMemory0(uartp->dmarx, &uartp->rxbuf);
 8002022:	60dc      	str	r4, [r3, #12]
  dmaStreamSetTransactionSize(uartp->dmarx, 1);
 8002024:	605f      	str	r7, [r3, #4]
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 8002026:	6019      	str	r1, [r3, #0]
  dmaStreamEnable(uartp->dmarx);
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	433a      	orrs	r2, r7
 800202c:	601a      	str	r2, [r3, #0]
  usart_start(uartp);
}
 800202e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (&UARTD2 == uartp) {
 8002030:	4b18      	ldr	r3, [pc, #96]	; (8002094 <uart_lld_start+0xd4>)
 8002032:	4298      	cmp	r0, r3
 8002034:	d015      	beq.n	8002062 <uart_lld_start+0xa2>
    if ((uartp->config->cr1 & (USART_CR1_M | USART_CR1_PCE)) == USART_CR1_M)
 8002036:	6863      	ldr	r3, [r4, #4]
 8002038:	8b1b      	ldrh	r3, [r3, #24]
 800203a:	f403 53a0 	and.w	r3, r3, #5120	; 0x1400
 800203e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002042:	d103      	bne.n	800204c <uart_lld_start+0x8c>
      uartp->dmamode |= STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8002044:	68e3      	ldr	r3, [r4, #12]
 8002046:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 800204a:	60e3      	str	r3, [r4, #12]
    uartp->rxbuf = 0;
 800204c:	2200      	movs	r2, #0
    dmaStreamSetPeripheral(uartp->dmatx, &uartp->usart->DR);
 800204e:	e9d4 1304 	ldrd	r1, r3, [r4, #16]
    dmaStreamSetPeripheral(uartp->dmarx, &uartp->usart->DR);
 8002052:	68a5      	ldr	r5, [r4, #8]
 8002054:	6848      	ldr	r0, [r1, #4]
    dmaStreamSetPeripheral(uartp->dmatx, &uartp->usart->DR);
 8002056:	6859      	ldr	r1, [r3, #4]
    dmaStreamSetPeripheral(uartp->dmarx, &uartp->usart->DR);
 8002058:	1d2b      	adds	r3, r5, #4
 800205a:	6083      	str	r3, [r0, #8]
    dmaStreamSetPeripheral(uartp->dmatx, &uartp->usart->DR);
 800205c:	608b      	str	r3, [r1, #8]
    uartp->rxbuf = 0;
 800205e:	8322      	strh	r2, [r4, #24]
 8002060:	e7b4      	b.n	8001fcc <uart_lld_start+0xc>
      b = dmaStreamAllocate(uartp->dmarx,
 8002062:	4603      	mov	r3, r0
 8002064:	4a0c      	ldr	r2, [pc, #48]	; (8002098 <uart_lld_start+0xd8>)
 8002066:	210c      	movs	r1, #12
 8002068:	6900      	ldr	r0, [r0, #16]
 800206a:	f7ff fdd1 	bl	8001c10 <dmaStreamAllocate>
      b = dmaStreamAllocate(uartp->dmatx,
 800206e:	4623      	mov	r3, r4
 8002070:	4a0a      	ldr	r2, [pc, #40]	; (800209c <uart_lld_start+0xdc>)
 8002072:	210c      	movs	r1, #12
 8002074:	6960      	ldr	r0, [r4, #20]
 8002076:	f7ff fdcb 	bl	8001c10 <dmaStreamAllocate>
      rccEnableUSART2(true);
 800207a:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <uart_lld_start+0xe0>)
      nvicEnableVector(STM32_USART2_NUMBER, STM32_UART_USART2_IRQ_PRIORITY);
 800207c:	210c      	movs	r1, #12
      rccEnableUSART2(true);
 800207e:	69da      	ldr	r2, [r3, #28]
      nvicEnableVector(STM32_USART2_NUMBER, STM32_UART_USART2_IRQ_PRIORITY);
 8002080:	2026      	movs	r0, #38	; 0x26
      rccEnableUSART2(true);
 8002082:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002086:	61da      	str	r2, [r3, #28]
 8002088:	69db      	ldr	r3, [r3, #28]
      nvicEnableVector(STM32_USART2_NUMBER, STM32_UART_USART2_IRQ_PRIORITY);
 800208a:	f7ff f969 	bl	8001360 <nvicEnableVector>
 800208e:	e7d2      	b.n	8002036 <uart_lld_start+0x76>
 8002090:	02255100 	.word	0x02255100
 8002094:	200008a0 	.word	0x200008a0
 8002098:	08001e91 	.word	0x08001e91
 800209c:	08001e41 	.word	0x08001e41
 80020a0:	40021000 	.word	0x40021000
	...

080020b0 <uart_lld_start_receive>:
 * @param[in] n         number of data frames to send
 * @param[out] rxbuf    the pointer to the receive buffer
 *
 * @notapi
 */
void uart_lld_start_receive(UARTDriver *uartp, size_t n, void *rxbuf) {
 80020b0:	b4f0      	push	{r4, r5, r6, r7}

  /* Stopping previous activity (idle state).*/
  dmaStreamDisable(uartp->dmarx);
 80020b2:	240e      	movs	r4, #14
 80020b4:	6905      	ldr	r5, [r0, #16]

  /* RX DMA channel preparation.*/
  dmaStreamSetMemory0(uartp->dmarx, rxbuf);
  dmaStreamSetTransactionSize(uartp->dmarx, n);
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode    | STM32_DMA_CR_DIR_P2M |
 80020b6:	68c0      	ldr	r0, [r0, #12]
  dmaStreamDisable(uartp->dmarx);
 80020b8:	686b      	ldr	r3, [r5, #4]
 80020ba:	682f      	ldr	r7, [r5, #0]
 80020bc:	681e      	ldr	r6, [r3, #0]
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode    | STM32_DMA_CR_DIR_P2M |
 80020be:	f040 0082 	orr.w	r0, r0, #130	; 0x82
  dmaStreamDisable(uartp->dmarx);
 80020c2:	f026 060f 	bic.w	r6, r6, #15
 80020c6:	601e      	str	r6, [r3, #0]
 80020c8:	7b6d      	ldrb	r5, [r5, #13]
 80020ca:	40ac      	lsls	r4, r5
 80020cc:	607c      	str	r4, [r7, #4]
  dmaStreamSetMemory0(uartp->dmarx, rxbuf);
 80020ce:	60da      	str	r2, [r3, #12]
  dmaStreamSetTransactionSize(uartp->dmarx, n);
 80020d0:	6059      	str	r1, [r3, #4]
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode    | STM32_DMA_CR_DIR_P2M |
 80020d2:	6018      	str	r0, [r3, #0]
                                 STM32_DMA_CR_MINC | STM32_DMA_CR_TCIE);

  /* Starting transfer.*/
  dmaStreamEnable(uartp->dmarx);
 80020d4:	681a      	ldr	r2, [r3, #0]
}
 80020d6:	bcf0      	pop	{r4, r5, r6, r7}
  dmaStreamEnable(uartp->dmarx);
 80020d8:	f042 0201 	orr.w	r2, r2, #1
 80020dc:	601a      	str	r2, [r3, #0]
}
 80020de:	4770      	bx	lr

080020e0 <uart_lld_stop_receive>:
  if (uartp->config->rxchar_cb == NULL)
 80020e0:	6843      	ldr	r3, [r0, #4]
 * @notapi
 */
size_t uart_lld_stop_receive(UARTDriver *uartp) {
  size_t n;

  dmaStreamDisable(uartp->dmarx);
 80020e2:	220e      	movs	r2, #14
  if (uartp->config->rxchar_cb == NULL)
 80020e4:	68db      	ldr	r3, [r3, #12]
size_t uart_lld_stop_receive(UARTDriver *uartp) {
 80020e6:	b470      	push	{r4, r5, r6}
  if (uartp->config->rxchar_cb == NULL)
 80020e8:	2b00      	cmp	r3, #0
    mode = STM32_DMA_CR_DIR_P2M | STM32_DMA_CR_CIRC | STM32_DMA_CR_TCIE;
 80020ea:	bf0c      	ite	eq
 80020ec:	2120      	moveq	r1, #32
 80020ee:	2122      	movne	r1, #34	; 0x22
  dmaStreamSetTransactionSize(uartp->dmarx, 1);
 80020f0:	2601      	movs	r6, #1
  dmaStreamDisable(uartp->dmarx);
 80020f2:	6904      	ldr	r4, [r0, #16]
 80020f4:	6863      	ldr	r3, [r4, #4]
 80020f6:	681d      	ldr	r5, [r3, #0]
 80020f8:	f025 050f 	bic.w	r5, r5, #15
 80020fc:	601d      	str	r5, [r3, #0]
 80020fe:	7b65      	ldrb	r5, [r4, #13]
 8002100:	6824      	ldr	r4, [r4, #0]
 8002102:	40aa      	lsls	r2, r5
 8002104:	6062      	str	r2, [r4, #4]
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 8002106:	68c4      	ldr	r4, [r0, #12]
  dmaStreamSetMemory0(uartp->dmarx, &uartp->rxbuf);
 8002108:	f100 0218 	add.w	r2, r0, #24
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 800210c:	4321      	orrs	r1, r4
  n = dmaStreamGetTransactionSize(uartp->dmarx);
 800210e:	6858      	ldr	r0, [r3, #4]
  dmaStreamSetMemory0(uartp->dmarx, &uartp->rxbuf);
 8002110:	60da      	str	r2, [r3, #12]
  dmaStreamSetTransactionSize(uartp->dmarx, 1);
 8002112:	605e      	str	r6, [r3, #4]
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 8002114:	6019      	str	r1, [r3, #0]
  dmaStreamEnable(uartp->dmarx);
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4332      	orrs	r2, r6
 800211a:	601a      	str	r2, [r3, #0]
  uart_enter_rx_idle_loop(uartp);

  return n;
}
 800211c:	bc70      	pop	{r4, r5, r6}
 800211e:	4770      	bx	lr

08002120 <__early_init>:
 * This initialization must be performed just after stack setup and before
 * any other initialization.
 */
void __early_init(void) {

  stm32_clock_init();
 8002120:	f7ff b99e 	b.w	8001460 <stm32_clock_init>
	...

08002130 <boardInit>:
 */
void boardInit(void) {
  /*
  * add pin alternate function remap here
  */
}
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
	...

08002140 <_idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void _idle_thread(void *p) {
 8002140:	e7fe      	b.n	8002140 <_idle_thread>
 8002142:	bf00      	nop
	...

08002150 <chSysInit>:
 * @post    The main thread is created with priority @p NORMALPRIO and
 *          interrupts are enabled.
 *
 * @special
 */
void chSysInit(void) {
 8002150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  currp = _thread_init(&ch.mainthread, (const char *)&ch_debug, NORMALPRIO);
 8002152:	4d1e      	ldr	r5, [pc, #120]	; (80021cc <chSysInit+0x7c>)
  _scheduler_init();
 8002154:	f000 f98c 	bl	8002470 <_scheduler_init>
  _vt_init();
 8002158:	f000 f8a2 	bl	80022a0 <_vt_init>
  _core_init();
 800215c:	f000 fc28 	bl	80029b0 <_core_init>
  _heap_init();
 8002160:	f000 fc7e 	bl	8002a60 <_heap_init>
  _factory_init();
 8002164:	f000 fc9c 	bl	8002aa0 <_factory_init>
  currp = _thread_init(&ch.mainthread, (const char *)&ch_debug, NORMALPRIO);
 8002168:	4628      	mov	r0, r5
 800216a:	2280      	movs	r2, #128	; 0x80
 800216c:	4918      	ldr	r1, [pc, #96]	; (80021d0 <chSysInit+0x80>)
 800216e:	f000 fa4f 	bl	8002610 <_thread_init>
#elif CH_CFG_USE_DYNAMIC == TRUE
  currp->wabase = NULL;
#endif

  /* Setting up the caller as current thread.*/
  currp->state = CH_STATE_CURRENT;
 8002172:	2301      	movs	r3, #1
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002174:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
  currp->wabase = NULL;
 8002178:	2400      	movs	r4, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800217a:	2710      	movs	r7, #16
 800217c:	2620      	movs	r6, #32
  currp->state = CH_STATE_CURRENT;
 800217e:	f880 3020 	strb.w	r3, [r0, #32]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002182:	4b14      	ldr	r3, [pc, #80]	; (80021d4 <chSysInit+0x84>)
  reg_value  =  (reg_value                                   |
 8002184:	4a14      	ldr	r2, [pc, #80]	; (80021d8 <chSysInit+0x88>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002186:	68d9      	ldr	r1, [r3, #12]
  currp->wabase = NULL;
 8002188:	61c4      	str	r4, [r0, #28]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800218a:	ea01 010c 	and.w	r1, r1, ip
  reg_value  =  (reg_value                                   |
 800218e:	430a      	orrs	r2, r1

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002190:	f10c 4c60 	add.w	ip, ip, #3758096384	; 0xe0000000
  SCB->AIRCR =  reg_value;
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	f6ac 3c0f 	subw	ip, ip, #2831	; 0xb0f
 800219a:	f8dc 200c 	ldr.w	r2, [ip, #12]
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800219e:	490f      	ldr	r1, [pc, #60]	; (80021dc <chSysInit+0x8c>)
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80021a0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  currp = _thread_init(&ch.mainthread, (const char *)&ch_debug, NORMALPRIO);
 80021a4:	f845 0c18 	str.w	r0, [r5, #-24]
 80021a8:	f8cc 200c 	str.w	r2, [ip, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80021ac:	680a      	ldr	r2, [r1, #0]
 80021ae:	f042 0201 	orr.w	r2, r2, #1
 80021b2:	600a      	str	r2, [r1, #0]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021b4:	77df      	strb	r7, [r3, #31]
 80021b6:	f883 6022 	strb.w	r6, [r3, #34]	; 0x22
 80021ba:	f384 8811 	msr	BASEPRI, r4
  __ASM volatile ("cpsie i" : : : "memory");
 80021be:	b662      	cpsie	i
    };

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreate(&idle_descriptor);
 80021c0:	4807      	ldr	r0, [pc, #28]	; (80021e0 <chSysInit+0x90>)
  }
#endif
}
 80021c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    (void) chThdCreate(&idle_descriptor);
 80021c6:	f000 ba83 	b.w	80026d0 <chThdCreate>
 80021ca:	bf00      	nop
 80021cc:	200009c8 	.word	0x200009c8
 80021d0:	080036a4 	.word	0x080036a4
 80021d4:	e000ed00 	.word	0xe000ed00
 80021d8:	05fa0300 	.word	0x05fa0300
 80021dc:	e0001000 	.word	0xe0001000
 80021e0:	0800367c 	.word	0x0800367c
	...

080021f0 <chSysHalt>:
  __ASM volatile ("cpsid i" : : : "memory");
 80021f0:	b672      	cpsid	i

  /* Logging the event.*/
  _trace_halt(reason);

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 80021f2:	4b01      	ldr	r3, [pc, #4]	; (80021f8 <chSysHalt+0x8>)
 80021f4:	62d8      	str	r0, [r3, #44]	; 0x2c
 80021f6:	e7fe      	b.n	80021f6 <chSysHalt+0x6>
 80021f8:	20000998 	.word	0x20000998
 80021fc:	00000000 	.word	0x00000000

08002200 <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 8002200:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  virtual_timer_t *vtp;
  systime_t now;
  sysinterval_t delta, nowdelta;

  /* Looping through timers.*/
  vtp = ch.vtlist.next;
 8002204:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8002298 <chSysTimerHandlerI+0x98>
  return (systime_t)STM32_ST_TIM->CNT;
 8002208:	f04f 4880 	mov.w	r8, #1073741824	; 0x40000000
 800220c:	464d      	mov	r5, r9
      nowdelta -= vtp->delta;

      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
      ch.vtlist.next = vtp->next;
      fn = vtp->func;
      vtp->func = NULL;
 800220e:	2600      	movs	r6, #0
  vtp = ch.vtlist.next;
 8002210:	f855 4f1c 	ldr.w	r4, [r5, #28]!
 8002214:	68a3      	ldr	r3, [r4, #8]
 8002216:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
    nowdelta = chTimeDiffX(ch.vtlist.lasttime, now);
 800221a:	f8b9 2028 	ldrh.w	r2, [r9, #40]	; 0x28
 800221e:	b280      	uxth	r0, r0
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8002220:	eba0 0a02 	sub.w	sl, r0, r2
 8002224:	fa1f fa8a 	uxth.w	sl, sl
    if (nowdelta < vtp->delta) {
 8002228:	459a      	cmp	sl, r3
 800222a:	d31f      	bcc.n	800226c <chSysTimerHandlerI+0x6c>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800222c:	2720      	movs	r7, #32
 800222e:	e00c      	b.n	800224a <chSysTimerHandlerI+0x4a>
 8002230:	f386 8811 	msr	BASEPRI, r6
        port_timer_stop_alarm();
      }

      /* The callback is invoked outside the kernel critical zone.*/
      chSysUnlockFromISR();
      fn(vtp->par);
 8002234:	6920      	ldr	r0, [r4, #16]
 8002236:	47d8      	blx	fp
 8002238:	f387 8811 	msr	BASEPRI, r7
      chSysLockFromISR();

      /* Next element in the list.*/
      vtp = ch.vtlist.next;
 800223c:	f8d9 401c 	ldr.w	r4, [r9, #28]
    }
    while (vtp->delta <= nowdelta);
 8002240:	68a3      	ldr	r3, [r4, #8]
 8002242:	459a      	cmp	sl, r3
 8002244:	d3e7      	bcc.n	8002216 <chSysTimerHandlerI+0x16>
 8002246:	f8b9 2028 	ldrh.w	r2, [r9, #40]	; 0x28
      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
 800224a:	6821      	ldr	r1, [r4, #0]
      ch.vtlist.lasttime += vtp->delta;
 800224c:	441a      	add	r2, r3
      if (ch.vtlist.next == (virtual_timer_t *)&ch.vtlist) {
 800224e:	42a9      	cmp	r1, r5
      ch.vtlist.lasttime += vtp->delta;
 8002250:	f8a9 2028 	strh.w	r2, [r9, #40]	; 0x28
      fn = vtp->func;
 8002254:	f8d4 b00c 	ldr.w	fp, [r4, #12]
      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
 8002258:	604d      	str	r5, [r1, #4]
      nowdelta -= vtp->delta;
 800225a:	ebaa 0a03 	sub.w	sl, sl, r3
      ch.vtlist.next = vtp->next;
 800225e:	f8c9 101c 	str.w	r1, [r9, #28]
      vtp->func = NULL;
 8002262:	60e6      	str	r6, [r4, #12]
      if (ch.vtlist.next == (virtual_timer_t *)&ch.vtlist) {
 8002264:	d1e4      	bne.n	8002230 <chSysTimerHandlerI+0x30>
 *
 * @notapi
 */
static inline void port_timer_stop_alarm(void) {

  stStopAlarm();
 8002266:	f7fe ff9b 	bl	80011a0 <stStopAlarm>
 800226a:	e7e1      	b.n	8002230 <chSysTimerHandlerI+0x30>
  }

  /* if the list is empty, nothing else to do.*/
  if (ch.vtlist.next == (virtual_timer_t *)&ch.vtlist) {
 800226c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8002270:	42ab      	cmp	r3, r5
 8002272:	d00f      	beq.n	8002294 <chSysTimerHandlerI+0x94>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  ch.vtlist.lasttime += nowdelta;
  ch.vtlist.next->delta -= nowdelta;
 8002274:	689a      	ldr	r2, [r3, #8]
  ch.vtlist.lasttime += nowdelta;
 8002276:	f8a9 0028 	strh.w	r0, [r9, #40]	; 0x28
  ch.vtlist.next->delta -= nowdelta;
 800227a:	eba2 020a 	sub.w	r2, r2, sl
 800227e:	609a      	str	r2, [r3, #8]
  return systime + (systime_t)interval;
 8002280:	8923      	ldrh	r3, [r4, #8]
 8002282:	2b02      	cmp	r3, #2
 8002284:	bf2c      	ite	cs
 8002286:	18c0      	addcs	r0, r0, r3
 8002288:	3002      	addcc	r0, #2
#if CH_DBG_THREADS_PROFILING == TRUE
  currp->time++;
#endif
  chVTDoTickI();
  CH_CFG_SYSTEM_TICK_HOOK();
}
 800228a:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 *
 * @notapi
 */
static inline void port_timer_set_alarm(systime_t time) {

  stSetAlarm(time);
 800228e:	b280      	uxth	r0, r0
 8002290:	f7fe bf8e 	b.w	80011b0 <stSetAlarm>
 8002294:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002298:	20000998 	.word	0x20000998
 800229c:	00000000 	.word	0x00000000

080022a0 <_vt_init>:
 */
void _vt_init(void) {

  ch.vtlist.next = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.delta = (sysinterval_t)-1;
 80022a0:	f04f 30ff 	mov.w	r0, #4294967295
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  ch.vtlist.lasttime = (systime_t)0;
 80022a4:	2100      	movs	r1, #0
  ch.vtlist.next = (virtual_timer_t *)&ch.vtlist;
 80022a6:	4b04      	ldr	r3, [pc, #16]	; (80022b8 <_vt_init+0x18>)
 80022a8:	f103 021c 	add.w	r2, r3, #28
  ch.vtlist.delta = (sysinterval_t)-1;
 80022ac:	6258      	str	r0, [r3, #36]	; 0x24
  ch.vtlist.lasttime = (systime_t)0;
 80022ae:	8519      	strh	r1, [r3, #40]	; 0x28
  ch.vtlist.prev = (virtual_timer_t *)&ch.vtlist;
 80022b0:	e9c3 2207 	strd	r2, r2, [r3, #28]
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	20000998 	.word	0x20000998
 80022bc:	00000000 	.word	0x00000000

080022c0 <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
 80022c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022c2:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80022c6:	4606      	mov	r6, r0
 80022c8:	4f2c      	ldr	r7, [pc, #176]	; (800237c <chVTDoSetI+0xbc>)
 80022ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
  {
    systime_t now = chVTGetSystemTimeX();

    /* If the requested delay is lower than the minimum safe delta then it
       is raised to the minimum safe value.*/
    if (delay < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
 80022cc:	2901      	cmp	r1, #1
  vtp->func = vtfunc;
 80022ce:	e9c6 2303 	strd	r2, r3, [r6, #12]
 80022d2:	b280      	uxth	r0, r0
 80022d4:	69fd      	ldr	r5, [r7, #28]
      delay = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 80022d6:	f107 031c 	add.w	r3, r7, #28
    if (delay < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
 80022da:	d92b      	bls.n	8002334 <chVTDoSetI+0x74>
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 80022dc:	429d      	cmp	r5, r3
 80022de:	d02d      	beq.n	800233c <chVTDoSetI+0x7c>
    /* Pointer to the first element in the delta list, which is non-empty.*/
    p = ch.vtlist.next;

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'now'.*/
    delta = chTimeDiffX(ch.vtlist.lasttime, now) + delay;
 80022e0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80022e2:	68ab      	ldr	r3, [r5, #8]
  return (sysinterval_t)((systime_t)(end - start));
 80022e4:	1a80      	subs	r0, r0, r2
 80022e6:	b284      	uxth	r4, r0
 80022e8:	1864      	adds	r4, r4, r1

    if (delta < chTimeDiffX(ch.vtlist.lasttime, now)) {
 80022ea:	d316      	bcc.n	800231a <chVTDoSetI+0x5a>
      /* Scenario where a very large delay excedeed the numeric range, it
         requires a special handling. We need to skip the first element and
         adjust the delta to wrap back in the previous numeric range.*/
      delta -= p->delta;
      p = p->next;
 80022ec:	682d      	ldr	r5, [r5, #0]
      delta -= p->delta;
 80022ee:	1ae4      	subs	r4, r4, r3
 80022f0:	68ab      	ldr	r3, [r5, #8]
  p = ch.vtlist.next;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  while (p->delta < delta) {
 80022f2:	42a3      	cmp	r3, r4
 80022f4:	d204      	bcs.n	8002300 <chVTDoSetI+0x40>
    /* Debug assert if the timer is already in the list.*/
    chDbgAssert(p != vtp, "timer already armed");

    delta -= p->delta;
    p = p->next;
 80022f6:	682d      	ldr	r5, [r5, #0]
    delta -= p->delta;
 80022f8:	1ae4      	subs	r4, r4, r3
  while (p->delta < delta) {
 80022fa:	68ab      	ldr	r3, [r5, #8]
 80022fc:	42a3      	cmp	r3, r4
 80022fe:	d3fa      	bcc.n	80022f6 <chVTDoSetI+0x36>
  /* Calculate new delta for the following entry.*/
  p->delta -= delta;

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/
  ch.vtlist.delta = (sysinterval_t)-1;
 8002300:	f04f 32ff 	mov.w	r2, #4294967295
  vtp->prev = vtp->next->prev;
 8002304:	686b      	ldr	r3, [r5, #4]
 8002306:	e9c6 5300 	strd	r5, r3, [r6]
  vtp->prev->next = vtp;
 800230a:	601e      	str	r6, [r3, #0]
  p->prev = vtp;
 800230c:	606e      	str	r6, [r5, #4]
  vtp->delta = delta;
 800230e:	60b4      	str	r4, [r6, #8]
  p->delta -= delta;
 8002310:	68ab      	ldr	r3, [r5, #8]
 8002312:	1b1c      	subs	r4, r3, r4
 8002314:	60ac      	str	r4, [r5, #8]
  ch.vtlist.delta = (sysinterval_t)-1;
 8002316:	627a      	str	r2, [r7, #36]	; 0x24
}
 8002318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (delta < p->delta) {
 800231a:	42a3      	cmp	r3, r4
 800231c:	d9e9      	bls.n	80022f2 <chVTDoSetI+0x32>
  return systime + (systime_t)interval;
 800231e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002322:	4284      	cmp	r4, r0
 8002324:	bf94      	ite	ls
 8002326:	1910      	addls	r0, r2, r4
 8002328:	1810      	addhi	r0, r2, r0
 800232a:	b280      	uxth	r0, r0
 800232c:	f7fe ff40 	bl	80011b0 <stSetAlarm>
 8002330:	68ab      	ldr	r3, [r5, #8]
 8002332:	e7de      	b.n	80022f2 <chVTDoSetI+0x32>
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 8002334:	429d      	cmp	r5, r3
 8002336:	d013      	beq.n	8002360 <chVTDoSetI+0xa0>
      delay = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8002338:	2102      	movs	r1, #2
 800233a:	e7d1      	b.n	80022e0 <chVTDoSetI+0x20>
 800233c:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002340:	428c      	cmp	r4, r1
 8002342:	bf28      	it	cs
 8002344:	460c      	movcs	r4, r1
 8002346:	b2a4      	uxth	r4, r4
      ch.vtlist.lasttime = now;
 8002348:	8538      	strh	r0, [r7, #40]	; 0x28
 800234a:	4420      	add	r0, r4
      ch.vtlist.prev = vtp;
 800234c:	e9c7 6607 	strd	r6, r6, [r7, #28]
  stStartAlarm(time);
 8002350:	b280      	uxth	r0, r0
      vtp->prev = (virtual_timer_t *)&ch.vtlist;
 8002352:	e9c6 5500 	strd	r5, r5, [r6]
      vtp->delta = delay;
 8002356:	60b1      	str	r1, [r6, #8]
}
 8002358:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800235c:	f7fe bf18 	b.w	8001190 <stStartAlarm>
      vtp->delta = delay;
 8002360:	2302      	movs	r3, #2
 8002362:	461c      	mov	r4, r3
      ch.vtlist.lasttime = now;
 8002364:	8538      	strh	r0, [r7, #40]	; 0x28
 8002366:	4420      	add	r0, r4
      ch.vtlist.prev = vtp;
 8002368:	e9c7 6607 	strd	r6, r6, [r7, #28]
 800236c:	b280      	uxth	r0, r0
      vtp->prev = (virtual_timer_t *)&ch.vtlist;
 800236e:	e9c6 5500 	strd	r5, r5, [r6]
      vtp->delta = delay;
 8002372:	60b3      	str	r3, [r6, #8]
}
 8002374:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002378:	f7fe bf0a 	b.w	8001190 <stStartAlarm>
 800237c:	20000998 	.word	0x20000998

08002380 <chVTDoResetI>:
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.next != vtp) {
 8002380:	4b1d      	ldr	r3, [pc, #116]	; (80023f8 <chVTDoResetI+0x78>)
void chVTDoResetI(virtual_timer_t *vtp) {
 8002382:	b430      	push	{r4, r5}
  if (ch.vtlist.next != vtp) {
 8002384:	69da      	ldr	r2, [r3, #28]
 8002386:	4282      	cmp	r2, r0
 8002388:	d00f      	beq.n	80023aa <chVTDoResetI+0x2a>
    /* Removing the element from the delta list.*/
    vtp->prev->next = vtp->next;
 800238a:	e9d0 2100 	ldrd	r2, r1, [r0]
    vtp->next->prev = vtp->prev;
    vtp->func = NULL;
 800238e:	2400      	movs	r4, #0
    vtp->prev->next = vtp->next;
 8002390:	600a      	str	r2, [r1, #0]
    vtp->next->prev = vtp->prev;
 8002392:	6802      	ldr	r2, [r0, #0]

    /* Adding delta to the next element, if it is not the last one.*/
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->next)
 8002394:	331c      	adds	r3, #28
 8002396:	429a      	cmp	r2, r3
    vtp->next->prev = vtp->prev;
 8002398:	6051      	str	r1, [r2, #4]
    vtp->func = NULL;
 800239a:	60c4      	str	r4, [r0, #12]
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->next)
 800239c:	d003      	beq.n	80023a6 <chVTDoResetI+0x26>
      vtp->next->delta += vtp->delta;
 800239e:	6881      	ldr	r1, [r0, #8]
 80023a0:	6893      	ldr	r3, [r2, #8]
 80023a2:	440b      	add	r3, r1
 80023a4:	6093      	str	r3, [r2, #8]
    }
#endif
  }
  port_timer_set_alarm(chTimeAddX(ch.vtlist.lasttime, delta));
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 80023a6:	bc30      	pop	{r4, r5}
 80023a8:	4770      	bx	lr
  ch.vtlist.next = vtp->next;
 80023aa:	4618      	mov	r0, r3
  vtp->func = NULL;
 80023ac:	2400      	movs	r4, #0
  ch.vtlist.next = vtp->next;
 80023ae:	6811      	ldr	r1, [r2, #0]
 80023b0:	f840 1f1c 	str.w	r1, [r0, #28]!
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 80023b4:	4281      	cmp	r1, r0
  ch.vtlist.next->prev = (virtual_timer_t *)&ch.vtlist;
 80023b6:	6048      	str	r0, [r1, #4]
  vtp->func = NULL;
 80023b8:	60d4      	str	r4, [r2, #12]
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 80023ba:	d01a      	beq.n	80023f2 <chVTDoResetI+0x72>
 80023bc:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  ch.vtlist.next->delta += vtp->delta;
 80023c0:	6895      	ldr	r5, [r2, #8]
 80023c2:	6888      	ldr	r0, [r1, #8]
  nowdelta = chTimeDiffX(ch.vtlist.lasttime, chVTGetSystemTimeX());
 80023c4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
  ch.vtlist.next->delta += vtp->delta;
 80023c6:	4428      	add	r0, r5
 80023c8:	6088      	str	r0, [r1, #8]
 80023ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
  return (sysinterval_t)((systime_t)(end - start));
 80023cc:	1a9b      	subs	r3, r3, r2
 80023ce:	b29b      	uxth	r3, r3
  if (nowdelta >= ch.vtlist.next->delta) {
 80023d0:	4298      	cmp	r0, r3
 80023d2:	d9e8      	bls.n	80023a6 <chVTDoResetI+0x26>
  delta = ch.vtlist.next->delta - nowdelta;
 80023d4:	1ac1      	subs	r1, r0, r3
  if (delta < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
 80023d6:	2901      	cmp	r1, #1
 80023d8:	d909      	bls.n	80023ee <chVTDoResetI+0x6e>
 80023da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023de:	4298      	cmp	r0, r3
 80023e0:	bf28      	it	cs
 80023e2:	4618      	movcs	r0, r3
}
 80023e4:	bc30      	pop	{r4, r5}
  return systime + (systime_t)interval;
 80023e6:	4410      	add	r0, r2
  stSetAlarm(time);
 80023e8:	b280      	uxth	r0, r0
 80023ea:	f7fe bee1 	b.w	80011b0 <stSetAlarm>
    delta = nowdelta + (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 80023ee:	1c98      	adds	r0, r3, #2
 80023f0:	e7f8      	b.n	80023e4 <chVTDoResetI+0x64>
}
 80023f2:	bc30      	pop	{r4, r5}
  stStopAlarm();
 80023f4:	f7fe bed4 	b.w	80011a0 <stStopAlarm>
 80023f8:	20000998 	.word	0x20000998
 80023fc:	00000000 	.word	0x00000000

08002400 <wakeup>:
 8002400:	2320      	movs	r3, #32
 8002402:	f383 8811 	msr	BASEPRI, r3
 */
static void wakeup(void *p) {
  thread_t *tp = (thread_t *)p;

  chSysLockFromISR();
  switch (tp->state) {
 8002406:	f890 3020 	ldrb.w	r3, [r0, #32]
 800240a:	2b07      	cmp	r3, #7
 800240c:	d80e      	bhi.n	800242c <wakeup+0x2c>
 800240e:	e8df f003 	tbb	[pc, r3]
 8002412:	0d28      	.short	0x0d28
 8002414:	0408240d 	.word	0x0408240d
 8002418:	080d      	.short	0x080d
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 800241a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
 800241c:	6893      	ldr	r3, [r2, #8]
 800241e:	3301      	adds	r3, #1
 8002420:	6093      	str	r3, [r2, #8]
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->queue.prev->queue.next = tp->queue.next;
 8002422:	e9d0 2300 	ldrd	r2, r3, [r0]
 8002426:	601a      	str	r2, [r3, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 8002428:	6802      	ldr	r2, [r0, #0]
 800242a:	6053      	str	r3, [r2, #4]
static void wakeup(void *p) {
 800242c:	b410      	push	{r4}
  tp->state = CH_STATE_READY;
 800242e:	2200      	movs	r2, #0
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->u.rdymsg = MSG_TIMEOUT;
 8002430:	f04f 34ff 	mov.w	r4, #4294967295
  } while (cp->prio >= tp->prio);
 8002434:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.queue;
 8002436:	4b0d      	ldr	r3, [pc, #52]	; (800246c <wakeup+0x6c>)
  tp->u.rdymsg = MSG_TIMEOUT;
 8002438:	6244      	str	r4, [r0, #36]	; 0x24
  tp->state = CH_STATE_READY;
 800243a:	f880 2020 	strb.w	r2, [r0, #32]
    cp = cp->queue.next;
 800243e:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
 8002440:	689a      	ldr	r2, [r3, #8]
 8002442:	428a      	cmp	r2, r1
 8002444:	d2fb      	bcs.n	800243e <wakeup+0x3e>
  tp->queue.prev             = cp->queue.prev;
 8002446:	685a      	ldr	r2, [r3, #4]
 8002448:	2100      	movs	r1, #0
 800244a:	e9c0 3200 	strd	r3, r2, [r0]
  tp->queue.prev->queue.next = tp;
 800244e:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
 8002450:	6058      	str	r0, [r3, #4]
 8002452:	f381 8811 	msr	BASEPRI, r1
  (void) chSchReadyI(tp);
  chSysUnlockFromISR();
}
 8002456:	bc10      	pop	{r4}
 8002458:	4770      	bx	lr
    *tp->u.wttrp = NULL;
 800245a:	2200      	movs	r2, #0
 800245c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800245e:	601a      	str	r2, [r3, #0]
    break;
 8002460:	e7e4      	b.n	800242c <wakeup+0x2c>
 8002462:	2300      	movs	r3, #0
 8002464:	f383 8811 	msr	BASEPRI, r3
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	20000998 	.word	0x20000998

08002470 <_scheduler_init>:
  ch.rlist.prio = NOPRIO;
 8002470:	2200      	movs	r2, #0
  tqp->next = (thread_t *)tqp;
 8002472:	4b03      	ldr	r3, [pc, #12]	; (8002480 <_scheduler_init+0x10>)
 8002474:	609a      	str	r2, [r3, #8]
  tqp->prev = (thread_t *)tqp;
 8002476:	e9c3 3300 	strd	r3, r3, [r3]
  ch.rlist.older = (thread_t *)&ch.rlist;
 800247a:	e9c3 3304 	strd	r3, r3, [r3, #16]
}
 800247e:	4770      	bx	lr
 8002480:	20000998 	.word	0x20000998
	...

08002490 <chSchReadyI>:
thread_t *chSchReadyI(thread_t *tp) {
 8002490:	4601      	mov	r1, r0
  tp->state = CH_STATE_READY;
 8002492:	2200      	movs	r2, #0
  cp = (thread_t *)&ch.rlist.queue;
 8002494:	4b07      	ldr	r3, [pc, #28]	; (80024b4 <chSchReadyI+0x24>)
  } while (cp->prio >= tp->prio);
 8002496:	6880      	ldr	r0, [r0, #8]
  tp->state = CH_STATE_READY;
 8002498:	f881 2020 	strb.w	r2, [r1, #32]
    cp = cp->queue.next;
 800249c:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
 800249e:	689a      	ldr	r2, [r3, #8]
 80024a0:	4282      	cmp	r2, r0
 80024a2:	d2fb      	bcs.n	800249c <chSchReadyI+0xc>
  tp->queue.prev             = cp->queue.prev;
 80024a4:	685a      	ldr	r2, [r3, #4]
}
 80024a6:	4608      	mov	r0, r1
  tp->queue.prev             = cp->queue.prev;
 80024a8:	e9c1 3200 	strd	r3, r2, [r1]
  tp->queue.prev->queue.next = tp;
 80024ac:	6011      	str	r1, [r2, #0]
  cp->queue.prev             = tp;
 80024ae:	6059      	str	r1, [r3, #4]
}
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	20000998 	.word	0x20000998
	...

080024c0 <chSchGoSleepS>:
void chSchGoSleepS(tstate_t newstate) {
 80024c0:	b430      	push	{r4, r5}
  currp->state = CH_STATE_CURRENT;
 80024c2:	2501      	movs	r5, #1
  thread_t *otp = currp;
 80024c4:	4b07      	ldr	r3, [pc, #28]	; (80024e4 <chSchGoSleepS+0x24>)
 80024c6:	6999      	ldr	r1, [r3, #24]
  thread_t *tp = tqp->next;
 80024c8:	681a      	ldr	r2, [r3, #0]
  otp->state = newstate;
 80024ca:	f881 0020 	strb.w	r0, [r1, #32]
  tqp->next             = tp->queue.next;
 80024ce:	6814      	ldr	r4, [r2, #0]
  chSysSwitch(currp, otp);
 80024d0:	4610      	mov	r0, r2
  tqp->next->queue.prev = (thread_t *)tqp;
 80024d2:	6063      	str	r3, [r4, #4]
  currp->state = CH_STATE_CURRENT;
 80024d4:	f882 5020 	strb.w	r5, [r2, #32]
  tqp->next             = tp->queue.next;
 80024d8:	601c      	str	r4, [r3, #0]
}
 80024da:	bc30      	pop	{r4, r5}
  currp = queue_fifo_remove(&ch.rlist.queue);
 80024dc:	619a      	str	r2, [r3, #24]
  chSysSwitch(currp, otp);
 80024de:	f7fd beb7 	b.w	8000250 <_port_switch>
 80024e2:	bf00      	nop
 80024e4:	20000998 	.word	0x20000998
	...

080024f0 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 80024f0:	b530      	push	{r4, r5, lr}

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 80024f2:	1c4b      	adds	r3, r1, #1
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 80024f4:	b087      	sub	sp, #28
  if (TIME_INFINITE != timeout) {
 80024f6:	d012      	beq.n	800251e <chSchGoSleepTimeoutS+0x2e>
 80024f8:	4605      	mov	r5, r0
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, wakeup, currp);
 80024fa:	4c0c      	ldr	r4, [pc, #48]	; (800252c <chSchGoSleepTimeoutS+0x3c>)
 80024fc:	a801      	add	r0, sp, #4
 80024fe:	69a3      	ldr	r3, [r4, #24]
 8002500:	4a0b      	ldr	r2, [pc, #44]	; (8002530 <chSchGoSleepTimeoutS+0x40>)
 8002502:	f7ff fedd 	bl	80022c0 <chVTDoSetI>
    chSchGoSleepS(newstate);
 8002506:	4628      	mov	r0, r5
 8002508:	f7ff ffda 	bl	80024c0 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 800250c:	9b04      	ldr	r3, [sp, #16]
 800250e:	b113      	cbz	r3, 8002516 <chSchGoSleepTimeoutS+0x26>
      chVTDoResetI(&vt);
 8002510:	a801      	add	r0, sp, #4
 8002512:	f7ff ff35 	bl	8002380 <chVTDoResetI>
  }
  else {
    chSchGoSleepS(newstate);
  }

  return currp->u.rdymsg;
 8002516:	69a3      	ldr	r3, [r4, #24]
}
 8002518:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800251a:	b007      	add	sp, #28
 800251c:	bd30      	pop	{r4, r5, pc}
    chSchGoSleepS(newstate);
 800251e:	f7ff ffcf 	bl	80024c0 <chSchGoSleepS>
 8002522:	4c02      	ldr	r4, [pc, #8]	; (800252c <chSchGoSleepTimeoutS+0x3c>)
  return currp->u.rdymsg;
 8002524:	69a3      	ldr	r3, [r4, #24]
}
 8002526:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002528:	b007      	add	sp, #28
 800252a:	bd30      	pop	{r4, r5, pc}
 800252c:	20000998 	.word	0x20000998
 8002530:	08002401 	.word	0x08002401
	...

08002540 <chSchWakeupS>:
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
  thread_t *otp = currp;
 8002540:	4b16      	ldr	r3, [pc, #88]	; (800259c <chSchWakeupS+0x5c>)
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8002542:	b470      	push	{r4, r5, r6}
  thread_t *otp = currp;
 8002544:	699e      	ldr	r6, [r3, #24]

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->prio <= otp->prio) {
 8002546:	6885      	ldr	r5, [r0, #8]
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8002548:	4604      	mov	r4, r0
  ntp->u.rdymsg = msg;
 800254a:	6241      	str	r1, [r0, #36]	; 0x24
  if (ntp->prio <= otp->prio) {
 800254c:	68b0      	ldr	r0, [r6, #8]
 800254e:	4285      	cmp	r5, r0
 8002550:	d80d      	bhi.n	800256e <chSchWakeupS+0x2e>
  tp->state = CH_STATE_READY;
 8002552:	2200      	movs	r2, #0
 8002554:	f884 2020 	strb.w	r2, [r4, #32]
    cp = cp->queue.next;
 8002558:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
 800255a:	689a      	ldr	r2, [r3, #8]
 800255c:	4295      	cmp	r5, r2
 800255e:	d9fb      	bls.n	8002558 <chSchWakeupS+0x18>
  tp->queue.prev             = cp->queue.prev;
 8002560:	685a      	ldr	r2, [r3, #4]
 8002562:	e9c4 3200 	strd	r3, r2, [r4]
  tp->queue.prev->queue.next = tp;
 8002566:	6014      	str	r4, [r2, #0]
  cp->queue.prev             = tp;
 8002568:	605c      	str	r4, [r3, #4]
    ntp->state = CH_STATE_CURRENT;

    /* Swap operation as tail call.*/
    chSysSwitch(ntp, otp);
  }
}
 800256a:	bc70      	pop	{r4, r5, r6}
 800256c:	4770      	bx	lr
  tp->state = CH_STATE_READY;
 800256e:	2100      	movs	r1, #0
  cp = (thread_t *)&ch.rlist.queue;
 8002570:	461a      	mov	r2, r3
  tp->state = CH_STATE_READY;
 8002572:	f886 1020 	strb.w	r1, [r6, #32]
    cp = cp->queue.next;
 8002576:	6812      	ldr	r2, [r2, #0]
  } while (cp->prio >= tp->prio);
 8002578:	6891      	ldr	r1, [r2, #8]
 800257a:	4288      	cmp	r0, r1
 800257c:	d9fb      	bls.n	8002576 <chSchWakeupS+0x36>
    ntp->state = CH_STATE_CURRENT;
 800257e:	2001      	movs	r0, #1
  tp->queue.prev             = cp->queue.prev;
 8002580:	6851      	ldr	r1, [r2, #4]
 8002582:	e9c6 2100 	strd	r2, r1, [r6]
  tp->queue.prev->queue.next = tp;
 8002586:	600e      	str	r6, [r1, #0]
  cp->queue.prev             = tp;
 8002588:	6056      	str	r6, [r2, #4]
    ntp->state = CH_STATE_CURRENT;
 800258a:	f884 0020 	strb.w	r0, [r4, #32]
    chSysSwitch(ntp, otp);
 800258e:	4631      	mov	r1, r6
 8002590:	4620      	mov	r0, r4
    currp = ntp;
 8002592:	619c      	str	r4, [r3, #24]
}
 8002594:	bc70      	pop	{r4, r5, r6}
    chSysSwitch(ntp, otp);
 8002596:	f7fd be5b 	b.w	8000250 <_port_switch>
 800259a:	bf00      	nop
 800259c:	20000998 	.word	0x20000998

080025a0 <chSchIsPreemptionRequired>:
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.queue);
 80025a0:	4b04      	ldr	r3, [pc, #16]	; (80025b4 <chSchIsPreemptionRequired+0x14>)
 80025a2:	681a      	ldr	r2, [r3, #0]
  tprio_t p2 = currp->prio;
 80025a4:	699b      	ldr	r3, [r3, #24]
     if the first thread on the ready queue has equal or higher priority.*/
  return (currp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 80025a6:	6890      	ldr	r0, [r2, #8]
 80025a8:	689b      	ldr	r3, [r3, #8]
#endif
}
 80025aa:	4298      	cmp	r0, r3
 80025ac:	bf94      	ite	ls
 80025ae:	2000      	movls	r0, #0
 80025b0:	2001      	movhi	r0, #1
 80025b2:	4770      	bx	lr
 80025b4:	20000998 	.word	0x20000998
	...

080025c0 <chSchDoRescheduleAhead>:
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself.
 *
 * @special
 */
void chSchDoRescheduleAhead(void) {
 80025c0:	b470      	push	{r4, r5, r6}
  thread_t *otp = currp;
 80025c2:	4a0e      	ldr	r2, [pc, #56]	; (80025fc <chSchDoRescheduleAhead+0x3c>)

  /* Picks the first thread from the ready queue and makes it current.*/
  currp = queue_fifo_remove(&ch.rlist.queue);
  currp->state = CH_STATE_CURRENT;
 80025c4:	2601      	movs	r6, #1
  tp->state = CH_STATE_READY;
 80025c6:	2500      	movs	r5, #0
  cp = (thread_t *)&ch.rlist.queue;
 80025c8:	4613      	mov	r3, r2
  thread_t *tp = tqp->next;
 80025ca:	6810      	ldr	r0, [r2, #0]
  thread_t *otp = currp;
 80025cc:	6994      	ldr	r4, [r2, #24]
  tqp->next             = tp->queue.next;
 80025ce:	6801      	ldr	r1, [r0, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
 80025d0:	604a      	str	r2, [r1, #4]
  currp->state = CH_STATE_CURRENT;
 80025d2:	f880 6020 	strb.w	r6, [r0, #32]
  tqp->next             = tp->queue.next;
 80025d6:	6011      	str	r1, [r2, #0]
  tp->state = CH_STATE_READY;
 80025d8:	f884 5020 	strb.w	r5, [r4, #32]

  /* Handling idle-leave hook.*/
  if (otp->prio == IDLEPRIO) {
 80025dc:	68a1      	ldr	r1, [r4, #8]
  currp = queue_fifo_remove(&ch.rlist.queue);
 80025de:	6190      	str	r0, [r2, #24]
    cp = cp->queue.next;
 80025e0:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio > tp->prio);
 80025e2:	689a      	ldr	r2, [r3, #8]
 80025e4:	4291      	cmp	r1, r2
 80025e6:	d3fb      	bcc.n	80025e0 <chSchDoRescheduleAhead+0x20>
  tp->queue.prev             = cp->queue.prev;
 80025e8:	685a      	ldr	r2, [r3, #4]

  /* Placing in ready list ahead of peers.*/
  otp = chSchReadyAheadI(otp);

  /* Swap operation as tail call.*/
  chSysSwitch(currp, otp);
 80025ea:	4621      	mov	r1, r4
  tp->queue.prev             = cp->queue.prev;
 80025ec:	e9c4 3200 	strd	r3, r2, [r4]
  tp->queue.prev->queue.next = tp;
 80025f0:	6014      	str	r4, [r2, #0]
  cp->queue.prev             = tp;
 80025f2:	605c      	str	r4, [r3, #4]
}
 80025f4:	bc70      	pop	{r4, r5, r6}
  chSysSwitch(currp, otp);
 80025f6:	f7fd be2b 	b.w	8000250 <_port_switch>
 80025fa:	bf00      	nop
 80025fc:	20000998 	.word	0x20000998

08002600 <chSchDoReschedule>:
 8002600:	f7ff bfde 	b.w	80025c0 <chSchDoRescheduleAhead>
	...

08002610 <_thread_init>:
 * @param[in] prio      the priority level for the new thread
 * @return              The same thread pointer passed as parameter.
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, const char *name, tprio_t prio) {
 8002610:	b4f0      	push	{r4, r5, r6, r7}

  tp->prio      = prio;
  tp->state     = CH_STATE_WTSTART;
  tp->flags     = CH_FLAG_MODE_STATIC;
 8002612:	2701      	movs	r7, #1
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks     = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio  = prio;
  tp->mtxlist   = NULL;
 8002614:	2600      	movs	r6, #0
  tp->state     = CH_STATE_WTSTART;
 8002616:	f04f 0c02 	mov.w	ip, #2
  tp->time      = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs      = (trefs_t)1;
  tp->name      = name;
  REG_INSERT(tp);
 800261a:	4c0c      	ldr	r4, [pc, #48]	; (800264c <_thread_init+0x3c>)
  tp->prio      = prio;
 800261c:	6082      	str	r2, [r0, #8]
  REG_INSERT(tp);
 800261e:	6965      	ldr	r5, [r4, #20]
  tp->realprio  = prio;
 8002620:	63c2      	str	r2, [r0, #60]	; 0x3c
  tp->name      = name;
 8002622:	e9c0 5105 	strd	r5, r1, [r0, #20]
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->waiting);
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->msgqueue);
 8002626:	f100 022c 	add.w	r2, r0, #44	; 0x2c
  list_init(&tp->waiting);
 800262a:	f100 0128 	add.w	r1, r0, #40	; 0x28
  REG_INSERT(tp);
 800262e:	6104      	str	r4, [r0, #16]
  tp->flags     = CH_FLAG_MODE_STATIC;
 8002630:	f880 7022 	strb.w	r7, [r0, #34]	; 0x22
  tp->epending  = (eventmask_t)0;
 8002634:	e9c0 660d 	strd	r6, r6, [r0, #52]	; 0x34
  tp->state     = CH_STATE_WTSTART;
 8002638:	f8a0 c020 	strh.w	ip, [r0, #32]
  REG_INSERT(tp);
 800263c:	6128      	str	r0, [r5, #16]
 800263e:	6160      	str	r0, [r4, #20]
  tqp->next = (thread_t *)tqp;
 8002640:	e9c0 120a 	strd	r1, r2, [r0, #40]	; 0x28
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
}
 8002644:	bcf0      	pop	{r4, r5, r6, r7}
  tqp->prev = (thread_t *)tqp;
 8002646:	6302      	str	r2, [r0, #48]	; 0x30
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	20000998 	.word	0x20000998

08002650 <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 8002650:	b4f0      	push	{r4, r5, r6, r7}
  tp = (thread_t *)((uint8_t *)tdp->wend -
                    MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = tdp->wbase;
 8002652:	e9d0 6301 	ldrd	r6, r3, [r0, #4]
  tp->flags     = CH_FLAG_MODE_STATIC;
 8002656:	2100      	movs	r1, #0
  tp->state     = CH_STATE_WTSTART;
 8002658:	2502      	movs	r5, #2
  tp->refs      = (trefs_t)1;
 800265a:	2401      	movs	r4, #1
  REG_INSERT(tp);
 800265c:	4a17      	ldr	r2, [pc, #92]	; (80026bc <chThdCreateSuspendedI+0x6c>)
  tp->wabase = tdp->wbase;
 800265e:	f843 6c2c 	str.w	r6, [r3, #-44]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8002662:	e9d0 7604 	ldrd	r7, r6, [r0, #16]
 8002666:	e943 761b 	strd	r7, r6, [r3, #-108]	; 0x6c

  /* The driver object is initialized but not started.*/
  return _thread_init(tp, tdp->name, tdp->prio);
 800266a:	6806      	ldr	r6, [r0, #0]
 800266c:	68c0      	ldr	r0, [r0, #12]
  tp->state     = CH_STATE_WTSTART;
 800266e:	f803 5c28 	strb.w	r5, [r3, #-40]
  tp->flags     = CH_FLAG_MODE_STATIC;
 8002672:	f803 1c27 	strb.w	r1, [r3, #-39]
  tp->refs      = (trefs_t)1;
 8002676:	f803 4c26 	strb.w	r4, [r3, #-38]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 800267a:	4d11      	ldr	r5, [pc, #68]	; (80026c0 <chThdCreateSuspendedI+0x70>)
  REG_INSERT(tp);
 800267c:	6954      	ldr	r4, [r2, #20]
  tp->prio      = prio;
 800267e:	f843 0c40 	str.w	r0, [r3, #-64]
  tp->realprio  = prio;
 8002682:	f843 0c0c 	str.w	r0, [r3, #-12]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8002686:	f1a3 006c 	sub.w	r0, r3, #108	; 0x6c
 800268a:	f843 0c3c 	str.w	r0, [r3, #-60]
 800268e:	f843 5c4c 	str.w	r5, [r3, #-76]
  tp = (thread_t *)((uint8_t *)tdp->wend -
 8002692:	f1a3 0048 	sub.w	r0, r3, #72	; 0x48
  tp->epending  = (eventmask_t)0;
 8002696:	e943 1105 	strd	r1, r1, [r3, #-20]
  list_init(&tp->waiting);
 800269a:	f1a3 0520 	sub.w	r5, r3, #32
  queue_init(&tp->msgqueue);
 800269e:	f1a3 011c 	sub.w	r1, r3, #28
  tp->name      = name;
 80026a2:	f843 6c30 	str.w	r6, [r3, #-48]
  REG_INSERT(tp);
 80026a6:	e943 240e 	strd	r2, r4, [r3, #-56]	; 0x38
 80026aa:	6120      	str	r0, [r4, #16]
 80026ac:	6150      	str	r0, [r2, #20]
  tqp->next = (thread_t *)tqp;
 80026ae:	e943 5108 	strd	r5, r1, [r3, #-32]
}
 80026b2:	bcf0      	pop	{r4, r5, r6, r7}
  tqp->prev = (thread_t *)tqp;
 80026b4:	f843 1c18 	str.w	r1, [r3, #-24]
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	20000998 	.word	0x20000998
 80026c0:	08000261 	.word	0x08000261
	...

080026d0 <chThdCreate>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreate(const thread_descriptor_t *tdp) {
 80026d0:	b510      	push	{r4, lr}
 80026d2:	2320      	movs	r3, #32
 80026d4:	f383 8811 	msr	BASEPRI, r3
                  (uint8_t *)tdp->wend,
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateSuspendedI(tdp);
 80026d8:	f7ff ffba 	bl	8002650 <chThdCreateSuspendedI>
  chSchWakeupS(tp, MSG_OK);
 80026dc:	2100      	movs	r1, #0
  tp = chThdCreateSuspendedI(tdp);
 80026de:	4604      	mov	r4, r0
  chSchWakeupS(tp, MSG_OK);
 80026e0:	f7ff ff2e 	bl	8002540 <chSchWakeupS>
 80026e4:	2300      	movs	r3, #0
 80026e6:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return tp;
}
 80026ea:	4620      	mov	r0, r4
 80026ec:	bd10      	pop	{r4, pc}
 80026ee:	bf00      	nop

080026f0 <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(void *wsp, size_t size,
                            tprio_t prio, tfunc_t pf, void *arg) {
 80026f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026f2:	9f06      	ldr	r7, [sp, #24]
 80026f4:	2420      	movs	r4, #32
 80026f6:	f384 8811 	msr	BASEPRI, r4
  tp->state     = CH_STATE_WTSTART;
 80026fa:	f04f 0e02 	mov.w	lr, #2
  tp->flags     = CH_FLAG_MODE_STATIC;
 80026fe:	f04f 0c01 	mov.w	ip, #1
  tp->mtxlist   = NULL;
 8002702:	2600      	movs	r6, #0
  chSysLock();

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = (thread_t *)((uint8_t *)wsp + size -
 8002704:	3948      	subs	r1, #72	; 0x48
 8002706:	1844      	adds	r4, r0, r1
  REG_INSERT(tp);
 8002708:	4d13      	ldr	r5, [pc, #76]	; (8002758 <chThdCreateStatic+0x68>)
  /* Stack boundary.*/
  tp->wabase = (stkalign_t *)wsp;
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 800270a:	e944 3709 	strd	r3, r7, [r4, #-36]	; 0x24
  tp->prio      = prio;
 800270e:	60a2      	str	r2, [r4, #8]
  tp->realprio  = prio;
 8002710:	63e2      	str	r2, [r4, #60]	; 0x3c
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8002712:	4b12      	ldr	r3, [pc, #72]	; (800275c <chThdCreateStatic+0x6c>)
 8002714:	f1a4 0224 	sub.w	r2, r4, #36	; 0x24
 8002718:	60e2      	str	r2, [r4, #12]
  tp->wabase = (stkalign_t *)wsp;
 800271a:	61e0      	str	r0, [r4, #28]
  REG_INSERT(tp);
 800271c:	696a      	ldr	r2, [r5, #20]
  tp->name      = name;
 800271e:	4810      	ldr	r0, [pc, #64]	; (8002760 <chThdCreateStatic+0x70>)
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8002720:	f844 3c04 	str.w	r3, [r4, #-4]
  list_init(&tp->waiting);
 8002724:	f104 0128 	add.w	r1, r4, #40	; 0x28
  queue_init(&tp->msgqueue);
 8002728:	f104 032c 	add.w	r3, r4, #44	; 0x2c
  tp->name      = name;
 800272c:	61a0      	str	r0, [r4, #24]
  REG_INSERT(tp);
 800272e:	e9c4 5204 	strd	r5, r2, [r4, #16]
  tp->state     = CH_STATE_WTSTART;
 8002732:	f8a4 e020 	strh.w	lr, [r4, #32]
  tp->flags     = CH_FLAG_MODE_STATIC;
 8002736:	f884 c022 	strb.w	ip, [r4, #34]	; 0x22
  tp->epending  = (eventmask_t)0;
 800273a:	e9c4 660d 	strd	r6, r6, [r4, #52]	; 0x34

  tp = _thread_init(tp, "noname", prio);

  /* Starting the thread immediately.*/
  chSchWakeupS(tp, MSG_OK);
 800273e:	4620      	mov	r0, r4
  REG_INSERT(tp);
 8002740:	6114      	str	r4, [r2, #16]
  tqp->next = (thread_t *)tqp;
 8002742:	e9c4 130a 	strd	r1, r3, [r4, #40]	; 0x28
  tqp->prev = (thread_t *)tqp;
 8002746:	6323      	str	r3, [r4, #48]	; 0x30
  chSchWakeupS(tp, MSG_OK);
 8002748:	4631      	mov	r1, r6
  REG_INSERT(tp);
 800274a:	616c      	str	r4, [r5, #20]
  chSchWakeupS(tp, MSG_OK);
 800274c:	f7ff fef8 	bl	8002540 <chSchWakeupS>
 8002750:	f386 8811 	msr	BASEPRI, r6
  chSysUnlock();

  return tp;
}
 8002754:	4620      	mov	r0, r4
 8002756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002758:	20000998 	.word	0x20000998
 800275c:	08000261 	.word	0x08000261
 8002760:	0800369c 	.word	0x0800369c
	...

08002770 <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 8002770:	b538      	push	{r3, r4, r5, lr}
  thread_t *tp = currp;
 8002772:	4b10      	ldr	r3, [pc, #64]	; (80027b4 <chThdExitS+0x44>)
 8002774:	699c      	ldr	r4, [r3, #24]
  return (bool)(tlp->next != (thread_t *)tlp);
 8002776:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(tp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (list_notempty(&tp->waiting)) {
 8002778:	f104 0528 	add.w	r5, r4, #40	; 0x28
 800277c:	42ab      	cmp	r3, r5
  tp->u.exitcode = msg;
 800277e:	6260      	str	r0, [r4, #36]	; 0x24
  while (list_notempty(&tp->waiting)) {
 8002780:	d007      	beq.n	8002792 <chThdExitS+0x22>
  tlp->next = tp->queue.next;
 8002782:	681a      	ldr	r2, [r3, #0]
    (void) chSchReadyI(list_remove(&tp->waiting));
 8002784:	4618      	mov	r0, r3
 8002786:	62a2      	str	r2, [r4, #40]	; 0x28
 8002788:	f7ff fe82 	bl	8002490 <chSchReadyI>
  return (bool)(tlp->next != (thread_t *)tlp);
 800278c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  while (list_notempty(&tp->waiting)) {
 800278e:	42ab      	cmp	r3, r5
 8002790:	d1f7      	bne.n	8002782 <chThdExitS+0x12>

#if CH_CFG_USE_REGISTRY == TRUE
  /* Static threads with no references are immediately removed from the
     registry because there is no memory to recover.*/
#if CH_CFG_USE_DYNAMIC == TRUE
  if ((tp->refs == (trefs_t)0) &&
 8002792:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8002796:	b943      	cbnz	r3, 80027aa <chThdExitS+0x3a>
 8002798:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 800279c:	079b      	lsls	r3, r3, #30
 800279e:	d104      	bne.n	80027aa <chThdExitS+0x3a>
      ((tp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC)) {
    REG_REMOVE(tp);
 80027a0:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 80027a4:	611a      	str	r2, [r3, #16]
 80027a6:	6922      	ldr	r2, [r4, #16]
 80027a8:	6153      	str	r3, [r2, #20]
  }
#endif
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 80027aa:	200f      	movs	r0, #15

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 80027ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 80027b0:	f7ff be86 	b.w	80024c0 <chSchGoSleepS>
 80027b4:	20000998 	.word	0x20000998
	...

080027c0 <chThdExit>:
 80027c0:	2320      	movs	r3, #32
 80027c2:	f383 8811 	msr	BASEPRI, r3
  chThdExitS(msg);
 80027c6:	f7ff bfd3 	b.w	8002770 <chThdExitS>
 80027ca:	bf00      	nop
 80027cc:	0000      	movs	r0, r0
	...

080027d0 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 80027d0:	b508      	push	{r3, lr}
 80027d2:	4601      	mov	r1, r0
 80027d4:	2320      	movs	r3, #32
 80027d6:	f383 8811 	msr	BASEPRI, r3
 80027da:	2008      	movs	r0, #8
 80027dc:	f7ff fe88 	bl	80024f0 <chSchGoSleepTimeoutS>
 80027e0:	2300      	movs	r3, #0
 80027e2:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chThdSleepS(time);
  chSysUnlock();
}
 80027e6:	bd08      	pop	{r3, pc}
	...

080027f0 <chThdSuspendTimeoutS>:
  return ch.rlist.current;
 80027f0:	4b05      	ldr	r3, [pc, #20]	; (8002808 <chThdSuspendTimeoutS+0x18>)
 * @return              The wake up message.
 * @retval MSG_TIMEOUT  if the operation timed out.
 *
 * @sclass
 */
msg_t chThdSuspendTimeoutS(thread_reference_t *trp, sysinterval_t timeout) {
 80027f2:	4602      	mov	r2, r0
 80027f4:	699b      	ldr	r3, [r3, #24]
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");

  if (TIME_IMMEDIATE == timeout) {
 80027f6:	b121      	cbz	r1, 8002802 <chThdSuspendTimeoutS+0x12>
    return MSG_TIMEOUT;
  }

  *trp = tp;
 80027f8:	6003      	str	r3, [r0, #0]
  tp->u.wttrp = trp;

  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 80027fa:	2003      	movs	r0, #3
  tp->u.wttrp = trp;
 80027fc:	625a      	str	r2, [r3, #36]	; 0x24
  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 80027fe:	f7ff be77 	b.w	80024f0 <chSchGoSleepTimeoutS>
}
 8002802:	f04f 30ff 	mov.w	r0, #4294967295
 8002806:	4770      	bx	lr
 8002808:	20000998 	.word	0x20000998
 800280c:	00000000 	.word	0x00000000

08002810 <chThdResumeI>:
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {

  if (*trp != NULL) {
 8002810:	6803      	ldr	r3, [r0, #0]
 8002812:	b143      	cbz	r3, 8002826 <chThdResumeI+0x16>
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8002814:	b410      	push	{r4}
 8002816:	4602      	mov	r2, r0
    thread_t *tp = *trp;

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8002818:	2400      	movs	r4, #0
    tp->u.rdymsg = msg;
    (void) chSchReadyI(tp);
 800281a:	4618      	mov	r0, r3
    *trp = NULL;
 800281c:	6014      	str	r4, [r2, #0]
    tp->u.rdymsg = msg;
 800281e:	6259      	str	r1, [r3, #36]	; 0x24
  }
}
 8002820:	bc10      	pop	{r4}
    (void) chSchReadyI(tp);
 8002822:	f7ff be35 	b.w	8002490 <chSchReadyI>
 8002826:	4770      	bx	lr
	...

08002830 <chThdEnqueueTimeoutS>:
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {

  if (TIME_IMMEDIATE == timeout) {
 8002830:	b161      	cbz	r1, 800284c <chThdEnqueueTimeoutS+0x1c>
 8002832:	4602      	mov	r2, r0
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 8002834:	4b07      	ldr	r3, [pc, #28]	; (8002854 <chThdEnqueueTimeoutS+0x24>)
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8002836:	b410      	push	{r4}
  queue_insert(currp, tqp);
 8002838:	699b      	ldr	r3, [r3, #24]
  tp->queue.prev             = tqp->prev;
 800283a:	6844      	ldr	r4, [r0, #4]

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 800283c:	2004      	movs	r0, #4
 800283e:	e9c3 2400 	strd	r2, r4, [r3]
  tp->queue.prev->queue.next = tp;
 8002842:	6023      	str	r3, [r4, #0]
  tqp->prev                  = tp;
 8002844:	6053      	str	r3, [r2, #4]
}
 8002846:	bc10      	pop	{r4}
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8002848:	f7ff be52 	b.w	80024f0 <chSchGoSleepTimeoutS>
}
 800284c:	f04f 30ff 	mov.w	r0, #4294967295
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	20000998 	.word	0x20000998
	...

08002860 <chThdDequeueAllI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueAllI(threads_queue_t *tqp, msg_t msg) {
 8002860:	b538      	push	{r3, r4, r5, lr}
  return (bool)(tqp->next != (const thread_t *)tqp);
 8002862:	6803      	ldr	r3, [r0, #0]

  while (queue_notempty(tqp)) {
 8002864:	4298      	cmp	r0, r3
 8002866:	d00b      	beq.n	8002880 <chThdDequeueAllI+0x20>
 8002868:	4604      	mov	r4, r0
 800286a:	460d      	mov	r5, r1
  tqp->next             = tp->queue.next;
 800286c:	681a      	ldr	r2, [r3, #0]
  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
  (void) chSchReadyI(tp);
 800286e:	4618      	mov	r0, r3
 8002870:	6022      	str	r2, [r4, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
 8002872:	6054      	str	r4, [r2, #4]
  tp->u.rdymsg = msg;
 8002874:	625d      	str	r5, [r3, #36]	; 0x24
  (void) chSchReadyI(tp);
 8002876:	f7ff fe0b 	bl	8002490 <chSchReadyI>
  return (bool)(tqp->next != (const thread_t *)tqp);
 800287a:	6823      	ldr	r3, [r4, #0]
 800287c:	429c      	cmp	r4, r3
 800287e:	d1f5      	bne.n	800286c <chThdDequeueAllI+0xc>
    chThdDoDequeueNextI(tqp, msg);
  }
}
 8002880:	bd38      	pop	{r3, r4, r5, pc}
 8002882:	bf00      	nop
	...

08002890 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  queue_init(&mp->queue);
  mp->owner = NULL;
 8002890:	2300      	movs	r3, #0
  tqp->prev = (thread_t *)tqp;
 8002892:	e9c0 0000 	strd	r0, r0, [r0]
 8002896:	6083      	str	r3, [r0, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	0000      	movs	r0, r0
	...

080028a0 <chEvtRegisterMaskWithFlags>:
 * @api
 */
void chEvtRegisterMaskWithFlags(event_source_t *esp,
                                event_listener_t *elp,
                                eventmask_t events,
                                eventflags_t wflags) {
 80028a0:	b470      	push	{r4, r5, r6}
 80028a2:	2420      	movs	r4, #32
 80028a4:	f384 8811 	msr	BASEPRI, r4
  chSysLock();
  elp->next     = esp->next;
  esp->next     = elp;
  elp->listener = currp;
  elp->events   = events;
  elp->flags    = (eventflags_t)0;
 80028a8:	2400      	movs	r4, #0
  elp->listener = currp;
 80028aa:	4d06      	ldr	r5, [pc, #24]	; (80028c4 <chEvtRegisterMaskWithFlags+0x24>)
  elp->next     = esp->next;
 80028ac:	6806      	ldr	r6, [r0, #0]
  elp->listener = currp;
 80028ae:	69ad      	ldr	r5, [r5, #24]
  elp->next     = esp->next;
 80028b0:	600e      	str	r6, [r1, #0]
  esp->next     = elp;
 80028b2:	6001      	str	r1, [r0, #0]
  elp->events   = events;
 80028b4:	e9c1 5201 	strd	r5, r2, [r1, #4]
  elp->flags    = (eventflags_t)0;
 80028b8:	e9c1 4303 	strd	r4, r3, [r1, #12]
 80028bc:	f384 8811 	msr	BASEPRI, r4
  elp->wflags   = wflags;
  chSysUnlock();
}
 80028c0:	bc70      	pop	{r4, r5, r6}
 80028c2:	4770      	bx	lr
 80028c4:	20000998 	.word	0x20000998
	...

080028d0 <chEvtUnregister>:
 80028d0:	2320      	movs	r3, #32
 80028d2:	f383 8811 	msr	BASEPRI, r3
  event_listener_t *p;

  chDbgCheck((esp != NULL) && (elp != NULL));

  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  p = (event_listener_t *)esp;
 80028d6:	4602      	mov	r2, r0
 80028d8:	e002      	b.n	80028e0 <chEvtUnregister+0x10>
  /*lint -restore*/
  chSysLock();
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (p->next != (event_listener_t *)esp) {
  /*lint -restore*/
    if (p->next == elp) {
 80028da:	428b      	cmp	r3, r1
 80028dc:	d007      	beq.n	80028ee <chEvtUnregister+0x1e>
 80028de:	461a      	mov	r2, r3
  while (p->next != (event_listener_t *)esp) {
 80028e0:	6813      	ldr	r3, [r2, #0]
 80028e2:	4283      	cmp	r3, r0
 80028e4:	d1f9      	bne.n	80028da <chEvtUnregister+0xa>
 80028e6:	2300      	movs	r3, #0
 80028e8:	f383 8811 	msr	BASEPRI, r3
      break;
    }
    p = p->next;
  }
  chSysUnlock();
}
 80028ec:	4770      	bx	lr
      p->next = elp->next;
 80028ee:	680b      	ldr	r3, [r1, #0]
 80028f0:	6013      	str	r3, [r2, #0]
 80028f2:	2300      	movs	r3, #0
 80028f4:	f383 8811 	msr	BASEPRI, r3
}
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop
 80028fc:	0000      	movs	r0, r0
	...

08002900 <chEvtSignalI>:
 * @param[in] tp        the thread to be signaled
 * @param[in] events    the events set to be ORed
 *
 * @iclass
 */
void chEvtSignalI(thread_t *tp, eventmask_t events) {
 8002900:	4603      	mov	r3, r0

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->epending |= events;
 8002902:	6b42      	ldr	r2, [r0, #52]	; 0x34
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
 8002904:	f890 0020 	ldrb.w	r0, [r0, #32]
  tp->epending |= events;
 8002908:	4311      	orrs	r1, r2
  if (((tp->state == CH_STATE_WTOREVT) &&
 800290a:	280a      	cmp	r0, #10
  tp->epending |= events;
 800290c:	6359      	str	r1, [r3, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
 800290e:	d00a      	beq.n	8002926 <chEvtSignalI+0x26>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8002910:	280b      	cmp	r0, #11
 8002912:	d000      	beq.n	8002916 <chEvtSignalI+0x16>
      ((tp->state == CH_STATE_WTANDEVT) &&
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
    tp->u.rdymsg = MSG_OK;
    (void) chSchReadyI(tp);
  }
}
 8002914:	4770      	bx	lr
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 8002916:	6a5a      	ldr	r2, [r3, #36]	; 0x24
      ((tp->state == CH_STATE_WTANDEVT) &&
 8002918:	438a      	bics	r2, r1
 800291a:	d1fb      	bne.n	8002914 <chEvtSignalI+0x14>
    tp->u.rdymsg = MSG_OK;
 800291c:	2200      	movs	r2, #0
    (void) chSchReadyI(tp);
 800291e:	4618      	mov	r0, r3
    tp->u.rdymsg = MSG_OK;
 8002920:	625a      	str	r2, [r3, #36]	; 0x24
    (void) chSchReadyI(tp);
 8002922:	f7ff bdb5 	b.w	8002490 <chSchReadyI>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8002926:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  if (((tp->state == CH_STATE_WTOREVT) &&
 8002928:	4211      	tst	r1, r2
 800292a:	d1f7      	bne.n	800291c <chEvtSignalI+0x1c>
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop

08002930 <chEvtBroadcastFlagsI>:
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8002930:	b570      	push	{r4, r5, r6, lr}
  elp = esp->next;
 8002932:	6804      	ldr	r4, [r0, #0]
  while (elp != (event_listener_t *)esp) {
 8002934:	42a0      	cmp	r0, r4
 8002936:	d00f      	beq.n	8002958 <chEvtBroadcastFlagsI+0x28>
 8002938:	4606      	mov	r6, r0
 800293a:	460d      	mov	r5, r1
    elp->flags |= flags;
 800293c:	68e3      	ldr	r3, [r4, #12]
 800293e:	432b      	orrs	r3, r5
 8002940:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
 8002942:	b115      	cbz	r5, 800294a <chEvtBroadcastFlagsI+0x1a>
        ((elp->flags & elp->wflags) != (eventflags_t)0)) {
 8002944:	6922      	ldr	r2, [r4, #16]
    if ((flags == (eventflags_t)0) ||
 8002946:	4213      	tst	r3, r2
 8002948:	d003      	beq.n	8002952 <chEvtBroadcastFlagsI+0x22>
      chEvtSignalI(elp->listener, elp->events);
 800294a:	e9d4 0101 	ldrd	r0, r1, [r4, #4]
 800294e:	f7ff ffd7 	bl	8002900 <chEvtSignalI>
    elp = elp->next;
 8002952:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8002954:	42a6      	cmp	r6, r4
 8002956:	d1f1      	bne.n	800293c <chEvtBroadcastFlagsI+0xc>
}
 8002958:	bd70      	pop	{r4, r5, r6, pc}
 800295a:	bf00      	nop
 800295c:	0000      	movs	r0, r0
	...

08002960 <chEvtWaitAnyTimeout>:
 * @retval 0            if the operation has timed out.
 *
 * @api
 */
eventmask_t chEvtWaitAnyTimeout(eventmask_t events, sysinterval_t timeout) {
  thread_t *ctp = currp;
 8002960:	4b10      	ldr	r3, [pc, #64]	; (80029a4 <chEvtWaitAnyTimeout+0x44>)
eventmask_t chEvtWaitAnyTimeout(eventmask_t events, sysinterval_t timeout) {
 8002962:	b570      	push	{r4, r5, r6, lr}
  thread_t *ctp = currp;
 8002964:	699e      	ldr	r6, [r3, #24]
 8002966:	2320      	movs	r3, #32
 8002968:	f383 8811 	msr	BASEPRI, r3
  eventmask_t m;

  chSysLock();
  m = ctp->epending & events;
 800296c:	6b73      	ldr	r3, [r6, #52]	; 0x34
  if (m == (eventmask_t)0) {
 800296e:	ea13 0500 	ands.w	r5, r3, r0
 8002972:	d10e      	bne.n	8002992 <chEvtWaitAnyTimeout+0x32>
    if (TIME_IMMEDIATE == timeout) {
 8002974:	b919      	cbnz	r1, 800297e <chEvtWaitAnyTimeout+0x1e>
 8002976:	f385 8811 	msr	BASEPRI, r5
  }
  ctp->epending &= ~m;
  chSysUnlock();

  return m;
}
 800297a:	4628      	mov	r0, r5
 800297c:	bd70      	pop	{r4, r5, r6, pc}
    ctp->u.ewmask = events;
 800297e:	6270      	str	r0, [r6, #36]	; 0x24
 8002980:	4604      	mov	r4, r0
    if (chSchGoSleepTimeoutS(CH_STATE_WTOREVT, timeout) < MSG_OK) {
 8002982:	200a      	movs	r0, #10
 8002984:	f7ff fdb4 	bl	80024f0 <chSchGoSleepTimeoutS>
 8002988:	2800      	cmp	r0, #0
 800298a:	dbf4      	blt.n	8002976 <chEvtWaitAnyTimeout+0x16>
    m = ctp->epending & events;
 800298c:	6b73      	ldr	r3, [r6, #52]	; 0x34
 800298e:	ea03 0504 	and.w	r5, r3, r4
  ctp->epending &= ~m;
 8002992:	ea23 0305 	bic.w	r3, r3, r5
 8002996:	6373      	str	r3, [r6, #52]	; 0x34
 8002998:	2300      	movs	r3, #0
 800299a:	f383 8811 	msr	BASEPRI, r3
}
 800299e:	4628      	mov	r0, r5
 80029a0:	bd70      	pop	{r4, r5, r6, pc}
 80029a2:	bf00      	nop
 80029a4:	20000998 	.word	0x20000998
	...

080029b0 <_core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.nextmem = __heap_base__;
 80029b0:	4b02      	ldr	r3, [pc, #8]	; (80029bc <_core_init+0xc>)
 80029b2:	4903      	ldr	r1, [pc, #12]	; (80029c0 <_core_init+0x10>)
  ch_memcore.endmem  = __heap_end__;
 80029b4:	4a03      	ldr	r2, [pc, #12]	; (80029c4 <_core_init+0x14>)
 80029b6:	e9c3 1200 	strd	r1, r2, [r3]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.nextmem = &static_heap[0];
  ch_memcore.endmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 80029ba:	4770      	bx	lr
 80029bc:	20000a0c 	.word	0x20000a0c
 80029c0:	20001430 	.word	0x20001430
 80029c4:	20005000 	.word	0x20005000
	...

080029d0 <chCoreAllocAlignedWithOffsetI>:
 *
 * @iclass
 */
void *chCoreAllocAlignedWithOffsetI(size_t size,
                                    unsigned align,
                                    size_t offset) {
 80029d0:	b430      	push	{r4, r5}

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  size = MEM_ALIGN_NEXT(size, align);
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 80029d2:	4c0b      	ldr	r4, [pc, #44]	; (8002a00 <chCoreAllocAlignedWithOffsetI+0x30>)
  size = MEM_ALIGN_NEXT(size, align);
 80029d4:	3801      	subs	r0, #1
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 80029d6:	6825      	ldr	r5, [r4, #0]
  size = MEM_ALIGN_NEXT(size, align);
 80029d8:	1843      	adds	r3, r0, r1
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 80029da:	18a8      	adds	r0, r5, r2
 80029dc:	3801      	subs	r0, #1
 80029de:	4408      	add	r0, r1
  size = MEM_ALIGN_NEXT(size, align);
 80029e0:	4249      	negs	r1, r1
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 80029e2:	4008      	ands	r0, r1
  size = MEM_ALIGN_NEXT(size, align);
 80029e4:	4019      	ands	r1, r3
  next = p + size;

  /* Considering also the case where there is numeric overflow.*/
  if ((next > ch_memcore.endmem) || (next < ch_memcore.nextmem)) {
 80029e6:	6863      	ldr	r3, [r4, #4]
  next = p + size;
 80029e8:	4401      	add	r1, r0
  if ((next > ch_memcore.endmem) || (next < ch_memcore.nextmem)) {
 80029ea:	428b      	cmp	r3, r1
 80029ec:	d304      	bcc.n	80029f8 <chCoreAllocAlignedWithOffsetI+0x28>
 80029ee:	428d      	cmp	r5, r1
 80029f0:	d802      	bhi.n	80029f8 <chCoreAllocAlignedWithOffsetI+0x28>
    return NULL;
  }

  ch_memcore.nextmem = next;
 80029f2:	6021      	str	r1, [r4, #0]

  return p;
}
 80029f4:	bc30      	pop	{r4, r5}
 80029f6:	4770      	bx	lr
    return NULL;
 80029f8:	2000      	movs	r0, #0
}
 80029fa:	bc30      	pop	{r4, r5}
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	20000a0c 	.word	0x20000a0c
	...

08002a10 <chCoreAllocAlignedWithOffset>:
 *
 * @api
 */
void *chCoreAllocAlignedWithOffset(size_t size,
                                   unsigned align,
                                   size_t offset) {
 8002a10:	b470      	push	{r4, r5, r6}
 8002a12:	2320      	movs	r3, #32
 8002a14:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 8002a18:	4c0d      	ldr	r4, [pc, #52]	; (8002a50 <chCoreAllocAlignedWithOffset+0x40>)
 8002a1a:	1e4d      	subs	r5, r1, #1
 8002a1c:	6826      	ldr	r6, [r4, #0]
  size = MEM_ALIGN_NEXT(size, align);
 8002a1e:	1943      	adds	r3, r0, r5
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 8002a20:	18b0      	adds	r0, r6, r2
  size = MEM_ALIGN_NEXT(size, align);
 8002a22:	4249      	negs	r1, r1
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 8002a24:	4428      	add	r0, r5
  size = MEM_ALIGN_NEXT(size, align);
 8002a26:	400b      	ands	r3, r1
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 8002a28:	4008      	ands	r0, r1
  if ((next > ch_memcore.endmem) || (next < ch_memcore.nextmem)) {
 8002a2a:	6862      	ldr	r2, [r4, #4]
  next = p + size;
 8002a2c:	4403      	add	r3, r0
  if ((next > ch_memcore.endmem) || (next < ch_memcore.nextmem)) {
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d807      	bhi.n	8002a42 <chCoreAllocAlignedWithOffset+0x32>
 8002a32:	429e      	cmp	r6, r3
 8002a34:	d805      	bhi.n	8002a42 <chCoreAllocAlignedWithOffset+0x32>
  ch_memcore.nextmem = next;
 8002a36:	6023      	str	r3, [r4, #0]
 8002a38:	2300      	movs	r3, #0
 8002a3a:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocAlignedWithOffsetI(size, align, offset);
  chSysUnlock();

  return p;
}
 8002a3e:	bc70      	pop	{r4, r5, r6}
 8002a40:	4770      	bx	lr
    return NULL;
 8002a42:	2000      	movs	r0, #0
 8002a44:	2300      	movs	r3, #0
 8002a46:	f383 8811 	msr	BASEPRI, r3
}
 8002a4a:	bc70      	pop	{r4, r5, r6}
 8002a4c:	4770      	bx	lr
 8002a4e:	bf00      	nop
 8002a50:	20000a0c 	.word	0x20000a0c
	...

08002a60 <_heap_init>:
 * @notapi
 */
void _heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
  H_NEXT(&default_heap.header) = NULL;
 8002a60:	2200      	movs	r2, #0
  default_heap.provider = chCoreAllocAlignedWithOffset;
 8002a62:	4b04      	ldr	r3, [pc, #16]	; (8002a74 <_heap_init+0x14>)
 8002a64:	4904      	ldr	r1, [pc, #16]	; (8002a78 <_heap_init+0x18>)
  H_PAGES(&default_heap.header) = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 8002a66:	f103 000c 	add.w	r0, r3, #12
  H_PAGES(&default_heap.header) = 0;
 8002a6a:	e9c3 2201 	strd	r2, r2, [r3, #4]
  default_heap.provider = chCoreAllocAlignedWithOffset;
 8002a6e:	6019      	str	r1, [r3, #0]
  chMtxObjectInit(&default_heap.mtx);
 8002a70:	f7ff bf0e 	b.w	8002890 <chMtxObjectInit>
 8002a74:	20000a14 	.word	0x20000a14
 8002a78:	08002a11 	.word	0x08002a11
 8002a7c:	00000000 	.word	0x00000000

08002a80 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 8002a80:	b410      	push	{r4}

  chDbgCheck((mp != NULL) && (size >= sizeof(void *)));

  mp->next = NULL;
 8002a82:	2400      	movs	r4, #0
  mp->object_size = size;
  mp->align = align;
 8002a84:	e9c0 1201 	strd	r1, r2, [r0, #4]
  mp->next = NULL;
 8002a88:	6004      	str	r4, [r0, #0]
  mp->provider = provider;
 8002a8a:	60c3      	str	r3, [r0, #12]
}
 8002a8c:	bc10      	pop	{r4}
 8002a8e:	4770      	bx	lr

08002a90 <chCoreAllocAlignedI>:
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 8002a90:	2200      	movs	r2, #0
 8002a92:	f7ff bf9d 	b.w	80029d0 <chCoreAllocAlignedWithOffsetI>
 8002a96:	bf00      	nop
	...

08002aa0 <_factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void _factory_init(void) {
 8002aa0:	b570      	push	{r4, r5, r6, lr}

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 8002aa2:	4c11      	ldr	r4, [pc, #68]	; (8002ae8 <_factory_init+0x48>)
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 8002aa4:	4d11      	ldr	r5, [pc, #68]	; (8002aec <_factory_init+0x4c>)
 8002aa6:	4620      	mov	r0, r4
 8002aa8:	f7ff fef2 	bl	8002890 <chMtxObjectInit>
  dlp->next = (dyn_element_t *)dlp;
 8002aac:	f104 0610 	add.w	r6, r4, #16
 8002ab0:	462b      	mov	r3, r5
 8002ab2:	f104 0014 	add.w	r0, r4, #20
 8002ab6:	2204      	movs	r2, #4
 8002ab8:	2114      	movs	r1, #20
 8002aba:	6126      	str	r6, [r4, #16]
 8002abc:	f7ff ffe0 	bl	8002a80 <chPoolObjectInitAligned>
 8002ac0:	f104 0624 	add.w	r6, r4, #36	; 0x24
 8002ac4:	462b      	mov	r3, r5
 8002ac6:	2204      	movs	r2, #4
 8002ac8:	f104 0528 	add.w	r5, r4, #40	; 0x28
 8002acc:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8002ad0:	211c      	movs	r1, #28
 8002ad2:	e9c4 6509 	strd	r6, r5, [r4, #36]	; 0x24
 8002ad6:	f7ff ffd3 	bl	8002a80 <chPoolObjectInitAligned>
 8002ada:	f104 023c 	add.w	r2, r4, #60	; 0x3c
 8002ade:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8002ae2:	e9c4 230f 	strd	r2, r3, [r4, #60]	; 0x3c
  dyn_list_init(&ch_factory.mbx_list);
#endif
#if CH_CFG_FACTORY_OBJ_FIFOS == TRUE
  dyn_list_init(&ch_factory.fifo_list);
#endif
}
 8002ae6:	bd70      	pop	{r4, r5, r6, pc}
 8002ae8:	20000a30 	.word	0x20000a30
 8002aec:	08002a91 	.word	0x08002a91

08002af0 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8002af0:	f3ef 8309 	mrs	r3, PSP
  /* The port_extctx structure is pointed by the PSP register.*/
  ctxp = (struct port_extctx *)__get_PSP();

  /* Discarding the current exception context and positioning the stack to
     point to the real one.*/
  ctxp++;
 8002af4:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8002af6:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8002afa:	2300      	movs	r3, #0
 8002afc:	f383 8811 	msr	BASEPRI, r3
  /* Restoring real position of the original stack frame.*/
  __set_PSP((uint32_t)ctxp);

  /* Restoring the normal interrupts status.*/
  port_unlock_from_isr();
}
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
	...

08002b10 <_port_irq_epilogue>:
 8002b10:	2320      	movs	r3, #32
 8002b12:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8002b16:	4b0f      	ldr	r3, [pc, #60]	; (8002b54 <_port_irq_epilogue+0x44>)
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002b1e:	d102      	bne.n	8002b26 <_port_irq_epilogue+0x16>
 8002b20:	f383 8811 	msr	BASEPRI, r3
 8002b24:	4770      	bx	lr
void _port_irq_epilogue(void) {
 8002b26:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8002b28:	f3ef 8409 	mrs	r4, PSP
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
 8002b2c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    ctxp--;
 8002b30:	f1a4 0320 	sub.w	r3, r4, #32
    ctxp->xpsr = (regarm_t)0x01000000;
 8002b34:	f844 2c04 	str.w	r2, [r4, #-4]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8002b38:	f383 8809 	msr	PSP, r3
    /* Writing back the modified PSP value.*/
    __set_PSP((uint32_t)ctxp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 8002b3c:	f7ff fd30 	bl	80025a0 <chSchIsPreemptionRequired>
 8002b40:	b118      	cbz	r0, 8002b4a <_port_irq_epilogue+0x3a>
      /* Preemption is required we need to enforce a context switch.*/
      ctxp->pc = (regarm_t)_port_switch_from_isr;
 8002b42:	4b05      	ldr	r3, [pc, #20]	; (8002b58 <_port_irq_epilogue+0x48>)
 8002b44:	f844 3c08 	str.w	r3, [r4, #-8]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 8002b48:	bd10      	pop	{r4, pc}
      ctxp->pc = (regarm_t)_port_exit_from_isr;
 8002b4a:	4b04      	ldr	r3, [pc, #16]	; (8002b5c <_port_irq_epilogue+0x4c>)
 8002b4c:	f844 3c08 	str.w	r3, [r4, #-8]
}
 8002b50:	bd10      	pop	{r4, pc}
 8002b52:	bf00      	nop
 8002b54:	e000ed00 	.word	0xe000ed00
 8002b58:	08000271 	.word	0x08000271
 8002b5c:	08000274 	.word	0x08000274

08002b60 <_ZL17pid_control_wheelssPfS_Ps>:

}

static int16_t pid_control_wheel(const int16_t setPoint, const int16_t current,
                           float* error_int, float* error_der,
                           int16_t* previous_error) {
 8002b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b64:	4615      	mov	r5, r2
 8002b66:	4680      	mov	r8, r0
  int16_t output = 0;
  int16_t error = 0;

  const int dt = 2;

  error = setPoint - current;
 8002b68:	1a41      	subs	r1, r0, r1
 8002b6a:	b20c      	sxth	r4, r1
  *error_int += error * dt;
 8002b6c:	0060      	lsls	r0, r4, #1
                           int16_t* previous_error) {
 8002b6e:	461e      	mov	r6, r3
  *error_int += error * dt;
 8002b70:	f7fe f85a 	bl	8000c28 <__aeabi_i2f>
 8002b74:	6829      	ldr	r1, [r5, #0]
 8002b76:	f7fd ffa3 	bl	8000ac0 <__addsf3>
                           int16_t* previous_error) {
 8002b7a:	9f08      	ldr	r7, [sp, #32]
  if(setPoint != 0) *error_int *= 0.95;
 8002b7c:	f1b8 0f00 	cmp.w	r8, #0
 8002b80:	d146      	bne.n	8002c10 <_ZL17pid_control_wheelssPfS_Ps+0xb0>
  *error_int += error * dt;
 8002b82:	6028      	str	r0, [r5, #0]
  *error_der = (error - *previous_error) / dt;
 8002b84:	f9b7 0000 	ldrsh.w	r0, [r7]
  output = chassis_kp * error + chassis_ki * *error_int
      + chassis_kd * *error_der; //Proportional controller

  float MAX_ERROR_INT = 10000;

  if (*error_int > MAX_ERROR_INT)
 8002b88:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8002c40 <_ZL17pid_control_wheelssPfS_Ps+0xe0>
  *error_der = (error - *previous_error) / dt;
 8002b8c:	1a20      	subs	r0, r4, r0
 8002b8e:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 8002b92:	1040      	asrs	r0, r0, #1
 8002b94:	f7fe f848 	bl	8000c28 <__aeabi_i2f>
 8002b98:	6030      	str	r0, [r6, #0]
 8002b9a:	4682      	mov	sl, r0
  output = chassis_kp * error + chassis_ki * *error_int
 8002b9c:	4620      	mov	r0, r4
 8002b9e:	f7fe f843 	bl	8000c28 <__aeabi_i2f>
 8002ba2:	4923      	ldr	r1, [pc, #140]	; (8002c30 <_ZL17pid_control_wheelssPfS_Ps+0xd0>)
 8002ba4:	f7fe f894 	bl	8000cd0 <__aeabi_fmul>
 8002ba8:	f8d5 9000 	ldr.w	r9, [r5]
 8002bac:	4606      	mov	r6, r0
 8002bae:	4921      	ldr	r1, [pc, #132]	; (8002c34 <_ZL17pid_control_wheelssPfS_Ps+0xd4>)
 8002bb0:	4648      	mov	r0, r9
 8002bb2:	f7fe f88d 	bl	8000cd0 <__aeabi_fmul>
 8002bb6:	4601      	mov	r1, r0
 8002bb8:	4630      	mov	r0, r6
 8002bba:	f7fd ff81 	bl	8000ac0 <__addsf3>
      + chassis_kd * *error_der; //Proportional controller
 8002bbe:	491e      	ldr	r1, [pc, #120]	; (8002c38 <_ZL17pid_control_wheelssPfS_Ps+0xd8>)
  output = chassis_kp * error + chassis_ki * *error_int
 8002bc0:	4606      	mov	r6, r0
      + chassis_kd * *error_der; //Proportional controller
 8002bc2:	4650      	mov	r0, sl
 8002bc4:	f7fe f884 	bl	8000cd0 <__aeabi_fmul>
 8002bc8:	4601      	mov	r1, r0
 8002bca:	4630      	mov	r0, r6
 8002bcc:	f7fd ff78 	bl	8000ac0 <__addsf3>
  output = chassis_kp * error + chassis_ki * *error_int
 8002bd0:	f7fe fa44 	bl	800105c <__aeabi_f2iz>
  if (*error_int > MAX_ERROR_INT)
 8002bd4:	4641      	mov	r1, r8
  output = chassis_kp * error + chassis_ki * *error_int
 8002bd6:	b206      	sxth	r6, r0
  if (*error_int > MAX_ERROR_INT)
 8002bd8:	4648      	mov	r0, r9
 8002bda:	f7fe fa35 	bl	8001048 <__aeabi_fcmpgt>
 8002bde:	b930      	cbnz	r0, 8002bee <_ZL17pid_control_wheelssPfS_Ps+0x8e>
    *error_int = MAX_ERROR_INT;
  else if (*error_int < -MAX_ERROR_INT)
 8002be0:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8002c44 <_ZL17pid_control_wheelssPfS_Ps+0xe4>
 8002be4:	4648      	mov	r0, r9
 8002be6:	4641      	mov	r1, r8
 8002be8:	f7fe fa10 	bl	800100c <__aeabi_fcmplt>
 8002bec:	b108      	cbz	r0, 8002bf2 <_ZL17pid_control_wheelssPfS_Ps+0x92>
    *error_int = -MAX_ERROR_INT;
 8002bee:	f8c5 8000 	str.w	r8, [r5]

  chThdSleepMilliseconds(dt);
 8002bf2:	2004      	movs	r0, #4
 8002bf4:	f7ff fdec 	bl	80027d0 <chThdSleep>
 8002bf8:	4b10      	ldr	r3, [pc, #64]	; (8002c3c <_ZL17pid_control_wheelssPfS_Ps+0xdc>)
  if (output > 10000)
    output = 10000;
  else if (output < -10000)
    output = -10000;

  return output;
 8002bfa:	f242 7010 	movw	r0, #10000	; 0x2710
 8002bfe:	429e      	cmp	r6, r3
 8002c00:	bfb8      	it	lt
 8002c02:	461e      	movlt	r6, r3
}
 8002c04:	42b0      	cmp	r0, r6
  *previous_error = error;
 8002c06:	803c      	strh	r4, [r7, #0]
}
 8002c08:	bfa8      	it	ge
 8002c0a:	4630      	movge	r0, r6
 8002c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if(setPoint != 0) *error_int *= 0.95;
 8002c10:	f7fd fc96 	bl	8000540 <__aeabi_f2d>
 8002c14:	a304      	add	r3, pc, #16	; (adr r3, 8002c28 <_ZL17pid_control_wheelssPfS_Ps+0xc8>)
 8002c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c1a:	f7fd fce9 	bl	80005f0 <__aeabi_dmul>
 8002c1e:	f7fd fef9 	bl	8000a14 <__aeabi_d2f>
 8002c22:	6028      	str	r0, [r5, #0]
 8002c24:	e7ae      	b.n	8002b84 <_ZL17pid_control_wheelssPfS_Ps+0x24>
 8002c26:	bf00      	nop
 8002c28:	66666666 	.word	0x66666666
 8002c2c:	3fee6666 	.word	0x3fee6666
 8002c30:	3f19999a 	.word	0x3f19999a
 8002c34:	3df5c28f 	.word	0x3df5c28f
 8002c38:	3d75c28f 	.word	0x3d75c28f
 8002c3c:	ffffd8f0 	.word	0xffffd8f0
 8002c40:	461c4000 	.word	0x461c4000
 8002c44:	c61c4000 	.word	0xc61c4000
	...

08002c50 <_ZL17motor_ctrl_threadPv>:

static THD_WORKING_AREA(motor_ctrl_thread_wa,512);
static THD_FUNCTION(motor_ctrl_thread, p) {
 8002c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c54:	b085      	sub	sp, #20
  (void)p;
  int16_t strafe = 0, drive = 0, rotation = 0;   //move direction for chassis
  volatile Encoder_canStruct* encoder = can_getEncoder(); //Pointer to motor encoder feedback
 8002c56:	f000 fbab 	bl	80033b0 <_Z14can_getEncoderv>
 8002c5a:	4f58      	ldr	r7, [pc, #352]	; (8002dbc <_ZL17motor_ctrl_threadPv+0x16c>)
 8002c5c:	f8df b16c 	ldr.w	fp, [pc, #364]	; 8002dcc <_ZL17motor_ctrl_threadPv+0x17c>
 8002c60:	f8df a170 	ldr.w	sl, [pc, #368]	; 8002dd4 <_ZL17motor_ctrl_threadPv+0x184>
 8002c64:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8002dd8 <_ZL17motor_ctrl_threadPv+0x188>
 8002c68:	9003      	str	r0, [sp, #12]

  while (true) {

    //NOTE: A special question for you: how we decide this value
    //"12000/1320"
    if ((rc->channel0 - 1024) > -45 && (rc->channel0 - 1024) < 45)
 8002c6a:	4b55      	ldr	r3, [pc, #340]	; (8002dc0 <_ZL17motor_ctrl_threadPv+0x170>)
 8002c6c:	681e      	ldr	r6, [r3, #0]
 8002c6e:	8830      	ldrh	r0, [r6, #0]
 8002c70:	f5a0 7375 	sub.w	r3, r0, #980	; 0x3d4
 8002c74:	2b58      	cmp	r3, #88	; 0x58
 8002c76:	f240 809b 	bls.w	8002db0 <_ZL17motor_ctrl_threadPv+0x160>
 8002c7a:	f5a0 6080 	sub.w	r0, r0, #1024	; 0x400
 8002c7e:	f7fd ffd3 	bl	8000c28 <__aeabi_i2f>
 8002c82:	4950      	ldr	r1, [pc, #320]	; (8002dc4 <_ZL17motor_ctrl_threadPv+0x174>)
 8002c84:	f7fe f824 	bl	8000cd0 <__aeabi_fmul>
 8002c88:	494f      	ldr	r1, [pc, #316]	; (8002dc8 <_ZL17motor_ctrl_threadPv+0x178>)
 8002c8a:	f7fe f8d5 	bl	8000e38 <__aeabi_fdiv>
 8002c8e:	f7fe f9e5 	bl	800105c <__aeabi_f2iz>
 8002c92:	b285      	uxth	r5, r0
      rc->channel0 = 1024;
    if ((rc->channel1 - 1024) > -45 && (rc->channel1 - 1024) < 45)
 8002c94:	8870      	ldrh	r0, [r6, #2]
 8002c96:	f5a0 7375 	sub.w	r3, r0, #980	; 0x3d4
 8002c9a:	2b58      	cmp	r3, #88	; 0x58
 8002c9c:	f240 8081 	bls.w	8002da2 <_ZL17motor_ctrl_threadPv+0x152>
 8002ca0:	f5a0 6080 	sub.w	r0, r0, #1024	; 0x400
 8002ca4:	f7fd ffc0 	bl	8000c28 <__aeabi_i2f>
 8002ca8:	4946      	ldr	r1, [pc, #280]	; (8002dc4 <_ZL17motor_ctrl_threadPv+0x174>)
 8002caa:	f7fe f811 	bl	8000cd0 <__aeabi_fmul>
 8002cae:	4946      	ldr	r1, [pc, #280]	; (8002dc8 <_ZL17motor_ctrl_threadPv+0x178>)
 8002cb0:	f7fe f8c2 	bl	8000e38 <__aeabi_fdiv>
 8002cb4:	f7fe f9d2 	bl	800105c <__aeabi_f2iz>
 8002cb8:	fa1f f880 	uxth.w	r8, r0
 8002cbc:	eb05 0008 	add.w	r0, r5, r8
 8002cc0:	b284      	uxth	r4, r0
      rc->channel1 = 1024;
    if ((rc->channel2 - 1024) > -45 && (rc->channel2 - 1024) < 45)
 8002cc2:	88b0      	ldrh	r0, [r6, #4]
 8002cc4:	f5a0 7375 	sub.w	r3, r0, #980	; 0x3d4
 8002cc8:	2b58      	cmp	r3, #88	; 0x58
 8002cca:	d963      	bls.n	8002d94 <_ZL17motor_ctrl_threadPv+0x144>
 8002ccc:	f5a0 6080 	sub.w	r0, r0, #1024	; 0x400
 8002cd0:	f7fd ffaa 	bl	8000c28 <__aeabi_i2f>
 8002cd4:	493b      	ldr	r1, [pc, #236]	; (8002dc4 <_ZL17motor_ctrl_threadPv+0x174>)
 8002cd6:	f7fd fffb 	bl	8000cd0 <__aeabi_fmul>
 8002cda:	493b      	ldr	r1, [pc, #236]	; (8002dc8 <_ZL17motor_ctrl_threadPv+0x178>)
 8002cdc:	f7fe f8ac 	bl	8000e38 <__aeabi_fdiv>
 8002ce0:	f7fe f9bc 	bl	800105c <__aeabi_f2iz>
 8002ce4:	b280      	uxth	r0, r0
 8002ce6:	eb08 0300 	add.w	r3, r8, r0
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	1a24      	subs	r4, r4, r0
 8002cee:	182a      	adds	r2, r5, r0
 8002cf0:	18e8      	adds	r0, r5, r3
 8002cf2:	b2a1      	uxth	r1, r4
 8002cf4:	b292      	uxth	r2, r2
 8002cf6:	b284      	uxth	r4, r0
    rotation = (rc->channel0 - 1024) * 12000.0f / 1320.0f;

    drive_meccanum(strafe, drive, rotation);


    if(rc -> channel3 < 370)
 8002cf8:	88f6      	ldrh	r6, [r6, #6]
  motor_speed_sp[FL_WHEEL] = +drive + strafe + rotation;
 8002cfa:	b220      	sxth	r0, r4
  motor_speed_sp[FR_WHEEL] = -drive + strafe + rotation;
 8002cfc:	eba2 0208 	sub.w	r2, r2, r8
  motor_speed_sp[BR_WHEEL] = -drive - strafe + rotation;
 8002d00:	1aeb      	subs	r3, r5, r3
    if(rc -> channel3 < 370)
 8002d02:	f5b6 7fb9 	cmp.w	r6, #370	; 0x172
  motor_speed_sp[FL_WHEEL] = +drive + strafe + rotation;
 8002d06:	8038      	strh	r0, [r7, #0]
  motor_speed_sp[FR_WHEEL] = -drive + strafe + rotation;
 8002d08:	807a      	strh	r2, [r7, #2]
  motor_speed_sp[BR_WHEEL] = -drive - strafe + rotation;
 8002d0a:	80bb      	strh	r3, [r7, #4]
  motor_speed_sp[BL_WHEEL] = +drive - strafe + rotation;
 8002d0c:	80f9      	strh	r1, [r7, #6]
    if(rc -> channel3 < 370)
 8002d0e:	d318      	bcc.n	8002d42 <_ZL17motor_ctrl_threadPv+0xf2>
 8002d10:	2400      	movs	r4, #0
 8002d12:	9d03      	ldr	r5, [sp, #12]
 8002d14:	4e2d      	ldr	r6, [pc, #180]	; (8002dcc <_ZL17motor_ctrl_threadPv+0x17c>)
        motor_output[i] = pid_control_wheel(0, (encoder + i)->speed_rpm,
                                    &motor_error_int[i], &motor_error_der[i],
                                    &previous_error[i]);
    else
      for (int i = 0; i < 4; i++)
        motor_output[i] = pid_control_wheel(motor_speed_sp[i], (encoder + i)->speed_rpm,
 8002d16:	4b2e      	ldr	r3, [pc, #184]	; (8002dd0 <_ZL17motor_ctrl_threadPv+0x180>)
 8002d18:	8869      	ldrh	r1, [r5, #2]
 8002d1a:	eb03 0c04 	add.w	ip, r3, r4
 8002d1e:	0062      	lsls	r2, r4, #1
 8002d20:	eb0a 0302 	add.w	r3, sl, r2
 8002d24:	b209      	sxth	r1, r1
 8002d26:	444a      	add	r2, r9
 8002d28:	f8cd c000 	str.w	ip, [sp]
 8002d2c:	f7ff ff18 	bl	8002b60 <_ZL17pid_control_wheelssPfS_Ps>
 8002d30:	3402      	adds	r4, #2
      for (int i = 0; i < 4; i++)
 8002d32:	2c08      	cmp	r4, #8
 8002d34:	f105 0518 	add.w	r5, r5, #24
        motor_output[i] = pid_control_wheel(motor_speed_sp[i], (encoder + i)->speed_rpm,
 8002d38:	f826 0b02 	strh.w	r0, [r6], #2
      for (int i = 0; i < 4; i++)
 8002d3c:	d019      	beq.n	8002d72 <_ZL17motor_ctrl_threadPv+0x122>
 8002d3e:	5f38      	ldrsh	r0, [r7, r4]
 8002d40:	e7e9      	b.n	8002d16 <_ZL17motor_ctrl_threadPv+0xc6>
    if(rc -> channel3 < 370)
 8002d42:	2400      	movs	r4, #0
 8002d44:	9e03      	ldr	r6, [sp, #12]
 8002d46:	4d22      	ldr	r5, [pc, #136]	; (8002dd0 <_ZL17motor_ctrl_threadPv+0x180>)
 8002d48:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8002dcc <_ZL17motor_ctrl_threadPv+0x17c>
        motor_output[i] = pid_control_wheel(0, (encoder + i)->speed_rpm,
 8002d4c:	8871      	ldrh	r1, [r6, #2]
 8002d4e:	eb0a 0304 	add.w	r3, sl, r4
 8002d52:	9500      	str	r5, [sp, #0]
 8002d54:	eb09 0204 	add.w	r2, r9, r4
 8002d58:	b209      	sxth	r1, r1
 8002d5a:	2000      	movs	r0, #0
 8002d5c:	f7ff ff00 	bl	8002b60 <_ZL17pid_control_wheelssPfS_Ps>
 8002d60:	3404      	adds	r4, #4
      for (int i = 0; i < 4; i++)
 8002d62:	2c10      	cmp	r4, #16
 8002d64:	f106 0618 	add.w	r6, r6, #24
 8002d68:	f105 0502 	add.w	r5, r5, #2
        motor_output[i] = pid_control_wheel(0, (encoder + i)->speed_rpm,
 8002d6c:	f828 0b02 	strh.w	r0, [r8], #2
      for (int i = 0; i < 4; i++)
 8002d70:	d1ec      	bne.n	8002d4c <_ZL17motor_ctrl_threadPv+0xfc>
                                    &motor_error_int[i], &motor_error_der[i],
                                    &previous_error[i]);


    can_motorSetCurrent(0x200, motor_output[FL_WHEEL], motor_output[FR_WHEEL],
 8002d72:	f9bb 0006 	ldrsh.w	r0, [fp, #6]
 8002d76:	f9bb 3004 	ldrsh.w	r3, [fp, #4]
 8002d7a:	9000      	str	r0, [sp, #0]
 8002d7c:	f9bb 2002 	ldrsh.w	r2, [fp, #2]
 8002d80:	f9bb 1000 	ldrsh.w	r1, [fp]
 8002d84:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002d88:	f000 fb1a 	bl	80033c0 <_Z19can_motorSetCurrenttssss>
                        motor_output[BR_WHEEL], motor_output[BL_WHEEL]);

    chThdSleepMilliseconds(2);
 8002d8c:	2004      	movs	r0, #4
 8002d8e:	f7ff fd1f 	bl	80027d0 <chThdSleep>
  }
 8002d92:	e76a      	b.n	8002c6a <_ZL17motor_ctrl_threadPv+0x1a>
      rc->channel2 = 1024;
 8002d94:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002d98:	4621      	mov	r1, r4
 8002d9a:	462a      	mov	r2, r5
 8002d9c:	4643      	mov	r3, r8
 8002d9e:	80b0      	strh	r0, [r6, #4]
 8002da0:	e7aa      	b.n	8002cf8 <_ZL17motor_ctrl_threadPv+0xa8>
      rc->channel1 = 1024;
 8002da2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002da6:	462c      	mov	r4, r5
 8002da8:	f04f 0800 	mov.w	r8, #0
 8002dac:	8073      	strh	r3, [r6, #2]
 8002dae:	e788      	b.n	8002cc2 <_ZL17motor_ctrl_threadPv+0x72>
      rc->channel0 = 1024;
 8002db0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002db4:	2500      	movs	r5, #0
 8002db6:	8033      	strh	r3, [r6, #0]
 8002db8:	e76c      	b.n	8002c94 <_ZL17motor_ctrl_threadPv+0x44>
 8002dba:	bf00      	nop
 8002dbc:	20000a7c 	.word	0x20000a7c
 8002dc0:	20000d50 	.word	0x20000d50
 8002dc4:	463b8000 	.word	0x463b8000
 8002dc8:	44a50000 	.word	0x44a50000
 8002dcc:	20000a74 	.word	0x20000a74
 8002dd0:	20000d54 	.word	0x20000d54
 8002dd4:	20000d5c 	.word	0x20000d5c
 8002dd8:	20000d6c 	.word	0x20000d6c
 8002ddc:	00000000 	.word	0x00000000

08002de0 <main>:
}

int main(void) {
 8002de0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002de2:	b083      	sub	sp, #12
   * - HAL initialization, this also initializes the configured device drivers
   *   and performs the board-specific initializations.
   * - Kernel initialization, the main() function becomes a thread and the
   *   RTOS is active.
   */
  halInit();
 8002de4:	f7fe f9b4 	bl	8001150 <halInit>
  chSysInit();
 8002de8:	f7ff f9b2 	bl	8002150 <chSysInit>

  RC_init();
 8002dec:	f000 fa10 	bl	8003210 <_Z7RC_initv>
  can_processInit();
 8002df0:	f000 fb1e 	bl	8003430 <_Z15can_processInitv>

  rc = RC_get();
 8002df4:	f000 fa04 	bl	8003200 <_Z6RC_getv>
 8002df8:	4d17      	ldr	r5, [pc, #92]	; (8002e58 <main+0x78>)
   * Normal main() thread activity
   */

  while (true) {
    palTogglePad(GPIOA, GPIOA_LED);
    palSetPad(GPIOA, 7);
 8002dfa:	2780      	movs	r7, #128	; 0x80
  rc = RC_get();
 8002dfc:	6028      	str	r0, [r5, #0]
  volatile Encoder_canStruct* encoder = can_getEncoder(); //Pointer to motor encoder feedback
 8002dfe:	f000 fad7 	bl	80033b0 <_Z14can_getEncoderv>
  chThdCreateStatic(motor_ctrl_thread_wa, sizeof(motor_ctrl_thread_wa),
 8002e02:	2300      	movs	r3, #0
  gripper::initial_angle = (encoder)->radian_angle;
 8002e04:	6900      	ldr	r0, [r0, #16]
 8002e06:	4915      	ldr	r1, [pc, #84]	; (8002e5c <main+0x7c>)
  chThdCreateStatic(motor_ctrl_thread_wa, sizeof(motor_ctrl_thread_wa),
 8002e08:	9300      	str	r3, [sp, #0]
 8002e0a:	463a      	mov	r2, r7
  gripper::initial_angle = (encoder)->radian_angle;
 8002e0c:	6008      	str	r0, [r1, #0]
  chThdCreateStatic(motor_ctrl_thread_wa, sizeof(motor_ctrl_thread_wa),
 8002e0e:	4b14      	ldr	r3, [pc, #80]	; (8002e60 <main+0x80>)
 8002e10:	f44f 7132 	mov.w	r1, #712	; 0x2c8
 8002e14:	4813      	ldr	r0, [pc, #76]	; (8002e64 <main+0x84>)
 8002e16:	f7ff fc6b 	bl	80026f0 <chThdCreateStatic>
    palClearPad(GPIOA, 2);
 8002e1a:	2604      	movs	r6, #4
    palTogglePad(GPIOA, GPIOA_LED);
 8002e1c:	4c12      	ldr	r4, [pc, #72]	; (8002e68 <main+0x88>)
 8002e1e:	68e3      	ldr	r3, [r4, #12]
 8002e20:	f483 7380 	eor.w	r3, r3, #256	; 0x100
 8002e24:	60e3      	str	r3, [r4, #12]

    gripper::rotate(rc->s2);
 8002e26:	682b      	ldr	r3, [r5, #0]
    palSetPad(GPIOA, 7);
 8002e28:	6127      	str	r7, [r4, #16]
    palClearPad(GPIOA, 2);
 8002e2a:	6166      	str	r6, [r4, #20]
    gripper::rotate(rc->s2);
 8002e2c:	7a58      	ldrb	r0, [r3, #9]
 8002e2e:	f000 f8df 	bl	8002ff0 <_ZN7gripper6rotateEi>

    gripper::grip(rc->channel3-364);
 8002e32:	682b      	ldr	r3, [r5, #0]
 8002e34:	88d8      	ldrh	r0, [r3, #6]
 8002e36:	f5b0 70b6 	subs.w	r0, r0, #364	; 0x16c
 8002e3a:	bf18      	it	ne
 8002e3c:	2001      	movne	r0, #1
 8002e3e:	f000 f817 	bl	8002e70 <_ZN7gripper4gripEb>

    gripper::sub_grip(rc->s1 - 2);
 8002e42:	682b      	ldr	r3, [r5, #0]
 8002e44:	7a18      	ldrb	r0, [r3, #8]
 8002e46:	3802      	subs	r0, #2
 8002e48:	bf18      	it	ne
 8002e4a:	2001      	movne	r0, #1
 8002e4c:	f000 f820 	bl	8002e90 <_ZN7gripper8sub_gripEb>



    chThdSleepMilliseconds(2);
 8002e50:	2004      	movs	r0, #4
 8002e52:	f7ff fcbd 	bl	80027d0 <chThdSleep>
 8002e56:	e7e2      	b.n	8002e1e <main+0x3e>
 8002e58:	20000d50 	.word	0x20000d50
 8002e5c:	20000d80 	.word	0x20000d80
 8002e60:	08002c51 	.word	0x08002c51
 8002e64:	20000a88 	.word	0x20000a88
 8002e68:	40010800 	.word	0x40010800
 8002e6c:	00000000 	.word	0x00000000

08002e70 <_ZN7gripper4gripEb>:

int16_t gripper::motor_output = 0;

void gripper::grip(bool close){
    if(close == 1){     //want the griper to grip sth
      palClearPad(GPIOA, 7);
 8002e70:	2280      	movs	r2, #128	; 0x80
 8002e72:	4b03      	ldr	r3, [pc, #12]	; (8002e80 <_ZN7gripper4gripEb+0x10>)
    if(close == 1){     //want the griper to grip sth
 8002e74:	b908      	cbnz	r0, 8002e7a <_ZN7gripper4gripEb+0xa>
    }
    else{               //relax the griper
      palSetPad(GPIOA, 7);
 8002e76:	611a      	str	r2, [r3, #16]
    }
}
 8002e78:	4770      	bx	lr
      palClearPad(GPIOA, 7);
 8002e7a:	615a      	str	r2, [r3, #20]
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	40010800 	.word	0x40010800
	...

08002e90 <_ZN7gripper8sub_gripEb>:
    chThdSleepMilliseconds(2);
    if((encoder)->speed_rpm == 0) break;
  }
}

void gripper::sub_grip(bool action){
 8002e90:	b538      	push	{r3, r4, r5, lr}
    if(action == 1){        //action1:down,grip,up
      palClearPad(GPIOA,1);
 8002e92:	2502      	movs	r5, #2
 8002e94:	4c0e      	ldr	r4, [pc, #56]	; (8002ed0 <_ZN7gripper8sub_gripEb+0x40>)
    if(action == 1){        //action1:down,grip,up
 8002e96:	b988      	cbnz	r0, 8002ebc <_ZN7gripper8sub_gripEb+0x2c>
      palSetPad(GPIOA,1);
      chThdSleepMilliseconds(200);
    }
    else{                   //action2:down,relax,up
      palClearPad(GPIOA,1);
      chThdSleepMilliseconds(1000);
 8002e98:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
      palClearPad(GPIOA,1);
 8002e9c:	6165      	str	r5, [r4, #20]
      chThdSleepMilliseconds(1000);
 8002e9e:	f7ff fc97 	bl	80027d0 <chThdSleep>
      palClearPad(GPIOA,0);
 8002ea2:	2301      	movs	r3, #1
      chThdSleepMilliseconds(1000);
 8002ea4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
      palClearPad(GPIOA,0);
 8002ea8:	6163      	str	r3, [r4, #20]
      chThdSleepMilliseconds(1000);
 8002eaa:	f7ff fc91 	bl	80027d0 <chThdSleep>
      palSetPad(GPIOA,1);
 8002eae:	6125      	str	r5, [r4, #16]
      chThdSleepMilliseconds(200);
 8002eb0:	f44f 70c8 	mov.w	r0, #400	; 0x190
    }
}
 8002eb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      chThdSleepMilliseconds(200);
 8002eb8:	f7ff bc8a 	b.w	80027d0 <chThdSleep>
      chThdSleepMilliseconds(1000);
 8002ebc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
      palClearPad(GPIOA,1);
 8002ec0:	6165      	str	r5, [r4, #20]
      chThdSleepMilliseconds(1000);
 8002ec2:	f7ff fc85 	bl	80027d0 <chThdSleep>
      palSetPad(GPIOA,0);
 8002ec6:	2301      	movs	r3, #1
      chThdSleepMilliseconds(1000);
 8002ec8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
      palSetPad(GPIOA,0);
 8002ecc:	6123      	str	r3, [r4, #16]
 8002ece:	e7ec      	b.n	8002eaa <_ZN7gripper8sub_gripEb+0x1a>
 8002ed0:	40010800 	.word	0x40010800
	...

08002ee0 <_ZN7gripper11pid_controlEffPfS0_Ps>:

int16_t gripper::pid_control(const float setPoint, const float current,
                           float* error_int, float* error_der,
                           int16_t* previous_error) {
 8002ee0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ee4:	4614      	mov	r4, r2
 8002ee6:	4699      	mov	r9, r3
  int16_t output = 0;

  int16_t error = 0;


  error = setPoint - current;
 8002ee8:	f7fd fde8 	bl	8000abc <__aeabi_fsub>
 8002eec:	f7fe f8b6 	bl	800105c <__aeabi_f2iz>
 8002ef0:	b206      	sxth	r6, r0
  *error_int += error;
 8002ef2:	4630      	mov	r0, r6
 8002ef4:	f7fd fe98 	bl	8000c28 <__aeabi_i2f>
 8002ef8:	6821      	ldr	r1, [r4, #0]
 8002efa:	4605      	mov	r5, r0
 8002efc:	f7fd fde0 	bl	8000ac0 <__addsf3>
  *error_int *= 0.5;
 8002f00:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002f04:	f7fd fee4 	bl	8000cd0 <__aeabi_fmul>
                           int16_t* previous_error) {
 8002f08:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  *error_int *= 0.5;
 8002f0c:	6020      	str	r0, [r4, #0]

  *error_der = (error - *previous_error);
 8002f0e:	f9b8 0000 	ldrsh.w	r0, [r8]
 8002f12:	1a30      	subs	r0, r6, r0
 8002f14:	f7fd fe88 	bl	8000c28 <__aeabi_i2f>

  if(error <= 19*pi/3 && error >= -19*pi/3) gripper_kp = 150;
 8002f18:	4929      	ldr	r1, [pc, #164]	; (8002fc0 <_ZN7gripper11pid_controlEffPfS0_Ps+0xe0>)
  *error_der = (error - *previous_error);
 8002f1a:	f8c9 0000 	str.w	r0, [r9]
  if(error <= 19*pi/3 && error >= -19*pi/3) gripper_kp = 150;
 8002f1e:	4628      	mov	r0, r5
 8002f20:	f7fe f87e 	bl	8001020 <__aeabi_fcmple>
 8002f24:	b128      	cbz	r0, 8002f32 <_ZN7gripper11pid_controlEffPfS0_Ps+0x52>
 8002f26:	4927      	ldr	r1, [pc, #156]	; (8002fc4 <_ZN7gripper11pid_controlEffPfS0_Ps+0xe4>)
 8002f28:	4628      	mov	r0, r5
 8002f2a:	f7fe f883 	bl	8001034 <__aeabi_fcmpge>
 8002f2e:	2800      	cmp	r0, #0
 8002f30:	d140      	bne.n	8002fb4 <_ZN7gripper11pid_controlEffPfS0_Ps+0xd4>
  else gripper_kp = 100;
 8002f32:	4b25      	ldr	r3, [pc, #148]	; (8002fc8 <_ZN7gripper11pid_controlEffPfS0_Ps+0xe8>)
 8002f34:	4a25      	ldr	r2, [pc, #148]	; (8002fcc <_ZN7gripper11pid_controlEffPfS0_Ps+0xec>)
 8002f36:	469a      	mov	sl, r3
 8002f38:	6013      	str	r3, [r2, #0]

  output = gripper::gripper_kp * error + gripper::gripper_ki * *error_int
 8002f3a:	4b25      	ldr	r3, [pc, #148]	; (8002fd0 <_ZN7gripper11pid_controlEffPfS0_Ps+0xf0>)
 8002f3c:	6827      	ldr	r7, [r4, #0]
 8002f3e:	6819      	ldr	r1, [r3, #0]
 8002f40:	4638      	mov	r0, r7
 8002f42:	f7fd fec5 	bl	8000cd0 <__aeabi_fmul>
 8002f46:	4651      	mov	r1, sl
 8002f48:	4683      	mov	fp, r0
 8002f4a:	4628      	mov	r0, r5
 8002f4c:	f7fd fec0 	bl	8000cd0 <__aeabi_fmul>
 8002f50:	4601      	mov	r1, r0
 8002f52:	4658      	mov	r0, fp
 8002f54:	f7fd fdb4 	bl	8000ac0 <__addsf3>
      + gripper::gripper_kd * *error_der; //Proportional controller
 8002f58:	4b1e      	ldr	r3, [pc, #120]	; (8002fd4 <_ZN7gripper11pid_controlEffPfS0_Ps+0xf4>)
  output = gripper::gripper_kp * error + gripper::gripper_ki * *error_int
 8002f5a:	4605      	mov	r5, r0
      + gripper::gripper_kd * *error_der; //Proportional controller
 8002f5c:	6819      	ldr	r1, [r3, #0]
 8002f5e:	f8d9 0000 	ldr.w	r0, [r9]
 8002f62:	f7fd feb5 	bl	8000cd0 <__aeabi_fmul>
 8002f66:	4601      	mov	r1, r0
 8002f68:	4628      	mov	r0, r5
 8002f6a:	f7fd fda9 	bl	8000ac0 <__addsf3>
  output = gripper::gripper_kp * error + gripper::gripper_ki * *error_int
 8002f6e:	f7fe f875 	bl	800105c <__aeabi_f2iz>

      //NOTE: Limit your maximum integrated error is often useful
  float MAX_ERROR_INT = 10000000000;

  if (*error_int > MAX_ERROR_INT)
 8002f72:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8002fdc <_ZN7gripper11pid_controlEffPfS0_Ps+0xfc>
  output = gripper::gripper_kp * error + gripper::gripper_ki * *error_int
 8002f76:	b205      	sxth	r5, r0
  if (*error_int > MAX_ERROR_INT)
 8002f78:	4649      	mov	r1, r9
 8002f7a:	4638      	mov	r0, r7
 8002f7c:	f7fe f864 	bl	8001048 <__aeabi_fcmpgt>
 8002f80:	b930      	cbnz	r0, 8002f90 <_ZN7gripper11pid_controlEffPfS0_Ps+0xb0>
    *error_int = MAX_ERROR_INT;
  else if (*error_int < -MAX_ERROR_INT)
 8002f82:	f8df 905c 	ldr.w	r9, [pc, #92]	; 8002fe0 <_ZN7gripper11pid_controlEffPfS0_Ps+0x100>
 8002f86:	4638      	mov	r0, r7
 8002f88:	4649      	mov	r1, r9
 8002f8a:	f7fe f83f 	bl	800100c <__aeabi_fcmplt>
 8002f8e:	b108      	cbz	r0, 8002f94 <_ZN7gripper11pid_controlEffPfS0_Ps+0xb4>
    *error_int = -MAX_ERROR_INT;
 8002f90:	f8c4 9000 	str.w	r9, [r4]

  chThdSleepMilliseconds(2);
 8002f94:	2004      	movs	r0, #4
 8002f96:	f7ff fc1b 	bl	80027d0 <chThdSleep>
 8002f9a:	4b0f      	ldr	r3, [pc, #60]	; (8002fd8 <_ZN7gripper11pid_controlEffPfS0_Ps+0xf8>)
  if (output > 5000)
    output = 5000;
  else if (output < -5000)
    output = -5000;

  return output;
 8002f9c:	f241 3088 	movw	r0, #5000	; 0x1388
 8002fa0:	429d      	cmp	r5, r3
 8002fa2:	bfb8      	it	lt
 8002fa4:	461d      	movlt	r5, r3
}
 8002fa6:	42a8      	cmp	r0, r5
  *previous_error = error;
 8002fa8:	f8a8 6000 	strh.w	r6, [r8]
}
 8002fac:	bfa8      	it	ge
 8002fae:	4628      	movge	r0, r5
 8002fb0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if(error <= 19*pi/3 && error >= -19*pi/3) gripper_kp = 150;
 8002fb4:	4b05      	ldr	r3, [pc, #20]	; (8002fcc <_ZN7gripper11pid_controlEffPfS0_Ps+0xec>)
 8002fb6:	f8df a02c 	ldr.w	sl, [pc, #44]	; 8002fe4 <_ZN7gripper11pid_controlEffPfS0_Ps+0x104>
 8002fba:	f8c3 a000 	str.w	sl, [r3]
 8002fbe:	e7bc      	b.n	8002f3a <_ZN7gripper11pid_controlEffPfS0_Ps+0x5a>
 8002fc0:	419f2c8d 	.word	0x419f2c8d
 8002fc4:	c19f2c8d 	.word	0xc19f2c8d
 8002fc8:	42c80000 	.word	0x42c80000
 8002fcc:	20000808 	.word	0x20000808
 8002fd0:	20000804 	.word	0x20000804
 8002fd4:	20000800 	.word	0x20000800
 8002fd8:	ffffec78 	.word	0xffffec78
 8002fdc:	501502f9 	.word	0x501502f9
 8002fe0:	d01502f9 	.word	0xd01502f9
 8002fe4:	43160000 	.word	0x43160000
	...

08002ff0 <_ZN7gripper6rotateEi>:
void gripper::rotate(int button){
 8002ff0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ff4:	4604      	mov	r4, r0
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	4d30      	ldr	r5, [pc, #192]	; (80030bc <_ZN7gripper6rotateEi+0xcc>)
      palSetPad(GPIOA,2);
 8002ffa:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 80030d4 <_ZN7gripper6rotateEi+0xe4>
      motor_output = pid_control(105*19+initial_angle,
 8002ffe:	4f30      	ldr	r7, [pc, #192]	; (80030c0 <_ZN7gripper6rotateEi+0xd0>)
 8003000:	4e30      	ldr	r6, [pc, #192]	; (80030c4 <_ZN7gripper6rotateEi+0xd4>)
 8003002:	e00a      	b.n	800301a <_ZN7gripper6rotateEi+0x2a>
    else if(button == 3){               //rotate the arm backward, meanwhile close the box
 8003004:	2c03      	cmp	r4, #3
 8003006:	d035      	beq.n	8003074 <_ZN7gripper6rotateEi+0x84>
    else if(button == 2){               //maintain the location of the arm, open the box
 8003008:	2c02      	cmp	r4, #2
 800300a:	d04e      	beq.n	80030aa <_ZN7gripper6rotateEi+0xba>
    chThdSleepMilliseconds(2);
 800300c:	2004      	movs	r0, #4
 800300e:	f7ff fbdf 	bl	80027d0 <chThdSleep>
    if((encoder)->speed_rpm == 0) break;
 8003012:	682b      	ldr	r3, [r5, #0]
 8003014:	885b      	ldrh	r3, [r3, #2]
 8003016:	b21b      	sxth	r3, r3
 8003018:	b34b      	cbz	r3, 800306e <_ZN7gripper6rotateEi+0x7e>
    if(button == 1){                    //rotate the arm forward
 800301a:	2c01      	cmp	r4, #1
 800301c:	d1f2      	bne.n	8003004 <_ZN7gripper6rotateEi+0x14>
      motor_output = pid_control(-105*19+initial_angle,
 800301e:	682b      	ldr	r3, [r5, #0]
 8003020:	6838      	ldr	r0, [r7, #0]
 8003022:	4631      	mov	r1, r6
                                 (encoder)->radian_angle,
 8003024:	f8d3 9010 	ldr.w	r9, [r3, #16]
      motor_output = pid_control(-105*19+initial_angle,
 8003028:	f7fd fd48 	bl	8000abc <__aeabi_fsub>
 800302c:	4b26      	ldr	r3, [pc, #152]	; (80030c8 <_ZN7gripper6rotateEi+0xd8>)
 800302e:	4649      	mov	r1, r9
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	4a26      	ldr	r2, [pc, #152]	; (80030cc <_ZN7gripper6rotateEi+0xdc>)
 8003034:	4b26      	ldr	r3, [pc, #152]	; (80030d0 <_ZN7gripper6rotateEi+0xe0>)
 8003036:	f7ff ff53 	bl	8002ee0 <_ZN7gripper11pid_controlEffPfS0_Ps>
      can_motorSetCurrent(0x1FF, motor_output, 0, 0, 0);
 800303a:	2300      	movs	r3, #0
      motor_output = pid_control(-105*19+initial_angle,
 800303c:	4684      	mov	ip, r0
 800303e:	f8df e098 	ldr.w	lr, [pc, #152]	; 80030d8 <_ZN7gripper6rotateEi+0xe8>
      can_motorSetCurrent(0x1FF, motor_output, 0, 0, 0);
 8003042:	4601      	mov	r1, r0
 8003044:	9300      	str	r3, [sp, #0]
 8003046:	461a      	mov	r2, r3
 8003048:	f240 10ff 	movw	r0, #511	; 0x1ff
      motor_output = pid_control(-105*19+initial_angle,
 800304c:	f8ae c000 	strh.w	ip, [lr]
      can_motorSetCurrent(0x1FF, motor_output, 0, 0, 0);
 8003050:	f000 f9b6 	bl	80033c0 <_Z19can_motorSetCurrenttssss>
      if((encoder)->radian_angle == -105*19+initial_angle) break;
 8003054:	682b      	ldr	r3, [r5, #0]
 8003056:	4631      	mov	r1, r6
 8003058:	6838      	ldr	r0, [r7, #0]
 800305a:	f8d3 9010 	ldr.w	r9, [r3, #16]
 800305e:	f7fd fd2d 	bl	8000abc <__aeabi_fsub>
 8003062:	4601      	mov	r1, r0
 8003064:	4648      	mov	r0, r9
 8003066:	f7fd ffc7 	bl	8000ff8 <__aeabi_fcmpeq>
 800306a:	2800      	cmp	r0, #0
 800306c:	d0ce      	beq.n	800300c <_ZN7gripper6rotateEi+0x1c>
}
 800306e:	b003      	add	sp, #12
 8003070:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      motor_output = pid_control(105*19+initial_angle,
 8003074:	682b      	ldr	r3, [r5, #0]
 8003076:	6838      	ldr	r0, [r7, #0]
 8003078:	4631      	mov	r1, r6
                                       (encoder)->radian_angle,
 800307a:	f8d3 9010 	ldr.w	r9, [r3, #16]
      motor_output = pid_control(105*19+initial_angle,
 800307e:	f7fd fd1f 	bl	8000ac0 <__addsf3>
 8003082:	4b11      	ldr	r3, [pc, #68]	; (80030c8 <_ZN7gripper6rotateEi+0xd8>)
 8003084:	4649      	mov	r1, r9
 8003086:	9300      	str	r3, [sp, #0]
 8003088:	4a10      	ldr	r2, [pc, #64]	; (80030cc <_ZN7gripper6rotateEi+0xdc>)
 800308a:	4b11      	ldr	r3, [pc, #68]	; (80030d0 <_ZN7gripper6rotateEi+0xe0>)
 800308c:	f7ff ff28 	bl	8002ee0 <_ZN7gripper11pid_controlEffPfS0_Ps>
      can_motorSetCurrent(0x1FF, motor_output, 0, 0, 0);
 8003090:	2300      	movs	r3, #0
      motor_output = pid_control(105*19+initial_angle,
 8003092:	f8df c044 	ldr.w	ip, [pc, #68]	; 80030d8 <_ZN7gripper6rotateEi+0xe8>
      can_motorSetCurrent(0x1FF, motor_output, 0, 0, 0);
 8003096:	4601      	mov	r1, r0
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	461a      	mov	r2, r3
      motor_output = pid_control(105*19+initial_angle,
 800309c:	f8ac 0000 	strh.w	r0, [ip]
      can_motorSetCurrent(0x1FF, motor_output, 0, 0, 0);
 80030a0:	f240 10ff 	movw	r0, #511	; 0x1ff
 80030a4:	f000 f98c 	bl	80033c0 <_Z19can_motorSetCurrenttssss>
 80030a8:	e7b0      	b.n	800300c <_ZN7gripper6rotateEi+0x1c>
      palSetPad(GPIOA,2);
 80030aa:	2304      	movs	r3, #4
      chThdSleepMilliseconds(2000);
 80030ac:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
      palSetPad(GPIOA,2);
 80030b0:	f8c8 3010 	str.w	r3, [r8, #16]
      chThdSleepMilliseconds(2000);
 80030b4:	f7ff fb8c 	bl	80027d0 <chThdSleep>
 80030b8:	e7a8      	b.n	800300c <_ZN7gripper6rotateEi+0x1c>
 80030ba:	bf00      	nop
 80030bc:	20000d90 	.word	0x20000d90
 80030c0:	20000d80 	.word	0x20000d80
 80030c4:	44f96000 	.word	0x44f96000
 80030c8:	20000d84 	.word	0x20000d84
 80030cc:	20000d8c 	.word	0x20000d8c
 80030d0:	20000d88 	.word	0x20000d88
 80030d4:	40010800 	.word	0x40010800
 80030d8:	20000d7c 	.word	0x20000d7c
 80030dc:	00000000 	.word	0x00000000

080030e0 <_GLOBAL__sub_I_encoder>:
}
 80030e0:	b508      	push	{r3, lr}
volatile Encoder_canStruct* encoder = can_getEncoder(); //Pointer to motor encoder feedback
 80030e2:	f000 f965 	bl	80033b0 <_Z14can_getEncoderv>
 80030e6:	4903      	ldr	r1, [pc, #12]	; (80030f4 <_GLOBAL__sub_I_encoder+0x14>)
float gripper::initial_angle = (encoder)->radian_angle;
 80030e8:	6902      	ldr	r2, [r0, #16]
 80030ea:	4b03      	ldr	r3, [pc, #12]	; (80030f8 <_GLOBAL__sub_I_encoder+0x18>)
volatile Encoder_canStruct* encoder = can_getEncoder(); //Pointer to motor encoder feedback
 80030ec:	6008      	str	r0, [r1, #0]
float gripper::initial_angle = (encoder)->radian_angle;
 80030ee:	601a      	str	r2, [r3, #0]
}
 80030f0:	bd08      	pop	{r3, pc}
 80030f2:	bf00      	nop
 80030f4:	20000d90 	.word	0x20000d90
 80030f8:	20000d80 	.word	0x20000d80
 80030fc:	00000000 	.word	0x00000000

08003100 <_ZL16uart_dbus_threadPv>:

#define  DBUS_INIT_WAIT_TIME_MS      4U
#define  DBUS_WAIT_TIME_MS         100U
static THD_WORKING_AREA(uart_dbus_thread_wa, 512);
static THD_FUNCTION(uart_dbus_thread, p)
{
 8003100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.current->name = name;
 8003104:	4e2f      	ldr	r6, [pc, #188]	; (80031c4 <_ZL16uart_dbus_threadPv+0xc4>)
 8003106:	4a30      	ldr	r2, [pc, #192]	; (80031c8 <_ZL16uart_dbus_threadPv+0xc8>)
 8003108:	69b3      	ldr	r3, [r6, #24]
    systime_t timeout = TIME_MS2I(DBUS_INIT_WAIT_TIME_MS);
    uint32_t count = 0;

    while(!chThdShouldTerminateX())
    {
        uartStopReceive(UART_DBUS);
 800310a:	4d30      	ldr	r5, [pc, #192]	; (80031cc <_ZL16uart_dbus_threadPv+0xcc>)
 800310c:	619a      	str	r2, [r3, #24]
        uartStartReceive(UART_DBUS, DBUS_BUFFER_SIZE, rxbuf);
 800310e:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 80031d4 <_ZL16uart_dbus_threadPv+0xd4>

        chSysLock();
        chThdSuspendTimeoutS(&uart_dbus_thread_handler, TIME_INFINITE);
 8003112:	4f2f      	ldr	r7, [pc, #188]	; (80031d0 <_ZL16uart_dbus_threadPv+0xd0>)
 8003114:	e002      	b.n	800311c <_ZL16uart_dbus_threadPv+0x1c>
        if(rxmsg == MSG_OK)
        {
            if(!rc_state)
            {
                timeout = TIME_MS2I(DBUS_WAIT_TIME_MS);
                rc_state = RC_UNLOCKED;
 8003116:	2203      	movs	r2, #3
 8003118:	701a      	strb	r2, [r3, #0]
 800311a:	69b3      	ldr	r3, [r6, #24]
    while(!chThdShouldTerminateX())
 800311c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003120:	f013 0404 	ands.w	r4, r3, #4
 8003124:	d14b      	bne.n	80031be <_ZL16uart_dbus_threadPv+0xbe>
        uartStopReceive(UART_DBUS);
 8003126:	4628      	mov	r0, r5
 8003128:	f7fe f902 	bl	8001330 <uartStopReceive>
        uartStartReceive(UART_DBUS, DBUS_BUFFER_SIZE, rxbuf);
 800312c:	4a29      	ldr	r2, [pc, #164]	; (80031d4 <_ZL16uart_dbus_threadPv+0xd4>)
 800312e:	2112      	movs	r1, #18
 8003130:	4628      	mov	r0, r5
 8003132:	f7fe f8ed 	bl	8001310 <uartStartReceive>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003136:	f04f 0920 	mov.w	r9, #32
 800313a:	f389 8811 	msr	BASEPRI, r9
        chThdSuspendTimeoutS(&uart_dbus_thread_handler, TIME_INFINITE);
 800313e:	f04f 31ff 	mov.w	r1, #4294967295
 8003142:	4638      	mov	r0, r7
 8003144:	f7ff fb54 	bl	80027f0 <chThdSuspendTimeoutS>
 8003148:	f384 8811 	msr	BASEPRI, r4
            if(!rc_state)
 800314c:	4b22      	ldr	r3, [pc, #136]	; (80031d8 <_ZL16uart_dbus_threadPv+0xd8>)
 800314e:	781a      	ldrb	r2, [r3, #0]
 8003150:	2a00      	cmp	r2, #0
 8003152:	d0e0      	beq.n	8003116 <_ZL16uart_dbus_threadPv+0x16>
 8003154:	f389 8811 	msr	BASEPRI, r9
	RC_Ctl.channel1 = ((rxbuf[1]>>3) | (rxbuf[2]<<5)) & 0x07FF;
 8003158:	f898 1002 	ldrb.w	r1, [r8, #2]
	RC_Ctl.channel2 = ((rxbuf[2]>>6) | (rxbuf[3]<<2) | ((uint32_t)rxbuf[4]	<<10)) & 0x07FF;
 800315c:	f898 0003 	ldrb.w	r0, [r8, #3]
 8003160:	ea4f 1ca1 	mov.w	ip, r1, asr #6
	RC_Ctl.channel3 = ((rxbuf[4]>>1) | (rxbuf[5]<<7)) & 0x07FF;
 8003164:	f898 3005 	ldrb.w	r3, [r8, #5]
	RC_Ctl.channel0 = ((rxbuf[0]) | (rxbuf[1]<<8)) & 0x07FF;
 8003168:	f898 2001 	ldrb.w	r2, [r8, #1]
	RC_Ctl.channel2 = ((rxbuf[2]>>6) | (rxbuf[3]<<2) | ((uint32_t)rxbuf[4]	<<10)) & 0x07FF;
 800316c:	f898 e004 	ldrb.w	lr, [r8, #4]
 8003170:	ea4c 0c80 	orr.w	ip, ip, r0, lsl #2
	RC_Ctl.channel0 = ((rxbuf[0]) | (rxbuf[1]<<8)) & 0x07FF;
 8003174:	f898 0000 	ldrb.w	r0, [r8]
	RC_Ctl.channel1 = ((rxbuf[1]>>3) | (rxbuf[2]<<5)) & 0x07FF;
 8003178:	0149      	lsls	r1, r1, #5
	RC_Ctl.channel0 = ((rxbuf[0]) | (rxbuf[1]<<8)) & 0x07FF;
 800317a:	4c18      	ldr	r4, [pc, #96]	; (80031dc <_ZL16uart_dbus_threadPv+0xdc>)
	RC_Ctl.channel2 = ((rxbuf[2]>>6) | (rxbuf[3]<<2) | ((uint32_t)rxbuf[4]	<<10)) & 0x07FF;
 800317c:	ea4c 2c8e 	orr.w	ip, ip, lr, lsl #10
	RC_Ctl.channel1 = ((rxbuf[1]>>3) | (rxbuf[2]<<5)) & 0x07FF;
 8003180:	ea41 01d2 	orr.w	r1, r1, r2, lsr #3
	RC_Ctl.channel0 = ((rxbuf[0]) | (rxbuf[1]<<8)) & 0x07FF;
 8003184:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
	RC_Ctl.channel3 = ((rxbuf[4]>>1) | (rxbuf[5]<<7)) & 0x07FF;
 8003188:	01da      	lsls	r2, r3, #7
 800318a:	ea42 025e 	orr.w	r2, r2, lr, lsr #1
	RC_Ctl.channel2 = ((rxbuf[2]>>6) | (rxbuf[3]<<2) | ((uint32_t)rxbuf[4]	<<10)) & 0x07FF;
 800318e:	f3cc 0c0a 	ubfx	ip, ip, #0, #11
	RC_Ctl.channel3 = ((rxbuf[4]>>1) | (rxbuf[5]<<7)) & 0x07FF;
 8003192:	f3c2 020a 	ubfx	r2, r2, #0, #11
	RC_Ctl.channel1 = ((rxbuf[1]>>3) | (rxbuf[2]<<5)) & 0x07FF;
 8003196:	f3c1 010a 	ubfx	r1, r1, #0, #11
	RC_Ctl.channel0 = ((rxbuf[0]) | (rxbuf[1]<<8)) & 0x07FF;
 800319a:	f3c0 000a 	ubfx	r0, r0, #0, #11
	RC_Ctl.channel2 = ((rxbuf[2]>>6) | (rxbuf[3]<<2) | ((uint32_t)rxbuf[4]	<<10)) & 0x07FF;
 800319e:	f8a4 c004 	strh.w	ip, [r4, #4]
	RC_Ctl.s1 = ((rxbuf[5] >> 4)& 0x000C) >> 2;
 80031a2:	ea4f 1c93 	mov.w	ip, r3, lsr #6
	RC_Ctl.s2 = ((rxbuf[5] >> 4)& 0x0003);
 80031a6:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80031aa:	7263      	strb	r3, [r4, #9]
	RC_Ctl.channel3 = ((rxbuf[4]>>1) | (rxbuf[5]<<7)) & 0x07FF;
 80031ac:	80e2      	strh	r2, [r4, #6]
	RC_Ctl.channel1 = ((rxbuf[1]>>3) | (rxbuf[2]<<5)) & 0x07FF;
 80031ae:	8061      	strh	r1, [r4, #2]
	RC_Ctl.channel0 = ((rxbuf[0]) | (rxbuf[1]<<8)) & 0x07FF;
 80031b0:	8020      	strh	r0, [r4, #0]
	RC_Ctl.s1 = ((rxbuf[5] >> 4)& 0x000C) >> 2;
 80031b2:	f884 c008 	strb.w	ip, [r4, #8]
 80031b6:	2300      	movs	r3, #0
 80031b8:	f383 8811 	msr	BASEPRI, r3
 80031bc:	e7ad      	b.n	800311a <_ZL16uart_dbus_threadPv+0x1a>
            rc_state = RC_UNCONNECTED;
            RC_reset();
            timeout = TIME_MS2I(DBUS_INIT_WAIT_TIME_MS);
        }
    }
}
 80031be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031c2:	bf00      	nop
 80031c4:	20000998 	.word	0x20000998
 80031c8:	080036bc 	.word	0x080036bc
 80031cc:	200008a0 	.word	0x200008a0
 80031d0:	20001060 	.word	0x20001060
 80031d4:	20001064 	.word	0x20001064
 80031d8:	20001082 	.word	0x20001082
 80031dc:	20001078 	.word	0x20001078

080031e0 <_ZL5rxendP10UARTDriver>:
{
 80031e0:	b508      	push	{r3, lr}
 80031e2:	2320      	movs	r3, #32
 80031e4:	f383 8811 	msr	BASEPRI, r3
    chThdResumeI(&uart_dbus_thread_handler, MSG_OK);
 80031e8:	2100      	movs	r1, #0
 80031ea:	4803      	ldr	r0, [pc, #12]	; (80031f8 <_ZL5rxendP10UARTDriver+0x18>)
 80031ec:	f7ff fb10 	bl	8002810 <chThdResumeI>
 80031f0:	2300      	movs	r3, #0
 80031f2:	f383 8811 	msr	BASEPRI, r3
}
 80031f6:	bd08      	pop	{r3, pc}
 80031f8:	20001060 	.word	0x20001060
 80031fc:	00000000 	.word	0x00000000

08003200 <_Z6RC_getv>:
}
 8003200:	4800      	ldr	r0, [pc, #0]	; (8003204 <_Z6RC_getv+0x4>)
 8003202:	4770      	bx	lr
 8003204:	20001078 	.word	0x20001078
	...

08003210 <_Z7RC_initv>:

/**
 * @brief   Initialize the RC receiver
 */
void RC_init(void)
{
 8003210:	b530      	push	{r4, r5, lr}
    RC_Ctl.channel0 = 1024;
 8003212:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
    RC_Ctl.channel3 = 1024;
 8003216:	2400      	movs	r4, #0
    RC_Ctl.channel0 = 1024;
 8003218:	4b0b      	ldr	r3, [pc, #44]	; (8003248 <_Z7RC_initv+0x38>)
    RC_reset();

    uartStart(UART_DBUS, &uart_cfg);
 800321a:	4d0c      	ldr	r5, [pc, #48]	; (800324c <_Z7RC_initv+0x3c>)
{
 800321c:	b083      	sub	sp, #12
    RC_Ctl.channel1 = 1024;
 800321e:	e9c3 2200 	strd	r2, r2, [r3]
    RC_Ctl.channel3 = 1024;
 8003222:	811c      	strh	r4, [r3, #8]
    uartStart(UART_DBUS, &uart_cfg);
 8003224:	4628      	mov	r0, r5
 8003226:	490a      	ldr	r1, [pc, #40]	; (8003250 <_Z7RC_initv+0x40>)
 8003228:	f7fe f862 	bl	80012f0 <uartStart>
    dmaStreamRelease(*UART_DBUS.dmatx);
 800322c:	6968      	ldr	r0, [r5, #20]
 800322e:	f7fe fd3f 	bl	8001cb0 <dmaStreamRelease>

    chThdCreateStatic(uart_dbus_thread_wa, sizeof(uart_dbus_thread_wa),
 8003232:	9400      	str	r4, [sp, #0]
 8003234:	4b07      	ldr	r3, [pc, #28]	; (8003254 <_Z7RC_initv+0x44>)
 8003236:	2287      	movs	r2, #135	; 0x87
 8003238:	f44f 7132 	mov.w	r1, #712	; 0x2c8
 800323c:	4806      	ldr	r0, [pc, #24]	; (8003258 <_Z7RC_initv+0x48>)
 800323e:	f7ff fa57 	bl	80026f0 <chThdCreateStatic>
                    NORMALPRIO + 7,
                    uart_dbus_thread, NULL);
}
 8003242:	b003      	add	sp, #12
 8003244:	bd30      	pop	{r4, r5, pc}
 8003246:	bf00      	nop
 8003248:	20001078 	.word	0x20001078
 800324c:	200008a0 	.word	0x200008a0
 8003250:	2000080c 	.word	0x2000080c
 8003254:	08003101 	.word	0x08003101
 8003258:	20000d98 	.word	0x20000d98
 800325c:	00000000 	.word	0x00000000

08003260 <_ZL18can_processEncoderPV17Encoder_canStructPK10CANRxFrame>:

#define CAN_ENCODER_RADIAN_RATIO    7.669904e-4f    // 2*M_PI / 0x2000
static void can_processEncoder
  (volatile Encoder_canStruct* cm, const CANRxFrame* const rxmsg)
{
  uint16_t prev_angle = cm->angle_rotor_raw;
 8003260:	8802      	ldrh	r2, [r0, #0]
{
 8003262:	b510      	push	{r4, lr}
  uint16_t prev_angle = cm->angle_rotor_raw;
 8003264:	b292      	uxth	r2, r2
{
 8003266:	4604      	mov	r4, r0
 8003268:	2320      	movs	r3, #32
 800326a:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  cm->updated = true;
 800326e:	2301      	movs	r3, #1
 8003270:	7503      	strb	r3, [r0, #20]
  cm->angle_rotor_raw = (uint16_t)(rxmsg->data8[0]) << 8 | rxmsg->data8[1];
 8003272:	7c08      	ldrb	r0, [r1, #16]
 8003274:	7c4b      	ldrb	r3, [r1, #17]
 8003276:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800327a:	8023      	strh	r3, [r4, #0]
  cm->speed_rpm       = (int16_t)(rxmsg->data8[2]) << 8 | rxmsg->data8[3];
 800327c:	7c88      	ldrb	r0, [r1, #18]
 800327e:	7ccb      	ldrb	r3, [r1, #19]
 8003280:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8003284:	b21b      	sxth	r3, r3
 8003286:	8063      	strh	r3, [r4, #2]
  cm->current_raw     = (int16_t)(rxmsg->data8[4]) << 8 | rxmsg->data8[5];
 8003288:	7d08      	ldrb	r0, [r1, #20]
 800328a:	7d4b      	ldrb	r3, [r1, #21]
 800328c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8003290:	b21b      	sxth	r3, r3
 8003292:	80a3      	strh	r3, [r4, #4]
  cm->temperature     = (uint8_t)rxmsg->data8[6];
 8003294:	7d8b      	ldrb	r3, [r1, #22]
 8003296:	71a3      	strb	r3, [r4, #6]

  if      (cm->angle_rotor_raw - prev_angle >  CAN_ENCODER_RANGE / 2) cm->round_count--;
 8003298:	8823      	ldrh	r3, [r4, #0]
 800329a:	1a9b      	subs	r3, r3, r2
 800329c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032a0:	dc17      	bgt.n	80032d2 <_ZL18can_processEncoderPV17Encoder_canStructPK10CANRxFrame+0x72>
  else if (cm->angle_rotor_raw - prev_angle < -CAN_ENCODER_RANGE / 2) cm->round_count++;
 80032a2:	8823      	ldrh	r3, [r4, #0]
 80032a4:	1a9a      	subs	r2, r3, r2
 80032a6:	f512 5f80 	cmn.w	r2, #4096	; 0x1000
 80032aa:	da02      	bge.n	80032b2 <_ZL18can_processEncoderPV17Encoder_canStructPK10CANRxFrame+0x52>
 80032ac:	68a3      	ldr	r3, [r4, #8]
 80032ae:	3301      	adds	r3, #1
 80032b0:	60a3      	str	r3, [r4, #8]

  cm->total_ecd = cm->round_count * CAN_ENCODER_RANGE + cm->angle_rotor_raw;
 80032b2:	68a2      	ldr	r2, [r4, #8]
 80032b4:	8823      	ldrh	r3, [r4, #0]
 80032b6:	eb03 3342 	add.w	r3, r3, r2, lsl #13
 80032ba:	60e3      	str	r3, [r4, #12]
  cm->radian_angle = cm->total_ecd * CAN_ENCODER_RADIAN_RATIO;
 80032bc:	68e0      	ldr	r0, [r4, #12]
 80032be:	f7fd fcb3 	bl	8000c28 <__aeabi_i2f>
 80032c2:	4906      	ldr	r1, [pc, #24]	; (80032dc <_ZL18can_processEncoderPV17Encoder_canStructPK10CANRxFrame+0x7c>)
 80032c4:	f7fd fd04 	bl	8000cd0 <__aeabi_fmul>
 80032c8:	2300      	movs	r3, #0
 80032ca:	6120      	str	r0, [r4, #16]
 80032cc:	f383 8811 	msr	BASEPRI, r3

  chSysUnlock();
}
 80032d0:	bd10      	pop	{r4, pc}
  if      (cm->angle_rotor_raw - prev_angle >  CAN_ENCODER_RANGE / 2) cm->round_count--;
 80032d2:	68a3      	ldr	r3, [r4, #8]
 80032d4:	3b01      	subs	r3, #1
 80032d6:	60a3      	str	r3, [r4, #8]
 80032d8:	e7eb      	b.n	80032b2 <_ZL18can_processEncoderPV17Encoder_canStructPK10CANRxFrame+0x52>
 80032da:	bf00      	nop
 80032dc:	3a490fdb 	.word	0x3a490fdb

080032e0 <_ZL6can_rxPv>:

/*
 * Receiver thread.
 */
static THD_WORKING_AREA(can_rx1_wa, 256);
static THD_FUNCTION(can_rx, p) {
 80032e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80032e4:	4d2a      	ldr	r5, [pc, #168]	; (8003390 <_ZL6can_rxPv+0xb0>)
 80032e6:	4a2b      	ldr	r2, [pc, #172]	; (8003394 <_ZL6can_rxPv+0xb4>)
 80032e8:	69ab      	ldr	r3, [r5, #24]
 80032ea:	b08d      	sub	sp, #52	; 0x34
  event_listener_t el;
  CANRxFrame rxmsg;

  (void)p;
  chRegSetThreadName("can receiver");
  chEvtRegister(&canp->rxfull_event, &el, 0);
 80032ec:	f100 0918 	add.w	r9, r0, #24
 80032f0:	619a      	str	r2, [r3, #24]
static THD_FUNCTION(can_rx, p) {
 80032f2:	4604      	mov	r4, r0
 */
static inline void chEvtRegisterMask(event_source_t *esp,
                                     event_listener_t *elp,
                                     eventmask_t events) {

  chEvtRegisterMaskWithFlags(esp, elp, events, (eventflags_t)-1);
 80032f4:	a901      	add	r1, sp, #4
 80032f6:	4648      	mov	r0, r9
 80032f8:	f04f 33ff 	mov.w	r3, #4294967295
 80032fc:	2201      	movs	r2, #1
 80032fe:	f7ff facf 	bl	80028a0 <chEvtRegisterMaskWithFlags>
          can_processEncoder(&_encoder[4], rxmsg);
 8003302:	4e25      	ldr	r6, [pc, #148]	; (8003398 <_ZL6can_rxPv+0xb8>)
            can_processEncoder(&_encoder[BR_WHEEL], rxmsg);
 8003304:	f1a6 0830 	sub.w	r8, r6, #48	; 0x30
            can_processEncoder(&_encoder[BL_WHEEL], rxmsg);
 8003308:	f1a6 0718 	sub.w	r7, r6, #24
  return (bool)((chThdGetSelfX()->flags & CH_FLAG_TERMINATE) != (tmode_t)0);
 800330c:	69ab      	ldr	r3, [r5, #24]
  while(!chThdShouldTerminateX())
 800330e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003312:	0759      	lsls	r1, r3, #29
 8003314:	d435      	bmi.n	8003382 <_ZL6can_rxPv+0xa2>
  {
    if (chEvtWaitAnyTimeout(ALL_EVENTS, TIME_MS2I(100)) == 0)
 8003316:	21c8      	movs	r1, #200	; 0xc8
 8003318:	f04f 30ff 	mov.w	r0, #4294967295
 800331c:	f7ff fb20 	bl	8002960 <chEvtWaitAnyTimeout>
 8003320:	2800      	cmp	r0, #0
 8003322:	d0f3      	beq.n	800330c <_ZL6can_rxPv+0x2c>
      continue;
    while (canReceive(canp, CAN_ANY_MAILBOX,
 8003324:	2300      	movs	r3, #0
 8003326:	aa06      	add	r2, sp, #24
 8003328:	4619      	mov	r1, r3
 800332a:	4620      	mov	r0, r4
 800332c:	f7fd ffa8 	bl	8001280 <canReceiveTimeout>
                      &rxmsg, TIME_IMMEDIATE) == MSG_OK)
 8003330:	2800      	cmp	r0, #0
 8003332:	d1eb      	bne.n	800330c <_ZL6can_rxPv+0x2c>
    switch(rxmsg->SID)
 8003334:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003338:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800333c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003340:	4413      	add	r3, r2
 8003342:	2b04      	cmp	r3, #4
 8003344:	d8ee      	bhi.n	8003324 <_ZL6can_rxPv+0x44>
 8003346:	e8df f003 	tbb	[pc, r3]
 800334a:	1217      	.short	0x1217
 800334c:	080d      	.short	0x080d
 800334e:	03          	.byte	0x03
 800334f:	00          	.byte	0x00
          can_processEncoder(&_encoder[4], rxmsg);
 8003350:	a906      	add	r1, sp, #24
 8003352:	4630      	mov	r0, r6
 8003354:	f7ff ff84 	bl	8003260 <_ZL18can_processEncoderPV17Encoder_canStructPK10CANRxFrame>
 8003358:	e7e4      	b.n	8003324 <_ZL6can_rxPv+0x44>
            can_processEncoder(&_encoder[BL_WHEEL], rxmsg);
 800335a:	a906      	add	r1, sp, #24
 800335c:	4638      	mov	r0, r7
 800335e:	f7ff ff7f 	bl	8003260 <_ZL18can_processEncoderPV17Encoder_canStructPK10CANRxFrame>
 8003362:	e7df      	b.n	8003324 <_ZL6can_rxPv+0x44>
            can_processEncoder(&_encoder[BR_WHEEL], rxmsg);
 8003364:	a906      	add	r1, sp, #24
 8003366:	4640      	mov	r0, r8
 8003368:	f7ff ff7a 	bl	8003260 <_ZL18can_processEncoderPV17Encoder_canStructPK10CANRxFrame>
 800336c:	e7da      	b.n	8003324 <_ZL6can_rxPv+0x44>
            can_processEncoder(&_encoder[FR_WHEEL], rxmsg);
 800336e:	a906      	add	r1, sp, #24
 8003370:	480a      	ldr	r0, [pc, #40]	; (800339c <_ZL6can_rxPv+0xbc>)
 8003372:	f7ff ff75 	bl	8003260 <_ZL18can_processEncoderPV17Encoder_canStructPK10CANRxFrame>
 8003376:	e7d5      	b.n	8003324 <_ZL6can_rxPv+0x44>
            can_processEncoder(&_encoder[FL_WHEEL], rxmsg);
 8003378:	a906      	add	r1, sp, #24
 800337a:	4809      	ldr	r0, [pc, #36]	; (80033a0 <_ZL6can_rxPv+0xc0>)
 800337c:	f7ff ff70 	bl	8003260 <_ZL18can_processEncoderPV17Encoder_canStructPK10CANRxFrame>
 8003380:	e7d0      	b.n	8003324 <_ZL6can_rxPv+0x44>
    {
      can_processEncoderMessage(&rxmsg);
    }
  }
  chEvtUnregister(&canp->rxfull_event, &el);
 8003382:	a901      	add	r1, sp, #4
 8003384:	4648      	mov	r0, r9
 8003386:	f7ff faa3 	bl	80028d0 <chEvtUnregister>
}
 800338a:	b00d      	add	sp, #52	; 0x34
 800338c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003390:	20000998 	.word	0x20000998
 8003394:	080036d0 	.word	0x080036d0
 8003398:	200012b0 	.word	0x200012b0
 800339c:	20001268 	.word	0x20001268
 80033a0:	20001250 	.word	0x20001250
	...

080033b0 <_Z14can_getEncoderv>:
}
 80033b0:	4800      	ldr	r0, [pc, #0]	; (80033b4 <_Z14can_getEncoderv+0x4>)
 80033b2:	4770      	bx	lr
 80033b4:	20001250 	.word	0x20001250
	...

080033c0 <_Z19can_motorSetCurrenttssss>:
  const uint16_t EID,
  const int16_t cm1_iq,
  const int16_t cm2_iq,
  const int16_t cm3_iq,
  const int16_t cm4_iq)
{
 80033c0:	b570      	push	{r4, r5, r6, lr}
    CANTxFrame txmsg;

    txmsg.IDE = CAN_IDE_STD;
    txmsg.EID = EID;
    txmsg.RTR = CAN_RTR_DATA;
    txmsg.DLC = 0x08;
 80033c2:	2608      	movs	r6, #8
{
 80033c4:	b084      	sub	sp, #16
    txmsg.IDE = CAN_IDE_STD;
 80033c6:	f89d 4000 	ldrb.w	r4, [sp]
    txmsg.EID = EID;
 80033ca:	9d01      	ldr	r5, [sp, #4]
    txmsg.DLC = 0x08;
 80033cc:	f004 04cf 	and.w	r4, r4, #207	; 0xcf
 80033d0:	f366 0403 	bfi	r4, r6, #0, #4
    txmsg.EID = EID;
 80033d4:	f360 051c 	bfi	r5, r0, #0, #29
    txmsg.DLC = 0x08;
 80033d8:	f88d 4000 	strb.w	r4, [sp]
    txmsg.EID = EID;
 80033dc:	9501      	str	r5, [sp, #4]
{
 80033de:	f9bd 0020 	ldrsh.w	r0, [sp, #32]
 80033e2:	2420      	movs	r4, #32
 80033e4:	f384 8811 	msr	BASEPRI, r4

    chSysLock();

    //TODO arange data bytes for motor current control
    txmsg.data8[0] = (uint8_t)(cm1_iq >> 8);
 80033e8:	fa41 f606 	asr.w	r6, r1, r6
    txmsg.data8[1] = (uint8_t)cm1_iq;

    txmsg.data8[2] = (uint8_t)(cm2_iq >> 8);
 80033ec:	1215      	asrs	r5, r2, #8
    txmsg.data8[3] = (uint8_t)cm2_iq;

    txmsg.data8[4] = (uint8_t)(cm3_iq >> 8);
 80033ee:	121c      	asrs	r4, r3, #8
    txmsg.data8[1] = (uint8_t)cm1_iq;
 80033f0:	f88d 1009 	strb.w	r1, [sp, #9]
    txmsg.data8[5] = (uint8_t)cm3_iq;

    txmsg.data8[6] = (uint8_t)(cm4_iq >> 8);
 80033f4:	1201      	asrs	r1, r0, #8
 80033f6:	f88d 100e 	strb.w	r1, [sp, #14]
    txmsg.data8[0] = (uint8_t)(cm1_iq >> 8);
 80033fa:	f88d 6008 	strb.w	r6, [sp, #8]
    txmsg.data8[3] = (uint8_t)cm2_iq;
 80033fe:	f88d 200b 	strb.w	r2, [sp, #11]
    txmsg.data8[2] = (uint8_t)(cm2_iq >> 8);
 8003402:	f88d 500a 	strb.w	r5, [sp, #10]
    txmsg.data8[5] = (uint8_t)cm3_iq;
 8003406:	f88d 300d 	strb.w	r3, [sp, #13]
    txmsg.data8[4] = (uint8_t)(cm3_iq >> 8);
 800340a:	f88d 400c 	strb.w	r4, [sp, #12]
    txmsg.data8[7] = (uint8_t)cm4_iq;
 800340e:	f88d 000f 	strb.w	r0, [sp, #15]
 8003412:	2100      	movs	r1, #0
 8003414:	f381 8811 	msr	BASEPRI, r1

    chSysUnlock();

    canTransmit(&CAND1, CAN_ANY_MAILBOX, &txmsg, TIME_MS2I(100));
 8003418:	23c8      	movs	r3, #200	; 0xc8
 800341a:	466a      	mov	r2, sp
 800341c:	4802      	ldr	r0, [pc, #8]	; (8003428 <_Z19can_motorSetCurrenttssss+0x68>)
 800341e:	f7fd ff07 	bl	8001230 <canTransmitTimeout>
}
 8003422:	b004      	add	sp, #16
 8003424:	bd70      	pop	{r4, r5, r6, pc}
 8003426:	bf00      	nop
 8003428:	20000830 	.word	0x20000830
 800342c:	00000000 	.word	0x00000000

08003430 <_Z15can_processInitv>:


void can_processInit(void)
{
 8003430:	b570      	push	{r4, r5, r6, lr}
  memset((void *)_encoder, 0, sizeof(Encoder_canStruct)*CHASSIS_MOTOR_NUM);
 8003432:	2290      	movs	r2, #144	; 0x90
 8003434:	2100      	movs	r1, #0
{
 8003436:	b082      	sub	sp, #8
  memset((void *)_encoder, 0, sizeof(Encoder_canStruct)*CHASSIS_MOTOR_NUM);
 8003438:	4817      	ldr	r0, [pc, #92]	; (8003498 <_Z15can_processInitv+0x68>)
 800343a:	f000 f839 	bl	80034b0 <memset>
 800343e:	2200      	movs	r2, #0
 8003440:	4d16      	ldr	r5, [pc, #88]	; (800349c <_Z15can_processInitv+0x6c>)
  {
    canfilter[i].filter = i;
    canfilter[i].mode = 0; //CAN_FilterMode_IdMask
    canfilter[i].scale = 1; //CAN_FilterScale_32bit
    canfilter[i].assignment = 0;
    canfilter[i].register1 = 0;
 8003442:	4616      	mov	r6, r2
 8003444:	4629      	mov	r1, r5
    canfilter[i].filter = i;
 8003446:	eb02 0442 	add.w	r4, r2, r2, lsl #1
 800344a:	eb05 0084 	add.w	r0, r5, r4, lsl #2
    canfilter[i].mode = 0; //CAN_FilterMode_IdMask
 800344e:	7883      	ldrb	r3, [r0, #2]
    canfilter[i].filter = i;
 8003450:	f825 2024 	strh.w	r2, [r5, r4, lsl #2]
    canfilter[i].scale = 1; //CAN_FilterScale_32bit
 8003454:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    canfilter[i].assignment = 0;
 8003458:	f043 0302 	orr.w	r3, r3, #2
 800345c:	3201      	adds	r2, #1
 800345e:	f36f 0382 	bfc	r3, #2, #1
  for (i = 0; i < CAN_FILTER_NUM; i++)
 8003462:	2a1c      	cmp	r2, #28
    canfilter[i].assignment = 0;
 8003464:	7083      	strb	r3, [r0, #2]
    canfilter[i].register2 = 0;
 8003466:	e9c1 6601 	strd	r6, r6, [r1, #4]
 800346a:	f101 010c 	add.w	r1, r1, #12
  for (i = 0; i < CAN_FILTER_NUM; i++)
 800346e:	d1ea      	bne.n	8003446 <_Z15can_processInitv+0x16>
  }
  canSTM32SetFilters(&CAND1, 14, CAN_FILTER_NUM, canfilter);
 8003470:	4c0b      	ldr	r4, [pc, #44]	; (80034a0 <_Z15can_processInitv+0x70>)
 8003472:	4b0a      	ldr	r3, [pc, #40]	; (800349c <_Z15can_processInitv+0x6c>)
 8003474:	4620      	mov	r0, r4
 8003476:	210e      	movs	r1, #14
 8003478:	f7fe fab2 	bl	80019e0 <canSTM32SetFilters>

  canStart(&CAND1, &cancfg);
 800347c:	4620      	mov	r0, r4
 800347e:	4909      	ldr	r1, [pc, #36]	; (80034a4 <_Z15can_processInitv+0x74>)
 8003480:	f7fd fec6 	bl	8001210 <canStart>
  /*
   * Starting the transmitter and receiver threads.
   */
  chThdCreateStatic(can_rx1_wa, sizeof(can_rx1_wa), NORMALPRIO + 7,
 8003484:	9400      	str	r4, [sp, #0]
 8003486:	4b08      	ldr	r3, [pc, #32]	; (80034a8 <_Z15can_processInitv+0x78>)
 8003488:	2287      	movs	r2, #135	; 0x87
 800348a:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
 800348e:	4807      	ldr	r0, [pc, #28]	; (80034ac <_Z15can_processInitv+0x7c>)
 8003490:	f7ff f92e 	bl	80026f0 <chThdCreateStatic>
                    can_rx, (void *)&CAND1);
}
 8003494:	b002      	add	sp, #8
 8003496:	bd70      	pop	{r4, r5, r6, pc}
 8003498:	20001250 	.word	0x20001250
 800349c:	200012e0 	.word	0x200012e0
 80034a0:	20000830 	.word	0x20000830
 80034a4:	080036e0 	.word	0x080036e0
 80034a8:	080032e1 	.word	0x080032e1
 80034ac:	20001088 	.word	0x20001088

080034b0 <memset>:
 80034b0:	b4f0      	push	{r4, r5, r6, r7}
 80034b2:	0786      	lsls	r6, r0, #30
 80034b4:	d043      	beq.n	800353e <memset+0x8e>
 80034b6:	1e54      	subs	r4, r2, #1
 80034b8:	2a00      	cmp	r2, #0
 80034ba:	d03e      	beq.n	800353a <memset+0x8a>
 80034bc:	b2ca      	uxtb	r2, r1
 80034be:	4603      	mov	r3, r0
 80034c0:	e002      	b.n	80034c8 <memset+0x18>
 80034c2:	f114 34ff 	adds.w	r4, r4, #4294967295
 80034c6:	d338      	bcc.n	800353a <memset+0x8a>
 80034c8:	f803 2b01 	strb.w	r2, [r3], #1
 80034cc:	079d      	lsls	r5, r3, #30
 80034ce:	d1f8      	bne.n	80034c2 <memset+0x12>
 80034d0:	2c03      	cmp	r4, #3
 80034d2:	d92b      	bls.n	800352c <memset+0x7c>
 80034d4:	b2cd      	uxtb	r5, r1
 80034d6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80034da:	2c0f      	cmp	r4, #15
 80034dc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80034e0:	d916      	bls.n	8003510 <memset+0x60>
 80034e2:	f1a4 0710 	sub.w	r7, r4, #16
 80034e6:	093f      	lsrs	r7, r7, #4
 80034e8:	f103 0620 	add.w	r6, r3, #32
 80034ec:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 80034f0:	f103 0210 	add.w	r2, r3, #16
 80034f4:	e942 5504 	strd	r5, r5, [r2, #-16]
 80034f8:	e942 5502 	strd	r5, r5, [r2, #-8]
 80034fc:	3210      	adds	r2, #16
 80034fe:	42b2      	cmp	r2, r6
 8003500:	d1f8      	bne.n	80034f4 <memset+0x44>
 8003502:	f004 040f 	and.w	r4, r4, #15
 8003506:	3701      	adds	r7, #1
 8003508:	2c03      	cmp	r4, #3
 800350a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 800350e:	d90d      	bls.n	800352c <memset+0x7c>
 8003510:	461e      	mov	r6, r3
 8003512:	4622      	mov	r2, r4
 8003514:	3a04      	subs	r2, #4
 8003516:	2a03      	cmp	r2, #3
 8003518:	f846 5b04 	str.w	r5, [r6], #4
 800351c:	d8fa      	bhi.n	8003514 <memset+0x64>
 800351e:	1f22      	subs	r2, r4, #4
 8003520:	f022 0203 	bic.w	r2, r2, #3
 8003524:	3204      	adds	r2, #4
 8003526:	4413      	add	r3, r2
 8003528:	f004 0403 	and.w	r4, r4, #3
 800352c:	b12c      	cbz	r4, 800353a <memset+0x8a>
 800352e:	b2c9      	uxtb	r1, r1
 8003530:	441c      	add	r4, r3
 8003532:	f803 1b01 	strb.w	r1, [r3], #1
 8003536:	429c      	cmp	r4, r3
 8003538:	d1fb      	bne.n	8003532 <memset+0x82>
 800353a:	bcf0      	pop	{r4, r5, r6, r7}
 800353c:	4770      	bx	lr
 800353e:	4614      	mov	r4, r2
 8003540:	4603      	mov	r3, r0
 8003542:	e7c5      	b.n	80034d0 <memset+0x20>
