Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design UART_RX_To_7_Seg_Top.ngc ...
WARNING:NetListWriters:298 - No output is written to UART_RX_To_7_Seg_Top.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   UART_RX_Inst/Madd_r_Clock_Count_share0000_cy<5 : 2> on block
   UART_RX_To_7_Seg_Top is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file UART_RX_To_7_Seg_Top.edif ...
ngc2edif: Total memory usage is 4314812 kilobytes

