{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543268408078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543268408078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 16:40:07 2018 " "Processing started: Mon Nov 26 16:40:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543268408078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543268408078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal " "Command: quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543268408078 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543268408825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-UC_arc " "Found design unit 1: UC-UC_arc" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409394 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumPC-sumPC_arc " "Found design unit 1: sumPC-sumPC_arc" {  } { { "sumPC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sumPC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409394 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumPC " "Found entity 1: sumPC" {  } { { "sumPC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sumPC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sietes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sietes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sieteS-sieteS_arq " "Found design unit 1: sieteS-sieteS_arq" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409394 ""} { "Info" "ISGN_ENTITY_NAME" "1 sieteS " "Found entity 1: sieteS" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-sevenseg_arch " "Found design unit 1: sevenseg-sevenseg_arch" {  } { { "sevenseg.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sevenseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409410 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sevenseg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selss.vhd 0 0 " "Found 0 design units, including 0 entities, in source file selss.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro-Registro_arc " "Found design unit 1: Registro-Registro_arc" {  } { { "Registro.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Registro.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409410 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "Registro.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Registro.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registefile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registefile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registefile-arch_RegisterFile " "Found design unit 1: registefile-arch_RegisterFile" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409410 ""} { "Info" "ISGN_ENTITY_NAME" "1 registefile " "Found entity 1: registefile" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomsegmento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomsegmento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randomSegmento-random_arq " "Found design unit 1: randomSegmento-random_arq" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409426 ""} { "Info" "ISGN_ENTITY_NAME" "1 randomSegmento " "Found entity 1: randomSegmento" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCounter-PCounter_arc " "Found design unit 1: PCounter-PCounter_arc" {  } { { "PCounter.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/PCounter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409426 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCounter " "Found entity 1: PCounter" {  } { { "PCounter.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/PCounter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxSS-MuxSS_arc " "Found design unit 1: MuxSS-MuxSS_arc" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409426 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxSS " "Found entity 1: MuxSS" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux14-Mux14_arc " "Found design unit 1: Mux14-Mux14_arc" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409441 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux14 " "Found entity 1: Mux14" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux12-Mux12_arc " "Found design unit 1: Mux12-Mux12_arc" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409441 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux12 " "Found entity 1: Mux12" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mostrar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mostrar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mostrar-Behavioral " "Found design unit 1: mostrar-Behavioral" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409457 ""} { "Info" "ISGN_ENTITY_NAME" "1 mostrar " "Found entity 1: mostrar" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409457 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style memoriaram.vhd(21) " "Unrecognized synthesis attribute \"ram_style\" at memoriaram.vhd(21)" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/memoriaram.vhd" 21 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaram-mem_arc " "Found design unit 1: memoriaram-mem_arc" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/memoriaram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409457 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaram " "Found entity 1: memoriaram" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/memoriaram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-mem_arc " "Found design unit 1: memoria-mem_arc" {  } { { "memoria.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/memoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409457 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_arc " "Found design unit 1: IR-IR_arc" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409472 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfrecl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfrecl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFrec-divFrec_arc " "Found design unit 1: divFrec-divFrec_arc" {  } { { "divFrecl.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/divFrecl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409472 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFrec " "Found entity 1: divFrec" {  } { { "divFrecl.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/divFrecl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arq " "Found design unit 1: ALU-ALU_arq" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409472 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-Principal_arch " "Found design unit 1: principal-Principal_arch" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409488 ""} { "Info" "ISGN_ENTITY_NAME" "1 Principal " "Found entity 1: Principal" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268409488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268409488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Principal " "Elaborating entity \"Principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543268409890 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nclk Principal.vhd(16) " "VHDL Signal Declaration warning at Principal.vhd(16): used implicit default value for signal \"nclk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543268409890 "|Principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jump Principal.vhd(213) " "Verilog HDL or VHDL warning at Principal.vhd(213): object \"Jump\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543268409890 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addressIns Principal.vhd(220) " "VHDL Signal Declaration warning at Principal.vhd(220): used implicit default value for signal \"addressIns\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 220 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543268409890 "|Principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divFrec divFrec:newclock " "Elaborating entity \"divFrec\" for hierarchy \"divFrec:newclock\"" {  } { { "Principal.vhd" "newclock" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268409905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:memoriaIns " "Elaborating entity \"memoria\" for hierarchy \"memoria:memoriaIns\"" {  } { { "Principal.vhd" "memoriaIns" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268409905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:irP " "Elaborating entity \"IR\" for hierarchy \"IR:irP\"" {  } { { "Principal.vhd" "irP" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268409936 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[0\] IR.vhd(40) " "Inferred latch for \"const\[0\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[1\] IR.vhd(40) " "Inferred latch for \"const\[1\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[2\] IR.vhd(40) " "Inferred latch for \"const\[2\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[3\] IR.vhd(40) " "Inferred latch for \"const\[3\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[4\] IR.vhd(40) " "Inferred latch for \"const\[4\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[5\] IR.vhd(40) " "Inferred latch for \"const\[5\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[6\] IR.vhd(40) " "Inferred latch for \"const\[6\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[7\] IR.vhd(40) " "Inferred latch for \"const\[7\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[8\] IR.vhd(40) " "Inferred latch for \"const\[8\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[9\] IR.vhd(40) " "Inferred latch for \"const\[9\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[10\] IR.vhd(40) " "Inferred latch for \"const\[10\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[11\] IR.vhd(40) " "Inferred latch for \"const\[11\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[12\] IR.vhd(40) " "Inferred latch for \"const\[12\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[13\] IR.vhd(40) " "Inferred latch for \"const\[13\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[0\] IR.vhd(39) " "Inferred latch for \"rt\[0\]\" at IR.vhd(39)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[1\] IR.vhd(39) " "Inferred latch for \"rt\[1\]\" at IR.vhd(39)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[2\] IR.vhd(39) " "Inferred latch for \"rt\[2\]\" at IR.vhd(39)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[3\] IR.vhd(39) " "Inferred latch for \"rt\[3\]\" at IR.vhd(39)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[0\] IR.vhd(38) " "Inferred latch for \"rs\[0\]\" at IR.vhd(38)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[1\] IR.vhd(38) " "Inferred latch for \"rs\[1\]\" at IR.vhd(38)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[2\] IR.vhd(38) " "Inferred latch for \"rs\[2\]\" at IR.vhd(38)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[3\] IR.vhd(38) " "Inferred latch for \"rs\[3\]\" at IR.vhd(38)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] IR.vhd(37) " "Inferred latch for \"opcode\[0\]\" at IR.vhd(37)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] IR.vhd(37) " "Inferred latch for \"opcode\[1\]\" at IR.vhd(37)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] IR.vhd(37) " "Inferred latch for \"opcode\[2\]\" at IR.vhd(37)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] IR.vhd(37) " "Inferred latch for \"opcode\[3\]\" at IR.vhd(37)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409936 "|Principal|IR:irP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registefile registefile:RegisterF " "Elaborating entity \"registefile\" for hierarchy \"registefile:RegisterF\"" {  } { { "Principal.vhd" "RegisterF" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268409936 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR1 registefile.vhd(80) " "VHDL Process Statement warning at registefile.vhd(80): signal \"addrR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_0 registefile.vhd(82) " "VHDL Process Statement warning at registefile.vhd(82): signal \"REGISTER_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_1 registefile.vhd(84) " "VHDL Process Statement warning at registefile.vhd(84): signal \"REGISTER_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_2 registefile.vhd(86) " "VHDL Process Statement warning at registefile.vhd(86): signal \"REGISTER_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_3 registefile.vhd(88) " "VHDL Process Statement warning at registefile.vhd(88): signal \"REGISTER_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_4 registefile.vhd(90) " "VHDL Process Statement warning at registefile.vhd(90): signal \"REGISTER_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_5 registefile.vhd(92) " "VHDL Process Statement warning at registefile.vhd(92): signal \"REGISTER_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_6 registefile.vhd(94) " "VHDL Process Statement warning at registefile.vhd(94): signal \"REGISTER_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_7 registefile.vhd(96) " "VHDL Process Statement warning at registefile.vhd(96): signal \"REGISTER_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_8 registefile.vhd(98) " "VHDL Process Statement warning at registefile.vhd(98): signal \"REGISTER_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_9 registefile.vhd(100) " "VHDL Process Statement warning at registefile.vhd(100): signal \"REGISTER_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_10 registefile.vhd(102) " "VHDL Process Statement warning at registefile.vhd(102): signal \"REGISTER_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_11 registefile.vhd(104) " "VHDL Process Statement warning at registefile.vhd(104): signal \"REGISTER_11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_12 registefile.vhd(106) " "VHDL Process Statement warning at registefile.vhd(106): signal \"REGISTER_12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_13 registefile.vhd(108) " "VHDL Process Statement warning at registefile.vhd(108): signal \"REGISTER_13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_14 registefile.vhd(110) " "VHDL Process Statement warning at registefile.vhd(110): signal \"REGISTER_14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_15 registefile.vhd(112) " "VHDL Process Statement warning at registefile.vhd(112): signal \"REGISTER_15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR2 registefile.vhd(114) " "VHDL Process Statement warning at registefile.vhd(114): signal \"addrR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_0 registefile.vhd(116) " "VHDL Process Statement warning at registefile.vhd(116): signal \"REGISTER_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_1 registefile.vhd(118) " "VHDL Process Statement warning at registefile.vhd(118): signal \"REGISTER_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_2 registefile.vhd(120) " "VHDL Process Statement warning at registefile.vhd(120): signal \"REGISTER_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_3 registefile.vhd(122) " "VHDL Process Statement warning at registefile.vhd(122): signal \"REGISTER_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_4 registefile.vhd(124) " "VHDL Process Statement warning at registefile.vhd(124): signal \"REGISTER_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_5 registefile.vhd(126) " "VHDL Process Statement warning at registefile.vhd(126): signal \"REGISTER_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_6 registefile.vhd(128) " "VHDL Process Statement warning at registefile.vhd(128): signal \"REGISTER_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_7 registefile.vhd(130) " "VHDL Process Statement warning at registefile.vhd(130): signal \"REGISTER_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_8 registefile.vhd(132) " "VHDL Process Statement warning at registefile.vhd(132): signal \"REGISTER_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_9 registefile.vhd(134) " "VHDL Process Statement warning at registefile.vhd(134): signal \"REGISTER_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_10 registefile.vhd(136) " "VHDL Process Statement warning at registefile.vhd(136): signal \"REGISTER_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_11 registefile.vhd(138) " "VHDL Process Statement warning at registefile.vhd(138): signal \"REGISTER_11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_12 registefile.vhd(140) " "VHDL Process Statement warning at registefile.vhd(140): signal \"REGISTER_12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_13 registefile.vhd(142) " "VHDL Process Statement warning at registefile.vhd(142): signal \"REGISTER_13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_14 registefile.vhd(144) " "VHDL Process Statement warning at registefile.vhd(144): signal \"REGISTER_14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_15 registefile.vhd(146) " "VHDL Process Statement warning at registefile.vhd(146): signal \"REGISTER_15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|registefile:RegisterF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro Registro:RegistroA " "Elaborating entity \"Registro\" for hierarchy \"Registro:RegistroA\"" {  } { { "Principal.vhd" "RegistroA" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268409952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux14 Mux14:MuxA " "Elaborating entity \"Mux14\" for hierarchy \"Mux14:MuxA\"" {  } { { "Principal.vhd" "MuxA" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268409952 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux14.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux14.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux14.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux14.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux14.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux14.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux14.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux14.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] Mux14.vhd(32) " "Inferred latch for \"Output\[8\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] Mux14.vhd(32) " "Inferred latch for \"Output\[9\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] Mux14.vhd(32) " "Inferred latch for \"Output\[10\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] Mux14.vhd(32) " "Inferred latch for \"Output\[11\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] Mux14.vhd(32) " "Inferred latch for \"Output\[12\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] Mux14.vhd(32) " "Inferred latch for \"Output\[13\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409952 "|Principal|Mux14:MuxA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "Principal.vhd" "ALU1" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268409968 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[0\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[1\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[2\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[3\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[4\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[5\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[6\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[7\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[8\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[9\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[10\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[11\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[12\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[13\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaram memoriaram:MemDatos " "Elaborating entity \"memoriaram\" for hierarchy \"memoriaram:MemDatos\"" {  } { { "Principal.vhd" "MemDatos" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268409968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux12 Mux12:MuxPC " "Elaborating entity \"Mux12\" for hierarchy \"Mux12:MuxPC\"" {  } { { "Principal.vhd" "MuxPC" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268409968 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux12.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux12.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux12.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux12.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux12.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux12.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409968 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux12.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409983 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux12.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268409983 "|Principal|Mux12:MuxPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCounter PCounter:PC " "Elaborating entity \"PCounter\" for hierarchy \"PCounter:PC\"" {  } { { "Principal.vhd" "PC" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268409983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumPC sumPC:PCsum " "Elaborating entity \"sumPC\" for hierarchy \"sumPC:PCsum\"" {  } { { "Principal.vhd" "PCsum" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268409983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UnidadControl " "Elaborating entity \"UC\" for hierarchy \"UC:UnidadControl\"" {  } { { "Principal.vhd" "UnidadControl" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268409983 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botonEnter UC.vhd(272) " "VHDL Process Statement warning at UC.vhd(272): signal \"botonEnter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409983 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botonEnter UC.vhd(380) " "VHDL Process Statement warning at UC.vhd(380): signal \"botonEnter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409983 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(402) " "VHDL Process Statement warning at UC.vhd(402): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409983 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(405) " "VHDL Process Statement warning at UC.vhd(405): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409983 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(408) " "VHDL Process Statement warning at UC.vhd(408): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409983 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(411) " "VHDL Process Statement warning at UC.vhd(411): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409983 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(414) " "VHDL Process Statement warning at UC.vhd(414): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409983 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(417) " "VHDL Process Statement warning at UC.vhd(417): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409983 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(420) " "VHDL Process Statement warning at UC.vhd(420): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409983 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(423) " "VHDL Process Statement warning at UC.vhd(423): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409983 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(426) " "VHDL Process Statement warning at UC.vhd(426): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(429) " "VHDL Process Statement warning at UC.vhd(429): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(432) " "VHDL Process Statement warning at UC.vhd(432): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(435) " "VHDL Process Statement warning at UC.vhd(435): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(438) " "VHDL Process Statement warning at UC.vhd(438): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botonEnter UC.vhd(460) " "VHDL Process Statement warning at UC.vhd(460): signal \"botonEnter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|UC:UnidadControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mostrar mostrar:mostrarNum " "Elaborating entity \"mostrar\" for hierarchy \"mostrar:mostrarNum\"" {  } { { "Principal.vhd" "mostrarNum" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268409999 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vector_tmp mostrar.vhd(26) " "VHDL Process Statement warning at mostrar.vhd(26): signal \"vector_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|mostrar:mostrarNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomSegmento randomSegmento:ranSeg " "Elaborating entity \"randomSegmento\" for hierarchy \"randomSegmento:ranSeg\"" {  } { { "Principal.vhd" "ranSeg" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268409999 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i1 randomSegmento.vhd(50) " "VHDL Process Statement warning at randomSegmento.vhd(50): signal \"count_i1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i2 randomSegmento.vhd(54) " "VHDL Process Statement warning at randomSegmento.vhd(54): signal \"count_i2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i3 randomSegmento.vhd(59) " "VHDL Process Statement warning at randomSegmento.vhd(59): signal \"count_i3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 randomSegmento.vhd(64) " "VHDL Process Statement warning at randomSegmento.vhd(64): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 randomSegmento.vhd(75) " "VHDL Process Statement warning at randomSegmento.vhd(75): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 randomSegmento.vhd(86) " "VHDL Process Statement warning at randomSegmento.vhd(86): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmento1 randomSegmento.vhd(97) " "VHDL Process Statement warning at randomSegmento.vhd(97): signal \"segmento1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmento2 randomSegmento.vhd(98) " "VHDL Process Statement warning at randomSegmento.vhd(98): signal \"segmento2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Segmento3 randomSegmento.vhd(99) " "VHDL Process Statement warning at randomSegmento.vhd(99): signal \"Segmento3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(102) " "VHDL Process Statement warning at randomSegmento.vhd(102): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(102) " "VHDL Process Statement warning at randomSegmento.vhd(102): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(102) " "VHDL Process Statement warning at randomSegmento.vhd(102): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(103) " "VHDL Process Statement warning at randomSegmento.vhd(103): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(103) " "VHDL Process Statement warning at randomSegmento.vhd(103): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(103) " "VHDL Process Statement warning at randomSegmento.vhd(103): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(104) " "VHDL Process Statement warning at randomSegmento.vhd(104): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(104) " "VHDL Process Statement warning at randomSegmento.vhd(104): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(104) " "VHDL Process Statement warning at randomSegmento.vhd(104): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(105) " "VHDL Process Statement warning at randomSegmento.vhd(105): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(105) " "VHDL Process Statement warning at randomSegmento.vhd(105): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(105) " "VHDL Process Statement warning at randomSegmento.vhd(105): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(106) " "VHDL Process Statement warning at randomSegmento.vhd(106): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(106) " "VHDL Process Statement warning at randomSegmento.vhd(106): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(106) " "VHDL Process Statement warning at randomSegmento.vhd(106): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268409999 "|Principal|randomSegmento:ranSeg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteS sieteS:apuestaOIngreso " "Elaborating entity \"sieteS\" for hierarchy \"sieteS:apuestaOIngreso\"" {  } { { "Principal.vhd" "apuestaOIngreso" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268410015 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches0 sieteS.vhd(30) " "VHDL Process Statement warning at sieteS.vhd(30): signal \"switches0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches1 sieteS.vhd(43) " "VHDL Process Statement warning at sieteS.vhd(43): signal \"switches1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches2 sieteS.vhd(56) " "VHDL Process Statement warning at sieteS.vhd(56): signal \"switches2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot sieteS.vhd(142) " "VHDL Process Statement warning at sieteS.vhd(142): signal \"bot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS0 sieteS.vhd(24) " "VHDL Process Statement warning at sieteS.vhd(24): inferring latch(es) for signal or variable \"iSS0\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS1 sieteS.vhd(24) " "VHDL Process Statement warning at sieteS.vhd(24): inferring latch(es) for signal or variable \"iSS1\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS2 sieteS.vhd(24) " "VHDL Process Statement warning at sieteS.vhd(24): inferring latch(es) for signal or variable \"iSS2\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Output sieteS.vhd(24) " "VHDL Process Statement warning at sieteS.vhd(24): inferring latch(es) for signal or variable \"Output\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] sieteS.vhd(24) " "Inferred latch for \"Output\[0\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] sieteS.vhd(24) " "Inferred latch for \"Output\[1\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] sieteS.vhd(24) " "Inferred latch for \"Output\[2\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] sieteS.vhd(24) " "Inferred latch for \"Output\[3\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] sieteS.vhd(24) " "Inferred latch for \"Output\[4\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] sieteS.vhd(24) " "Inferred latch for \"Output\[5\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] sieteS.vhd(24) " "Inferred latch for \"Output\[6\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] sieteS.vhd(24) " "Inferred latch for \"Output\[7\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] sieteS.vhd(24) " "Inferred latch for \"Output\[8\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] sieteS.vhd(24) " "Inferred latch for \"Output\[9\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] sieteS.vhd(24) " "Inferred latch for \"Output\[10\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] sieteS.vhd(24) " "Inferred latch for \"Output\[11\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] sieteS.vhd(24) " "Inferred latch for \"Output\[12\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] sieteS.vhd(24) " "Inferred latch for \"Output\[13\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[0\] sieteS.vhd(24) " "Inferred latch for \"iSS2\[0\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[1\] sieteS.vhd(24) " "Inferred latch for \"iSS2\[1\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[2\] sieteS.vhd(24) " "Inferred latch for \"iSS2\[2\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[3\] sieteS.vhd(24) " "Inferred latch for \"iSS2\[3\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[4\] sieteS.vhd(24) " "Inferred latch for \"iSS2\[4\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[5\] sieteS.vhd(24) " "Inferred latch for \"iSS2\[5\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[6\] sieteS.vhd(24) " "Inferred latch for \"iSS2\[6\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[0\] sieteS.vhd(24) " "Inferred latch for \"iSS1\[0\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[1\] sieteS.vhd(24) " "Inferred latch for \"iSS1\[1\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[2\] sieteS.vhd(24) " "Inferred latch for \"iSS1\[2\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[3\] sieteS.vhd(24) " "Inferred latch for \"iSS1\[3\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[4\] sieteS.vhd(24) " "Inferred latch for \"iSS1\[4\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[5\] sieteS.vhd(24) " "Inferred latch for \"iSS1\[5\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[6\] sieteS.vhd(24) " "Inferred latch for \"iSS1\[6\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[0\] sieteS.vhd(24) " "Inferred latch for \"iSS0\[0\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[1\] sieteS.vhd(24) " "Inferred latch for \"iSS0\[1\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[2\] sieteS.vhd(24) " "Inferred latch for \"iSS0\[2\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[3\] sieteS.vhd(24) " "Inferred latch for \"iSS0\[3\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[4\] sieteS.vhd(24) " "Inferred latch for \"iSS0\[4\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[5\] sieteS.vhd(24) " "Inferred latch for \"iSS0\[5\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[6\] sieteS.vhd(24) " "Inferred latch for \"iSS0\[6\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSS MuxSS:MuxSevenSeg " "Elaborating entity \"MuxSS\" for hierarchy \"MuxSS:MuxSevenSeg\"" {  } { { "Principal.vhd" "MuxSevenSeg" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268410015 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[0\] MuxSS.vhd(39) " "Inferred latch for \"S3\[0\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[1\] MuxSS.vhd(39) " "Inferred latch for \"S3\[1\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[2\] MuxSS.vhd(39) " "Inferred latch for \"S3\[2\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[3\] MuxSS.vhd(39) " "Inferred latch for \"S3\[3\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[4\] MuxSS.vhd(39) " "Inferred latch for \"S3\[4\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[5\] MuxSS.vhd(39) " "Inferred latch for \"S3\[5\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[6\] MuxSS.vhd(39) " "Inferred latch for \"S3\[6\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[0\] MuxSS.vhd(35) " "Inferred latch for \"S2\[0\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[1\] MuxSS.vhd(35) " "Inferred latch for \"S2\[1\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[2\] MuxSS.vhd(35) " "Inferred latch for \"S2\[2\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[3\] MuxSS.vhd(35) " "Inferred latch for \"S2\[3\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[4\] MuxSS.vhd(35) " "Inferred latch for \"S2\[4\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[5\] MuxSS.vhd(35) " "Inferred latch for \"S2\[5\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[6\] MuxSS.vhd(35) " "Inferred latch for \"S2\[6\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[0\] MuxSS.vhd(31) " "Inferred latch for \"S1\[0\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[1\] MuxSS.vhd(31) " "Inferred latch for \"S1\[1\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[2\] MuxSS.vhd(31) " "Inferred latch for \"S1\[2\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[3\] MuxSS.vhd(31) " "Inferred latch for \"S1\[3\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[4\] MuxSS.vhd(31) " "Inferred latch for \"S1\[4\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[5\] MuxSS.vhd(31) " "Inferred latch for \"S1\[5\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[6\] MuxSS.vhd(31) " "Inferred latch for \"S1\[6\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[0\] MuxSS.vhd(27) " "Inferred latch for \"S0\[0\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[1\] MuxSS.vhd(27) " "Inferred latch for \"S0\[1\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[2\] MuxSS.vhd(27) " "Inferred latch for \"S0\[2\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[3\] MuxSS.vhd(27) " "Inferred latch for \"S0\[3\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[4\] MuxSS.vhd(27) " "Inferred latch for \"S0\[4\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[5\] MuxSS.vhd(27) " "Inferred latch for \"S0\[5\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[6\] MuxSS.vhd(27) " "Inferred latch for \"S0\[6\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268410015 "|Principal|MuxSS:MuxSevenSeg"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[0\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[1\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[2\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[3\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[4\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[5\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[6\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[7\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[8\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[9\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[10\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[11\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[12\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[13\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410436 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mem.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mem.mif -- setting all initial values to 0" {  } {  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1543268410483 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memoriaram:MemDatos\|my_ram_rtl_0 " "Inferred RAM node \"memoriaram:MemDatos\|my_ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1543268410483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268410671 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoriaram:MemDatos\|my_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoriaram:MemDatos\|my_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE mem.mif " "Parameter INIT_FILE set to mem.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268410999 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1543268410999 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543268410999 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mostrar:mostrarNum\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mostrar:mostrarNum\|Mod2\"" {  } { { "mostrar.vhd" "Mod2" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268411014 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mostrar:mostrarNum\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mostrar:mostrarNum\|Div2\"" {  } { { "mostrar.vhd" "Div2" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268411014 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mostrar:mostrarNum\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mostrar:mostrarNum\|Mod1\"" {  } { { "mostrar.vhd" "Mod1" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268411014 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mostrar:mostrarNum\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mostrar:mostrarNum\|Div1\"" {  } { { "mostrar.vhd" "Div1" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268411014 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mostrar:mostrarNum\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mostrar:mostrarNum\|Mod0\"" {  } { { "mostrar.vhd" "Mod0" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268411014 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mostrar:mostrarNum\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mostrar:mostrarNum\|Div0\"" {  } { { "mostrar.vhd" "Div0" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268411014 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU1\|Mult0\"" {  } { { "ALU.vhd" "Mult0" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268411014 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sieteS:apuestaOIngreso\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sieteS:apuestaOIngreso\|Mult0\"" {  } { { "sieteS.vhd" "Mult0" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268411014 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543268411014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0 " "Elaborated megafunction instantiation \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0 " "Instantiated megafunction \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 14 " "Parameter \"WIDTH_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE mem.mif " "Parameter \"INIT_FILE\" = \"mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411108 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543268411108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vj1 " "Found entity 1: altsyncram_0vj1" {  } { { "db/altsyncram_0vj1.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/altsyncram_0vj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268411186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268411186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mostrar:mostrarNum\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"mostrar:mostrarNum\|lpm_divide:Mod2\"" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268411233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mostrar:mostrarNum\|lpm_divide:Mod2 " "Instantiated megafunction \"mostrar:mostrarNum\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411233 ""}  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543268411233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_28m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_28m " "Found entity 1: lpm_divide_28m" {  } { { "db/lpm_divide_28m.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/lpm_divide_28m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268411323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268411323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268411340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268411340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268411371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268411371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268411512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268411512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268411678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268411678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mostrar:mostrarNum\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"mostrar:mostrarNum\|lpm_divide:Div2\"" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268411693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mostrar:mostrarNum\|lpm_divide:Div2 " "Instantiated megafunction \"mostrar:mostrarNum\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411693 ""}  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543268411693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268411756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268411756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268411787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268411787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268411803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268411803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mostrar:mostrarNum\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"mostrar:mostrarNum\|lpm_divide:Div1\"" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268411850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mostrar:mostrarNum\|lpm_divide:Div1 " "Instantiated megafunction \"mostrar:mostrarNum\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268411850 ""}  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543268411850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hem " "Found entity 1: lpm_divide_hem" {  } { { "db/lpm_divide_hem.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/lpm_divide_hem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268411928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268411928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268411943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268411943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268411975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268411975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mostrar:mostrarNum\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"mostrar:mostrarNum\|lpm_divide:Div0\"" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268412021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mostrar:mostrarNum\|lpm_divide:Div0 " "Instantiated megafunction \"mostrar:mostrarNum\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412021 ""}  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543268412021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rfm " "Found entity 1: lpm_divide_rfm" {  } { { "db/lpm_divide_rfm.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/lpm_divide_rfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268412100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268412100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268412115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268412115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268412146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268412146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU1\|lpm_mult:Mult0\"" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268412209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU1\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412209 ""}  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543268412209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268412287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268412287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sieteS:apuestaOIngreso\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\"" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268412303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sieteS:apuestaOIngreso\|lpm_mult:Mult0 " "Instantiated megafunction \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412303 ""}  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543268412303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sieteS:apuestaOIngreso\|lpm_mult:Mult0\|multcore:mult_core sieteS:apuestaOIngreso\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sieteS:apuestaOIngreso\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sieteS:apuestaOIngreso\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412396 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sieteS:apuestaOIngreso\|lpm_mult:Mult0\|altshift:external_latency_ffs sieteS:apuestaOIngreso\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268412428 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543268412963 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|rs\[1\] IR:irP\|rs\[0\] " "Duplicate LATCH primitive \"IR:irP\|rs\[1\]\" merged with LATCH primitive \"IR:irP\|rs\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[0\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[0\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[1\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[1\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[2\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[2\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[3\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[3\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[4\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[4\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[5\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[5\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[6\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[6\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[7\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[7\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[8\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[8\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[9\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[9\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[10\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[10\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[11\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[11\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[12\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[12\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[13\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[13\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|rt\[2\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|rt\[2\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|rt\[3\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|rt\[3\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|rt\[1\] IR:irP\|rt\[0\] " "Duplicate LATCH primitive \"IR:irP\|rt\[1\]\" merged with LATCH primitive \"IR:irP\|rt\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268413166 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1543268413166 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nclk GND " "Pin \"nclk\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|nclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[0\] GND " "Pin \"ledsV\[0\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|ledsV[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[1\] GND " "Pin \"ledsV\[1\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|ledsV[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[2\] GND " "Pin \"ledsV\[2\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|ledsV[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[3\] GND " "Pin \"ledsV\[3\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|ledsV[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[4\] GND " "Pin \"ledsV\[4\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|ledsV[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[5\] GND " "Pin \"ledsV\[5\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|ledsV[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[6\] GND " "Pin \"ledsV\[6\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|ledsV[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[7\] GND " "Pin \"ledsV\[7\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|ledsV[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[0\] GND " "Pin \"PrintaddressIns\[0\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|PrintaddressIns[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[1\] GND " "Pin \"PrintaddressIns\[1\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|PrintaddressIns[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[2\] GND " "Pin \"PrintaddressIns\[2\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|PrintaddressIns[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[3\] GND " "Pin \"PrintaddressIns\[3\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|PrintaddressIns[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[4\] GND " "Pin \"PrintaddressIns\[4\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|PrintaddressIns[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[5\] GND " "Pin \"PrintaddressIns\[5\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|PrintaddressIns[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[6\] GND " "Pin \"PrintaddressIns\[6\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|PrintaddressIns[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[7\] GND " "Pin \"PrintaddressIns\[7\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268414890 "|Principal|PrintaddressIns[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543268414890 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "74 " "74 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543268416642 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mostrar:mostrarNum\|lpm_divide:Mod1\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"mostrar:mostrarNum\|lpm_divide:Mod1\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268416658 ""} { "Info" "ISCL_SCL_CELL_NAME" "mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_k5f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268416658 ""} { "Info" "ISCL_SCL_CELL_NAME" "mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268416658 ""} { "Info" "ISCL_SCL_CELL_NAME" "mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268416658 ""} { "Info" "ISCL_SCL_CELL_NAME" "mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268416658 ""} { "Info" "ISCL_SCL_CELL_NAME" "mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268416658 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1543268416658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543268417127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268417127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2010 " "Implemented 2010 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543268417323 ""} { "Info" "ICUT_CUT_TM_OPINS" "194 " "Implemented 194 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543268417323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1788 " "Implemented 1788 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543268417323 ""} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Implemented 14 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1543268417323 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1543268417323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543268417323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543268417370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 16:40:17 2018 " "Processing ended: Mon Nov 26 16:40:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543268417370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543268417370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543268417370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543268417370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543268418929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543268418929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 16:40:18 2018 " "Processing started: Mon Nov 26 16:40:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543268418929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543268418929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Principal -c Principal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543268418929 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543268419148 ""}
{ "Info" "0" "" "Project  = Principal" {  } {  } 0 0 "Project  = Principal" 0 0 "Fitter" 0 0 1543268419148 ""}
{ "Info" "0" "" "Revision = Principal" {  } {  } 0 0 "Revision = Principal" 0 0 "Fitter" 0 0 1543268419148 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1543268419335 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Principal EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Principal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543268419351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543268419382 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543268419382 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543268419527 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543268419559 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543268420184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543268420184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543268420184 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543268420184 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 3954 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543268420184 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 3955 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543268420184 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 3956 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543268420184 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543268420184 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543268420199 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "148 206 " "No exact pin location assignment(s) for 148 pins of 206 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nclk " "Pin nclk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nclk } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintaddressIns\[0\] " "Pin PrintaddressIns\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintaddressIns[0] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintaddressIns[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintaddressIns\[1\] " "Pin PrintaddressIns\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintaddressIns[1] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintaddressIns[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintaddressIns\[2\] " "Pin PrintaddressIns\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintaddressIns[2] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintaddressIns[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintaddressIns\[3\] " "Pin PrintaddressIns\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintaddressIns[3] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintaddressIns[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintaddressIns\[4\] " "Pin PrintaddressIns\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintaddressIns[4] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintaddressIns[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintaddressIns\[5\] " "Pin PrintaddressIns\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintaddressIns[5] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintaddressIns[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintaddressIns\[6\] " "Pin PrintaddressIns\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintaddressIns[6] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintaddressIns[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintaddressIns\[7\] " "Pin PrintaddressIns\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintaddressIns[7] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintaddressIns[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[0\] " "Pin Printins\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[0] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[1\] " "Pin Printins\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[1] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[2\] " "Pin Printins\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[2] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[3\] " "Pin Printins\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[3] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[4\] " "Pin Printins\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[4] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[5\] " "Pin Printins\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[5] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[6\] " "Pin Printins\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[6] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[7\] " "Pin Printins\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[7] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[8\] " "Pin Printins\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[8] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[9\] " "Pin Printins\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[9] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[10\] " "Pin Printins\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[10] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[11\] " "Pin Printins\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[11] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[12\] " "Pin Printins\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[12] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[13\] " "Pin Printins\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[13] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[14\] " "Pin Printins\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[14] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[15\] " "Pin Printins\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[15] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[16\] " "Pin Printins\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[16] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[17\] " "Pin Printins\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[17] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[18\] " "Pin Printins\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[18] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[19\] " "Pin Printins\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[19] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[20\] " "Pin Printins\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[20] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[21\] " "Pin Printins\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[21] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[22\] " "Pin Printins\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[22] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[23\] " "Pin Printins\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[23] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[24\] " "Pin Printins\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[24] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printins\[25\] " "Pin Printins\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printins[25] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printins[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printrs\[0\] " "Pin Printrs\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printrs[0] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printrs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printrs\[1\] " "Pin Printrs\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printrs[1] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printrs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printrs\[2\] " "Pin Printrs\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printrs[2] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printrs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printrs\[3\] " "Pin Printrs\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printrs[3] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printrs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printrt\[0\] " "Pin Printrt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printrt[0] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printrt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printrt\[1\] " "Pin Printrt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printrt[1] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printrt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printrt\[2\] " "Pin Printrt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printrt[2] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printrt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printrt\[3\] " "Pin Printrt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printrt[3] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printrt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printopcode\[0\] " "Pin Printopcode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printopcode[0] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printopcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printopcode\[1\] " "Pin Printopcode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printopcode[1] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printopcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printopcode\[2\] " "Pin Printopcode\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printopcode[2] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printopcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Printopcode\[3\] " "Pin Printopcode\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Printopcode[3] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Printopcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoA\[0\] " "Pin PrinttoA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoA[0] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoA\[1\] " "Pin PrinttoA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoA[1] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoA\[2\] " "Pin PrinttoA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoA[2] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoA\[3\] " "Pin PrinttoA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoA[3] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoA\[4\] " "Pin PrinttoA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoA[4] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoA\[5\] " "Pin PrinttoA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoA[5] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoA\[6\] " "Pin PrinttoA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoA[6] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoA\[7\] " "Pin PrinttoA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoA[7] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoA\[8\] " "Pin PrinttoA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoA[8] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoA\[9\] " "Pin PrinttoA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoA[9] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoA\[10\] " "Pin PrinttoA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoA[10] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoA\[11\] " "Pin PrinttoA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoA[11] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoA\[12\] " "Pin PrinttoA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoA[12] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoA\[13\] " "Pin PrinttoA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoA[13] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoB\[0\] " "Pin PrinttoB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoB[0] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoB\[1\] " "Pin PrinttoB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoB[1] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoB\[2\] " "Pin PrinttoB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoB[2] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoB\[3\] " "Pin PrinttoB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoB[3] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoB\[4\] " "Pin PrinttoB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoB[4] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoB\[5\] " "Pin PrinttoB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoB[5] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoB\[6\] " "Pin PrinttoB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoB[6] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoB\[7\] " "Pin PrinttoB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoB[7] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoB\[8\] " "Pin PrinttoB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoB[8] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoB\[9\] " "Pin PrinttoB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoB[9] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoB\[10\] " "Pin PrinttoB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoB[10] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoB\[11\] " "Pin PrinttoB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoB[11] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoB\[12\] " "Pin PrinttoB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoB[12] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrinttoB\[13\] " "Pin PrinttoB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrinttoB[13] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrinttoB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSA\[0\] " "Pin PrintSA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSA[0] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSA\[1\] " "Pin PrintSA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSA[1] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSA\[2\] " "Pin PrintSA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSA[2] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSA\[3\] " "Pin PrintSA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSA[3] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSA\[4\] " "Pin PrintSA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSA[4] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSA\[5\] " "Pin PrintSA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSA[5] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSA\[6\] " "Pin PrintSA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSA[6] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSA\[7\] " "Pin PrintSA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSA[7] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSA\[8\] " "Pin PrintSA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSA[8] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSA\[9\] " "Pin PrintSA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSA[9] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSA\[10\] " "Pin PrintSA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSA[10] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSA\[11\] " "Pin PrintSA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSA[11] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSA\[12\] " "Pin PrintSA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSA[12] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSA\[13\] " "Pin PrintSA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSA[13] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSB\[0\] " "Pin PrintSB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSB[0] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSB\[1\] " "Pin PrintSB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSB[1] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSB\[2\] " "Pin PrintSB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSB[2] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSB\[3\] " "Pin PrintSB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSB[3] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSB\[4\] " "Pin PrintSB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSB[4] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSB\[5\] " "Pin PrintSB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSB[5] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSB\[6\] " "Pin PrintSB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSB[6] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSB\[7\] " "Pin PrintSB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSB[7] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSB\[8\] " "Pin PrintSB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSB[8] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSB\[9\] " "Pin PrintSB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSB[9] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSB\[10\] " "Pin PrintSB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSB[10] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSB\[11\] " "Pin PrintSB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSB[11] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSB\[12\] " "Pin PrintSB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSB[12] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintSB\[13\] " "Pin PrintSB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintSB[13] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintSB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintAluOut\[0\] " "Pin PrintAluOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintAluOut[0] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintAluOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintAluOut\[1\] " "Pin PrintAluOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintAluOut[1] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintAluOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintAluOut\[2\] " "Pin PrintAluOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintAluOut[2] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintAluOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintAluOut\[3\] " "Pin PrintAluOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintAluOut[3] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintAluOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintAluOut\[4\] " "Pin PrintAluOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintAluOut[4] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintAluOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintAluOut\[5\] " "Pin PrintAluOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintAluOut[5] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintAluOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintAluOut\[6\] " "Pin PrintAluOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintAluOut[6] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintAluOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintAluOut\[7\] " "Pin PrintAluOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintAluOut[7] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintAluOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintAluOut\[8\] " "Pin PrintAluOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintAluOut[8] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintAluOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintAluOut\[9\] " "Pin PrintAluOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintAluOut[9] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintAluOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintAluOut\[10\] " "Pin PrintAluOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintAluOut[10] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintAluOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintAluOut\[11\] " "Pin PrintAluOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintAluOut[11] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintAluOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintAluOut\[12\] " "Pin PrintAluOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintAluOut[12] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintAluOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintAluOut\[13\] " "Pin PrintAluOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintAluOut[13] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintAluOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintMemOut\[0\] " "Pin PrintMemOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintMemOut[0] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintMemOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintMemOut\[1\] " "Pin PrintMemOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintMemOut[1] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintMemOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintMemOut\[2\] " "Pin PrintMemOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintMemOut[2] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintMemOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintMemOut\[3\] " "Pin PrintMemOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintMemOut[3] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintMemOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintMemOut\[4\] " "Pin PrintMemOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintMemOut[4] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintMemOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintMemOut\[5\] " "Pin PrintMemOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintMemOut[5] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintMemOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintMemOut\[6\] " "Pin PrintMemOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintMemOut[6] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintMemOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintMemOut\[7\] " "Pin PrintMemOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintMemOut[7] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintMemOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintMemOut\[8\] " "Pin PrintMemOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintMemOut[8] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintMemOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintMemOut\[9\] " "Pin PrintMemOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintMemOut[9] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintMemOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintMemOut\[10\] " "Pin PrintMemOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintMemOut[10] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintMemOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintMemOut\[11\] " "Pin PrintMemOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintMemOut[11] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintMemOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintMemOut\[12\] " "Pin PrintMemOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintMemOut[12] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintMemOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintMemOut\[13\] " "Pin PrintMemOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintMemOut[13] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintMemOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintWRF " "Pin PrintWRF not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintWRF } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintWRF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintDatosRF\[0\] " "Pin PrintDatosRF\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintDatosRF[0] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintDatosRF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintDatosRF\[1\] " "Pin PrintDatosRF\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintDatosRF[1] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintDatosRF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintDatosRF\[2\] " "Pin PrintDatosRF\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintDatosRF[2] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintDatosRF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintDatosRF\[3\] " "Pin PrintDatosRF\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintDatosRF[3] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintDatosRF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintDatosRF\[4\] " "Pin PrintDatosRF\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintDatosRF[4] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintDatosRF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintDatosRF\[5\] " "Pin PrintDatosRF\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintDatosRF[5] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintDatosRF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintDatosRF\[6\] " "Pin PrintDatosRF\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintDatosRF[6] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintDatosRF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintDatosRF\[7\] " "Pin PrintDatosRF\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintDatosRF[7] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintDatosRF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintDatosRF\[8\] " "Pin PrintDatosRF\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintDatosRF[8] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintDatosRF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintDatosRF\[9\] " "Pin PrintDatosRF\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintDatosRF[9] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintDatosRF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintDatosRF\[10\] " "Pin PrintDatosRF\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintDatosRF[10] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintDatosRF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintDatosRF\[11\] " "Pin PrintDatosRF\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintDatosRF[11] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintDatosRF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintDatosRF\[12\] " "Pin PrintDatosRF\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintDatosRF[12] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintDatosRF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintDatosRF\[13\] " "Pin PrintDatosRF\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintDatosRF[13] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintDatosRF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintIO\[0\] " "Pin PrintIO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintIO[0] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PrintIO\[1\] " "Pin PrintIO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PrintIO[1] } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PrintIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543268420324 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1543268420324 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1543268420590 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Principal.sdc " "Synopsys Design Constraints File file not found: 'Principal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543268420590 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543268420590 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543268420621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543268420840 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543268420840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UC:UnidadControl\|est_actual.Fetch  " "Automatically promoted node UC:UnidadControl\|est_actual.Fetch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543268420840 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC:UnidadControl\|est_actual.Decode " "Destination node UC:UnidadControl\|est_actual.Decode" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UC:UnidadControl|est_actual.Decode } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543268420840 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCyes~3 " "Destination node PCyes~3" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 216 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCyes~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 3375 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543268420840 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543268420840 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UC:UnidadControl|est_actual.Fetch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543268420840 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543268421058 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543268421074 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543268421074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543268421074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543268421074 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543268421074 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543268421121 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 Embedded multiplier block " "Packed 14 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1543268421121 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "14 " "Created 14 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1543268421121 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543268421121 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "148 unused 3.3V 0 148 0 " "Number of I/O pins in group: 148 (unused VREF, 3.3V VCCIO, 0 input, 148 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1543268421136 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1543268421136 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543268421136 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543268421136 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543268421136 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543268421136 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543268421136 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543268421136 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 21 15 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543268421136 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543268421136 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543268421136 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1543268421136 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543268421136 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543268421246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543268422851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543268424059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543268424090 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543268427524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543268427524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543268427789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543268431047 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543268431047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543268432404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543268432404 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543268432404 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.48 " "Total time spent on timing analysis during the Fitter is 2.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543268432451 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543268432467 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "194 " "Found 194 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nclk 0 " "Pin \"nclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS0\[0\] 0 " "Pin \"SS0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS0\[1\] 0 " "Pin \"SS0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS0\[2\] 0 " "Pin \"SS0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS0\[3\] 0 " "Pin \"SS0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS0\[4\] 0 " "Pin \"SS0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS0\[5\] 0 " "Pin \"SS0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS0\[6\] 0 " "Pin \"SS0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1\[0\] 0 " "Pin \"SS1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1\[1\] 0 " "Pin \"SS1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1\[2\] 0 " "Pin \"SS1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1\[3\] 0 " "Pin \"SS1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1\[4\] 0 " "Pin \"SS1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1\[5\] 0 " "Pin \"SS1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1\[6\] 0 " "Pin \"SS1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2\[0\] 0 " "Pin \"SS2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2\[1\] 0 " "Pin \"SS2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2\[2\] 0 " "Pin \"SS2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2\[3\] 0 " "Pin \"SS2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2\[4\] 0 " "Pin \"SS2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2\[5\] 0 " "Pin \"SS2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2\[6\] 0 " "Pin \"SS2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3\[0\] 0 " "Pin \"SS3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3\[1\] 0 " "Pin \"SS3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3\[2\] 0 " "Pin \"SS3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3\[3\] 0 " "Pin \"SS3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3\[4\] 0 " "Pin \"SS3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3\[5\] 0 " "Pin \"SS3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3\[6\] 0 " "Pin \"SS3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[0\] 0 " "Pin \"ledsR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[1\] 0 " "Pin \"ledsR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[2\] 0 " "Pin \"ledsR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[3\] 0 " "Pin \"ledsR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[4\] 0 " "Pin \"ledsR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[5\] 0 " "Pin \"ledsR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[6\] 0 " "Pin \"ledsR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[7\] 0 " "Pin \"ledsR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[8\] 0 " "Pin \"ledsR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[9\] 0 " "Pin \"ledsR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[0\] 0 " "Pin \"ledsV\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[1\] 0 " "Pin \"ledsV\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[2\] 0 " "Pin \"ledsV\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[3\] 0 " "Pin \"ledsV\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[4\] 0 " "Pin \"ledsV\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[5\] 0 " "Pin \"ledsV\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[6\] 0 " "Pin \"ledsV\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[7\] 0 " "Pin \"ledsV\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintaddressIns\[0\] 0 " "Pin \"PrintaddressIns\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintaddressIns\[1\] 0 " "Pin \"PrintaddressIns\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintaddressIns\[2\] 0 " "Pin \"PrintaddressIns\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintaddressIns\[3\] 0 " "Pin \"PrintaddressIns\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintaddressIns\[4\] 0 " "Pin \"PrintaddressIns\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintaddressIns\[5\] 0 " "Pin \"PrintaddressIns\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintaddressIns\[6\] 0 " "Pin \"PrintaddressIns\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintaddressIns\[7\] 0 " "Pin \"PrintaddressIns\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[0\] 0 " "Pin \"Printins\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[1\] 0 " "Pin \"Printins\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[2\] 0 " "Pin \"Printins\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[3\] 0 " "Pin \"Printins\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[4\] 0 " "Pin \"Printins\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[5\] 0 " "Pin \"Printins\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[6\] 0 " "Pin \"Printins\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[7\] 0 " "Pin \"Printins\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[8\] 0 " "Pin \"Printins\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[9\] 0 " "Pin \"Printins\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[10\] 0 " "Pin \"Printins\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[11\] 0 " "Pin \"Printins\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[12\] 0 " "Pin \"Printins\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[13\] 0 " "Pin \"Printins\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[14\] 0 " "Pin \"Printins\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[15\] 0 " "Pin \"Printins\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[16\] 0 " "Pin \"Printins\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[17\] 0 " "Pin \"Printins\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[18\] 0 " "Pin \"Printins\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[19\] 0 " "Pin \"Printins\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[20\] 0 " "Pin \"Printins\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[21\] 0 " "Pin \"Printins\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[22\] 0 " "Pin \"Printins\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[23\] 0 " "Pin \"Printins\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[24\] 0 " "Pin \"Printins\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printins\[25\] 0 " "Pin \"Printins\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printrs\[0\] 0 " "Pin \"Printrs\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printrs\[1\] 0 " "Pin \"Printrs\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printrs\[2\] 0 " "Pin \"Printrs\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printrs\[3\] 0 " "Pin \"Printrs\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printrt\[0\] 0 " "Pin \"Printrt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printrt\[1\] 0 " "Pin \"Printrt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printrt\[2\] 0 " "Pin \"Printrt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printrt\[3\] 0 " "Pin \"Printrt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printopcode\[0\] 0 " "Pin \"Printopcode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printopcode\[1\] 0 " "Pin \"Printopcode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printopcode\[2\] 0 " "Pin \"Printopcode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Printopcode\[3\] 0 " "Pin \"Printopcode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoA\[0\] 0 " "Pin \"PrinttoA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoA\[1\] 0 " "Pin \"PrinttoA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoA\[2\] 0 " "Pin \"PrinttoA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoA\[3\] 0 " "Pin \"PrinttoA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoA\[4\] 0 " "Pin \"PrinttoA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoA\[5\] 0 " "Pin \"PrinttoA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoA\[6\] 0 " "Pin \"PrinttoA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoA\[7\] 0 " "Pin \"PrinttoA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoA\[8\] 0 " "Pin \"PrinttoA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoA\[9\] 0 " "Pin \"PrinttoA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoA\[10\] 0 " "Pin \"PrinttoA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoA\[11\] 0 " "Pin \"PrinttoA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoA\[12\] 0 " "Pin \"PrinttoA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoA\[13\] 0 " "Pin \"PrinttoA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoB\[0\] 0 " "Pin \"PrinttoB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoB\[1\] 0 " "Pin \"PrinttoB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoB\[2\] 0 " "Pin \"PrinttoB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoB\[3\] 0 " "Pin \"PrinttoB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoB\[4\] 0 " "Pin \"PrinttoB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoB\[5\] 0 " "Pin \"PrinttoB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoB\[6\] 0 " "Pin \"PrinttoB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoB\[7\] 0 " "Pin \"PrinttoB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoB\[8\] 0 " "Pin \"PrinttoB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoB\[9\] 0 " "Pin \"PrinttoB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoB\[10\] 0 " "Pin \"PrinttoB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoB\[11\] 0 " "Pin \"PrinttoB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoB\[12\] 0 " "Pin \"PrinttoB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrinttoB\[13\] 0 " "Pin \"PrinttoB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSA\[0\] 0 " "Pin \"PrintSA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSA\[1\] 0 " "Pin \"PrintSA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSA\[2\] 0 " "Pin \"PrintSA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSA\[3\] 0 " "Pin \"PrintSA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSA\[4\] 0 " "Pin \"PrintSA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSA\[5\] 0 " "Pin \"PrintSA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSA\[6\] 0 " "Pin \"PrintSA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSA\[7\] 0 " "Pin \"PrintSA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSA\[8\] 0 " "Pin \"PrintSA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSA\[9\] 0 " "Pin \"PrintSA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSA\[10\] 0 " "Pin \"PrintSA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSA\[11\] 0 " "Pin \"PrintSA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSA\[12\] 0 " "Pin \"PrintSA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSA\[13\] 0 " "Pin \"PrintSA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSB\[0\] 0 " "Pin \"PrintSB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSB\[1\] 0 " "Pin \"PrintSB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSB\[2\] 0 " "Pin \"PrintSB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSB\[3\] 0 " "Pin \"PrintSB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSB\[4\] 0 " "Pin \"PrintSB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSB\[5\] 0 " "Pin \"PrintSB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSB\[6\] 0 " "Pin \"PrintSB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSB\[7\] 0 " "Pin \"PrintSB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSB\[8\] 0 " "Pin \"PrintSB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSB\[9\] 0 " "Pin \"PrintSB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSB\[10\] 0 " "Pin \"PrintSB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSB\[11\] 0 " "Pin \"PrintSB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSB\[12\] 0 " "Pin \"PrintSB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintSB\[13\] 0 " "Pin \"PrintSB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintAluOut\[0\] 0 " "Pin \"PrintAluOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintAluOut\[1\] 0 " "Pin \"PrintAluOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintAluOut\[2\] 0 " "Pin \"PrintAluOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintAluOut\[3\] 0 " "Pin \"PrintAluOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintAluOut\[4\] 0 " "Pin \"PrintAluOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintAluOut\[5\] 0 " "Pin \"PrintAluOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintAluOut\[6\] 0 " "Pin \"PrintAluOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintAluOut\[7\] 0 " "Pin \"PrintAluOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintAluOut\[8\] 0 " "Pin \"PrintAluOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintAluOut\[9\] 0 " "Pin \"PrintAluOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintAluOut\[10\] 0 " "Pin \"PrintAluOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintAluOut\[11\] 0 " "Pin \"PrintAluOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintAluOut\[12\] 0 " "Pin \"PrintAluOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintAluOut\[13\] 0 " "Pin \"PrintAluOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintMemOut\[0\] 0 " "Pin \"PrintMemOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintMemOut\[1\] 0 " "Pin \"PrintMemOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintMemOut\[2\] 0 " "Pin \"PrintMemOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintMemOut\[3\] 0 " "Pin \"PrintMemOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintMemOut\[4\] 0 " "Pin \"PrintMemOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintMemOut\[5\] 0 " "Pin \"PrintMemOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintMemOut\[6\] 0 " "Pin \"PrintMemOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintMemOut\[7\] 0 " "Pin \"PrintMemOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintMemOut\[8\] 0 " "Pin \"PrintMemOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintMemOut\[9\] 0 " "Pin \"PrintMemOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintMemOut\[10\] 0 " "Pin \"PrintMemOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintMemOut\[11\] 0 " "Pin \"PrintMemOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintMemOut\[12\] 0 " "Pin \"PrintMemOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintMemOut\[13\] 0 " "Pin \"PrintMemOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintWRF 0 " "Pin \"PrintWRF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintDatosRF\[0\] 0 " "Pin \"PrintDatosRF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintDatosRF\[1\] 0 " "Pin \"PrintDatosRF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintDatosRF\[2\] 0 " "Pin \"PrintDatosRF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintDatosRF\[3\] 0 " "Pin \"PrintDatosRF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintDatosRF\[4\] 0 " "Pin \"PrintDatosRF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintDatosRF\[5\] 0 " "Pin \"PrintDatosRF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintDatosRF\[6\] 0 " "Pin \"PrintDatosRF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintDatosRF\[7\] 0 " "Pin \"PrintDatosRF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintDatosRF\[8\] 0 " "Pin \"PrintDatosRF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintDatosRF\[9\] 0 " "Pin \"PrintDatosRF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintDatosRF\[10\] 0 " "Pin \"PrintDatosRF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintDatosRF\[11\] 0 " "Pin \"PrintDatosRF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintDatosRF\[12\] 0 " "Pin \"PrintDatosRF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintDatosRF\[13\] 0 " "Pin \"PrintDatosRF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintIO\[0\] 0 " "Pin \"PrintIO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PrintIO\[1\] 0 " "Pin \"PrintIO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543268432517 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1543268432517 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543268433062 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543268433156 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543268433711 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543268433961 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543268433992 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1543268434117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/output_files/Principal.fit.smsg " "Generated suppressed messages file D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/output_files/Principal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543268434372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543268434901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 16:40:34 2018 " "Processing ended: Mon Nov 26 16:40:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543268434901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543268434901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543268434901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543268434901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543268436030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543268436030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 16:40:35 2018 " "Processing started: Mon Nov 26 16:40:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543268436030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543268436030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Principal -c Principal " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543268436030 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543268437124 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543268437171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543268437780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 16:40:37 2018 " "Processing ended: Mon Nov 26 16:40:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543268437780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543268437780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543268437780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543268437780 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543268438452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543268439170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543268439170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 16:40:38 2018 " "Processing started: Mon Nov 26 16:40:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543268439170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543268439170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Principal -c Principal " "Command: quartus_sta Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543268439170 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1543268439389 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543268439684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543268439730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543268439730 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1543268439902 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Principal.sdc " "Synopsys Design Constraints File file not found: 'Principal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1543268440027 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1543268440027 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440043 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UC:UnidadControl\|est_actual.Fetch UC:UnidadControl\|est_actual.Fetch " "create_clock -period 1.000 -name UC:UnidadControl\|est_actual.Fetch UC:UnidadControl\|est_actual.Fetch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440043 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EnterButton EnterButton " "create_clock -period 1.000 -name EnterButton EnterButton" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440043 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440043 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1543268440121 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1543268440137 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543268440152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.743 " "Worst-case setup slack is -8.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.743      -992.801 clk  " "   -8.743      -992.801 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.683       -25.380 UC:UnidadControl\|est_actual.Fetch  " "   -3.683       -25.380 UC:UnidadControl\|est_actual.Fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543268440168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.243 " "Worst-case hold slack is -1.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243        -3.859 clk  " "   -1.243        -3.859 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.850         0.000 UC:UnidadControl\|est_actual.Fetch  " "    1.850         0.000 UC:UnidadControl\|est_actual.Fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543268440168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543268440183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543268440199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -489.391 clk  " "   -2.064      -489.391 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -1.469 EnterButton  " "   -1.469        -1.469 EnterButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 UC:UnidadControl\|est_actual.Fetch  " "    0.500         0.000 UC:UnidadControl\|est_actual.Fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543268440215 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1543268440402 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1543268440418 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543268440480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.382 " "Worst-case setup slack is -2.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.382      -281.927 clk  " "   -2.382      -281.927 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.266        -8.505 UC:UnidadControl\|est_actual.Fetch  " "   -1.266        -8.505 UC:UnidadControl\|est_actual.Fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543268440496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.170 " "Worst-case hold slack is -1.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.170       -17.432 clk  " "   -1.170       -17.432 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.261         0.000 UC:UnidadControl\|est_actual.Fetch  " "    1.261         0.000 UC:UnidadControl\|est_actual.Fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543268440511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543268440511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543268440511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -396.818 clk  " "   -1.627      -396.818 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 EnterButton  " "   -1.222        -1.222 EnterButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 UC:UnidadControl\|est_actual.Fetch  " "    0.500         0.000 UC:UnidadControl\|est_actual.Fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543268440532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543268440532 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1543268440705 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543268440798 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543268440798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543268440970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 16:40:40 2018 " "Processing ended: Mon Nov 26 16:40:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543268440970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543268440970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543268440970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543268440970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543268442139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543268442139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 16:40:41 2018 " "Processing started: Mon Nov 26 16:40:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543268442139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543268442139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Principal -c Principal " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543268442139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Principal.vo D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/simulation/modelsim/ simulation " "Generated file Principal.vo in folder \"D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543268443127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543268443190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 16:40:43 2018 " "Processing ended: Mon Nov 26 16:40:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543268443190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543268443190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543268443190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543268443190 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 163 s " "Quartus II Full Compilation was successful. 0 errors, 163 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543268443855 ""}
