Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 29 19:36:32 2016
| Host         : DESKTOP-HIKKS0C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file designWrapper_control_sets_placed.rpt
| Design       : designWrapper
| Device       : xc7a35ti
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              87 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-------------------------------------+----------------------------------+------------------+----------------+
|                      Clock Signal                     |            Enable Signal            |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+-------------------------------------+----------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG                                  |                                     |                                  |                1 |              1 |
|  sclk_IBUF_BUFG                                       |                                     |                                  |                1 |              1 |
|  spi/ctrlUnit/writeRegReg_reg_i_2_n_0                 |                                     |                                  |                1 |              2 |
|  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0 |                                     | miso_TRI                         |                1 |              3 |
| ~slowClk_BUFG                                         |                                     |                                  |                1 |              3 |
|  spi/bitCounterReg_reg[3]_i_2_n_0                     |                                     | spi/bitCounterReg_reg[3]_i_3_n_0 |                1 |              4 |
| ~slowClk_BUFG                                         | spi/ctrlUnit/spiRegNum              | miso_TRI                         |                1 |              7 |
|  spi/ctrlUnit/registers_reg[9][7]_0[0]                |                                     |                                  |                3 |              8 |
|  slowClk_BUFG                                         | spi/ctrlUnit/E[0]                   | regFile/p_0_in                   |                3 |              8 |
|  slowClk_BUFG                                         | spi/ctrlUnit/registers_reg[0][7][0] | regFile/p_0_in                   |                3 |              8 |
|  slowClk_BUFG                                         | spi/ctrlUnit/registers_reg[1][7][0] | regFile/p_0_in                   |                2 |              8 |
|  slowClk_BUFG                                         | spi/ctrlUnit/registers_reg[2][7][0] | regFile/p_0_in                   |                1 |              8 |
|  slowClk_BUFG                                         | spi/ctrlUnit/registers_reg[5][7][0] | regFile/p_0_in                   |                2 |              8 |
|  slowClk_BUFG                                         | spi/ctrlUnit/registers_reg[3][7][0] | regFile/p_0_in                   |                2 |              8 |
|  slowClk_BUFG                                         | spi/ctrlUnit/registers_reg[4][7][0] | regFile/p_0_in                   |                2 |              8 |
|  slowClk_BUFG                                         | spi/ctrlUnit/registers_reg[6][7][0] | regFile/p_0_in                   |                2 |              8 |
|  slowClk_BUFG                                         | spi/ctrlUnit/registers_reg[7][7][0] | regFile/p_0_in                   |                3 |              8 |
|  slowClk_BUFG                                         | spi/ctrlUnit/registers_reg[8][7][0] | regFile/p_0_in                   |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                                  |                                     | clear                            |                4 |             16 |
+-------------------------------------------------------+-------------------------------------+----------------------------------+------------------+----------------+


