-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
--S1_wire_pll1_fbout is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_fbout at PLL_1
S1_wire_pll1_fbout = EQUATION NOT SUPPORTED;

--S1_wire_pll1_clk[0] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[0] at PLL_1
S1_wire_pll1_clk[0] = EQUATION NOT SUPPORTED;

--S1_wire_pll1_clk[1] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[1] at PLL_1
S1_wire_pll1_clk[1] = EQUATION NOT SUPPORTED;

--S1_wire_pll1_clk[2] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[2] at PLL_1
S1_wire_pll1_clk[2] = EQUATION NOT SUPPORTED;


--K1_UP[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1] at FF_X21_Y6_N13
--register power-up is low

K1_UP[1] = DFFEAS(K1L43, GLOBAL(A1L189), GLOBAL(AB1L12),  , K1L38,  ,  , D1_DECFIFO,  );


--W1_SCSI_DATA__TX_LATCHED[0] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[0] at FF_X14_Y12_N13
--register power-up is low

W1_SCSI_DATA__TX_LATCHED[0] = DFFEAS(W1L22, GLOBAL(S1L20),  ,  ,  , X1L24,  , W1L34, !F1_CPU2S_o);


--W1_SCSI_DATA__TX_LATCHED[1] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[1] at FF_X15_Y9_N5
--register power-up is low

W1_SCSI_DATA__TX_LATCHED[1] = DFFEAS(W1L25, GLOBAL(S1L20),  ,  ,  , X1L21,  , W1L34, !F1_CPU2S_o);


--W1_SCSI_DATA__TX_LATCHED[2] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[2] at FF_X14_Y12_N27
--register power-up is low

W1_SCSI_DATA__TX_LATCHED[2] = DFFEAS(W1L28, GLOBAL(S1L20),  ,  ,  , X1L18,  , W1L34, !F1_CPU2S_o);


--W1_SCSI_DATA__TX_LATCHED[3] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3] at FF_X15_Y9_N23
--register power-up is low

W1_SCSI_DATA__TX_LATCHED[3] = DFFEAS(W1L31, GLOBAL(S1L20),  ,  ,  , X1L15,  , W1L34, !F1_CPU2S_o);


--W1_SCSI_DATA__TX_LATCHED[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[4] at FF_X15_Y9_N17
--register power-up is low

W1_SCSI_DATA__TX_LATCHED[4] = DFFEAS(W1L37, GLOBAL(S1L20),  ,  ,  , X1L12,  , W1L34, !F1_CPU2S_o);


--W1_SCSI_DATA__TX_LATCHED[5] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[5] at FF_X15_Y9_N15
--register power-up is low

W1_SCSI_DATA__TX_LATCHED[5] = DFFEAS(W1L40, GLOBAL(S1L20),  ,  ,  , X1L9,  , W1L34, !F1_CPU2S_o);


--W1_SCSI_DATA__TX_LATCHED[6] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[6] at FF_X14_Y12_N5
--register power-up is low

W1_SCSI_DATA__TX_LATCHED[6] = DFFEAS(W1L43, GLOBAL(S1L20),  ,  ,  , X1L6,  , W1L34, !F1_CPU2S_o);


--W1_SCSI_DATA__TX_LATCHED[7] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[7] at FF_X15_Y9_N29
--register power-up is low

W1_SCSI_DATA__TX_LATCHED[7] = DFFEAS(W1L46, GLOBAL(S1L20),  ,  ,  , X1L3,  , W1L34, !F1_CPU2S_o);


--W1L22 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[0]~0 at LCCOMB_X14_Y12_N12
W1L22 = (W1_MuxSelect[4] & ((U1L9))) # (!W1_MuxSelect[4] & (U1L1));


--W1L25 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[1]~1 at LCCOMB_X15_Y9_N4
W1L25 = (W1_MuxSelect[4] & ((U1L10))) # (!W1_MuxSelect[4] & (U1L2));


--W1L28 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[2]~2 at LCCOMB_X14_Y12_N26
W1L28 = (W1_MuxSelect[4] & (U1L11)) # (!W1_MuxSelect[4] & ((U1L3)));


--W1L31 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3]~3 at LCCOMB_X15_Y9_N22
W1L31 = (W1_MuxSelect[4] & (U1L12)) # (!W1_MuxSelect[4] & ((U1L4)));


--W1L37 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[4]~4 at LCCOMB_X15_Y9_N16
W1L37 = (W1_MuxSelect[4] & (U1L13)) # (!W1_MuxSelect[4] & ((U1L5)));


--W1L40 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[5]~5 at LCCOMB_X15_Y9_N14
W1L40 = (W1_MuxSelect[4] & (U1L14)) # (!W1_MuxSelect[4] & ((U1L6)));


--W1L43 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[6]~6 at LCCOMB_X14_Y12_N4
W1L43 = (W1_MuxSelect[4] & (U1L15)) # (!W1_MuxSelect[4] & ((U1L7)));


--W1L46 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[7]~7 at LCCOMB_X15_Y9_N28
W1L46 = (W1_MuxSelect[4] & ((U1L16))) # (!W1_MuxSelect[4] & (U1L8));


--A1L223 is _INT~output at IOOBUF_X50_Y8_N9
A1L223 = OUTPUT_BUFFER.O(.I(BB1L5), , , , , , , , , , , , , , , , , );


--A1L233 is _SIZ1~output at IOOBUF_X19_Y0_N23
A1L233 = OUTPUT_BUFFER.O(.I(D1_SIZE1), .OE(D1_BGACK), , , , , , , , , , , , , , , , );


--A1L201 is _BR~output at IOOBUF_X16_Y17_N2
A1L201 = OUTPUT_BUFFER.O(.I(!D1_BREQ), , , , , , , , , , , , , , , , , );


--A1L186 is R_W_IO~output at IOOBUF_X50_Y10_N9
A1L186 = OUTPUT_BUFFER.O(.I(AB1_CNTR_O[1]), .OE(D1_BGACK), , , , , , , , , , , , , , , , );


--A1L192 is _AS_IO~output at IOOBUF_X50_Y10_N2
A1L192 = OUTPUT_BUFFER.O(.I(AS_O_), .OE(D1_BGACK), , , , , , , , , , , , , , , , );


--A1L221 is _DS_IO~output at IOOBUF_X50_Y8_N2
A1L221 = OUTPUT_BUFFER.O(.I(DS_O_), .OE(D1_BGACK), , , , , , , , , , , , , , , , );


--A1L215 is _DSACK_IO[0]~output at IOOBUF_X50_Y2_N23
A1L215 = OUTPUT_BUFFER.O(.I(dsack_int), .OE(VCC), , , , , , , , , , , , , , , , );


--A1L218 is _DSACK_IO[1]~output at IOOBUF_X50_Y8_N23
A1L218 = OUTPUT_BUFFER.O(.I(dsack_int), .OE(VCC), , , , , , , , , , , , , , , , );


--A1L21 is DATA_IO[0]~output at IOOBUF_X8_Y17_N2
A1L21 = OUTPUT_BUFFER.O(.I(V1L3), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L24 is DATA_IO[1]~output at IOOBUF_X0_Y3_N16
A1L24 = OUTPUT_BUFFER.O(.I(V1L6), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L27 is DATA_IO[2]~output at IOOBUF_X6_Y0_N23
A1L27 = OUTPUT_BUFFER.O(.I(V1L10), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L30 is DATA_IO[3]~output at IOOBUF_X6_Y0_N16
A1L30 = OUTPUT_BUFFER.O(.I(V1L13), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L33 is DATA_IO[4]~output at IOOBUF_X8_Y0_N16
A1L33 = OUTPUT_BUFFER.O(.I(V1L19), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L36 is DATA_IO[5]~output at IOOBUF_X8_Y0_N30
A1L36 = OUTPUT_BUFFER.O(.I(V1L22), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L39 is DATA_IO[6]~output at IOOBUF_X19_Y0_N30
A1L39 = OUTPUT_BUFFER.O(.I(V1L25), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L42 is DATA_IO[7]~output at IOOBUF_X50_Y2_N2
A1L42 = OUTPUT_BUFFER.O(.I(V1L29), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L45 is DATA_IO[8]~output at IOOBUF_X19_Y0_N16
A1L45 = OUTPUT_BUFFER.O(.I(V1L31), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L48 is DATA_IO[9]~output at IOOBUF_X16_Y0_N23
A1L48 = OUTPUT_BUFFER.O(.I(V1L33), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L51 is DATA_IO[10]~output at IOOBUF_X16_Y0_N30
A1L51 = OUTPUT_BUFFER.O(.I(V1L36), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L54 is DATA_IO[11]~output at IOOBUF_X21_Y0_N30
A1L54 = OUTPUT_BUFFER.O(.I(V1L38), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L57 is DATA_IO[12]~output at IOOBUF_X16_Y0_N2
A1L57 = OUTPUT_BUFFER.O(.I(V1L40), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L60 is DATA_IO[13]~output at IOOBUF_X24_Y0_N9
A1L60 = OUTPUT_BUFFER.O(.I(V1L42), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L63 is DATA_IO[14]~output at IOOBUF_X8_Y0_N23
A1L63 = OUTPUT_BUFFER.O(.I(V1L44), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L66 is DATA_IO[15]~output at IOOBUF_X0_Y8_N9
A1L66 = OUTPUT_BUFFER.O(.I(V1L46), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L69 is DATA_IO[16]~output at IOOBUF_X0_Y8_N2
A1L69 = OUTPUT_BUFFER.O(.I(V1L52), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L72 is DATA_IO[17]~output at IOOBUF_X0_Y7_N2
A1L72 = OUTPUT_BUFFER.O(.I(V1L54), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L75 is DATA_IO[18]~output at IOOBUF_X0_Y3_N9
A1L75 = OUTPUT_BUFFER.O(.I(V1L57), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L78 is DATA_IO[19]~output at IOOBUF_X0_Y9_N2
A1L78 = OUTPUT_BUFFER.O(.I(V1L59), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L81 is DATA_IO[20]~output at IOOBUF_X0_Y3_N2
A1L81 = OUTPUT_BUFFER.O(.I(V1L61), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L84 is DATA_IO[21]~output at IOOBUF_X0_Y9_N9
A1L84 = OUTPUT_BUFFER.O(.I(V1L63), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L87 is DATA_IO[22]~output at IOOBUF_X0_Y11_N16
A1L87 = OUTPUT_BUFFER.O(.I(V1L66), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L90 is DATA_IO[23]~output at IOOBUF_X0_Y7_N9
A1L90 = OUTPUT_BUFFER.O(.I(V1L68), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L93 is DATA_IO[24]~output at IOOBUF_X6_Y0_N30
A1L93 = OUTPUT_BUFFER.O(.I(V1L70), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L96 is DATA_IO[25]~output at IOOBUF_X3_Y0_N2
A1L96 = OUTPUT_BUFFER.O(.I(V1L77), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L99 is DATA_IO[26]~output at IOOBUF_X3_Y0_N16
A1L99 = OUTPUT_BUFFER.O(.I(V1L80), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L102 is DATA_IO[27]~output at IOOBUF_X3_Y0_N9
A1L102 = OUTPUT_BUFFER.O(.I(V1L82), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L105 is DATA_IO[28]~output at IOOBUF_X8_Y0_N9
A1L105 = OUTPUT_BUFFER.O(.I(V1L84), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L108 is DATA_IO[29]~output at IOOBUF_X24_Y0_N30
A1L108 = OUTPUT_BUFFER.O(.I(V1L86), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L111 is DATA_IO[30]~output at IOOBUF_X14_Y0_N23
A1L111 = OUTPUT_BUFFER.O(.I(V1L88), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L114 is DATA_IO[31]~output at IOOBUF_X14_Y0_N16
A1L114 = OUTPUT_BUFFER.O(.I(V1L90), .OE(A1L115), , , , , , , , , , , , , , , , );


--A1L198 is _BGACK_IO~output at IOOBUF_X14_Y17_N30
A1L198 = OUTPUT_BUFFER.O(.I(!D1_BGACK), .OE(VCC), , , , , , , , , , , , , , , , );


--A1L136 is PD_PORT[0]~output at IOOBUF_X50_Y24_N23
A1L136 = OUTPUT_BUFFER.O(.I(W1L3), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L139 is PD_PORT[1]~output at IOOBUF_X50_Y21_N2
A1L139 = OUTPUT_BUFFER.O(.I(W1L4), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L142 is PD_PORT[2]~output at IOOBUF_X50_Y24_N9
A1L142 = OUTPUT_BUFFER.O(.I(W1L5), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L145 is PD_PORT[3]~output at IOOBUF_X50_Y26_N23
A1L145 = OUTPUT_BUFFER.O(.I(W1L6), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L148 is PD_PORT[4]~output at IOOBUF_X50_Y24_N16
A1L148 = OUTPUT_BUFFER.O(.I(W1L7), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L151 is PD_PORT[5]~output at IOOBUF_X50_Y21_N16
A1L151 = OUTPUT_BUFFER.O(.I(W1L8), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L154 is PD_PORT[6]~output at IOOBUF_X21_Y17_N30
A1L154 = OUTPUT_BUFFER.O(.I(W1L9), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L157 is PD_PORT[7]~output at IOOBUF_X19_Y17_N30
A1L157 = OUTPUT_BUFFER.O(.I(W1L10), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L160 is PD_PORT[8]~output at IOOBUF_X19_Y17_N2
A1L160 = OUTPUT_BUFFER.O(.I(W1L3), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L163 is PD_PORT[9]~output at IOOBUF_X50_Y21_N24
A1L163 = OUTPUT_BUFFER.O(.I(W1L4), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L166 is PD_PORT[10]~output at IOOBUF_X12_Y17_N2
A1L166 = OUTPUT_BUFFER.O(.I(W1L5), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L169 is PD_PORT[11]~output at IOOBUF_X10_Y17_N2
A1L169 = OUTPUT_BUFFER.O(.I(W1L6), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L172 is PD_PORT[12]~output at IOOBUF_X12_Y17_N9
A1L172 = OUTPUT_BUFFER.O(.I(W1L7), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L175 is PD_PORT[13]~output at IOOBUF_X0_Y12_N16
A1L175 = OUTPUT_BUFFER.O(.I(W1L8), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L178 is PD_PORT[14]~output at IOOBUF_X10_Y17_N16
A1L178 = OUTPUT_BUFFER.O(.I(W1L9), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L181 is PD_PORT[15]~output at IOOBUF_X25_Y24_N16
A1L181 = OUTPUT_BUFFER.O(.I(W1L10), .OE(W1_SCSI_OUT), , , , , , , , , , , , , , , , );


--D1_BGACK is CPU_SM:u_CPU_SM|BGACK at FF_X20_Y8_N9
--register power-up is low

D1_BGACK = DFFEAS(P1L38, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1_DACK_o is SCSI_SM:u_SCSI_SM|DACK_o at FF_X19_Y12_N31
--register power-up is low

F1_DACK_o = DFFEAS(T1L16, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1_SCSI_CS_o is SCSI_SM:u_SCSI_SM|SCSI_CS_o at FF_X14_Y9_N21
--register power-up is low

F1_SCSI_CS_o = DFFEAS(T1_WideOr15, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--AB1_CNTR_O[4] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4] at FF_X14_Y7_N5
--register power-up is low

AB1_CNTR_O[4] = DFFEAS(AB1L7, !GLOBAL(S1L16), A1L231,  ,  ,  ,  ,  ,  );


--F1_RE_o is SCSI_SM:u_SCSI_SM|RE_o at FF_X14_Y9_N23
--register power-up is low

F1_RE_o = DFFEAS(T1L18, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--A1L225 is _IOR~0 at LCCOMB_X15_Y11_N16
A1L225 = (F1_RE_o) # (AB1_CNTR_O[4]);


--F1_WE_o is SCSI_SM:u_SCSI_SM|WE_o at FF_X19_Y12_N19
--register power-up is low

F1_WE_o = DFFEAS(T1L21, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--A1L228 is _IOW~0 at LCCOMB_X21_Y12_N24
A1L228 = (AB1_CNTR_O[4]) # (F1_WE_o);


--AB1_CNTR_O[2] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2] at FF_X14_Y7_N27
--register power-up is low

AB1_CNTR_O[2] = DFFEAS(AB1L5, !GLOBAL(S1L16), A1L231,  ,  ,  ,  ,  ,  );


--BB1L5 is registers:u_registers|registers_istr:u_registers_istr|INT_O_~0 at LCCOMB_X14_Y7_N12
BB1L5 = (!A1L124) # (!AB1_CNTR_O[2]);


--D1_SIZE1 is CPU_SM:u_CPU_SM|SIZE1 at FF_X19_Y8_N13
--register power-up is low

D1_SIZE1 = DFFEAS(P1L52, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--D1_BREQ is CPU_SM:u_CPU_SM|BREQ at FF_X21_Y8_N1
--register power-up is low

D1_BREQ = DFFEAS(P1L32, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--D1_BGRANT_ is CPU_SM:u_CPU_SM|BGRANT_ at FF_X21_Y9_N21
--register power-up is low

D1_BGRANT_ = DFFEAS(D1L3, GLOBAL(S1L20), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--D1_nCYCLEDONE is CPU_SM:u_CPU_SM|nCYCLEDONE at FF_X19_Y9_N21
--register power-up is low

D1_nCYCLEDONE = DFFEAS(D1L31, GLOBAL(S1L20), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1_state.s1 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s1 at FF_X21_Y8_N15
--register power-up is low

P1_state.s1 = DFFEAS(P1L7, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1_state.s21 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s21 at FF_X22_Y8_N29
--register power-up is low

P1_state.s21 = DFFEAS(P1L22, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1L37 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector19~0 at LCCOMB_X21_Y8_N8
P1L37 = (D1_nCYCLEDONE & (D1_BGRANT_ & ((P1_state.s1) # (P1_state.s21))));


--P1_state.s0 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s0 at FF_X21_Y8_N11
--register power-up is low

P1_state.s0 = DFFEAS(P1L6, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1_state.s20 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s20 at FF_X21_Y8_N25
--register power-up is low

P1_state.s20 = DFFEAS(P1L21, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1L70 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr34~0 at LCCOMB_X21_Y8_N30
P1L70 = (P1_state.s0 & (!P1_state.s20 & (!P1_state.s1 & !P1_state.s21)));


--P1_state.letgo is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.letgo at FF_X20_Y8_N7
--register power-up is low

P1_state.letgo = DFFEAS(P1L31, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1L38 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector19~1 at LCCOMB_X20_Y8_N8
P1L38 = (P1L37) # ((P1L70 & !P1_state.letgo));


--D1_CCRESET_ is CPU_SM:u_CPU_SM|CCRESET_ at FF_X14_Y7_N23
--register power-up is low

D1_CCRESET_ = DFFEAS( , !GLOBAL(A1L189),  ,  ,  , A1L231,  ,  , VCC);


--T1_state_reg.F2S_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_1 at FF_X19_Y12_N23
--register power-up is low

T1_state_reg.F2S_1 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , T1L14,  ,  , VCC);


--AB1_CNTR_O[1] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1] at FF_X14_Y7_N1
--register power-up is low

AB1_CNTR_O[1] = DFFEAS(AB1L3, !GLOBAL(S1L16), A1L231,  ,  ,  ,  ,  ,  );


--F1_CDREQ_ is SCSI_SM:u_SCSI_SM|CDREQ_ at FF_X22_Y8_N31
--register power-up is low

F1_CDREQ_ = DFFEAS(DREQ_, !GLOBAL(S1L20), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--K1_FIFOEMPTY is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY at FF_X19_Y6_N13
--register power-up is low

K1_FIFOEMPTY = DFFEAS(K1L23, !GLOBAL(A1L189), GLOBAL(AB1L12),  ,  ,  ,  ,  ,  );


--F1_RDFIFO_o is SCSI_SM:u_SCSI_SM|RDFIFO_o at FF_X21_Y9_N7
--register power-up is low

F1_RDFIFO_o = DFFEAS(F1L12, GLOBAL(S1L20), !F1L21,  ,  ,  ,  ,  ,  );


--T1L13 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~0 at LCCOMB_X21_Y9_N16
T1L13 = (K1_FIFOEMPTY & (AB1_CNTR_O[1] & (!F1_RDFIFO_o & F1_CDREQ_)));


--T1_state_reg.IDLE_DMA_WR is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR at FF_X21_Y9_N23
--register power-up is low

T1_state_reg.IDLE_DMA_WR = DFFEAS(T1L11, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1_CCPUREQ is SCSI_SM:u_SCSI_SM|CCPUREQ at FF_X17_Y8_N1
--register power-up is low

F1_CCPUREQ = DFFEAS(Z1_WDREGREQ, !GLOBAL(S1L20), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--T1L14 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~1 at LCCOMB_X21_Y9_N0
T1L14 = (T1_state_reg.IDLE_DMA_WR & (!F1_CCPUREQ & T1L13));


--T1_state_reg.IDLE_DMA_RD is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD at FF_X21_Y9_N31
--register power-up is low

T1_state_reg.IDLE_DMA_RD = DFFEAS(T1L8, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--K1_FIFOFULL is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL at FF_X19_Y6_N15
--register power-up is low

K1_FIFOFULL = DFFEAS(K1L26, !GLOBAL(A1L189), GLOBAL(AB1L12),  ,  ,  ,  ,  ,  );


--F1_RIFIFO_o is SCSI_SM:u_SCSI_SM|RIFIFO_o at FF_X20_Y9_N11
--register power-up is low

F1_RIFIFO_o = DFFEAS(F1L15, GLOBAL(S1L20), !F1L20,  ,  ,  ,  ,  ,  );


--T1L4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|START_S2F~0 at LCCOMB_X21_Y9_N12
T1L4 = (F1_RIFIFO_o) # ((AB1_CNTR_O[1]) # ((F1_CCPUREQ) # (!F1_CDREQ_)));


--T1_state_reg.S2F_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_1 at FF_X21_Y9_N15
--register power-up is low

T1_state_reg.S2F_1 = DFFEAS(T1L54, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--T1L15 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~2 at LCCOMB_X21_Y9_N24
T1L15 = (!T1_state_reg.S2F_1 & ((T1_state_reg.IDLE_DMA_RD) # ((K1_FIFOFULL) # (T1L4))));


--T1L16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~3 at LCCOMB_X19_Y12_N30
T1L16 = (T1_state_reg.F2S_1) # ((T1L14) # (!T1L15));


--T1_state_reg.C2S_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_3 at FF_X14_Y9_N31
--register power-up is low

T1_state_reg.C2S_3 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , T1_state_reg.C2S_2,  ,  , VCC);


--T1_state_reg.CPUREQ is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.CPUREQ at FF_X21_Y9_N11
--register power-up is low

T1_state_reg.CPUREQ = DFFEAS(T1L9, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--T1_state_reg.S2C_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_3 at FF_X14_Y9_N13
--register power-up is low

T1_state_reg.S2C_3 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , T1_state_reg.S2C_2,  ,  , VCC);


--T1_state_reg.S2C_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_1 at FF_X14_Y9_N3
--register power-up is low

T1_state_reg.S2C_1 = DFFEAS(T1L17, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--T1_state_reg.S2C_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_4 at FF_X14_Y9_N29
--register power-up is low

T1_state_reg.S2C_4 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , T1_state_reg.S2C_3,  ,  , VCC);


--T1_state_reg.S2C_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_2 at FF_X14_Y9_N5
--register power-up is low

T1_state_reg.S2C_2 = DFFEAS(T1L42, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--T1L26 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr15~0 at LCCOMB_X14_Y9_N12
T1L26 = (!T1_state_reg.S2C_4 & (!T1_state_reg.S2C_2 & (!T1_state_reg.S2C_3 & !T1_state_reg.S2C_1)));


--T1_state_reg.C2S_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_1 at FF_X19_Y12_N9
--register power-up is low

T1_state_reg.C2S_1 = DFFEAS(T1L20, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--T1_state_reg.C2S_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_2 at FF_X19_Y12_N25
--register power-up is low

T1_state_reg.C2S_2 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , T1_state_reg.C2S_1,  ,  , VCC);


--T1L27 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr15~1 at LCCOMB_X19_Y12_N24
T1L27 = (!T1_state_reg.C2S_1 & !T1_state_reg.C2S_2);


--T1_WideOr15 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr15 at LCCOMB_X14_Y9_N20
T1_WideOr15 = (T1_state_reg.CPUREQ) # (((T1_state_reg.C2S_3) # (!T1L26)) # (!T1L27));


--Z1L14 is registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0 at LCCOMB_X17_Y8_N30
Z1L14 = (!A1L191 & (!A1L205 & (A1L5 & !A1L9)));


--Z1L15 is registers:u_registers|addr_decoder:u_addr_decoder|h_0C~1 at LCCOMB_X14_Y7_N18
Z1L15 = (!A1L11 & Z1L14);


--Z1L3 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR~0 at LCCOMB_X14_Y7_N20
Z1L3 = (!A1L3 & (!A1L185 & (!A1L7 & Z1L15)));


--AB1L7 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]~0 at LCCOMB_X14_Y7_N4
AB1L7 = (Z1L3 & (A1L32)) # (!Z1L3 & ((AB1_CNTR_O[4])));


--T1L17 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector6~2 at LCCOMB_X14_Y9_N2
T1L17 = (A1L185 & T1_state_reg.CPUREQ);


--T1L20 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector8~0 at LCCOMB_X19_Y12_N8
T1L20 = (!A1L185 & T1_state_reg.CPUREQ);


--T1L21 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector8~1 at LCCOMB_X19_Y12_N18
T1L21 = (T1L20) # ((T1L14) # ((T1_state_reg.F2S_1) # (!T1L27)));


--AB1L5 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]~1 at LCCOMB_X14_Y7_N26
AB1L5 = (Z1L3 & (A1L26)) # (!Z1L3 & ((AB1_CNTR_O[2])));


--P1_state.s30 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s30 at FF_X21_Y8_N21
--register power-up is low

P1_state.s30 = DFFEAS(P1L78, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1_state.s31 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s31 at FF_X19_Y7_N1
--register power-up is low

P1_state.s31 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , P1_state.s30,  ,  , VCC);


--P1_state.s32 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s32 at FF_X19_Y8_N7
--register power-up is low

P1_state.s32 = DFFEAS(P1L26, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1_state.s6 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s6 at FF_X20_Y8_N29
--register power-up is low

P1_state.s6 = DFFEAS(P1L12, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1_state.s7 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s7 at FF_X19_Y8_N21
--register power-up is low

P1_state.s7 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , P1_state.s6,  ,  , VCC);


--P1_state.s8 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s8 at FF_X19_Y8_N31
--register power-up is low

P1_state.s8 = DFFEAS(P1L13, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1L71 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr44~0 at LCCOMB_X19_Y8_N4
P1L71 = (P1_state.s8) # ((P1_state.s7) # (P1_state.s6));


--P1_state.s11 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s11 at FF_X20_Y8_N27
--register power-up is low

P1_state.s11 = DFFEAS(P1L14, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1_state.s12 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s12 at FF_X19_Y8_N11
--register power-up is low

P1_state.s12 = DFFEAS(P1L15, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1L49 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector25~0 at LCCOMB_X19_Y8_N28
P1L49 = (!P1_state.s12 & !P1_state.s11);


--P1L50 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector25~1 at LCCOMB_X19_Y8_N18
P1L50 = (P1_state.s32) # ((P1_state.s31) # ((P1L71) # (!P1L49)));


--P1_state.s15 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s15 at FF_X19_Y8_N9
--register power-up is low

P1_state.s15 = DFFEAS(P1L19, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--H1_FLUSHFIFO is registers:u_registers|FLUSHFIFO at FF_X17_Y8_N13
--register power-up is low

H1_FLUSHFIFO = DFFEAS(H1L4, !GLOBAL(S1L16), A1L231,  ,  ,  ,  ,  ,  );


--J1_BO1 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1 at FF_X15_Y11_N7
--register power-up is low

J1_BO1 = DFFEAS(J1L7, GLOBAL(A1L189), GLOBAL(AB1L12),  ,  ,  ,  ,  ,  );


--J1_BO0 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0 at FF_X15_Y11_N5
--register power-up is low

J1_BO0 = DFFEAS(J1L3, GLOBAL(A1L189), GLOBAL(AB1L12),  ,  ,  ,  ,  ,  );


--P1L3 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Decoder7~0 at LCCOMB_X20_Y8_N0
P1L3 = (H1_FLUSHFIFO & (!K1_FIFOEMPTY & (J1_BO0 $ (J1_BO1))));


--P1_state.s10 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s10 at FF_X20_Y8_N23
--register power-up is low

P1_state.s10 = DFFEAS(P1L74, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1L14 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector6~0 at LCCOMB_X20_Y8_N26
P1L14 = (P1_state.s10) # ((P1_state.s15 & P1L3));


--P1_state.s28 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s28 at FF_X20_Y9_N19
--register power-up is low

P1_state.s28 = DFFEAS(P1L25, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1_state.s26 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s26 at FF_X20_Y9_N23
--register power-up is low

P1_state.s26 = DFFEAS(P1L77, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1_state.s27 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s27 at FF_X20_Y9_N9
--register power-up is low

P1_state.s27 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , P1_state.s26,  ,  , VCC);


--P1L51 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector25~2 at LCCOMB_X20_Y9_N14
P1L51 = (!P1_state.s26 & (!P1_state.s27 & !P1_state.s28));


--P1L52 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector25~3 at LCCOMB_X19_Y8_N12
P1L52 = ((P1L50) # ((P1_state.s30) # (P1L14))) # (!P1L51);


--D1L22 is CPU_SM:u_CPU_SM|LASTWORD~0 at LCCOMB_X20_Y8_N12
D1L22 = (H1_FLUSHFIFO & ((J1_BO0) # (J1_BO1)));


--D1_FLUSHFIFO is CPU_SM:u_CPU_SM|FLUSHFIFO at FF_X20_Y8_N15
--register power-up is low

D1_FLUSHFIFO = DFFEAS( , GLOBAL(S1L20), D1_CCRESET_,  ,  , H1_FLUSHFIFO,  ,  , VCC);


--P1L65 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr24~0 at LCCOMB_X20_Y8_N14
P1L65 = (K1_FIFOFULL) # ((D1_FLUSHFIFO & ((D1L22) # (K1_FIFOEMPTY))));


--D1_DMAENA is CPU_SM:u_CPU_SM|DMAENA at FF_X21_Y8_N19
--register power-up is low

D1_DMAENA = DFFEAS( , GLOBAL(S1L20), D1_CCRESET_,  ,  , AB1_CNTR_O[8],  ,  , VCC);


--P1L33 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector18~0 at LCCOMB_X21_Y8_N18
P1L33 = (!AB1_CNTR_O[1] & (D1_DMAENA & !P1_state.s0));


--P1L32 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector17~0 at LCCOMB_X21_Y8_N0
P1L32 = (P1_state.s1) # ((P1_state.s21) # ((P1L65 & P1L33)));


--D1L30 is CPU_SM:u_CPU_SM|aCYCLEDONE_~0 at LCCOMB_X19_Y9_N14
D1L30 = (A1L217 & (A1L194 & (A1L235 & A1L191)));


--D1L31 is CPU_SM:u_CPU_SM|aCYCLEDONE_~1 at LCCOMB_X19_Y9_N20
D1L31 = (A1L197 & (D1L30 & A1L214));


--P1L75 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s22~0 at LCCOMB_X21_Y8_N12
P1L75 = (D1_nCYCLEDONE & D1_BGRANT_);


--P1L7 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector1~0 at LCCOMB_X21_Y8_N14
P1L7 = (P1L75 & (P1L33 & ((P1L65)))) # (!P1L75 & ((P1_state.s1) # ((P1L33 & P1L65))));


--D1_DREQ_ is CPU_SM:u_CPU_SM|DREQ_ at FF_X21_Y8_N7
--register power-up is low

D1_DREQ_ = DFFEAS( , GLOBAL(S1L20), D1_CCRESET_,  ,  , DREQ_,  ,  , VCC);


--P1L2 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Decoder1~0 at LCCOMB_X21_Y8_N6
P1L2 = (D1_DMAENA & (!K1_FIFOEMPTY & (D1_DREQ_ & AB1_CNTR_O[1])));


--P1L22 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector10~0 at LCCOMB_X22_Y8_N28
P1L22 = (P1L75 & (P1L2 & ((P1_state.s20)))) # (!P1L75 & ((P1_state.s21) # ((P1L2 & P1_state.s20))));


--P1L5 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector0~0 at LCCOMB_X21_Y8_N16
P1L5 = (P1_state.s0 & (P1_state.s20 & (!AB1_CNTR_O[1]))) # (!P1_state.s0 & ((AB1_CNTR_O[1]) # ((!P1_state.s20 & P1L65))));


--P1L6 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector0~1 at LCCOMB_X21_Y8_N10
P1L6 = (!P1_state.letgo & (P1_state.s0 $ (((D1_DMAENA & P1L5)))));


--P1L20 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector9~0 at LCCOMB_X21_Y8_N2
P1L20 = (P1_state.s20 & (!P1L2 & ((AB1_CNTR_O[1]) # (!D1_DMAENA))));


--P1L21 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector9~1 at LCCOMB_X21_Y8_N24
P1L21 = (P1L20) # ((AB1_CNTR_O[1] & (D1_DMAENA & !P1_state.s0)));


--P1L30 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector16~0 at LCCOMB_X20_Y8_N20
P1L30 = (!K1_FIFOEMPTY & (((!J1_BO0 & !J1_BO1)) # (!H1_FLUSHFIFO)));


--P1_state.s35 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s35 at FF_X20_Y9_N13
--register power-up is low

P1_state.s35 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , P1L29,  ,  , VCC);


--P1L31 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector16~1 at LCCOMB_X20_Y8_N6
P1L31 = (P1_state.s15 & ((P1L30) # ((P1_state.s35 & K1_FIFOFULL)))) # (!P1_state.s15 & (((P1_state.s35 & K1_FIFOFULL))));


--AB1L3 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]~2 at LCCOMB_X14_Y7_N0
AB1L3 = (Z1L3 & (A1L23)) # (!Z1L3 & ((AB1_CNTR_O[1])));


--AB1_CNTR_O[8] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8] at FF_X17_Y8_N27
--register power-up is low

AB1_CNTR_O[8] = DFFEAS(AB1L11, !GLOBAL(S1L16), A1L231,  ,  ,  ,  ,  ,  );


--DREQ_ is DREQ_ at LCCOMB_X22_Y8_N30
DREQ_ = (AB1_CNTR_O[8] & !A1L211);


--K1_UP[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3] at FF_X21_Y6_N27
--register power-up is low

K1_UP[3] = DFFEAS(K1L37, GLOBAL(A1L189), GLOBAL(AB1L12),  , K1L38,  ,  ,  ,  );


--K1_DOWN[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3] at FF_X20_Y6_N29
--register power-up is low

K1_DOWN[3] = DFFEAS(K1L14, GLOBAL(A1L189), GLOBAL(AB1L12),  , D1_DECFIFO,  ,  ,  ,  );


--K1L13 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0 at LCCOMB_X20_Y6_N14
K1L13 = (K1_DOWN[3]) # (K1_UP[3]);


--K1_UP[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4] at FF_X20_Y6_N13
--register power-up is low

K1_UP[4] = DFFEAS(K1L39, GLOBAL(A1L189), GLOBAL(AB1L12),  , K1L38,  ,  ,  ,  );


--K1_DOWN[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2] at FF_X20_Y6_N7
--register power-up is low

K1_DOWN[2] = DFFEAS(K1L16, GLOBAL(A1L189), GLOBAL(AB1L12),  , D1_DECFIFO,  ,  ,  ,  );


--K1L14 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1 at LCCOMB_X20_Y6_N28
K1L14 = (K1_UP[4]) # (K1_DOWN[2]);


--D1_DECFIFO is CPU_SM:u_CPU_SM|DECFIFO at FF_X20_Y9_N25
--register power-up is low

D1_DECFIFO = DFFEAS(P1_DECFIFO, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--K1_UP[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6] at FF_X20_Y6_N21
--register power-up is low

K1_UP[6] = DFFEAS(K1L40, GLOBAL(A1L189), GLOBAL(AB1L12),  , K1L38,  ,  ,  ,  );


--K1_DOWN[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0] at FF_X20_Y6_N19
--register power-up is low

K1_DOWN[0] = DFFEAS( , GLOBAL(A1L189), GLOBAL(AB1L12),  , D1_DECFIFO, K1_UP[7],  ,  , VCC);


--K1L15 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2 at LCCOMB_X20_Y6_N18
K1L15 = (K1_DOWN[0]) # (K1_UP[6]);


--K1_UP[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5] at FF_X20_Y6_N25
--register power-up is low

K1_UP[5] = DFFEAS(K1L41, GLOBAL(A1L189), GLOBAL(AB1L12),  , K1L38,  ,  ,  ,  );


--K1_DOWN[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1] at FF_X20_Y6_N3
--register power-up is low

K1_DOWN[1] = DFFEAS(K1L4, GLOBAL(A1L189), GLOBAL(AB1L12),  , D1_DECFIFO,  ,  ,  ,  );


--K1L16 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~3 at LCCOMB_X20_Y6_N6
K1L16 = (K1_UP[5]) # (K1_DOWN[1]);


--K1_UP[7] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7] at FF_X20_Y6_N9
--register power-up is low

K1_UP[7] = DFFEAS(K1L42, GLOBAL(A1L189), GLOBAL(AB1L12),  , K1L38,  ,  ,  ,  );


--K1_DOWN[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5] at FF_X21_Y6_N29
--register power-up is low

K1_DOWN[5] = DFFEAS(K1L21, GLOBAL(A1L189), GLOBAL(AB1L12),  , D1_DECFIFO,  ,  ,  ,  );


--K1_UP[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2] at FF_X21_Y6_N3
--register power-up is low

K1_UP[2] = DFFEAS(K1L44, GLOBAL(A1L189), GLOBAL(AB1L12),  , K1L38,  ,  ,  ,  );


--K1_DOWN[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4] at FF_X20_Y6_N15
--register power-up is low

K1_DOWN[4] = DFFEAS(K1L13, GLOBAL(A1L189), GLOBAL(AB1L12),  , D1_DECFIFO,  ,  ,  ,  );


--K1L17 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~4 at LCCOMB_X21_Y6_N20
K1L17 = (!K1_UP[1] & (!K1_UP[2] & (!K1_DOWN[4] & !K1_DOWN[5])));


--K1L18 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~5 at LCCOMB_X20_Y6_N22
K1L18 = (K1L17 & (!K1L15 & (!K1_UP[7] & !K1L16)));


--K1L19 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~6 at LCCOMB_X20_Y6_N4
K1L19 = (!K1L13 & (D1_DECFIFO & (K1L18 & !K1L14)));


--D1_INCFIFO is CPU_SM:u_CPU_SM|INCFIFO at FF_X20_Y9_N21
--register power-up is low

D1_INCFIFO = DFFEAS(P1_INCFIFO, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--K1L20 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~7 at LCCOMB_X19_Y6_N28
K1L20 = (K1_FIFOEMPTY & (((!K1L19)))) # (!K1_FIFOEMPTY & ((D1_INCFIFO) # ((D1_DECFIFO & !K1L19))));


--F1_INCNO_o is SCSI_SM:u_SCSI_SM|INCNO_o at FF_X19_Y12_N7
--register power-up is low

F1_INCNO_o = DFFEAS(T1L3, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1L12 is SCSI_SM:u_SCSI_SM|RDFIFO_o~0 at LCCOMB_X21_Y9_N6
F1L12 = (F1_RDFIFO_o) # (F1_INCNO_o);


--F1L21 is SCSI_SM:u_SCSI_SM|always4~0 at LCCOMB_X21_Y9_N4
F1L21 = (D1_DECFIFO) # (!A1L231);


--T1_state_reg.F2S_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_4 at FF_X20_Y9_N7
--register power-up is low

T1_state_reg.F2S_4 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , T1_state_reg.F2S_3,  ,  , VCC);


--T1L11 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector3~0 at LCCOMB_X21_Y9_N22
T1L11 = (T1_state_reg.F2S_4) # ((!F1_CCPUREQ & (AB1_CNTR_O[1] & !T1_state_reg.IDLE_DMA_RD)));


--Z1L16 is registers:u_registers|addr_decoder:u_addr_decoder|h_14~0 at LCCOMB_X17_Y8_N16
Z1L16 = (!A1L205 & (!A1L191 & !A1L9));


--Z1_WDREGREQ is registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ at LCCOMB_X17_Y8_N0
Z1_WDREGREQ = (!A1L7 & (A1L11 & Z1L16));


--T1_state_reg.S2F_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_4 at FF_X17_Y9_N29
--register power-up is low

T1_state_reg.S2F_4 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , T1_state_reg.S2F_3,  ,  , VCC);


--T1_state_reg.C2S_5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_5 at FF_X14_Y9_N1
--register power-up is low

T1_state_reg.C2S_5 = DFFEAS(T1L10, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--T1_state_reg.S2C_6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_6 at FF_X14_Y9_N17
--register power-up is low

T1_state_reg.S2C_6 = DFFEAS(T1L12, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1_CDSACK_ is SCSI_SM:u_SCSI_SM|CDSACK_ at FF_X17_Y9_N19
--register power-up is low

F1_CDSACK_ = DFFEAS(F1L4, !GLOBAL(S1L20), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--T1L5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~0 at LCCOMB_X17_Y9_N28
T1L5 = (T1_state_reg.S2F_4) # ((!F1_CDSACK_ & ((T1_state_reg.S2C_6) # (T1_state_reg.C2S_5))));


--T1L6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~1 at LCCOMB_X21_Y9_N2
T1L6 = (T1_state_reg.IDLE_DMA_WR & !T1L13);


--T1L7 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~2 at LCCOMB_X21_Y9_N28
T1L7 = (!T1_state_reg.IDLE_DMA_RD & (!AB1_CNTR_O[1] & ((K1_FIFOFULL) # (T1L4))));


--T1L8 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~3 at LCCOMB_X21_Y9_N30
T1L8 = (!T1L5 & ((F1_CCPUREQ) # ((!T1L7 & !T1L6))));


--K1L25 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL~0 at LCCOMB_X19_Y6_N10
K1L25 = (D1_INCFIFO & (K1L15 & ((!D1_DECFIFO) # (!K1_FIFOFULL)))) # (!D1_INCFIFO & (K1_FIFOFULL & (!D1_DECFIFO)));


--F1_INCNI_o is SCSI_SM:u_SCSI_SM|INCNI_o at FF_X20_Y9_N1
--register power-up is low

F1_INCNI_o = DFFEAS(T1L2, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1L15 is SCSI_SM:u_SCSI_SM|RIFIFO_o~0 at LCCOMB_X20_Y9_N10
F1L15 = (F1_RIFIFO_o) # (F1_INCNI_o);


--F1L20 is SCSI_SM:u_SCSI_SM|always3~0 at LCCOMB_X20_Y9_N28
F1L20 = (D1_INCFIFO) # (!A1L231);


--T1L53 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg~31 at LCCOMB_X21_Y9_N18
T1L53 = (!T1_state_reg.IDLE_DMA_RD & (!AB1_CNTR_O[1] & !F1_CCPUREQ));


--T1L54 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg~32 at LCCOMB_X21_Y9_N14
T1L54 = (!T1L4 & (!K1_FIFOFULL & T1L53));


--T1L9 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~0 at LCCOMB_X21_Y9_N10
T1L9 = (F1_CCPUREQ & ((T1_state_reg.IDLE_DMA_WR) # (!T1_state_reg.IDLE_DMA_RD)));


--AS_O_ is AS_O_ at FF_X21_Y10_N13
--register power-up is low

AS_O_ = DFFEAS(A1L13, !GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--DS_O_ is DS_O_ at FF_X19_Y7_N7
--register power-up is low

DS_O_ = DFFEAS(A1L120, !GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--CB1_REG_DSK_ is registers:u_registers|registers_term:u_registers_term|REG_DSK_ at FF_X15_Y7_N1
--register power-up is low

CB1_REG_DSK_ = DFFEAS(CB1L3, GLOBAL(S1L16), !A1L191,  ,  ,  ,  ,  ,  );


--F1_nLS2CPU is SCSI_SM:u_SCSI_SM|nLS2CPU at FF_X14_Y9_N9
--register power-up is low

F1_nLS2CPU = DFFEAS(F1L23, GLOBAL(S1L20), !A1L191,  ,  ,  ,  ,  ,  );


--dsack_int is dsack_int at LCCOMB_X15_Y7_N30
dsack_int = (!F1_nLS2CPU & !CB1_REG_DSK_);


--W1_SCSI_DATA__RX_LATCHED[0] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[0] at FF_X13_Y8_N5
--register power-up is low

W1_SCSI_DATA__RX_LATCHED[0] = DFFEAS( , !GLOBAL(A1L189), F1_S2CPU_o,  , F1_nLS2CPU, A1L135,  ,  , VCC);


--D1_F2CPUL is CPU_SM:u_CPU_SM|F2CPUL at FF_X19_Y8_N27
--register power-up is low

D1_F2CPUL = DFFEAS(P1L44, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1_LD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[0] at FF_X13_Y8_N31
--register power-up is low

V1_LD_LATCH[0] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[0],  ,  , VCC);


--F1_S2CPU_o is SCSI_SM:u_SCSI_SM|S2CPU_o at FF_X14_Y9_N19
--register power-up is low

F1_S2CPU_o = DFFEAS(T1L23, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1L1 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~8 at LCCOMB_X13_Y8_N4
V1L1 = (F1_S2CPU_o & (((W1_SCSI_DATA__RX_LATCHED[0])))) # (!F1_S2CPU_o & (V1_LD_LATCH[0] & ((D1_F2CPUL))));


--V1L11 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~9 at LCCOMB_X14_Y10_N20
V1L11 = (!F1_S2CPU_o & !D1_F2CPUL);


--H1_SSPBDAT[0] is registers:u_registers|SSPBDAT[0] at FF_X14_Y6_N13
--register power-up is low

H1_SSPBDAT[0] = DFFEAS(H1L7, !GLOBAL(S1L16), A1L231,  , Z1L8,  ,  ,  ,  );


--Z1L6 is registers:u_registers|addr_decoder:u_addr_decoder|SSPBDAT_RD_~0 at LCCOMB_X14_Y7_N2
Z1L6 = (A1L7 & (A1L11 & !A1L3));


--Z1L7 is registers:u_registers|addr_decoder:u_addr_decoder|SSPBDAT_RD_~1 at LCCOMB_X13_Y9_N20
Z1L7 = (A1L185 & (Z1L6 & Z1L14));


--BB1_FE is registers:u_registers|registers_istr:u_registers_istr|FE at FF_X14_Y6_N11
--register power-up is low

BB1_FE = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L5, K1_FIFOEMPTY,  ,  , VCC);


--Z1L4 is registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0 at LCCOMB_X14_Y7_N24
Z1L4 = (A1L185 & (A1L7 & A1L3));


--Z1L5 is registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~1 at LCCOMB_X14_Y6_N0
Z1L5 = (!A1L11 & (Z1L14 & Z1L4));


--V1L2 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~10 at LCCOMB_X14_Y6_N10
V1L2 = (Z1L5 & (((!BB1_FE & !Z1L7)))) # (!Z1L5 & (H1_SSPBDAT[0] & ((Z1L7))));


--Z1L12 is registers:u_registers|addr_decoder:u_addr_decoder|WTC_RD_~0 at LCCOMB_X17_Y8_N18
Z1L12 = (!A1L191 & (!A1L205 & (!A1L11 & !A1L7)));


--Z1L9 is registers:u_registers|addr_decoder:u_addr_decoder|VERSION_RD_~0 at LCCOMB_X17_Y8_N4
Z1L9 = (!A1L3 & (!A1L5 & A1L9));


--Z1L10 is registers:u_registers|addr_decoder:u_addr_decoder|VERSION_RD_~1 at LCCOMB_X17_Y8_N22
Z1L10 = (A1L185 & (Z1L12 & Z1L9));


--V1L3 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~11 at LCCOMB_X14_Y6_N30
V1L3 = (V1L1) # ((V1L11 & ((V1L2) # (Z1L10))));


--Z1_h_0C is registers:u_registers|addr_decoder:u_addr_decoder|h_0C at LCCOMB_X17_Y8_N20
Z1_h_0C = (Z1L14 & (!A1L7 & (!A1L11 & A1L3)));


--A1L115 is DATA_IO~64 at LCCOMB_X15_Y7_N20
A1L115 = (D1_BGACK) # ((!A1L205 & (A1L185 & !Z1_h_0C)));


--BB1_FF is registers:u_registers|registers_istr:u_registers_istr|FF at FF_X14_Y6_N17
--register power-up is low

BB1_FF = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L5, K1_FIFOFULL,  ,  , VCC);


--Z1L2 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0 at LCCOMB_X14_Y7_N10
Z1L2 = (!A1L3 & (A1L185 & (!A1L7 & Z1L15)));


--V1L4 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~12 at LCCOMB_X14_Y6_N16
V1L4 = (Z1L2 & (AB1_CNTR_O[1] & ((!Z1L5)))) # (!Z1L2 & (((BB1_FF & Z1L5))));


--W1_SCSI_DATA__RX_LATCHED[1] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[1] at FF_X14_Y10_N23
--register power-up is low

W1_SCSI_DATA__RX_LATCHED[1] = DFFEAS( , !GLOBAL(A1L189), F1_S2CPU_o,  , F1_nLS2CPU, A1L138,  ,  , VCC);


--V1_LD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1] at FF_X13_Y8_N9
--register power-up is low

V1_LD_LATCH[1] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[1],  ,  , VCC);


--H1_SSPBDAT[1] is registers:u_registers|SSPBDAT[1] at FF_X13_Y9_N27
--register power-up is low

H1_SSPBDAT[1] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L23,  ,  , VCC);


--V1L5 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~13 at LCCOMB_X13_Y9_N26
V1L5 = (D1_F2CPUL & (((V1_LD_LATCH[1])))) # (!D1_F2CPUL & (Z1L7 & (H1_SSPBDAT[1])));


--V1L6 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~14 at LCCOMB_X14_Y10_N22
V1L6 = (V1L7) # ((F1_S2CPU_o & ((W1_SCSI_DATA__RX_LATCHED[1]))) # (!F1_S2CPU_o & (V1L5)));


--W1_SCSI_DATA__RX_LATCHED[2] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[2] at FF_X14_Y10_N5
--register power-up is low

W1_SCSI_DATA__RX_LATCHED[2] = DFFEAS( , !GLOBAL(A1L189), F1_S2CPU_o,  , F1_nLS2CPU, A1L141,  ,  , VCC);


--V1_LD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2] at FF_X15_Y10_N23
--register power-up is low

V1_LD_LATCH[2] = DFFEAS(V1L95, GLOBAL(S1L20),  ,  , D1_PAS,  ,  ,  ,  );


--V1L8 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~15 at LCCOMB_X14_Y10_N4
V1L8 = (F1_S2CPU_o & (((W1_SCSI_DATA__RX_LATCHED[2])))) # (!F1_S2CPU_o & (D1_F2CPUL & ((V1_LD_LATCH[2]))));


--H1_SSPBDAT[2] is registers:u_registers|SSPBDAT[2] at FF_X14_Y8_N1
--register power-up is low

H1_SSPBDAT[2] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L26,  ,  , VCC);


--V1L9 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~16 at LCCOMB_X14_Y8_N0
V1L9 = (Z1L7 & (((H1_SSPBDAT[2] & !Z1L2)))) # (!Z1L7 & (AB1_CNTR_O[2] & ((Z1L2))));


--W1_SCSI_DATA__RX_LATCHED[3] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[3] at FF_X13_Y8_N7
--register power-up is low

W1_SCSI_DATA__RX_LATCHED[3] = DFFEAS( , !GLOBAL(A1L189), F1_S2CPU_o,  , F1_nLS2CPU, A1L144,  ,  , VCC);


--V1_LD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3] at FF_X13_Y8_N1
--register power-up is low

V1_LD_LATCH[3] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[3],  ,  , VCC);


--V1L12 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~17 at LCCOMB_X13_Y8_N6
V1L12 = (F1_S2CPU_o & (((W1_SCSI_DATA__RX_LATCHED[3])))) # (!F1_S2CPU_o & (D1_F2CPUL & (V1_LD_LATCH[3])));


--H1_SSPBDAT[3] is registers:u_registers|SSPBDAT[3] at FF_X14_Y6_N19
--register power-up is low

H1_SSPBDAT[3] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L29,  ,  , VCC);


--V1L13 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~18 at LCCOMB_X14_Y6_N18
V1L13 = (V1L12) # ((Z1L7 & (H1_SSPBDAT[3] & V1L11)));


--BB1_INT_P is registers:u_registers|registers_istr:u_registers_istr|INT_P at FF_X14_Y7_N9
--register power-up is low

BB1_INT_P = DFFEAS(BB1L7, !GLOBAL(S1L16), A1L231,  ,  ,  ,  ,  ,  );


--V1L15 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~19 at LCCOMB_X15_Y7_N18
V1L15 = (BB1_INT_P & (V1L11 & (Z1L5 & !Z1L2)));


--V1L14 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~20 at LCCOMB_X15_Y7_N24
V1L14 = (Z1L6 & (Z1L14 & (A1L185 & V1L11)));


--H1_SSPBDAT[4] is registers:u_registers|SSPBDAT[4] at FF_X14_Y6_N21
--register power-up is low

H1_SSPBDAT[4] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L32,  ,  , VCC);


--V1L16 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~21 at LCCOMB_X14_Y6_N20
V1L16 = (V1L14 & (!Z1L2 & (H1_SSPBDAT[4] & !Z1L5)));


--W1_SCSI_DATA__RX_LATCHED[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[4] at FF_X13_Y8_N3
--register power-up is low

W1_SCSI_DATA__RX_LATCHED[4] = DFFEAS( , !GLOBAL(A1L189), F1_S2CPU_o,  , F1_nLS2CPU, A1L147,  ,  , VCC);


--V1_LD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4] at FF_X13_Y8_N13
--register power-up is low

V1_LD_LATCH[4] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[4],  ,  , VCC);


--V1L17 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~22 at LCCOMB_X13_Y8_N2
V1L17 = (F1_S2CPU_o & (((W1_SCSI_DATA__RX_LATCHED[4])))) # (!F1_S2CPU_o & (V1_LD_LATCH[4] & (D1_F2CPUL)));


--V1L18 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~23 at LCCOMB_X15_Y7_N26
V1L18 = (V1L11 & ((Z1L10) # ((AB1_CNTR_O[4] & Z1L2))));


--V1L19 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~24 at LCCOMB_X15_Y7_N12
V1L19 = (V1L18) # ((V1L16) # ((V1L17) # (V1L15)));


--H1_SSPBDAT[5] is registers:u_registers|SSPBDAT[5] at FF_X14_Y6_N27
--register power-up is low

H1_SSPBDAT[5] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L35,  ,  , VCC);


--BB1_E_INT is registers:u_registers|registers_istr:u_registers_istr|E_INT at FF_X14_Y7_N31
--register power-up is low

BB1_E_INT = DFFEAS(BB1L2, !GLOBAL(S1L16), A1L231,  ,  ,  ,  ,  ,  );


--H1L44 is registers:u_registers|Selector27~0 at LCCOMB_X14_Y6_N24
H1L44 = (Z1L14 & (!A1L11 & (BB1_E_INT & Z1L4)));


--V1L20 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~25 at LCCOMB_X14_Y6_N26
V1L20 = (V1L11 & ((Z1L7 & ((H1_SSPBDAT[5]))) # (!Z1L7 & (H1L44))));


--W1_SCSI_DATA__RX_LATCHED[5] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[5] at FF_X13_Y8_N15
--register power-up is low

W1_SCSI_DATA__RX_LATCHED[5] = DFFEAS( , !GLOBAL(A1L189), F1_S2CPU_o,  , F1_nLS2CPU, A1L150,  ,  , VCC);


--V1_LD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[5] at FF_X13_Y8_N21
--register power-up is low

V1_LD_LATCH[5] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[5],  ,  , VCC);


--V1L21 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~26 at LCCOMB_X13_Y8_N14
V1L21 = (F1_S2CPU_o & (((W1_SCSI_DATA__RX_LATCHED[5])))) # (!F1_S2CPU_o & (D1_F2CPUL & ((V1_LD_LATCH[5]))));


--V1L22 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~27 at LCCOMB_X14_Y6_N6
V1L22 = (V1L21) # ((V1L20) # ((Z1L10 & V1L11)));


--H1_SSPBDAT[6] is registers:u_registers|SSPBDAT[6] at FF_X14_Y6_N9
--register power-up is low

H1_SSPBDAT[6] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L38,  ,  , VCC);


--W1_SCSI_DATA__RX_LATCHED[6] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[6] at FF_X14_Y10_N3
--register power-up is low

W1_SCSI_DATA__RX_LATCHED[6] = DFFEAS( , !GLOBAL(A1L189), F1_S2CPU_o,  , F1_nLS2CPU, A1L153,  ,  , VCC);


--V1_LD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[6] at FF_X14_Y10_N13
--register power-up is low

V1_LD_LATCH[6] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[6],  ,  , VCC);


--V1L26 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~28 at LCCOMB_X14_Y10_N6
V1L26 = (F1_S2CPU_o) # ((Z1L7 & !D1_F2CPUL));


--V1L23 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~29 at LCCOMB_X14_Y10_N2
V1L23 = (V1L26 & (((W1_SCSI_DATA__RX_LATCHED[6] & !V1L11)))) # (!V1L26 & ((V1_LD_LATCH[6]) # ((V1L11))));


--V1L24 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~30 at LCCOMB_X14_Y6_N8
V1L24 = (V1L23 & ((H1L44) # ((!V1L11)))) # (!V1L23 & (((H1_SSPBDAT[6] & V1L11))));


--V1L25 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~31 at LCCOMB_X14_Y6_N22
V1L25 = (V1L24 & (((!Z1L10 & !Z1L2)) # (!V1L11)));


--H1_SSPBDAT[7] is registers:u_registers|SSPBDAT[7] at FF_X14_Y6_N5
--register power-up is low

H1_SSPBDAT[7] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L41,  ,  , VCC);


--W1_SCSI_DATA__RX_LATCHED[7] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[7] at FF_X14_Y10_N9
--register power-up is low

W1_SCSI_DATA__RX_LATCHED[7] = DFFEAS( , !GLOBAL(A1L189), F1_S2CPU_o,  , F1_nLS2CPU, A1L156,  ,  , VCC);


--V1_LD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[7] at FF_X14_Y10_N19
--register power-up is low

V1_LD_LATCH[7] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[7],  ,  , VCC);


--V1L27 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~32 at LCCOMB_X14_Y10_N8
V1L27 = (V1L26 & (((W1_SCSI_DATA__RX_LATCHED[7] & !V1L11)))) # (!V1L26 & ((V1_LD_LATCH[7]) # ((V1L11))));


--V1L28 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~33 at LCCOMB_X14_Y6_N4
V1L28 = (V1L27 & (((H1L44)) # (!V1L11))) # (!V1L27 & (V1L11 & (H1_SSPBDAT[7])));


--V1L29 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~34 at LCCOMB_X14_Y6_N14
V1L29 = (V1L28 & (((!Z1L10 & !Z1L2)) # (!V1L11)));


--V1_LD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8] at FF_X16_Y8_N17
--register power-up is low

V1_LD_LATCH[8] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[8],  ,  , VCC);


--H1_SSPBDAT[8] is registers:u_registers|SSPBDAT[8] at FF_X15_Y8_N29
--register power-up is low

H1_SSPBDAT[8] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L44,  ,  , VCC);


--V1L30 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~35 at LCCOMB_X15_Y8_N28
V1L30 = (Z1L2 & (!Z1L7 & ((AB1_CNTR_O[8])))) # (!Z1L2 & (Z1L7 & (H1_SSPBDAT[8])));


--V1L31 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~36 at LCCOMB_X16_Y8_N16
V1L31 = (!F1_S2CPU_o & ((D1_F2CPUL & (V1_LD_LATCH[8])) # (!D1_F2CPUL & ((V1L30)))));


--V1_LD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9] at FF_X16_Y8_N19
--register power-up is low

V1_LD_LATCH[9] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[9],  ,  , VCC);


--V1L32 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~37 at LCCOMB_X16_Y8_N18
V1L32 = (!F1_S2CPU_o & (V1_LD_LATCH[9] & D1_F2CPUL));


--H1_SSPBDAT[9] is registers:u_registers|SSPBDAT[9] at FF_X15_Y8_N15
--register power-up is low

H1_SSPBDAT[9] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L47,  ,  , VCC);


--V1L33 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~38 at LCCOMB_X15_Y8_N14
V1L33 = (V1L32) # ((V1L34) # ((V1L14 & H1_SSPBDAT[9])));


--V1_LD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10] at FF_X16_Y8_N21
--register power-up is low

V1_LD_LATCH[10] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[10],  ,  , VCC);


--V1L35 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~39 at LCCOMB_X16_Y8_N20
V1L35 = (!F1_S2CPU_o & (V1_LD_LATCH[10] & D1_F2CPUL));


--H1_SSPBDAT[10] is registers:u_registers|SSPBDAT[10] at FF_X15_Y8_N17
--register power-up is low

H1_SSPBDAT[10] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L50,  ,  , VCC);


--V1L36 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~40 at LCCOMB_X15_Y8_N16
V1L36 = (V1L35) # ((V1L34) # ((V1L14 & H1_SSPBDAT[10])));


--V1_LD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11] at FF_X16_Y8_N15
--register power-up is low

V1_LD_LATCH[11] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[11],  ,  , VCC);


--H1_SSPBDAT[11] is registers:u_registers|SSPBDAT[11] at FF_X16_Y8_N9
--register power-up is low

H1_SSPBDAT[11] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L53,  ,  , VCC);


--V1L37 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~41 at LCCOMB_X16_Y8_N8
V1L37 = (D1_F2CPUL & (((V1_LD_LATCH[11])))) # (!D1_F2CPUL & (Z1L7 & ((H1_SSPBDAT[11]))));


--V1L38 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~42 at LCCOMB_X16_Y8_N14
V1L38 = (V1L37 & !F1_S2CPU_o);


--V1_LD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12] at FF_X14_Y8_N11
--register power-up is low

V1_LD_LATCH[12] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[12],  ,  , VCC);


--V1L39 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~43 at LCCOMB_X14_Y8_N10
V1L39 = (!F1_S2CPU_o & (V1_LD_LATCH[12] & D1_F2CPUL));


--H1_SSPBDAT[12] is registers:u_registers|SSPBDAT[12] at FF_X15_Y8_N3
--register power-up is low

H1_SSPBDAT[12] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L56,  ,  , VCC);


--V1L40 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~44 at LCCOMB_X15_Y8_N2
V1L40 = (V1L34) # ((V1L39) # ((V1L14 & H1_SSPBDAT[12])));


--V1_LD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[13] at FF_X16_Y8_N7
--register power-up is low

V1_LD_LATCH[13] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[13],  ,  , VCC);


--H1_SSPBDAT[13] is registers:u_registers|SSPBDAT[13] at FF_X16_Y8_N29
--register power-up is low

H1_SSPBDAT[13] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L59,  ,  , VCC);


--V1L41 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~45 at LCCOMB_X16_Y8_N28
V1L41 = (D1_F2CPUL & (V1_LD_LATCH[13])) # (!D1_F2CPUL & (((H1_SSPBDAT[13] & Z1L7))));


--V1L42 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~46 at LCCOMB_X16_Y8_N6
V1L42 = (!F1_S2CPU_o & V1L41);


--V1_LD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14] at FF_X14_Y8_N13
--register power-up is low

V1_LD_LATCH[14] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[14],  ,  , VCC);


--V1L43 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~47 at LCCOMB_X14_Y8_N12
V1L43 = (!F1_S2CPU_o & (V1_LD_LATCH[14] & D1_F2CPUL));


--H1_SSPBDAT[14] is registers:u_registers|SSPBDAT[14] at FF_X15_Y8_N9
--register power-up is low

H1_SSPBDAT[14] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L62,  ,  , VCC);


--V1L44 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~48 at LCCOMB_X15_Y8_N8
V1L44 = (V1L34) # ((V1L43) # ((V1L14 & H1_SSPBDAT[14])));


--V1_LD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15] at FF_X15_Y10_N7
--register power-up is low

V1_LD_LATCH[15] = DFFEAS(V1L109, GLOBAL(S1L20),  ,  , D1_PAS,  ,  ,  ,  );


--H1_SSPBDAT[15] is registers:u_registers|SSPBDAT[15] at FF_X16_Y8_N23
--register power-up is low

H1_SSPBDAT[15] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L65,  ,  , VCC);


--V1L45 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~49 at LCCOMB_X16_Y8_N22
V1L45 = (D1_F2CPUL & (((V1_LD_LATCH[15])))) # (!D1_F2CPUL & (Z1L7 & (H1_SSPBDAT[15])));


--V1L46 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~50 at LCCOMB_X15_Y8_N10
V1L46 = (!F1_S2CPU_o & V1L45);


--V1_UD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0] at FF_X13_Y8_N27
--register power-up is low

V1_UD_LATCH[0] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[16],  ,  , VCC);


--D1_F2CPUH is CPU_SM:u_CPU_SM|F2CPUH at FF_X19_Y8_N1
--register power-up is low

D1_F2CPUH = DFFEAS(P1L43, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1L71 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~51 at LCCOMB_X13_Y8_N28
V1L71 = (!F1_S2CPU_o & !D1_F2CPUH);


--D1_BRIDGEOUT is CPU_SM:u_CPU_SM|BRIDGEOUT at FF_X19_Y8_N5
--register power-up is low

D1_BRIDGEOUT = DFFEAS(P1L71, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1L47 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~52 at LCCOMB_X13_Y8_N22
V1L47 = (F1_S2CPU_o) # ((!D1_F2CPUH & D1_BRIDGEOUT));


--V1L48 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~53 at LCCOMB_X17_Y8_N10
V1L48 = (A1L185 & ((A1L9) # ((A1L5) # (!A1L3))));


--V1L49 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~54 at LCCOMB_X16_Y8_N24
V1L49 = (!Z1L7 & (Z1L12 & (V1L48 & Z1L9)));


--H1_SSPBDAT[16] is registers:u_registers|SSPBDAT[16] at FF_X14_Y8_N19
--register power-up is low

H1_SSPBDAT[16] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L68,  ,  , VCC);


--V1L50 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~55 at LCCOMB_X14_Y8_N18
V1L50 = (V1L49) # ((Z1L7 & H1_SSPBDAT[16]));


--V1L51 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~56 at LCCOMB_X13_Y8_N30
V1L51 = (V1L47 & (((V1_LD_LATCH[0])) # (!V1L71))) # (!V1L47 & (V1L71 & ((V1L50))));


--V1L52 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~57 at LCCOMB_X13_Y8_N26
V1L52 = (V1L71 & (((V1L51)))) # (!V1L71 & ((V1L51 & (W1_SCSI_DATA__RX_LATCHED[0])) # (!V1L51 & ((V1_UD_LATCH[0])))));


--V1_UD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1] at FF_X14_Y10_N17
--register power-up is low

V1_UD_LATCH[1] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[17],  ,  , VCC);


--H1_SSPBDAT[17] is registers:u_registers|SSPBDAT[17] at FF_X13_Y9_N13
--register power-up is low

H1_SSPBDAT[17] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L71,  ,  , VCC);


--H1L43 is registers:u_registers|Selector14~0 at LCCOMB_X13_Y9_N12
H1L43 = (Z1L14 & (Z1L6 & (H1_SSPBDAT[17] & A1L185)));


--V1L53 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~58 at LCCOMB_X14_Y10_N16
V1L53 = (V1L71 & (H1L43 & ((!V1L47)))) # (!V1L71 & (((V1_UD_LATCH[1]) # (V1L47))));


--V1L54 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~59 at LCCOMB_X14_Y10_N26
V1L54 = (V1L53 & ((W1_SCSI_DATA__RX_LATCHED[1]) # ((!V1L47)))) # (!V1L53 & (((V1_LD_LATCH[1] & V1L47))));


--V1_UD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2] at FF_X14_Y10_N25
--register power-up is low

V1_UD_LATCH[2] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[18],  ,  , VCC);


--H1_SSPBDAT[18] is registers:u_registers|SSPBDAT[18] at FF_X13_Y9_N19
--register power-up is low

H1_SSPBDAT[18] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L74,  ,  , VCC);


--V1L55 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~60 at LCCOMB_X13_Y9_N18
V1L55 = (V1L49) # ((Z1L7 & H1_SSPBDAT[18]));


--V1L56 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~61 at LCCOMB_X14_Y10_N14
V1L56 = (V1L71 & ((V1L47 & ((V1_LD_LATCH[2]))) # (!V1L47 & (V1L55)))) # (!V1L71 & (((V1L47))));


--V1L57 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~62 at LCCOMB_X14_Y10_N24
V1L57 = (V1L56 & ((W1_SCSI_DATA__RX_LATCHED[2]) # ((V1L71)))) # (!V1L56 & (((V1_UD_LATCH[2] & !V1L71))));


--V1_UD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3] at FF_X13_Y8_N25
--register power-up is low

V1_UD_LATCH[3] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[19],  ,  , VCC);


--H1_SSPBDAT[19] is registers:u_registers|SSPBDAT[19] at FF_X13_Y9_N17
--register power-up is low

H1_SSPBDAT[19] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L77,  ,  , VCC);


--H1L42 is registers:u_registers|Selector12~0 at LCCOMB_X13_Y9_N16
H1L42 = (Z1L14 & (Z1L6 & (H1_SSPBDAT[19] & A1L185)));


--V1L58 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~63 at LCCOMB_X13_Y8_N24
V1L58 = (V1L47 & (!V1L71)) # (!V1L47 & ((V1L71 & ((H1L42))) # (!V1L71 & (V1_UD_LATCH[3]))));


--V1L59 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~64 at LCCOMB_X13_Y8_N0
V1L59 = (V1L47 & ((V1L58 & ((W1_SCSI_DATA__RX_LATCHED[3]))) # (!V1L58 & (V1_LD_LATCH[3])))) # (!V1L47 & (V1L58));


--V1_UD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4] at FF_X13_Y8_N19
--register power-up is low

V1_UD_LATCH[4] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[20],  ,  , VCC);


--H1_SSPBDAT[20] is registers:u_registers|SSPBDAT[20] at FF_X13_Y9_N31
--register power-up is low

H1_SSPBDAT[20] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L80,  ,  , VCC);


--H1L41 is registers:u_registers|Selector11~0 at LCCOMB_X13_Y9_N30
H1L41 = (Z1L14 & (Z1L6 & (H1_SSPBDAT[20] & A1L185)));


--V1L60 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~65 at LCCOMB_X13_Y8_N12
V1L60 = (V1L47 & (((V1_LD_LATCH[4])) # (!V1L71))) # (!V1L47 & (V1L71 & ((H1L41))));


--V1L61 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~66 at LCCOMB_X13_Y8_N18
V1L61 = (V1L60 & ((W1_SCSI_DATA__RX_LATCHED[4]) # ((V1L71)))) # (!V1L60 & (((V1_UD_LATCH[4] & !V1L71))));


--V1_UD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5] at FF_X13_Y8_N17
--register power-up is low

V1_UD_LATCH[5] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[21],  ,  , VCC);


--H1_SSPBDAT[21] is registers:u_registers|SSPBDAT[21] at FF_X13_Y9_N29
--register power-up is low

H1_SSPBDAT[21] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L83,  ,  , VCC);


--H1L40 is registers:u_registers|Selector10~0 at LCCOMB_X13_Y9_N28
H1L40 = (Z1L14 & (Z1L6 & (H1_SSPBDAT[21] & A1L185)));


--V1L62 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~67 at LCCOMB_X13_Y8_N16
V1L62 = (V1L47 & (!V1L71)) # (!V1L47 & ((V1L71 & ((H1L40))) # (!V1L71 & (V1_UD_LATCH[5]))));


--V1L63 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~68 at LCCOMB_X13_Y8_N20
V1L63 = (V1L47 & ((V1L62 & (W1_SCSI_DATA__RX_LATCHED[5])) # (!V1L62 & ((V1_LD_LATCH[5]))))) # (!V1L47 & (((V1L62))));


--V1_UD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6] at FF_X15_Y10_N25
--register power-up is low

V1_UD_LATCH[6] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[22],  ,  , VCC);


--H1_SSPBDAT[22] is registers:u_registers|SSPBDAT[22] at FF_X13_Y9_N23
--register power-up is low

H1_SSPBDAT[22] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L86,  ,  , VCC);


--V1L64 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~69 at LCCOMB_X13_Y9_N22
V1L64 = (V1L49) # ((Z1L7 & H1_SSPBDAT[22]));


--V1L65 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~70 at LCCOMB_X14_Y10_N12
V1L65 = (V1L71 & ((V1L47 & ((V1_LD_LATCH[6]))) # (!V1L47 & (V1L64)))) # (!V1L71 & (((V1L47))));


--V1L66 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~71 at LCCOMB_X14_Y10_N0
V1L66 = (V1L65 & ((W1_SCSI_DATA__RX_LATCHED[6]) # ((V1L71)))) # (!V1L65 & (((!V1L71 & V1_UD_LATCH[6]))));


--V1_UD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7] at FF_X15_Y10_N1
--register power-up is low

V1_UD_LATCH[7] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[23],  ,  , VCC);


--H1_SSPBDAT[23] is registers:u_registers|SSPBDAT[23] at FF_X13_Y9_N1
--register power-up is low

H1_SSPBDAT[23] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L89,  ,  , VCC);


--H1L39 is registers:u_registers|Selector8~0 at LCCOMB_X13_Y9_N0
H1L39 = (Z1L14 & (Z1L6 & (H1_SSPBDAT[23] & A1L185)));


--V1L67 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~72 at LCCOMB_X14_Y10_N30
V1L67 = (V1L71 & (H1L39 & ((!V1L47)))) # (!V1L71 & (((V1_UD_LATCH[7]) # (V1L47))));


--V1L68 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~73 at LCCOMB_X14_Y10_N18
V1L68 = (V1L67 & ((W1_SCSI_DATA__RX_LATCHED[7]) # ((!V1L47)))) # (!V1L67 & (((V1_LD_LATCH[7] & V1L47))));


--V1_UD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8] at FF_X14_Y8_N9
--register power-up is low

V1_UD_LATCH[8] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[24],  ,  , VCC);


--H1_SSPBDAT[24] is registers:u_registers|SSPBDAT[24] at FF_X15_Y8_N25
--register power-up is low

H1_SSPBDAT[24] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L92,  ,  , VCC);


--V1L69 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~74 at LCCOMB_X15_Y8_N24
V1L69 = (D1_BRIDGEOUT & (((V1_LD_LATCH[8])))) # (!D1_BRIDGEOUT & (Z1L7 & (H1_SSPBDAT[24])));


--V1L70 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~75 at LCCOMB_X14_Y8_N8
V1L70 = (!F1_S2CPU_o & ((D1_F2CPUH & ((V1_UD_LATCH[8]))) # (!D1_F2CPUH & (V1L69))));


--V1L72 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~76 at LCCOMB_X14_Y8_N14
V1L72 = (!D1_F2CPUH & (!F1_S2CPU_o & !D1_BRIDGEOUT));


--V1L73 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~77 at LCCOMB_X14_Y8_N28
V1L73 = (!F1_S2CPU_o & (!Z1L7 & (V1L72 & Z1L10)));


--V1_UD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9] at FF_X14_Y8_N31
--register power-up is low

V1_UD_LATCH[9] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[25],  ,  , VCC);


--V1L74 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~78 at LCCOMB_X14_Y8_N4
V1L74 = (!F1_S2CPU_o & D1_F2CPUH);


--V1L75 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~79 at LCCOMB_X14_Y8_N22
V1L75 = (!D1_F2CPUH & (!F1_S2CPU_o & D1_BRIDGEOUT));


--V1L76 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~80 at LCCOMB_X14_Y8_N30
V1L76 = (V1L75 & ((V1_LD_LATCH[9]) # ((V1L74 & V1_UD_LATCH[9])))) # (!V1L75 & (V1L74 & (V1_UD_LATCH[9])));


--H1_SSPBDAT[25] is registers:u_registers|SSPBDAT[25] at FF_X14_Y8_N21
--register power-up is low

H1_SSPBDAT[25] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L95,  ,  , VCC);


--V1L77 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~81 at LCCOMB_X14_Y8_N20
V1L77 = (V1L76) # ((V1L73) # ((V1L78 & H1_SSPBDAT[25])));


--V1_UD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10] at FF_X15_Y10_N31
--register power-up is low

V1_UD_LATCH[10] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[26],  ,  , VCC);


--H1_SSPBDAT[26] is registers:u_registers|SSPBDAT[26] at FF_X16_Y8_N27
--register power-up is low

H1_SSPBDAT[26] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L98,  ,  , VCC);


--V1L79 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~82 at LCCOMB_X16_Y8_N26
V1L79 = (D1_BRIDGEOUT & (V1_LD_LATCH[10])) # (!D1_BRIDGEOUT & (((H1_SSPBDAT[26] & Z1L7))));


--V1L80 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~83 at LCCOMB_X15_Y10_N30
V1L80 = (!F1_S2CPU_o & ((D1_F2CPUH & ((V1_UD_LATCH[10]))) # (!D1_F2CPUH & (V1L79))));


--V1_UD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11] at FF_X16_Y8_N5
--register power-up is low

V1_UD_LATCH[11] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[27],  ,  , VCC);


--H1_SSPBDAT[27] is registers:u_registers|SSPBDAT[27] at FF_X16_Y8_N11
--register power-up is low

H1_SSPBDAT[27] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L101,  ,  , VCC);


--V1L81 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~84 at LCCOMB_X16_Y8_N10
V1L81 = (D1_BRIDGEOUT & (V1_LD_LATCH[11])) # (!D1_BRIDGEOUT & (((H1_SSPBDAT[27] & Z1L7))));


--V1L82 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~85 at LCCOMB_X16_Y8_N4
V1L82 = (!F1_S2CPU_o & ((D1_F2CPUH & ((V1_UD_LATCH[11]))) # (!D1_F2CPUH & (V1L81))));


--V1_UD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12] at FF_X14_Y8_N27
--register power-up is low

V1_UD_LATCH[12] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[28],  ,  , VCC);


--V1L83 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~86 at LCCOMB_X14_Y8_N26
V1L83 = (V1L75 & ((V1_LD_LATCH[12]) # ((V1L74 & V1_UD_LATCH[12])))) # (!V1L75 & (V1L74 & (V1_UD_LATCH[12])));


--H1_SSPBDAT[28] is registers:u_registers|SSPBDAT[28] at FF_X14_Y8_N25
--register power-up is low

H1_SSPBDAT[28] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L104,  ,  , VCC);


--V1L84 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~87 at LCCOMB_X14_Y8_N24
V1L84 = (V1L83) # ((V1L73) # ((V1L78 & H1_SSPBDAT[28])));


--V1_UD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13] at FF_X16_Y8_N13
--register power-up is low

V1_UD_LATCH[13] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[29],  ,  , VCC);


--H1_SSPBDAT[29] is registers:u_registers|SSPBDAT[29] at FF_X16_Y8_N3
--register power-up is low

H1_SSPBDAT[29] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L107,  ,  , VCC);


--V1L85 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~88 at LCCOMB_X16_Y8_N2
V1L85 = (D1_BRIDGEOUT & (((V1_LD_LATCH[13])))) # (!D1_BRIDGEOUT & (Z1L7 & (H1_SSPBDAT[29])));


--V1L86 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~89 at LCCOMB_X16_Y8_N12
V1L86 = (!F1_S2CPU_o & ((D1_F2CPUH & (V1_UD_LATCH[13])) # (!D1_F2CPUH & ((V1L85)))));


--V1_UD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14] at FF_X14_Y8_N7
--register power-up is low

V1_UD_LATCH[14] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[30],  ,  , VCC);


--V1L87 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~90 at LCCOMB_X14_Y8_N6
V1L87 = (V1L75 & ((V1_LD_LATCH[14]) # ((V1L74 & V1_UD_LATCH[14])))) # (!V1L75 & (V1L74 & (V1_UD_LATCH[14])));


--H1_SSPBDAT[30] is registers:u_registers|SSPBDAT[30] at FF_X14_Y8_N17
--register power-up is low

H1_SSPBDAT[30] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L110,  ,  , VCC);


--V1L88 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~91 at LCCOMB_X14_Y8_N16
V1L88 = (V1L87) # ((V1L73) # ((V1L78 & H1_SSPBDAT[30])));


--V1_UD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15] at FF_X15_Y10_N9
--register power-up is low

V1_UD_LATCH[15] = DFFEAS( , GLOBAL(S1L20),  ,  , D1_PAS, C1_FIFO_OD[31],  ,  , VCC);


--H1_SSPBDAT[31] is registers:u_registers|SSPBDAT[31] at FF_X16_Y8_N1
--register power-up is low

H1_SSPBDAT[31] = DFFEAS( , !GLOBAL(S1L16), A1L231,  , Z1L8, A1L113,  ,  , VCC);


--V1L89 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~92 at LCCOMB_X16_Y8_N0
V1L89 = (D1_BRIDGEOUT & (V1_LD_LATCH[15])) # (!D1_BRIDGEOUT & (((H1_SSPBDAT[31] & Z1L7))));


--V1L90 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~93 at LCCOMB_X15_Y10_N8
V1L90 = (!F1_S2CPU_o & ((D1_F2CPUH & ((V1_UD_LATCH[15]))) # (!D1_F2CPUH & (V1L89))));


--F1_CPU2S_o is SCSI_SM:u_SCSI_SM|CPU2S_o at FF_X14_Y9_N25
--register power-up is low

F1_CPU2S_o = DFFEAS(T1L24, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1_F2S_o is SCSI_SM:u_SCSI_SM|F2S_o at FF_X15_Y12_N13
--register power-up is low

F1_F2S_o = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , T1L22,  ,  , VCC);


--W1L3 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~0 at LCCOMB_X14_Y12_N10
W1L3 = (W1_SCSI_DATA__TX_LATCHED[0] & ((F1_F2S_o) # (F1_CPU2S_o)));


--W1_SCSI_OUT is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_OUT at LCCOMB_X15_Y13_N0
W1_SCSI_OUT = (F1_CPU2S_o) # (F1_F2S_o);


--W1L4 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~1 at LCCOMB_X15_Y13_N22
W1L4 = (W1_SCSI_DATA__TX_LATCHED[1] & ((F1_CPU2S_o) # (F1_F2S_o)));


--W1L5 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~2 at LCCOMB_X14_Y12_N20
W1L5 = (W1_SCSI_DATA__TX_LATCHED[2] & ((F1_CPU2S_o) # (F1_F2S_o)));


--W1L6 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~3 at LCCOMB_X15_Y9_N6
W1L6 = (W1_SCSI_DATA__TX_LATCHED[3] & ((F1_CPU2S_o) # (F1_F2S_o)));


--W1L7 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~4 at LCCOMB_X16_Y9_N0
W1L7 = (W1_SCSI_DATA__TX_LATCHED[4] & ((F1_F2S_o) # (F1_CPU2S_o)));


--W1L8 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~5 at LCCOMB_X16_Y9_N10
W1L8 = (W1_SCSI_DATA__TX_LATCHED[5] & ((F1_F2S_o) # (F1_CPU2S_o)));


--W1L9 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~6 at LCCOMB_X14_Y12_N6
W1L9 = (W1_SCSI_DATA__TX_LATCHED[6] & ((F1_CPU2S_o) # (F1_F2S_o)));


--W1L10 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~7 at LCCOMB_X15_Y9_N24
W1L10 = (W1_SCSI_DATA__TX_LATCHED[7] & ((F1_CPU2S_o) # (F1_F2S_o)));


--H1_A1 is registers:u_registers|A1 at FF_X15_Y7_N23
--register power-up is low

H1_A1 = DFFEAS(H1L2, !GLOBAL(S1L16), A1L231,  ,  ,  ,  ,  ,  );


--P1L78 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s30~0 at LCCOMB_X21_Y8_N20
P1L78 = (D1_nCYCLEDONE & (D1_BGRANT_ & (H1_A1 & P1_state.s21)));


--A1L118 is DSK1_IN_~0 at LCCOMB_X19_Y9_N24
A1L118 = (!A1L217) # (!A1L194);


--D1_DSACK_LATCHED_[0] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] at FF_X19_Y9_N31
--register power-up is low

D1_DSACK_LATCHED_[0] = DFFEAS( , !GLOBAL(A1L189), !A1L191,  ,  , DSK0_IN_,  ,  , VCC);


--D1_DSACK_LATCHED_[1] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] at FF_X19_Y9_N9
--register power-up is low

D1_DSACK_LATCHED_[1] = DFFEAS( , !GLOBAL(A1L189), !A1L191,  ,  , A1L118,  ,  , VCC);


--D1L32 is CPU_SM:u_CPU_SM|iDSACK~0 at LCCOMB_X20_Y9_N6
D1L32 = (!D1_DSACK_LATCHED_[1] & !D1_DSACK_LATCHED_[0]);


--P1L26 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector14~0 at LCCOMB_X19_Y8_N6
P1L26 = (P1L66 & (A1L235 & ((P1_state.s31)))) # (!P1L66 & ((P1_state.s32) # ((A1L235 & P1_state.s31))));


--P1_state.s4 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s4 at FF_X19_Y8_N15
--register power-up is low

P1_state.s4 = DFFEAS(P1L9, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--DSK0_IN_ is DSK0_IN_ at LCCOMB_X19_Y9_N22
DSK0_IN_ = (!A1L214) # (!A1L194);


--P1L10 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector4~0 at LCCOMB_X19_Y9_N0
P1L10 = (!DSK0_IN_ & (A1L118 & (A1L235 & !D1L32)));


--P1L11 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector4~1 at LCCOMB_X21_Y8_N4
P1L11 = (P1_state.s1 & (D1_nCYCLEDONE & D1_BGRANT_));


--P1L12 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector4~2 at LCCOMB_X20_Y8_N28
P1L12 = (P1_state.s4 & ((P1L10) # ((H1_A1 & P1L11)))) # (!P1_state.s4 & (((H1_A1 & P1L11))));


--P1L13 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector5~0 at LCCOMB_X19_Y8_N30
P1L13 = (A1L235 & ((P1_state.s7) # ((!P1L66 & P1_state.s8)))) # (!A1L235 & (!P1L66 & (P1_state.s8)));


--P1L15 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector7~0 at LCCOMB_X19_Y8_N10
P1L15 = (P1L66 & (A1L235 & ((P1_state.s11)))) # (!P1L66 & ((P1_state.s12) # ((A1L235 & P1_state.s11))));


--P1L67 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr29~0 at LCCOMB_X19_Y9_N10
P1L67 = (A1L235 & (((D1L32) # (!A1L118)) # (!DSK0_IN_)));


--P1L16 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector8~0 at LCCOMB_X19_Y9_N30
P1L16 = (P1_state.s4 & !P1L67);


--P1L17 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector8~1 at LCCOMB_X19_Y8_N16
P1L17 = (P1L66 & ((P1_state.s12) # (P1_state.s8)));


--P1_state.s3 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s3 at FF_X20_Y8_N3
--register power-up is low

P1_state.s3 = DFFEAS(P1L8, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1L18 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector8~2 at LCCOMB_X19_Y8_N20
P1L18 = (!P1_state.s3 & (!P1_state.s7 & !P1_state.s11));


--P1L19 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector8~3 at LCCOMB_X19_Y8_N8
P1L19 = (P1L16) # ((P1L17) # ((!P1L18 & !A1L235)));


--Z1L17 is registers:u_registers|addr_decoder:u_addr_decoder|h_14~1 at LCCOMB_X17_Y8_N28
Z1L17 = (A1L3 & (!A1L5 & (!A1L11 & A1L7)));


--D1_STOPFLUSH is CPU_SM:u_CPU_SM|STOPFLUSH at FF_X20_Y8_N17
--register power-up is low

D1_STOPFLUSH = DFFEAS(P1L36, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--H1L4 is registers:u_registers|FLUSHFIFO~0 at LCCOMB_X17_Y8_N12
H1L4 = (D1_STOPFLUSH & (Z1L16 & ((Z1L17)))) # (!D1_STOPFLUSH & ((H1_FLUSHFIFO) # ((Z1L16 & Z1L17))));


--J1_B is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|B at FF_X15_Y11_N19
--register power-up is low

J1_B = DFFEAS( , GLOBAL(A1L189), GLOBAL(AB1L12),  ,  , A1L95,  ,  , VCC);


--J1_S is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|S at FF_X15_Y11_N29
--register power-up is low

J1_S = DFFEAS( , GLOBAL(A1L189), GLOBAL(AB1L12),  ,  , Z1_h_0C,  ,  , VCC);


--J1L5 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~0 at LCCOMB_X15_Y11_N18
J1L5 = (J1_S & (((J1_B)))) # (!J1_S & (J1_BO1 $ ((J1_BO0))));


--F1_INCBO_o is SCSI_SM:u_SCSI_SM|INCBO_o at FF_X19_Y12_N29
--register power-up is low

F1_INCBO_o = DFFEAS(T1_INCBO, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--J1L6 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~1 at LCCOMB_X15_Y11_N28
J1L6 = (!F1_INCBO_o & ((A1L185) # (!Z1_h_0C)));


--J1L7 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~2 at LCCOMB_X15_Y11_N6
J1L7 = (J1L6 & (J1_BO1)) # (!J1L6 & ((J1L5)));


--J1L3 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0~0 at LCCOMB_X15_Y11_N4
J1L3 = J1_BO0 $ (F1_INCBO_o);


--D1L23 is CPU_SM:u_CPU_SM|LASTWORD~1 at LCCOMB_X20_Y8_N10
D1L23 = (H1_FLUSHFIFO & (!K1_FIFOEMPTY & ((J1_BO0) # (J1_BO1))));


--Y1L1 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec|D1~0 at LCCOMB_X20_Y9_N30
Y1L1 = (J1_BO0 & J1_BO1);


--P1L74 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s10~0 at LCCOMB_X20_Y8_N22
P1L74 = (!Y1L1 & (D1L23 & (!H1_A1 & P1L11)));


--P1L25 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector13~0 at LCCOMB_X20_Y9_N18
P1L25 = (P1_state.s27) # ((!D1_DSACK_LATCHED_[1] & (P1_state.s28 & !D1_DSACK_LATCHED_[0])));


--P1_state.s24 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s24 at FF_X19_Y7_N13
--register power-up is low

P1_state.s24 = DFFEAS(P1L24, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1L77 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s26~0 at LCCOMB_X20_Y9_N22
P1L77 = (P1_state.s24 & P1L10);


--P1_state.s34 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s34 at FF_X20_Y9_N5
--register power-up is low

P1_state.s34 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , P1_state.s33,  ,  , VCC);


--P1L27 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector15~0 at LCCOMB_X19_Y7_N2
P1L27 = (!P1_state.s32 & !P1_state.s24);


--P1_state.s23 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s23 at FF_X19_Y7_N25
--register power-up is low

P1_state.s23 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , P1L23,  ,  , VCC);


--P1L59 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~2 at LCCOMB_X19_Y7_N30
P1L59 = (!P1_state.s23 & !P1_state.s31);


--P1L28 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector15~1 at LCCOMB_X19_Y9_N28
P1L28 = (P1L67 & (!P1L59 & (!A1L235))) # (!P1L67 & (((!P1L59 & !A1L235)) # (!P1L27)));


--P1L29 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector15~2 at LCCOMB_X20_Y9_N4
P1L29 = (P1_state.s34) # ((P1L28) # ((P1_state.s28 & !D1L32)));


--AB1L9 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~3 at LCCOMB_X17_Y8_N6
AB1L9 = (!A1L191 & (!A1L205 & (!A1L11 & A1L7)));


--AB1L10 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~4 at LCCOMB_X17_Y8_N24
AB1L10 = (AB1_CNTR_O[8] & (A1L3 & A1L9)) # (!AB1_CNTR_O[8] & ((A1L3) # (A1L9)));


--AB1L11 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~5 at LCCOMB_X17_Y8_N26
AB1L11 = (AB1L9 & ((A1L5 & (AB1_CNTR_O[8] & !AB1L10)) # (!A1L5 & ((AB1_CNTR_O[8]) # (!AB1L10))))) # (!AB1L9 & (((AB1_CNTR_O[8]))));


--K1L37 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~0 at LCCOMB_X21_Y6_N26
K1L37 = (!D1_DECFIFO & ((K1_UP[2]) # (K1_DOWN[4])));


--K1L10 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal0~0 at LCCOMB_X20_Y6_N10
K1L10 = (K1_UP[4]) # ((K1_UP[5]) # ((K1_UP[7]) # (K1_UP[6])));


--K1_UP[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0] at FF_X21_Y6_N19
--register power-up is low

K1_UP[0] = DFFEAS(K1L29, GLOBAL(A1L189), GLOBAL(AB1L12),  , K1L38,  ,  ,  ,  );


--K1L11 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal0~1 at LCCOMB_X21_Y6_N4
K1L11 = (K1_UP[1]) # ((K1_UP[2]) # ((K1_UP[3]) # (K1_UP[0])));


--K1L38 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~1 at LCCOMB_X20_Y6_N16
K1L38 = (D1_DECFIFO & ((K1L10) # ((K1L11)))) # (!D1_DECFIFO & (((D1_INCFIFO))));


--K1L39 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~2 at LCCOMB_X20_Y6_N12
K1L39 = (!D1_DECFIFO & ((K1_DOWN[3]) # (K1_UP[3])));


--P1L47 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector24~0 at LCCOMB_X20_Y8_N4
P1L47 = (!A1L235 & ((P1_state.s7) # (P1_state.s3)));


--P1L48 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector24~1 at LCCOMB_X19_Y8_N22
P1L48 = (P1L16) # ((P1L47) # ((P1L66 & P1_state.s8)));


--P1_DECFIFO is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|DECFIFO at LCCOMB_X20_Y9_N24
P1_DECFIFO = (P1L48) # ((!P1L29 & F1_RDFIFO_o));


--K1L40 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~3 at LCCOMB_X20_Y6_N20
K1L40 = (!D1_DECFIFO & ((K1_DOWN[1]) # (K1_UP[5])));


--K1L41 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~4 at LCCOMB_X20_Y6_N24
K1L41 = (!D1_DECFIFO & ((K1_UP[4]) # (K1_DOWN[2])));


--K1L42 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~5 at LCCOMB_X20_Y6_N8
K1L42 = (!D1_DECFIFO & ((K1_UP[6]) # (K1_DOWN[0])));


--K1L21 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~8 at LCCOMB_X21_Y6_N28
K1L21 = (K1_UP[2]) # (K1_DOWN[4]);


--K1_DOWN[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6] at FF_X21_Y6_N11
--register power-up is low

K1_DOWN[6] = DFFEAS(K1L22, GLOBAL(A1L189), GLOBAL(AB1L12),  , D1_DECFIFO,  ,  ,  ,  );


--K1L43 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~6 at LCCOMB_X21_Y6_N12
K1L43 = (K1_DOWN[6]) # (K1_UP[0]);


--K1L44 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~7 at LCCOMB_X21_Y6_N2
K1L44 = (!D1_DECFIFO & ((K1_UP[1]) # (K1_DOWN[5])));


--P1_INCFIFO is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|INCFIFO at LCCOMB_X20_Y9_N20
P1_INCFIFO = (P1L29) # ((!P1L48 & F1_RIFIFO_o));


--T1_state_reg.F2S_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_3 at FF_X19_Y12_N17
--register power-up is low

T1_state_reg.F2S_3 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , T1_state_reg.F2S_2,  ,  , VCC);


--T1L3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCNO~0 at LCCOMB_X19_Y12_N6
T1L3 = (J1_BO0 & (J1_BO1 & T1_state_reg.F2S_3));


--T1_state_reg.S2F_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_3 at FF_X19_Y12_N5
--register power-up is low

T1_state_reg.S2F_3 = DFFEAS(T1L51, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--T1_state_reg.C2S_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_4 at FF_X14_Y9_N27
--register power-up is low

T1_state_reg.C2S_4 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , T1_state_reg.C2S_3,  ,  , VCC);


--T1L10 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector2~0 at LCCOMB_X14_Y9_N0
T1L10 = (T1_state_reg.C2S_4) # ((T1_state_reg.C2S_5 & F1_CDSACK_));


--T1_state_reg.S2C_5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_5 at FF_X14_Y9_N11
--register power-up is low

T1_state_reg.S2C_5 = DFFEAS(T1L46, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--T1L12 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector4~0 at LCCOMB_X14_Y9_N16
T1L12 = (T1_state_reg.S2C_5) # ((T1_state_reg.S2C_6 & F1_CDSACK_));


--T1L2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCNI~0 at LCCOMB_X20_Y9_N0
T1L2 = (J1_BO1 & (J1_BO0 & T1_state_reg.S2F_3));


--D1_PAS is CPU_SM:u_CPU_SM|PAS at FF_X19_Y8_N25
--register power-up is low

D1_PAS = DFFEAS(P1L42, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--D1_PDS is CPU_SM:u_CPU_SM|PDS at FF_X19_Y7_N21
--register power-up is low

D1_PDS = DFFEAS(P1L46, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--CB1_TERM_COUNTER[2] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] at FF_X15_Y7_N29
--register power-up is low

CB1_TERM_COUNTER[2] = DFFEAS(CB1L11, GLOBAL(S1L16), !A1L191,  ,  ,  ,  ,  ,  );


--CB1_TERM_COUNTER[1] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] at FF_X15_Y7_N3
--register power-up is low

CB1_TERM_COUNTER[1] = DFFEAS(CB1L8, GLOBAL(S1L16), !A1L191,  ,  ,  ,  ,  ,  );


--CB1_TERM_COUNTER[0] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] at FF_X15_Y7_N17
--register power-up is low

CB1_TERM_COUNTER[0] = DFFEAS(CB1L6, GLOBAL(S1L16), !A1L191,  ,  ,  ,  ,  ,  );


--CB1L1 is registers:u_registers|registers_term:u_registers_term|LessThan0~0 at LCCOMB_X15_Y7_N10
CB1L1 = (CB1_TERM_COUNTER[0] & CB1_TERM_COUNTER[1]);


--CB1L10 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]~0 at LCCOMB_X15_Y7_N8
CB1L10 = (!A1L205 & (!Z1_WDREGREQ & (!A1L191 & !Z1_h_0C)));


--CB1L3 is registers:u_registers|registers_term:u_registers_term|REG_DSK_~0 at LCCOMB_X15_Y7_N0
CB1L3 = (CB1_REG_DSK_) # ((CB1L1 & (CB1L10 & !CB1_TERM_COUNTER[2])));


--F1L23 is SCSI_SM:u_SCSI_SM|nLS2CPU~0 at LCCOMB_X14_Y9_N8
F1L23 = (!F1_nLS2CPU & ((T1_state_reg.C2S_3) # (T1_state_reg.S2C_4)));


--P1_state.s2 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s2 at FF_X21_Y8_N27
--register power-up is low

P1_state.s2 = DFFEAS(P1L73, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1L39 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector20~0 at LCCOMB_X20_Y8_N30
P1L39 = (!P1_state.s2 & (!P1_state.s10 & ((P1L30) # (!P1_state.s15))));


--P1L43 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector22~2 at LCCOMB_X19_Y8_N0
P1L43 = ((P1_state.s4) # ((P1_state.s3) # (!P1L49))) # (!P1L39);


--C1_FIFO_OD[0] is fifo:int_fifo|FIFO_OD[0] at FF_X17_Y12_N1
--register power-up is low

C1_FIFO_OD[0] = DFFEAS(C1L505, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--T1L23 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector10~0 at LCCOMB_X14_Y9_N18
T1L23 = (T1_state_reg.S2C_5) # ((T1_state_reg.S2C_6) # ((T1L17) # (!T1L26)));


--Z1L8 is registers:u_registers|addr_decoder:u_addr_decoder|SSPBDAT_WR~0 at LCCOMB_X13_Y9_N6
Z1L8 = (!A1L185 & (Z1L6 & Z1L14));


--C1_FIFO_OD[1] is fifo:int_fifo|FIFO_OD[1] at FF_X16_Y12_N17
--register power-up is low

C1_FIFO_OD[1] = DFFEAS(C1L500, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[2] is fifo:int_fifo|FIFO_OD[2] at FF_X17_Y12_N31
--register power-up is low

C1_FIFO_OD[2] = DFFEAS(C1L495, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[3] is fifo:int_fifo|FIFO_OD[3] at FF_X17_Y12_N13
--register power-up is low

C1_FIFO_OD[3] = DFFEAS(C1L490, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--Z1_CLR_INT is registers:u_registers|addr_decoder:u_addr_decoder|CLR_INT at LCCOMB_X14_Y7_N28
Z1_CLR_INT = (A1L7 & (!A1L11 & (Z1L14 & !A1L3)));


--BB1L7 is registers:u_registers|registers_istr:u_registers_istr|INT_P~0 at LCCOMB_X14_Y7_N8
BB1L7 = (!Z1_CLR_INT & ((Z1L5 & (!BB1L5)) # (!Z1L5 & ((BB1_INT_P)))));


--C1_FIFO_OD[4] is fifo:int_fifo|FIFO_OD[4] at FF_X17_Y12_N15
--register power-up is low

C1_FIFO_OD[4] = DFFEAS(C1L485, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--BB1L2 is registers:u_registers|registers_istr:u_registers_istr|E_INT~0 at LCCOMB_X14_Y7_N30
BB1L2 = (!Z1_CLR_INT & ((Z1L5 & ((A1L124))) # (!Z1L5 & (BB1_E_INT))));


--C1_FIFO_OD[5] is fifo:int_fifo|FIFO_OD[5] at FF_X17_Y12_N5
--register power-up is low

C1_FIFO_OD[5] = DFFEAS(C1L480, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[6] is fifo:int_fifo|FIFO_OD[6] at FF_X17_Y12_N27
--register power-up is low

C1_FIFO_OD[6] = DFFEAS(C1L475, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[7] is fifo:int_fifo|FIFO_OD[7] at FF_X17_Y12_N21
--register power-up is low

C1_FIFO_OD[7] = DFFEAS(C1L470, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[8] is fifo:int_fifo|FIFO_OD[8] at FF_X15_Y11_N31
--register power-up is low

C1_FIFO_OD[8] = DFFEAS(C1L465, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[9] is fifo:int_fifo|FIFO_OD[9] at FF_X17_Y12_N3
--register power-up is low

C1_FIFO_OD[9] = DFFEAS(C1L460, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[10] is fifo:int_fifo|FIFO_OD[10] at FF_X15_Y11_N25
--register power-up is low

C1_FIFO_OD[10] = DFFEAS(C1L455, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[11] is fifo:int_fifo|FIFO_OD[11] at FF_X15_Y10_N3
--register power-up is low

C1_FIFO_OD[11] = DFFEAS(C1L450, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[12] is fifo:int_fifo|FIFO_OD[12] at FF_X15_Y11_N11
--register power-up is low

C1_FIFO_OD[12] = DFFEAS(C1L445, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[13] is fifo:int_fifo|FIFO_OD[13] at FF_X15_Y10_N11
--register power-up is low

C1_FIFO_OD[13] = DFFEAS(C1L440, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[14] is fifo:int_fifo|FIFO_OD[14] at FF_X15_Y10_N21
--register power-up is low

C1_FIFO_OD[14] = DFFEAS(C1L435, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[15] is fifo:int_fifo|FIFO_OD[15] at FF_X15_Y10_N13
--register power-up is low

C1_FIFO_OD[15] = DFFEAS(C1L430, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[16] is fifo:int_fifo|FIFO_OD[16] at FF_X17_Y12_N17
--register power-up is low

C1_FIFO_OD[16] = DFFEAS(C1L425, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[17] is fifo:int_fifo|FIFO_OD[17] at FF_X17_Y12_N11
--register power-up is low

C1_FIFO_OD[17] = DFFEAS(C1L420, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[18] is fifo:int_fifo|FIFO_OD[18] at FF_X16_Y12_N7
--register power-up is low

C1_FIFO_OD[18] = DFFEAS(C1L415, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[19] is fifo:int_fifo|FIFO_OD[19] at FF_X17_Y12_N29
--register power-up is low

C1_FIFO_OD[19] = DFFEAS(C1L410, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[20] is fifo:int_fifo|FIFO_OD[20] at FF_X16_Y12_N5
--register power-up is low

C1_FIFO_OD[20] = DFFEAS(C1L405, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[21] is fifo:int_fifo|FIFO_OD[21] at FF_X16_Y12_N27
--register power-up is low

C1_FIFO_OD[21] = DFFEAS(C1L400, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[22] is fifo:int_fifo|FIFO_OD[22] at FF_X15_Y11_N21
--register power-up is low

C1_FIFO_OD[22] = DFFEAS(C1L395, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[23] is fifo:int_fifo|FIFO_OD[23] at FF_X17_Y12_N7
--register power-up is low

C1_FIFO_OD[23] = DFFEAS(C1L390, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[24] is fifo:int_fifo|FIFO_OD[24] at FF_X15_Y10_N19
--register power-up is low

C1_FIFO_OD[24] = DFFEAS(C1L385, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[25] is fifo:int_fifo|FIFO_OD[25] at FF_X15_Y10_N17
--register power-up is low

C1_FIFO_OD[25] = DFFEAS(C1L380, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[26] is fifo:int_fifo|FIFO_OD[26] at FF_X15_Y10_N5
--register power-up is low

C1_FIFO_OD[26] = DFFEAS(C1L375, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[27] is fifo:int_fifo|FIFO_OD[27] at FF_X15_Y10_N29
--register power-up is low

C1_FIFO_OD[27] = DFFEAS(C1L370, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[28] is fifo:int_fifo|FIFO_OD[28] at FF_X16_Y12_N29
--register power-up is low

C1_FIFO_OD[28] = DFFEAS(C1L365, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[29] is fifo:int_fifo|FIFO_OD[29] at FF_X15_Y12_N31
--register power-up is low

C1_FIFO_OD[29] = DFFEAS(C1L360, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[30] is fifo:int_fifo|FIFO_OD[30] at FF_X16_Y12_N11
--register power-up is low

C1_FIFO_OD[30] = DFFEAS(C1L355, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[31] is fifo:int_fifo|FIFO_OD[31] at FF_X15_Y10_N27
--register power-up is low

C1_FIFO_OD[31] = DFFEAS(C1L350, GLOBAL(A1L189),  ,  ,  ,  ,  ,  ,  );


--U1_UD_LATCH[0] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0] at FF_X16_Y9_N25
--register power-up is low

U1_UD_LATCH[0] = DFFEAS(U1L19, !GLOBAL(S1L18),  ,  , !DS_O_,  ,  ,  ,  );


--D1_BRIDGEIN is CPU_SM:u_CPU_SM|BRIDGEIN at FF_X14_Y9_N15
--register power-up is low

D1_BRIDGEIN = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , P1_WideOr55,  ,  , VCC);


--D1_DIEL is CPU_SM:u_CPU_SM|DIEL at FF_X14_Y9_N7
--register power-up is low

D1_DIEL = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , P1L58,  ,  , VCC);


--G1_bDIEL is datapath:u_datapath|bDIEL at LCCOMB_X14_Y9_N6
G1_bDIEL = (D1_DIEL) # (F1_CPU2S_o);


--U1L1 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[0]~0 at LCCOMB_X14_Y9_N14
U1L1 = (G1_bDIEL & (A1L20)) # (!G1_bDIEL & (((U1_UD_LATCH[0] & D1_BRIDGEIN))));


--D1_DIEH is CPU_SM:u_CPU_SM|DIEH at FF_X17_Y9_N1
--register power-up is low

D1_DIEH = DFFEAS(P1L62, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1L9 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[16]~1 at LCCOMB_X14_Y12_N0
U1L9 = (A1L68 & ((F1_CPU2S_o) # (D1_DIEH)));


--W1_MuxSelect[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|MuxSelect[4] at LCCOMB_X15_Y9_N2
W1_MuxSelect[4] = (F1_CPU2S_o & A1L5);


--W1L33 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3]~8 at LCCOMB_X15_Y12_N4
W1L33 = (!J1_BO0 & F1_F2S_o);


--X1L22 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector7~0 at LCCOMB_X15_Y8_N26
X1L22 = (J1_BO1 & (J1_BO0)) # (!J1_BO1 & ((C1_FIFO_OD[16]) # (!J1_BO0)));


--X1L23 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector7~1 at LCCOMB_X15_Y12_N6
X1L23 = (F1_F2S_o & (X1L22 & ((C1_FIFO_OD[0]) # (!J1_BO1)))) # (!F1_F2S_o & (((C1_FIFO_OD[0]))));


--X1L24 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector7~2 at LCCOMB_X15_Y12_N8
X1L24 = (W1L33 & ((X1L23 & (C1_FIFO_OD[24])) # (!X1L23 & ((C1_FIFO_OD[8]))))) # (!W1L33 & (((X1L23))));


--W1L34 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3]~9 at LCCOMB_X15_Y9_N0
W1L34 = F1_CPU2S_o $ (!F1_F2S_o);


--T1_state_reg.F2S_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_2 at FF_X19_Y12_N15
--register power-up is low

T1_state_reg.F2S_2 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , T1_state_reg.F2S_1,  ,  , VCC);


--T1L22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector9~0 at LCCOMB_X16_Y12_N8
T1L22 = (T1_state_reg.F2S_3) # ((T1_state_reg.F2S_2) # ((T1_state_reg.F2S_1) # (T1L14)));


--U1_UD_LATCH[1] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1] at FF_X13_Y9_N5
--register power-up is low

U1_UD_LATCH[1] = DFFEAS(U1L21, !GLOBAL(S1L18),  ,  , !DS_O_,  ,  ,  ,  );


--U1L2 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[1]~2 at LCCOMB_X15_Y9_N26
U1L2 = (G1_bDIEL & (A1L23)) # (!G1_bDIEL & (((U1_UD_LATCH[1] & D1_BRIDGEIN))));


--U1L10 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[17]~3 at LCCOMB_X14_Y9_N30
U1L10 = (A1L71 & ((D1_DIEH) # (F1_CPU2S_o)));


--X1L19 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6~0 at LCCOMB_X17_Y12_N24
X1L19 = (J1_BO0 & ((C1_FIFO_OD[17]) # ((J1_BO1)))) # (!J1_BO0 & (((C1_FIFO_OD[9]) # (!J1_BO1))));


--X1L20 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6~1 at LCCOMB_X16_Y12_N30
X1L20 = (J1_BO1 & (((C1_FIFO_OD[1]) # (!J1_BO0)))) # (!J1_BO1 & ((C1_FIFO_OD[25]) # ((J1_BO0))));


--X1L21 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6~2 at LCCOMB_X16_Y12_N12
X1L21 = (F1_F2S_o & (X1L20 & (X1L19))) # (!F1_F2S_o & (((C1_FIFO_OD[1]))));


--U1_UD_LATCH[2] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2] at FF_X13_Y9_N15
--register power-up is low

U1_UD_LATCH[2] = DFFEAS( , !GLOBAL(S1L18),  ,  , !DS_O_, A1L74,  ,  , VCC);


--U1L3 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[2]~4 at LCCOMB_X13_Y9_N14
U1L3 = (G1_bDIEL & (A1L26)) # (!G1_bDIEL & (((D1_BRIDGEIN & U1_UD_LATCH[2]))));


--U1L11 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[18]~5 at LCCOMB_X14_Y12_N2
U1L11 = (A1L74 & ((F1_CPU2S_o) # (D1_DIEH)));


--X1L16 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector5~0 at LCCOMB_X15_Y12_N22
X1L16 = (J1_BO0 & ((J1_BO1) # (C1_FIFO_OD[18]))) # (!J1_BO0 & (!J1_BO1));


--X1L17 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector5~1 at LCCOMB_X14_Y12_N16
X1L17 = (F1_F2S_o & (X1L16 & ((C1_FIFO_OD[2]) # (!J1_BO1)))) # (!F1_F2S_o & (C1_FIFO_OD[2]));


--X1L18 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector5~2 at LCCOMB_X14_Y12_N22
X1L18 = (W1L33 & ((X1L17 & ((C1_FIFO_OD[26]))) # (!X1L17 & (C1_FIFO_OD[10])))) # (!W1L33 & (((X1L17))));


--U1_UD_LATCH[3] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3] at FF_X16_Y9_N23
--register power-up is low

U1_UD_LATCH[3] = DFFEAS(U1L24, !GLOBAL(S1L18),  ,  , !DS_O_,  ,  ,  ,  );


--U1L4 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[3]~6 at LCCOMB_X15_Y9_N20
U1L4 = (G1_bDIEL & (A1L29)) # (!G1_bDIEL & (((U1_UD_LATCH[3] & D1_BRIDGEIN))));


--U1L12 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[19]~7 at LCCOMB_X15_Y9_N30
U1L12 = (A1L77 & ((F1_CPU2S_o) # (D1_DIEH)));


--X1L13 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector4~0 at LCCOMB_X16_Y12_N22
X1L13 = (J1_BO0 & (((C1_FIFO_OD[19]) # (J1_BO1)))) # (!J1_BO0 & ((C1_FIFO_OD[11]) # ((!J1_BO1))));


--X1L14 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector4~1 at LCCOMB_X15_Y12_N0
X1L14 = (J1_BO0 & (((C1_FIFO_OD[3])) # (!J1_BO1))) # (!J1_BO0 & ((J1_BO1) # ((C1_FIFO_OD[27]))));


--X1L15 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector4~2 at LCCOMB_X15_Y12_N2
X1L15 = (F1_F2S_o & (((X1L13 & X1L14)))) # (!F1_F2S_o & (C1_FIFO_OD[3]));


--U1_UD_LATCH[4] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4] at FF_X13_Y9_N25
--register power-up is low

U1_UD_LATCH[4] = DFFEAS( , !GLOBAL(S1L18),  ,  , !DS_O_, A1L80,  ,  , VCC);


--U1L5 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[4]~8 at LCCOMB_X13_Y9_N24
U1L5 = (G1_bDIEL & (A1L32)) # (!G1_bDIEL & (((D1_BRIDGEIN & U1_UD_LATCH[4]))));


--U1L13 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[20]~9 at LCCOMB_X15_Y9_N8
U1L13 = (A1L80 & ((F1_CPU2S_o) # (D1_DIEH)));


--X1L10 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector3~0 at LCCOMB_X15_Y12_N12
X1L10 = (J1_BO1 & ((J1_BO0))) # (!J1_BO1 & ((C1_FIFO_OD[20]) # (!J1_BO0)));


--X1L11 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector3~1 at LCCOMB_X15_Y12_N16
X1L11 = (F1_F2S_o & (X1L10 & ((C1_FIFO_OD[4]) # (!J1_BO1)))) # (!F1_F2S_o & (((C1_FIFO_OD[4]))));


--X1L12 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector3~2 at LCCOMB_X15_Y12_N18
X1L12 = (W1L33 & ((X1L11 & (C1_FIFO_OD[28])) # (!X1L11 & ((C1_FIFO_OD[12]))))) # (!W1L33 & (((X1L11))));


--U1_UD_LATCH[5] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5] at FF_X16_Y9_N13
--register power-up is low

U1_UD_LATCH[5] = DFFEAS( , !GLOBAL(S1L18),  ,  , !DS_O_, A1L83,  ,  , VCC);


--U1L6 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[5]~10 at LCCOMB_X15_Y9_N18
U1L6 = (G1_bDIEL & (A1L35)) # (!G1_bDIEL & (((U1_UD_LATCH[5] & D1_BRIDGEIN))));


--U1L14 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[21]~11 at LCCOMB_X15_Y9_N12
U1L14 = (A1L83 & ((F1_CPU2S_o) # (D1_DIEH)));


--W1L35 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3]~10 at LCCOMB_X15_Y12_N20
W1L35 = (!J1_BO1 & F1_F2S_o);


--X1L7 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector2~0 at LCCOMB_X15_Y12_N14
X1L7 = (J1_BO0 & (J1_BO1)) # (!J1_BO0 & ((C1_FIFO_OD[13]) # (!J1_BO1)));


--X1L8 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector2~1 at LCCOMB_X15_Y12_N24
X1L8 = (F1_F2S_o & (X1L7 & ((C1_FIFO_OD[5]) # (!J1_BO0)))) # (!F1_F2S_o & (((C1_FIFO_OD[5]))));


--X1L9 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector2~2 at LCCOMB_X15_Y12_N26
X1L9 = (X1L8 & ((C1_FIFO_OD[29]) # ((!W1L35)))) # (!X1L8 & (((C1_FIFO_OD[21] & W1L35))));


--U1_UD_LATCH[6] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6] at FF_X13_Y9_N11
--register power-up is low

U1_UD_LATCH[6] = DFFEAS( , !GLOBAL(S1L18),  ,  , !DS_O_, A1L86,  ,  , VCC);


--U1L7 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[6]~12 at LCCOMB_X13_Y9_N10
U1L7 = (G1_bDIEL & (A1L38)) # (!G1_bDIEL & (((D1_BRIDGEIN & U1_UD_LATCH[6]))));


--U1L15 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[22]~13 at LCCOMB_X14_Y12_N24
U1L15 = (A1L86 & ((F1_CPU2S_o) # (D1_DIEH)));


--X1L4 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector1~0 at LCCOMB_X15_Y11_N14
X1L4 = (J1_BO1 & (J1_BO0)) # (!J1_BO1 & ((C1_FIFO_OD[22]) # (!J1_BO0)));


--X1L5 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector1~1 at LCCOMB_X14_Y12_N18
X1L5 = (F1_F2S_o & (X1L4 & ((C1_FIFO_OD[6]) # (!J1_BO1)))) # (!F1_F2S_o & (((C1_FIFO_OD[6]))));


--X1L6 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector1~2 at LCCOMB_X14_Y12_N8
X1L6 = (W1L33 & ((X1L5 & (C1_FIFO_OD[30])) # (!X1L5 & ((C1_FIFO_OD[14]))))) # (!W1L33 & (((X1L5))));


--U1_UD_LATCH[7] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7] at FF_X16_Y9_N7
--register power-up is low

U1_UD_LATCH[7] = DFFEAS(U1L29, !GLOBAL(S1L18),  ,  , !DS_O_,  ,  ,  ,  );


--U1L8 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[7]~14 at LCCOMB_X15_Y9_N10
U1L8 = (G1_bDIEL & (((A1L41)))) # (!G1_bDIEL & (U1_UD_LATCH[7] & ((D1_BRIDGEIN))));


--U1L16 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[23]~15 at LCCOMB_X16_Y9_N16
U1L16 = (A1L89 & ((D1_DIEH) # (F1_CPU2S_o)));


--X1L1 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~0 at LCCOMB_X16_Y12_N20
X1L1 = (J1_BO0 & ((J1_BO1))) # (!J1_BO0 & ((C1_FIFO_OD[15]) # (!J1_BO1)));


--X1L2 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~1 at LCCOMB_X15_Y12_N28
X1L2 = (F1_F2S_o & (X1L1 & ((C1_FIFO_OD[7]) # (!J1_BO0)))) # (!F1_F2S_o & (((C1_FIFO_OD[7]))));


--X1L3 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~2 at LCCOMB_X15_Y12_N10
X1L3 = (W1L35 & ((X1L2 & (C1_FIFO_OD[31])) # (!X1L2 & ((C1_FIFO_OD[23]))))) # (!W1L35 & (((X1L2))));


--H1L2 is registers:u_registers|A1~0 at LCCOMB_X15_Y7_N22
H1L2 = (A1L185 & (((H1_A1)))) # (!A1L185 & ((Z1_h_0C & (A1L95)) # (!Z1_h_0C & ((H1_A1)))));


--P1L9 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector3~0 at LCCOMB_X19_Y8_N14
P1L9 = (P1L66 & (P1_state.s3 & ((A1L235)))) # (!P1L66 & ((P1_state.s4) # ((P1_state.s3 & A1L235))));


--P1L8 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector2~0 at LCCOMB_X20_Y8_N2
P1L8 = (P1_state.s2) # ((P1_state.s15 & (!P1L30 & !P1L3)));


--P1L34 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector18~1 at LCCOMB_X20_Y8_N24
P1L34 = (!K1_FIFOFULL & (D1_FLUSHFIFO & P1L33));


--P1L35 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector18~2 at LCCOMB_X20_Y8_N18
P1L35 = (!K1_FIFOEMPTY & ((P1_state.s15) # ((!D1L23 & P1L34))));


--P1L36 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector18~3 at LCCOMB_X20_Y8_N16
P1L36 = (P1L35) # ((D1L23 & (!H1_A1 & P1L11)));


--T1_INCBO is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCBO at LCCOMB_X19_Y12_N28
T1_INCBO = (T1_state_reg.F2S_3) # (T1_state_reg.S2F_3);


--P1L24 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector12~0 at LCCOMB_X19_Y7_N12
P1L24 = (P1L66 & (P1_state.s23 & ((A1L235)))) # (!P1L66 & ((P1_state.s24) # ((P1_state.s23 & A1L235))));


--P1_state.s33 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s33 at FF_X19_Y7_N11
--register power-up is low

P1_state.s33 = DFFEAS(P1L79, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1_state.s22 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s22 at FF_X21_Y8_N29
--register power-up is low

P1_state.s22 = DFFEAS(P1L76, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1L23 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector11~0 at LCCOMB_X19_Y7_N8
P1L23 = (P1_state.s22) # ((!K1_FIFOFULL & P1_state.s35));


--K1L22 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~9 at LCCOMB_X21_Y6_N10
K1L22 = (K1_UP[1]) # (K1_DOWN[5]);


--T1_state_reg.S2F_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_2 at FF_X20_Y9_N17
--register power-up is low

T1_state_reg.S2F_2 = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , T1_state_reg.S2F_1,  ,  , VCC);


--P1L60 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~3 at LCCOMB_X19_Y7_N24
P1L60 = (!P1_state.s26 & (!P1_state.s30 & (!P1L23 & !P1_state.s27)));


--P1L40 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector20~1 at LCCOMB_X19_Y8_N2
P1L40 = (P1_state.s12) # ((P1_state.s24) # ((P1_state.s8) # (P1_state.s32)));


--P1L41 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector20~2 at LCCOMB_X19_Y9_N8
P1L41 = (!D1_DSACK_LATCHED_[0] & (!D1_DSACK_LATCHED_[1] & ((P1L40) # (P1_state.s4))));


--P1L45 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector23~0 at LCCOMB_X19_Y7_N26
P1L45 = (A1L235 & ((P1L41) # ((!P1L18) # (!P1L59))));


--P1L46 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector23~1 at LCCOMB_X19_Y7_N20
P1L46 = (P1L45) # (((P1_state.s28 & D1L32)) # (!P1L60));


--P1L42 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector20~3 at LCCOMB_X19_Y8_N24
P1L42 = (P1_state.s6) # ((P1L46) # (!P1L39));


--CB1L11 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]~1 at LCCOMB_X15_Y7_N28
CB1L11 = (CB1_TERM_COUNTER[2]) # ((CB1_TERM_COUNTER[0] & (CB1L10 & CB1_TERM_COUNTER[1])));


--CB1L8 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]~2 at LCCOMB_X15_Y7_N2
CB1L8 = (CB1_TERM_COUNTER[0] & ((CB1L10 & ((CB1_TERM_COUNTER[2]) # (!CB1_TERM_COUNTER[1]))) # (!CB1L10 & (CB1_TERM_COUNTER[1])))) # (!CB1_TERM_COUNTER[0] & (((CB1_TERM_COUNTER[1]))));


--CB1L6 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]~3 at LCCOMB_X15_Y7_N16
CB1L6 = (CB1L10 & (((CB1_TERM_COUNTER[1] & CB1_TERM_COUNTER[2])) # (!CB1_TERM_COUNTER[0]))) # (!CB1L10 & (((CB1_TERM_COUNTER[0]))));


--P1L64 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr2~0 at LCCOMB_X21_Y8_N22
P1L64 = (H1_A1) # (((D1L23 & !Y1L1)) # (!D1_nCYCLEDONE));


--P1L73 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s2~0 at LCCOMB_X21_Y8_N26
P1L73 = (P1_state.s1 & (!P1L64 & D1_BGRANT_));


--C1_BUFFER[6][0] is fifo:int_fifo|BUFFER[6][0] at FF_X21_Y12_N19
--register power-up is low

C1_BUFFER[6][0] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L235, G1L1,  ,  , VCC);


--L2_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1] at FF_X19_Y12_N11
--register power-up is low

L2_COUNT[1] = DFFEAS(L2L5, GLOBAL(S1L20), GLOBAL(AB1L12),  ,  ,  ,  ,  ,  );


--C1_BUFFER[5][0] is fifo:int_fifo|BUFFER[5][0] at FF_X22_Y12_N13
--register power-up is low

C1_BUFFER[5][0] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L196, G1L1,  ,  , VCC);


--L2_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0] at FF_X19_Y12_N27
--register power-up is low

L2_COUNT[0] = DFFEAS(L2L3, GLOBAL(S1L20), GLOBAL(AB1L12),  ,  ,  ,  ,  ,  );


--C1_BUFFER[4][0] is fifo:int_fifo|BUFFER[4][0] at FF_X22_Y12_N27
--register power-up is low

C1_BUFFER[4][0] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L157, G1L1,  ,  , VCC);


--C1L501 is fifo:int_fifo|Mux31~0 at LCCOMB_X22_Y12_N26
C1L501 = (L2_COUNT[1] & (L2_COUNT[0])) # (!L2_COUNT[1] & ((L2_COUNT[0] & ((C1_BUFFER[5][0]))) # (!L2_COUNT[0] & (C1_BUFFER[4][0]))));


--C1_BUFFER[7][0] is fifo:int_fifo|BUFFER[7][0] at FF_X21_Y12_N5
--register power-up is low

C1_BUFFER[7][0] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L274, G1L1,  ,  , VCC);


--C1L502 is fifo:int_fifo|Mux31~1 at LCCOMB_X21_Y12_N4
C1L502 = (L2_COUNT[1] & ((C1L501 & ((C1_BUFFER[7][0]))) # (!C1L501 & (C1_BUFFER[6][0])))) # (!L2_COUNT[1] & (((C1L501))));


--C1_BUFFER[2][0] is fifo:int_fifo|BUFFER[2][0] at FF_X24_Y12_N9
--register power-up is low

C1_BUFFER[2][0] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L77, G1L1,  ,  , VCC);


--C1_BUFFER[1][0] is fifo:int_fifo|BUFFER[1][0] at FF_X20_Y12_N1
--register power-up is low

C1_BUFFER[1][0] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L40, G1L1,  ,  , VCC);


--C1_BUFFER[0][0] is fifo:int_fifo|BUFFER[0][0] at FF_X24_Y12_N31
--register power-up is low

C1_BUFFER[0][0] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L3, G1L1,  ,  , VCC);


--C1L503 is fifo:int_fifo|Mux31~2 at LCCOMB_X24_Y12_N30
C1L503 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[1][0])) # (!L2_COUNT[0] & ((C1_BUFFER[0][0])))));


--C1_BUFFER[3][0] is fifo:int_fifo|BUFFER[3][0] at FF_X20_Y12_N23
--register power-up is low

C1_BUFFER[3][0] = DFFEAS(G1L1, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L117,  ,  ,  ,  );


--C1L504 is fifo:int_fifo|Mux31~3 at LCCOMB_X24_Y12_N8
C1L504 = (C1L503 & ((C1_BUFFER[3][0]) # ((!L2_COUNT[1])))) # (!C1L503 & (((C1_BUFFER[2][0] & L2_COUNT[1]))));


--L2_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2] at FF_X19_Y12_N1
--register power-up is low

L2_COUNT[2] = DFFEAS(L2L8, GLOBAL(S1L20), GLOBAL(AB1L12),  ,  ,  ,  ,  ,  );


--C1L505 is fifo:int_fifo|Mux31~4 at LCCOMB_X17_Y12_N0
C1L505 = (L2_COUNT[2] & (C1L502)) # (!L2_COUNT[2] & ((C1L504)));


--C1_BUFFER[6][1] is fifo:int_fifo|BUFFER[6][1] at FF_X21_Y12_N11
--register power-up is low

C1_BUFFER[6][1] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L235, G1L2,  ,  , VCC);


--C1_BUFFER[5][1] is fifo:int_fifo|BUFFER[5][1] at FF_X22_Y12_N29
--register power-up is low

C1_BUFFER[5][1] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L196, G1L2,  ,  , VCC);


--C1_BUFFER[4][1] is fifo:int_fifo|BUFFER[4][1] at FF_X25_Y12_N25
--register power-up is low

C1_BUFFER[4][1] = DFFEAS(C1L159, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L157,  ,  ,  ,  );


--C1L496 is fifo:int_fifo|Mux30~0 at LCCOMB_X22_Y12_N28
C1L496 = (L2_COUNT[0] & (((C1_BUFFER[5][1]) # (L2_COUNT[1])))) # (!L2_COUNT[0] & (C1_BUFFER[4][1] & ((!L2_COUNT[1]))));


--C1_BUFFER[7][1] is fifo:int_fifo|BUFFER[7][1] at FF_X21_Y12_N1
--register power-up is low

C1_BUFFER[7][1] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L274, G1L2,  ,  , VCC);


--C1L497 is fifo:int_fifo|Mux30~1 at LCCOMB_X21_Y12_N0
C1L497 = (C1L496 & (((C1_BUFFER[7][1]) # (!L2_COUNT[1])))) # (!C1L496 & (C1_BUFFER[6][1] & ((L2_COUNT[1]))));


--C1_BUFFER[1][1] is fifo:int_fifo|BUFFER[1][1] at FF_X20_Y12_N21
--register power-up is low

C1_BUFFER[1][1] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L40, G1L2,  ,  , VCC);


--C1_BUFFER[2][1] is fifo:int_fifo|BUFFER[2][1] at FF_X24_Y12_N29
--register power-up is low

C1_BUFFER[2][1] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L77, G1L2,  ,  , VCC);


--C1_BUFFER[0][1] is fifo:int_fifo|BUFFER[0][1] at FF_X24_Y12_N3
--register power-up is low

C1_BUFFER[0][1] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L3, G1L2,  ,  , VCC);


--C1L498 is fifo:int_fifo|Mux30~2 at LCCOMB_X24_Y12_N2
C1L498 = (L2_COUNT[1] & ((C1_BUFFER[2][1]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][1] & !L2_COUNT[0]))));


--C1_BUFFER[3][1] is fifo:int_fifo|BUFFER[3][1] at FF_X20_Y12_N15
--register power-up is low

C1_BUFFER[3][1] = DFFEAS(G1L2, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L117,  ,  ,  ,  );


--C1L499 is fifo:int_fifo|Mux30~3 at LCCOMB_X20_Y12_N20
C1L499 = (L2_COUNT[0] & ((C1L498 & (C1_BUFFER[3][1])) # (!C1L498 & ((C1_BUFFER[1][1]))))) # (!L2_COUNT[0] & (((C1L498))));


--C1L500 is fifo:int_fifo|Mux30~4 at LCCOMB_X16_Y12_N16
C1L500 = (L2_COUNT[2] & (C1L497)) # (!L2_COUNT[2] & ((C1L499)));


--C1_BUFFER[6][2] is fifo:int_fifo|BUFFER[6][2] at FF_X21_Y12_N31
--register power-up is low

C1_BUFFER[6][2] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L235, G1L3,  ,  , VCC);


--C1_BUFFER[5][2] is fifo:int_fifo|BUFFER[5][2] at FF_X22_Y12_N11
--register power-up is low

C1_BUFFER[5][2] = DFFEAS(C1L199, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L196,  ,  ,  ,  );


--C1_BUFFER[4][2] is fifo:int_fifo|BUFFER[4][2] at FF_X25_Y12_N31
--register power-up is low

C1_BUFFER[4][2] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L157, G1L3,  ,  , VCC);


--C1L491 is fifo:int_fifo|Mux29~0 at LCCOMB_X25_Y12_N30
C1L491 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][2])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][2])));


--C1_BUFFER[7][2] is fifo:int_fifo|BUFFER[7][2] at FF_X21_Y12_N13
--register power-up is low

C1_BUFFER[7][2] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L274, G1L3,  ,  , VCC);


--C1L492 is fifo:int_fifo|Mux29~1 at LCCOMB_X21_Y12_N12
C1L492 = (C1L491 & (((C1_BUFFER[7][2]) # (!L2_COUNT[1])))) # (!C1L491 & (C1_BUFFER[6][2] & ((L2_COUNT[1]))));


--C1_BUFFER[1][2] is fifo:int_fifo|BUFFER[1][2] at FF_X20_Y12_N5
--register power-up is low

C1_BUFFER[1][2] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L40, G1L3,  ,  , VCC);


--C1_BUFFER[2][2] is fifo:int_fifo|BUFFER[2][2] at FF_X24_Y12_N21
--register power-up is low

C1_BUFFER[2][2] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L77, G1L3,  ,  , VCC);


--C1_BUFFER[0][2] is fifo:int_fifo|BUFFER[0][2] at FF_X24_Y12_N23
--register power-up is low

C1_BUFFER[0][2] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L3, G1L3,  ,  , VCC);


--C1L493 is fifo:int_fifo|Mux29~2 at LCCOMB_X24_Y12_N22
C1L493 = (L2_COUNT[1] & ((C1_BUFFER[2][2]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][2] & !L2_COUNT[0]))));


--C1_BUFFER[3][2] is fifo:int_fifo|BUFFER[3][2] at FF_X20_Y12_N27
--register power-up is low

C1_BUFFER[3][2] = DFFEAS(G1L3, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L117,  ,  ,  ,  );


--C1L494 is fifo:int_fifo|Mux29~3 at LCCOMB_X20_Y12_N4
C1L494 = (L2_COUNT[0] & ((C1L493 & (C1_BUFFER[3][2])) # (!C1L493 & ((C1_BUFFER[1][2]))))) # (!L2_COUNT[0] & (((C1L493))));


--C1L495 is fifo:int_fifo|Mux29~4 at LCCOMB_X17_Y12_N30
C1L495 = (L2_COUNT[2] & ((C1L492))) # (!L2_COUNT[2] & (C1L494));


--C1_BUFFER[6][3] is fifo:int_fifo|BUFFER[6][3] at FF_X21_Y12_N27
--register power-up is low

C1_BUFFER[6][3] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L235, G1L4,  ,  , VCC);


--C1_BUFFER[5][3] is fifo:int_fifo|BUFFER[5][3] at FF_X22_Y12_N25
--register power-up is low

C1_BUFFER[5][3] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L196, G1L4,  ,  , VCC);


--C1_BUFFER[4][3] is fifo:int_fifo|BUFFER[4][3] at FF_X22_Y12_N3
--register power-up is low

C1_BUFFER[4][3] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L157, G1L4,  ,  , VCC);


--C1L486 is fifo:int_fifo|Mux28~0 at LCCOMB_X22_Y12_N2
C1L486 = (L2_COUNT[0] & ((C1_BUFFER[5][3]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][3] & !L2_COUNT[1]))));


--C1_BUFFER[7][3] is fifo:int_fifo|BUFFER[7][3] at FF_X21_Y12_N29
--register power-up is low

C1_BUFFER[7][3] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L274, G1L4,  ,  , VCC);


--C1L487 is fifo:int_fifo|Mux28~1 at LCCOMB_X21_Y12_N28
C1L487 = (C1L486 & (((C1_BUFFER[7][3]) # (!L2_COUNT[1])))) # (!C1L486 & (C1_BUFFER[6][3] & ((L2_COUNT[1]))));


--C1_BUFFER[1][3] is fifo:int_fifo|BUFFER[1][3] at FF_X20_Y12_N25
--register power-up is low

C1_BUFFER[1][3] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L40, G1L4,  ,  , VCC);


--C1_BUFFER[2][3] is fifo:int_fifo|BUFFER[2][3] at FF_X24_Y12_N13
--register power-up is low

C1_BUFFER[2][3] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L77, G1L4,  ,  , VCC);


--C1_BUFFER[0][3] is fifo:int_fifo|BUFFER[0][3] at FF_X24_Y12_N11
--register power-up is low

C1_BUFFER[0][3] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L3, G1L4,  ,  , VCC);


--C1L488 is fifo:int_fifo|Mux28~2 at LCCOMB_X24_Y12_N10
C1L488 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][3])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][3])));


--C1_BUFFER[3][3] is fifo:int_fifo|BUFFER[3][3] at FF_X20_Y12_N11
--register power-up is low

C1_BUFFER[3][3] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L117, G1L4,  ,  , VCC);


--C1L489 is fifo:int_fifo|Mux28~3 at LCCOMB_X20_Y12_N24
C1L489 = (L2_COUNT[0] & ((C1L488 & ((C1_BUFFER[3][3]))) # (!C1L488 & (C1_BUFFER[1][3])))) # (!L2_COUNT[0] & (C1L488));


--C1L490 is fifo:int_fifo|Mux28~4 at LCCOMB_X17_Y12_N12
C1L490 = (L2_COUNT[2] & ((C1L487))) # (!L2_COUNT[2] & (C1L489));


--C1_BUFFER[6][4] is fifo:int_fifo|BUFFER[6][4] at FF_X21_Y12_N3
--register power-up is low

C1_BUFFER[6][4] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L235, G1L5,  ,  , VCC);


--C1_BUFFER[5][4] is fifo:int_fifo|BUFFER[5][4] at FF_X22_Y12_N5
--register power-up is low

C1_BUFFER[5][4] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L196, G1L5,  ,  , VCC);


--C1_BUFFER[4][4] is fifo:int_fifo|BUFFER[4][4] at FF_X22_Y12_N31
--register power-up is low

C1_BUFFER[4][4] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L157, G1L5,  ,  , VCC);


--C1L481 is fifo:int_fifo|Mux27~0 at LCCOMB_X22_Y12_N30
C1L481 = (L2_COUNT[0] & ((C1_BUFFER[5][4]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][4] & !L2_COUNT[1]))));


--C1_BUFFER[7][4] is fifo:int_fifo|BUFFER[7][4] at FF_X21_Y12_N17
--register power-up is low

C1_BUFFER[7][4] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L274, G1L5,  ,  , VCC);


--C1L482 is fifo:int_fifo|Mux27~1 at LCCOMB_X21_Y12_N16
C1L482 = (C1L481 & (((C1_BUFFER[7][4]) # (!L2_COUNT[1])))) # (!C1L481 & (C1_BUFFER[6][4] & ((L2_COUNT[1]))));


--C1_BUFFER[1][4] is fifo:int_fifo|BUFFER[1][4] at FF_X20_Y12_N29
--register power-up is low

C1_BUFFER[1][4] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L40, G1L5,  ,  , VCC);


--C1_BUFFER[2][4] is fifo:int_fifo|BUFFER[2][4] at FF_X24_Y12_N25
--register power-up is low

C1_BUFFER[2][4] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L77, G1L5,  ,  , VCC);


--C1_BUFFER[0][4] is fifo:int_fifo|BUFFER[0][4] at FF_X24_Y12_N19
--register power-up is low

C1_BUFFER[0][4] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L3, G1L5,  ,  , VCC);


--C1L483 is fifo:int_fifo|Mux27~2 at LCCOMB_X24_Y12_N18
C1L483 = (L2_COUNT[1] & ((C1_BUFFER[2][4]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][4] & !L2_COUNT[0]))));


--C1_BUFFER[3][4] is fifo:int_fifo|BUFFER[3][4] at FF_X20_Y12_N19
--register power-up is low

C1_BUFFER[3][4] = DFFEAS(G1L5, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L117,  ,  ,  ,  );


--C1L484 is fifo:int_fifo|Mux27~3 at LCCOMB_X20_Y12_N28
C1L484 = (L2_COUNT[0] & ((C1L483 & ((C1_BUFFER[3][4]))) # (!C1L483 & (C1_BUFFER[1][4])))) # (!L2_COUNT[0] & (C1L483));


--C1L485 is fifo:int_fifo|Mux27~4 at LCCOMB_X17_Y12_N14
C1L485 = (L2_COUNT[2] & ((C1L482))) # (!L2_COUNT[2] & (C1L484));


--C1_BUFFER[6][5] is fifo:int_fifo|BUFFER[6][5] at FF_X21_Y12_N7
--register power-up is low

C1_BUFFER[6][5] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L235, G1L6,  ,  , VCC);


--C1_BUFFER[5][5] is fifo:int_fifo|BUFFER[5][5] at FF_X22_Y12_N1
--register power-up is low

C1_BUFFER[5][5] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L196, G1L6,  ,  , VCC);


--C1_BUFFER[4][5] is fifo:int_fifo|BUFFER[4][5] at FF_X22_Y12_N23
--register power-up is low

C1_BUFFER[4][5] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L157, G1L6,  ,  , VCC);


--C1L476 is fifo:int_fifo|Mux26~0 at LCCOMB_X22_Y12_N22
C1L476 = (L2_COUNT[0] & ((C1_BUFFER[5][5]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][5] & !L2_COUNT[1]))));


--C1_BUFFER[7][5] is fifo:int_fifo|BUFFER[7][5] at FF_X21_Y12_N21
--register power-up is low

C1_BUFFER[7][5] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L274, G1L6,  ,  , VCC);


--C1L477 is fifo:int_fifo|Mux26~1 at LCCOMB_X21_Y12_N20
C1L477 = (C1L476 & (((C1_BUFFER[7][5]) # (!L2_COUNT[1])))) # (!C1L476 & (C1_BUFFER[6][5] & ((L2_COUNT[1]))));


--C1_BUFFER[1][5] is fifo:int_fifo|BUFFER[1][5] at FF_X20_Y12_N13
--register power-up is low

C1_BUFFER[1][5] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L40, G1L6,  ,  , VCC);


--C1_BUFFER[2][5] is fifo:int_fifo|BUFFER[2][5] at FF_X25_Y12_N5
--register power-up is low

C1_BUFFER[2][5] = DFFEAS(C1L83, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L77,  ,  ,  ,  );


--C1_BUFFER[0][5] is fifo:int_fifo|BUFFER[0][5] at FF_X24_Y12_N1
--register power-up is low

C1_BUFFER[0][5] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L3, G1L6,  ,  , VCC);


--C1L478 is fifo:int_fifo|Mux26~2 at LCCOMB_X24_Y12_N0
C1L478 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][5])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][5])));


--C1_BUFFER[3][5] is fifo:int_fifo|BUFFER[3][5] at FF_X20_Y12_N7
--register power-up is low

C1_BUFFER[3][5] = DFFEAS(G1L6, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L117,  ,  ,  ,  );


--C1L479 is fifo:int_fifo|Mux26~3 at LCCOMB_X20_Y12_N12
C1L479 = (L2_COUNT[0] & ((C1L478 & ((C1_BUFFER[3][5]))) # (!C1L478 & (C1_BUFFER[1][5])))) # (!L2_COUNT[0] & (C1L478));


--C1L480 is fifo:int_fifo|Mux26~4 at LCCOMB_X17_Y12_N4
C1L480 = (L2_COUNT[2] & (C1L477)) # (!L2_COUNT[2] & ((C1L479)));


--C1_BUFFER[6][6] is fifo:int_fifo|BUFFER[6][6] at FF_X21_Y12_N15
--register power-up is low

C1_BUFFER[6][6] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L235, G1L7,  ,  , VCC);


--C1_BUFFER[5][6] is fifo:int_fifo|BUFFER[5][6] at FF_X22_Y12_N21
--register power-up is low

C1_BUFFER[5][6] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L196, G1L7,  ,  , VCC);


--C1_BUFFER[4][6] is fifo:int_fifo|BUFFER[4][6] at FF_X22_Y12_N19
--register power-up is low

C1_BUFFER[4][6] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L157, G1L7,  ,  , VCC);


--C1L471 is fifo:int_fifo|Mux25~0 at LCCOMB_X22_Y12_N18
C1L471 = (L2_COUNT[0] & ((C1_BUFFER[5][6]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][6] & !L2_COUNT[1]))));


--C1_BUFFER[7][6] is fifo:int_fifo|BUFFER[7][6] at FF_X21_Y12_N9
--register power-up is low

C1_BUFFER[7][6] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L274, G1L7,  ,  , VCC);


--C1L472 is fifo:int_fifo|Mux25~1 at LCCOMB_X21_Y12_N8
C1L472 = (L2_COUNT[1] & ((C1L471 & ((C1_BUFFER[7][6]))) # (!C1L471 & (C1_BUFFER[6][6])))) # (!L2_COUNT[1] & (((C1L471))));


--C1_BUFFER[1][6] is fifo:int_fifo|BUFFER[1][6] at FF_X20_Y12_N9
--register power-up is low

C1_BUFFER[1][6] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L40, G1L7,  ,  , VCC);


--C1_BUFFER[2][6] is fifo:int_fifo|BUFFER[2][6] at FF_X24_Y12_N7
--register power-up is low

C1_BUFFER[2][6] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L77, G1L7,  ,  , VCC);


--C1_BUFFER[0][6] is fifo:int_fifo|BUFFER[0][6] at FF_X24_Y12_N5
--register power-up is low

C1_BUFFER[0][6] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L3, G1L7,  ,  , VCC);


--C1L473 is fifo:int_fifo|Mux25~2 at LCCOMB_X24_Y12_N4
C1L473 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][6])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][6])));


--C1_BUFFER[3][6] is fifo:int_fifo|BUFFER[3][6] at FF_X20_Y12_N31
--register power-up is low

C1_BUFFER[3][6] = DFFEAS(G1L7, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L117,  ,  ,  ,  );


--C1L474 is fifo:int_fifo|Mux25~3 at LCCOMB_X20_Y12_N8
C1L474 = (L2_COUNT[0] & ((C1L473 & ((C1_BUFFER[3][6]))) # (!C1L473 & (C1_BUFFER[1][6])))) # (!L2_COUNT[0] & (C1L473));


--C1L475 is fifo:int_fifo|Mux25~4 at LCCOMB_X17_Y12_N26
C1L475 = (L2_COUNT[2] & ((C1L472))) # (!L2_COUNT[2] & (C1L474));


--C1_BUFFER[6][7] is fifo:int_fifo|BUFFER[6][7] at FF_X21_Y12_N25
--register power-up is low

C1_BUFFER[6][7] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L235, G1L8,  ,  , VCC);


--C1_BUFFER[5][7] is fifo:int_fifo|BUFFER[5][7] at FF_X22_Y12_N17
--register power-up is low

C1_BUFFER[5][7] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L196, G1L8,  ,  , VCC);


--C1_BUFFER[4][7] is fifo:int_fifo|BUFFER[4][7] at FF_X22_Y12_N7
--register power-up is low

C1_BUFFER[4][7] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L157, G1L8,  ,  , VCC);


--C1L466 is fifo:int_fifo|Mux24~0 at LCCOMB_X22_Y12_N6
C1L466 = (L2_COUNT[0] & ((C1_BUFFER[5][7]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][7] & !L2_COUNT[1]))));


--C1_BUFFER[7][7] is fifo:int_fifo|BUFFER[7][7] at FF_X21_Y12_N23
--register power-up is low

C1_BUFFER[7][7] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L274, G1L8,  ,  , VCC);


--C1L467 is fifo:int_fifo|Mux24~1 at LCCOMB_X21_Y12_N22
C1L467 = (L2_COUNT[1] & ((C1L466 & ((C1_BUFFER[7][7]))) # (!C1L466 & (C1_BUFFER[6][7])))) # (!L2_COUNT[1] & (((C1L466))));


--C1_BUFFER[1][7] is fifo:int_fifo|BUFFER[1][7] at FF_X20_Y12_N17
--register power-up is low

C1_BUFFER[1][7] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L40, G1L8,  ,  , VCC);


--C1_BUFFER[2][7] is fifo:int_fifo|BUFFER[2][7] at FF_X25_Y12_N3
--register power-up is low

C1_BUFFER[2][7] = DFFEAS(C1L86, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L77,  ,  ,  ,  );


--C1_BUFFER[0][7] is fifo:int_fifo|BUFFER[0][7] at FF_X24_Y12_N27
--register power-up is low

C1_BUFFER[0][7] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L3, G1L8,  ,  , VCC);


--C1L468 is fifo:int_fifo|Mux24~2 at LCCOMB_X24_Y12_N26
C1L468 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][7])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][7])));


--C1_BUFFER[3][7] is fifo:int_fifo|BUFFER[3][7] at FF_X20_Y12_N3
--register power-up is low

C1_BUFFER[3][7] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L117, G1L8,  ,  , VCC);


--C1L469 is fifo:int_fifo|Mux24~3 at LCCOMB_X20_Y12_N16
C1L469 = (L2_COUNT[0] & ((C1L468 & (C1_BUFFER[3][7])) # (!C1L468 & ((C1_BUFFER[1][7]))))) # (!L2_COUNT[0] & (((C1L468))));


--C1L470 is fifo:int_fifo|Mux24~4 at LCCOMB_X17_Y12_N20
C1L470 = (L2_COUNT[2] & (C1L467)) # (!L2_COUNT[2] & ((C1L469)));


--C1_BUFFER[6][8] is fifo:int_fifo|BUFFER[6][8] at FF_X19_Y10_N13
--register power-up is low

C1_BUFFER[6][8] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L244, G1L10,  ,  , VCC);


--C1_BUFFER[5][8] is fifo:int_fifo|BUFFER[5][8] at FF_X20_Y10_N25
--register power-up is low

C1_BUFFER[5][8] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L206, G1L10,  ,  , VCC);


--C1_BUFFER[4][8] is fifo:int_fifo|BUFFER[4][8] at FF_X20_Y10_N15
--register power-up is low

C1_BUFFER[4][8] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L167, G1L10,  ,  , VCC);


--C1L461 is fifo:int_fifo|Mux23~0 at LCCOMB_X20_Y10_N24
C1L461 = (L2_COUNT[0] & (((C1_BUFFER[5][8]) # (L2_COUNT[1])))) # (!L2_COUNT[0] & (C1_BUFFER[4][8] & ((!L2_COUNT[1]))));


--C1_BUFFER[7][8] is fifo:int_fifo|BUFFER[7][8] at FF_X19_Y10_N23
--register power-up is low

C1_BUFFER[7][8] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L283, G1L10,  ,  , VCC);


--C1L462 is fifo:int_fifo|Mux23~1 at LCCOMB_X19_Y10_N22
C1L462 = (L2_COUNT[1] & ((C1L461 & ((C1_BUFFER[7][8]))) # (!C1L461 & (C1_BUFFER[6][8])))) # (!L2_COUNT[1] & (((C1L461))));


--C1_BUFFER[1][8] is fifo:int_fifo|BUFFER[1][8] at FF_X19_Y11_N9
--register power-up is low

C1_BUFFER[1][8] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L49, G1L10,  ,  , VCC);


--C1_BUFFER[2][8] is fifo:int_fifo|BUFFER[2][8] at FF_X20_Y11_N21
--register power-up is low

C1_BUFFER[2][8] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L88, G1L10,  ,  , VCC);


--C1_BUFFER[0][8] is fifo:int_fifo|BUFFER[0][8] at FF_X20_Y11_N11
--register power-up is low

C1_BUFFER[0][8] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L12, G1L10,  ,  , VCC);


--C1L463 is fifo:int_fifo|Mux23~2 at LCCOMB_X20_Y11_N10
C1L463 = (L2_COUNT[1] & ((C1_BUFFER[2][8]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][8] & !L2_COUNT[0]))));


--C1_BUFFER[3][8] is fifo:int_fifo|BUFFER[3][8] at FF_X19_Y11_N7
--register power-up is low

C1_BUFFER[3][8] = DFFEAS(C1L127, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L126,  ,  ,  ,  );


--C1L464 is fifo:int_fifo|Mux23~3 at LCCOMB_X19_Y11_N8
C1L464 = (C1L463 & ((C1_BUFFER[3][8]) # ((!L2_COUNT[0])))) # (!C1L463 & (((C1_BUFFER[1][8] & L2_COUNT[0]))));


--C1L465 is fifo:int_fifo|Mux23~4 at LCCOMB_X15_Y11_N30
C1L465 = (L2_COUNT[2] & ((C1L462))) # (!L2_COUNT[2] & (C1L464));


--C1_BUFFER[6][9] is fifo:int_fifo|BUFFER[6][9] at FF_X19_Y10_N21
--register power-up is low

C1_BUFFER[6][9] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L244, G1L12,  ,  , VCC);


--C1_BUFFER[5][9] is fifo:int_fifo|BUFFER[5][9] at FF_X20_Y10_N29
--register power-up is low

C1_BUFFER[5][9] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L206, G1L12,  ,  , VCC);


--C1_BUFFER[4][9] is fifo:int_fifo|BUFFER[4][9] at FF_X20_Y10_N11
--register power-up is low

C1_BUFFER[4][9] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L167, G1L12,  ,  , VCC);


--C1L456 is fifo:int_fifo|Mux22~0 at LCCOMB_X20_Y10_N10
C1L456 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][9])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][9])));


--C1_BUFFER[7][9] is fifo:int_fifo|BUFFER[7][9] at FF_X19_Y10_N7
--register power-up is low

C1_BUFFER[7][9] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L283, G1L12,  ,  , VCC);


--C1L457 is fifo:int_fifo|Mux22~1 at LCCOMB_X19_Y10_N6
C1L457 = (C1L456 & (((C1_BUFFER[7][9]) # (!L2_COUNT[1])))) # (!C1L456 & (C1_BUFFER[6][9] & ((L2_COUNT[1]))));


--C1_BUFFER[1][9] is fifo:int_fifo|BUFFER[1][9] at FF_X19_Y11_N29
--register power-up is low

C1_BUFFER[1][9] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L49, G1L12,  ,  , VCC);


--C1_BUFFER[2][9] is fifo:int_fifo|BUFFER[2][9] at FF_X20_Y11_N9
--register power-up is low

C1_BUFFER[2][9] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L88, G1L12,  ,  , VCC);


--C1_BUFFER[0][9] is fifo:int_fifo|BUFFER[0][9] at FF_X20_Y11_N23
--register power-up is low

C1_BUFFER[0][9] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L12, G1L12,  ,  , VCC);


--C1L458 is fifo:int_fifo|Mux22~2 at LCCOMB_X20_Y11_N22
C1L458 = (L2_COUNT[1] & ((C1_BUFFER[2][9]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][9] & !L2_COUNT[0]))));


--C1_BUFFER[3][9] is fifo:int_fifo|BUFFER[3][9] at FF_X19_Y11_N11
--register power-up is low

C1_BUFFER[3][9] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L126, G1L12,  ,  , VCC);


--C1L459 is fifo:int_fifo|Mux22~3 at LCCOMB_X19_Y11_N28
C1L459 = (C1L458 & ((C1_BUFFER[3][9]) # ((!L2_COUNT[0])))) # (!C1L458 & (((C1_BUFFER[1][9] & L2_COUNT[0]))));


--C1L460 is fifo:int_fifo|Mux22~4 at LCCOMB_X17_Y12_N2
C1L460 = (L2_COUNT[2] & ((C1L457))) # (!L2_COUNT[2] & (C1L459));


--C1_BUFFER[6][10] is fifo:int_fifo|BUFFER[6][10] at FF_X19_Y10_N9
--register power-up is low

C1_BUFFER[6][10] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L244, G1L14,  ,  , VCC);


--C1_BUFFER[5][10] is fifo:int_fifo|BUFFER[5][10] at FF_X20_Y10_N13
--register power-up is low

C1_BUFFER[5][10] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L206, G1L14,  ,  , VCC);


--C1_BUFFER[4][10] is fifo:int_fifo|BUFFER[4][10] at FF_X20_Y10_N19
--register power-up is low

C1_BUFFER[4][10] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L167, G1L14,  ,  , VCC);


--C1L451 is fifo:int_fifo|Mux21~0 at LCCOMB_X20_Y10_N18
C1L451 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][10])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][10])));


--C1_BUFFER[7][10] is fifo:int_fifo|BUFFER[7][10] at FF_X19_Y10_N11
--register power-up is low

C1_BUFFER[7][10] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L283, G1L14,  ,  , VCC);


--C1L452 is fifo:int_fifo|Mux21~1 at LCCOMB_X19_Y10_N10
C1L452 = (L2_COUNT[1] & ((C1L451 & ((C1_BUFFER[7][10]))) # (!C1L451 & (C1_BUFFER[6][10])))) # (!L2_COUNT[1] & (((C1L451))));


--C1_BUFFER[1][10] is fifo:int_fifo|BUFFER[1][10] at FF_X19_Y11_N13
--register power-up is low

C1_BUFFER[1][10] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L49, G1L14,  ,  , VCC);


--C1_BUFFER[2][10] is fifo:int_fifo|BUFFER[2][10] at FF_X21_Y11_N25
--register power-up is low

C1_BUFFER[2][10] = DFFEAS(C1L91, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L88,  ,  ,  ,  );


--C1_BUFFER[0][10] is fifo:int_fifo|BUFFER[0][10] at FF_X20_Y11_N13
--register power-up is low

C1_BUFFER[0][10] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L12, G1L14,  ,  , VCC);


--C1L453 is fifo:int_fifo|Mux21~2 at LCCOMB_X20_Y11_N12
C1L453 = (L2_COUNT[1] & ((C1_BUFFER[2][10]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][10] & !L2_COUNT[0]))));


--C1_BUFFER[3][10] is fifo:int_fifo|BUFFER[3][10] at FF_X19_Y11_N23
--register power-up is low

C1_BUFFER[3][10] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L126, G1L14,  ,  , VCC);


--C1L454 is fifo:int_fifo|Mux21~3 at LCCOMB_X19_Y11_N12
C1L454 = (C1L453 & ((C1_BUFFER[3][10]) # ((!L2_COUNT[0])))) # (!C1L453 & (((C1_BUFFER[1][10] & L2_COUNT[0]))));


--C1L455 is fifo:int_fifo|Mux21~4 at LCCOMB_X15_Y11_N24
C1L455 = (L2_COUNT[2] & (C1L452)) # (!L2_COUNT[2] & ((C1L454)));


--C1_BUFFER[6][11] is fifo:int_fifo|BUFFER[6][11] at FF_X19_Y10_N17
--register power-up is low

C1_BUFFER[6][11] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L244, G1L16,  ,  , VCC);


--C1_BUFFER[5][11] is fifo:int_fifo|BUFFER[5][11] at FF_X20_Y10_N17
--register power-up is low

C1_BUFFER[5][11] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L206, G1L16,  ,  , VCC);


--C1_BUFFER[4][11] is fifo:int_fifo|BUFFER[4][11] at FF_X20_Y10_N27
--register power-up is low

C1_BUFFER[4][11] = DFFEAS(C1L171, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L167,  ,  ,  ,  );


--C1L446 is fifo:int_fifo|Mux20~0 at LCCOMB_X20_Y10_N16
C1L446 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & ((C1_BUFFER[5][11]))) # (!L2_COUNT[0] & (C1_BUFFER[4][11]))));


--C1_BUFFER[7][11] is fifo:int_fifo|BUFFER[7][11] at FF_X22_Y10_N17
--register power-up is low

C1_BUFFER[7][11] = DFFEAS(C1L287, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L283,  ,  ,  ,  );


--C1L447 is fifo:int_fifo|Mux20~1 at LCCOMB_X19_Y10_N16
C1L447 = (L2_COUNT[1] & ((C1L446 & (C1_BUFFER[7][11])) # (!C1L446 & ((C1_BUFFER[6][11]))))) # (!L2_COUNT[1] & (((C1L446))));


--C1_BUFFER[1][11] is fifo:int_fifo|BUFFER[1][11] at FF_X19_Y11_N21
--register power-up is low

C1_BUFFER[1][11] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L49, G1L16,  ,  , VCC);


--C1_BUFFER[2][11] is fifo:int_fifo|BUFFER[2][11] at FF_X20_Y11_N19
--register power-up is low

C1_BUFFER[2][11] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L88, G1L16,  ,  , VCC);


--C1_BUFFER[0][11] is fifo:int_fifo|BUFFER[0][11] at FF_X20_Y11_N1
--register power-up is low

C1_BUFFER[0][11] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L12, G1L16,  ,  , VCC);


--C1L448 is fifo:int_fifo|Mux20~2 at LCCOMB_X20_Y11_N0
C1L448 = (L2_COUNT[1] & ((C1_BUFFER[2][11]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][11] & !L2_COUNT[0]))));


--C1_BUFFER[3][11] is fifo:int_fifo|BUFFER[3][11] at FF_X19_Y11_N31
--register power-up is low

C1_BUFFER[3][11] = DFFEAS(G1L16, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L126,  ,  ,  ,  );


--C1L449 is fifo:int_fifo|Mux20~3 at LCCOMB_X19_Y11_N20
C1L449 = (C1L448 & ((C1_BUFFER[3][11]) # ((!L2_COUNT[0])))) # (!C1L448 & (((C1_BUFFER[1][11] & L2_COUNT[0]))));


--C1L450 is fifo:int_fifo|Mux20~4 at LCCOMB_X15_Y10_N2
C1L450 = (L2_COUNT[2] & ((C1L447))) # (!L2_COUNT[2] & (C1L449));


--C1_BUFFER[6][12] is fifo:int_fifo|BUFFER[6][12] at FF_X21_Y10_N23
--register power-up is low

C1_BUFFER[6][12] = DFFEAS(C1L249, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L244,  ,  ,  ,  );


--C1_BUFFER[5][12] is fifo:int_fifo|BUFFER[5][12] at FF_X20_Y10_N21
--register power-up is low

C1_BUFFER[5][12] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L206, G1L18,  ,  , VCC);


--C1_BUFFER[4][12] is fifo:int_fifo|BUFFER[4][12] at FF_X20_Y10_N31
--register power-up is low

C1_BUFFER[4][12] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L167, G1L18,  ,  , VCC);


--C1L441 is fifo:int_fifo|Mux19~0 at LCCOMB_X20_Y10_N20
C1L441 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & ((C1_BUFFER[5][12]))) # (!L2_COUNT[0] & (C1_BUFFER[4][12]))));


--C1_BUFFER[7][12] is fifo:int_fifo|BUFFER[7][12] at FF_X19_Y10_N3
--register power-up is low

C1_BUFFER[7][12] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L283, G1L18,  ,  , VCC);


--C1L442 is fifo:int_fifo|Mux19~1 at LCCOMB_X19_Y10_N2
C1L442 = (C1L441 & (((C1_BUFFER[7][12]) # (!L2_COUNT[1])))) # (!C1L441 & (C1_BUFFER[6][12] & ((L2_COUNT[1]))));


--C1_BUFFER[1][12] is fifo:int_fifo|BUFFER[1][12] at FF_X19_Y11_N5
--register power-up is low

C1_BUFFER[1][12] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L49, G1L18,  ,  , VCC);


--C1_BUFFER[2][12] is fifo:int_fifo|BUFFER[2][12] at FF_X20_Y11_N3
--register power-up is low

C1_BUFFER[2][12] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L88, G1L18,  ,  , VCC);


--C1_BUFFER[0][12] is fifo:int_fifo|BUFFER[0][12] at FF_X20_Y11_N17
--register power-up is low

C1_BUFFER[0][12] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L12, G1L18,  ,  , VCC);


--C1L443 is fifo:int_fifo|Mux19~2 at LCCOMB_X20_Y11_N16
C1L443 = (L2_COUNT[1] & ((C1_BUFFER[2][12]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][12] & !L2_COUNT[0]))));


--C1_BUFFER[3][12] is fifo:int_fifo|BUFFER[3][12] at FF_X19_Y11_N19
--register power-up is low

C1_BUFFER[3][12] = DFFEAS(C1L132, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L126,  ,  ,  ,  );


--C1L444 is fifo:int_fifo|Mux19~3 at LCCOMB_X19_Y11_N4
C1L444 = (L2_COUNT[0] & ((C1L443 & (C1_BUFFER[3][12])) # (!C1L443 & ((C1_BUFFER[1][12]))))) # (!L2_COUNT[0] & (((C1L443))));


--C1L445 is fifo:int_fifo|Mux19~4 at LCCOMB_X15_Y11_N10
C1L445 = (L2_COUNT[2] & ((C1L442))) # (!L2_COUNT[2] & (C1L444));


--C1_BUFFER[6][13] is fifo:int_fifo|BUFFER[6][13] at FF_X19_Y10_N5
--register power-up is low

C1_BUFFER[6][13] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L244, G1L20,  ,  , VCC);


--C1_BUFFER[5][13] is fifo:int_fifo|BUFFER[5][13] at FF_X20_Y10_N1
--register power-up is low

C1_BUFFER[5][13] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L206, G1L20,  ,  , VCC);


--C1_BUFFER[4][13] is fifo:int_fifo|BUFFER[4][13] at FF_X20_Y10_N7
--register power-up is low

C1_BUFFER[4][13] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L167, G1L20,  ,  , VCC);


--C1L436 is fifo:int_fifo|Mux18~0 at LCCOMB_X20_Y10_N6
C1L436 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][13])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][13])));


--C1_BUFFER[7][13] is fifo:int_fifo|BUFFER[7][13] at FF_X19_Y10_N31
--register power-up is low

C1_BUFFER[7][13] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L283, G1L20,  ,  , VCC);


--C1L437 is fifo:int_fifo|Mux18~1 at LCCOMB_X19_Y10_N30
C1L437 = (C1L436 & (((C1_BUFFER[7][13]) # (!L2_COUNT[1])))) # (!C1L436 & (C1_BUFFER[6][13] & ((L2_COUNT[1]))));


--C1_BUFFER[1][13] is fifo:int_fifo|BUFFER[1][13] at FF_X19_Y11_N25
--register power-up is low

C1_BUFFER[1][13] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L49, G1L20,  ,  , VCC);


--C1_BUFFER[2][13] is fifo:int_fifo|BUFFER[2][13] at FF_X20_Y11_N15
--register power-up is low

C1_BUFFER[2][13] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L88, G1L20,  ,  , VCC);


--C1_BUFFER[0][13] is fifo:int_fifo|BUFFER[0][13] at FF_X20_Y11_N25
--register power-up is low

C1_BUFFER[0][13] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L12, G1L20,  ,  , VCC);


--C1L438 is fifo:int_fifo|Mux18~2 at LCCOMB_X20_Y11_N24
C1L438 = (L2_COUNT[1] & ((C1_BUFFER[2][13]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][13] & !L2_COUNT[0]))));


--C1_BUFFER[3][13] is fifo:int_fifo|BUFFER[3][13] at FF_X19_Y11_N27
--register power-up is low

C1_BUFFER[3][13] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L126, G1L20,  ,  , VCC);


--C1L439 is fifo:int_fifo|Mux18~3 at LCCOMB_X19_Y11_N24
C1L439 = (C1L438 & ((C1_BUFFER[3][13]) # ((!L2_COUNT[0])))) # (!C1L438 & (((C1_BUFFER[1][13] & L2_COUNT[0]))));


--C1L440 is fifo:int_fifo|Mux18~4 at LCCOMB_X15_Y10_N10
C1L440 = (L2_COUNT[2] & ((C1L437))) # (!L2_COUNT[2] & (C1L439));


--C1_BUFFER[6][14] is fifo:int_fifo|BUFFER[6][14] at FF_X19_Y10_N1
--register power-up is low

C1_BUFFER[6][14] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L244, G1L22,  ,  , VCC);


--C1_BUFFER[5][14] is fifo:int_fifo|BUFFER[5][14] at FF_X20_Y10_N9
--register power-up is low

C1_BUFFER[5][14] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L206, G1L22,  ,  , VCC);


--C1_BUFFER[4][14] is fifo:int_fifo|BUFFER[4][14] at FF_X20_Y10_N3
--register power-up is low

C1_BUFFER[4][14] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L167, G1L22,  ,  , VCC);


--C1L431 is fifo:int_fifo|Mux17~0 at LCCOMB_X20_Y10_N2
C1L431 = (L2_COUNT[0] & ((C1_BUFFER[5][14]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][14] & !L2_COUNT[1]))));


--C1_BUFFER[7][14] is fifo:int_fifo|BUFFER[7][14] at FF_X19_Y10_N19
--register power-up is low

C1_BUFFER[7][14] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L283, G1L22,  ,  , VCC);


--C1L432 is fifo:int_fifo|Mux17~1 at LCCOMB_X19_Y10_N18
C1L432 = (C1L431 & (((C1_BUFFER[7][14]) # (!L2_COUNT[1])))) # (!C1L431 & (C1_BUFFER[6][14] & ((L2_COUNT[1]))));


--C1_BUFFER[1][14] is fifo:int_fifo|BUFFER[1][14] at FF_X19_Y11_N17
--register power-up is low

C1_BUFFER[1][14] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L49, G1L22,  ,  , VCC);


--C1_BUFFER[2][14] is fifo:int_fifo|BUFFER[2][14] at FF_X20_Y11_N7
--register power-up is low

C1_BUFFER[2][14] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L88, G1L22,  ,  , VCC);


--C1_BUFFER[0][14] is fifo:int_fifo|BUFFER[0][14] at FF_X20_Y11_N5
--register power-up is low

C1_BUFFER[0][14] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L12, G1L22,  ,  , VCC);


--C1L433 is fifo:int_fifo|Mux17~2 at LCCOMB_X20_Y11_N4
C1L433 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][14])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][14])));


--C1_BUFFER[3][14] is fifo:int_fifo|BUFFER[3][14] at FF_X19_Y11_N15
--register power-up is low

C1_BUFFER[3][14] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L126, G1L22,  ,  , VCC);


--C1L434 is fifo:int_fifo|Mux17~3 at LCCOMB_X19_Y11_N16
C1L434 = (L2_COUNT[0] & ((C1L433 & (C1_BUFFER[3][14])) # (!C1L433 & ((C1_BUFFER[1][14]))))) # (!L2_COUNT[0] & (((C1L433))));


--C1L435 is fifo:int_fifo|Mux17~4 at LCCOMB_X15_Y10_N20
C1L435 = (L2_COUNT[2] & ((C1L432))) # (!L2_COUNT[2] & (C1L434));


--C1_BUFFER[6][15] is fifo:int_fifo|BUFFER[6][15] at FF_X19_Y10_N29
--register power-up is low

C1_BUFFER[6][15] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L244, G1L24,  ,  , VCC);


--C1_BUFFER[5][15] is fifo:int_fifo|BUFFER[5][15] at FF_X20_Y10_N5
--register power-up is low

C1_BUFFER[5][15] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L206, G1L24,  ,  , VCC);


--C1_BUFFER[4][15] is fifo:int_fifo|BUFFER[4][15] at FF_X20_Y10_N23
--register power-up is low

C1_BUFFER[4][15] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L167, G1L24,  ,  , VCC);


--C1L426 is fifo:int_fifo|Mux16~0 at LCCOMB_X20_Y10_N22
C1L426 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][15])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][15])));


--C1_BUFFER[7][15] is fifo:int_fifo|BUFFER[7][15] at FF_X19_Y10_N27
--register power-up is low

C1_BUFFER[7][15] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L283, G1L24,  ,  , VCC);


--C1L427 is fifo:int_fifo|Mux16~1 at LCCOMB_X19_Y10_N26
C1L427 = (L2_COUNT[1] & ((C1L426 & ((C1_BUFFER[7][15]))) # (!C1L426 & (C1_BUFFER[6][15])))) # (!L2_COUNT[1] & (((C1L426))));


--C1_BUFFER[1][15] is fifo:int_fifo|BUFFER[1][15] at FF_X19_Y11_N1
--register power-up is low

C1_BUFFER[1][15] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L49, G1L24,  ,  , VCC);


--C1_BUFFER[2][15] is fifo:int_fifo|BUFFER[2][15] at FF_X20_Y11_N27
--register power-up is low

C1_BUFFER[2][15] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L88, G1L24,  ,  , VCC);


--C1_BUFFER[0][15] is fifo:int_fifo|BUFFER[0][15] at FF_X20_Y11_N29
--register power-up is low

C1_BUFFER[0][15] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L12, G1L24,  ,  , VCC);


--C1L428 is fifo:int_fifo|Mux16~2 at LCCOMB_X20_Y11_N28
C1L428 = (L2_COUNT[1] & ((C1_BUFFER[2][15]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][15] & !L2_COUNT[0]))));


--C1_BUFFER[3][15] is fifo:int_fifo|BUFFER[3][15] at FF_X19_Y11_N3
--register power-up is low

C1_BUFFER[3][15] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L126, G1L24,  ,  , VCC);


--C1L429 is fifo:int_fifo|Mux16~3 at LCCOMB_X19_Y11_N0
C1L429 = (L2_COUNT[0] & ((C1L428 & (C1_BUFFER[3][15])) # (!C1L428 & ((C1_BUFFER[1][15]))))) # (!L2_COUNT[0] & (((C1L428))));


--C1L430 is fifo:int_fifo|Mux16~4 at LCCOMB_X15_Y10_N12
C1L430 = (L2_COUNT[2] & ((C1L427))) # (!L2_COUNT[2] & (C1L429));


--C1_BUFFER[6][16] is fifo:int_fifo|BUFFER[6][16] at FF_X19_Y13_N5
--register power-up is low

C1_BUFFER[6][16] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L254, G1L25,  ,  , VCC);


--C1_BUFFER[5][16] is fifo:int_fifo|BUFFER[5][16] at FF_X20_Y13_N5
--register power-up is low

C1_BUFFER[5][16] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L215, G1L25,  ,  , VCC);


--C1_BUFFER[4][16] is fifo:int_fifo|BUFFER[4][16] at FF_X20_Y13_N19
--register power-up is low

C1_BUFFER[4][16] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L177, G1L25,  ,  , VCC);


--C1L421 is fifo:int_fifo|Mux15~0 at LCCOMB_X20_Y13_N18
C1L421 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][16])) # (!L2_COUNT[0] & ((C1_BUFFER[4][16])))));


--C1_BUFFER[7][16] is fifo:int_fifo|BUFFER[7][16] at FF_X21_Y13_N5
--register power-up is low

C1_BUFFER[7][16] = DFFEAS(C1L294, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L293,  ,  ,  ,  );


--C1L422 is fifo:int_fifo|Mux15~1 at LCCOMB_X19_Y13_N4
C1L422 = (L2_COUNT[1] & ((C1L421 & (C1_BUFFER[7][16])) # (!C1L421 & ((C1_BUFFER[6][16]))))) # (!L2_COUNT[1] & (((C1L421))));


--C1_BUFFER[1][16] is fifo:int_fifo|BUFFER[1][16] at FF_X16_Y13_N1
--register power-up is low

C1_BUFFER[1][16] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L58, G1L25,  ,  , VCC);


--C1_BUFFER[2][16] is fifo:int_fifo|BUFFER[2][16] at FF_X17_Y13_N17
--register power-up is low

C1_BUFFER[2][16] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L98, G1L25,  ,  , VCC);


--C1_BUFFER[0][16] is fifo:int_fifo|BUFFER[0][16] at FF_X17_Y13_N11
--register power-up is low

C1_BUFFER[0][16] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L21, G1L25,  ,  , VCC);


--C1L423 is fifo:int_fifo|Mux15~2 at LCCOMB_X17_Y13_N10
C1L423 = (L2_COUNT[0] & (L2_COUNT[1])) # (!L2_COUNT[0] & ((L2_COUNT[1] & ((C1_BUFFER[2][16]))) # (!L2_COUNT[1] & (C1_BUFFER[0][16]))));


--C1_BUFFER[3][16] is fifo:int_fifo|BUFFER[3][16] at FF_X16_Y14_N13
--register power-up is low

C1_BUFFER[3][16] = DFFEAS(C1L138, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L137,  ,  ,  ,  );


--C1L424 is fifo:int_fifo|Mux15~3 at LCCOMB_X16_Y13_N0
C1L424 = (C1L423 & ((C1_BUFFER[3][16]) # ((!L2_COUNT[0])))) # (!C1L423 & (((C1_BUFFER[1][16] & L2_COUNT[0]))));


--C1L425 is fifo:int_fifo|Mux15~4 at LCCOMB_X17_Y12_N16
C1L425 = (L2_COUNT[2] & (C1L422)) # (!L2_COUNT[2] & ((C1L424)));


--C1_BUFFER[6][17] is fifo:int_fifo|BUFFER[6][17] at FF_X19_Y13_N7
--register power-up is low

C1_BUFFER[6][17] = DFFEAS(C1L256, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L254,  ,  ,  ,  );


--C1_BUFFER[5][17] is fifo:int_fifo|BUFFER[5][17] at FF_X20_Y13_N1
--register power-up is low

C1_BUFFER[5][17] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L215, G1L26,  ,  , VCC);


--C1_BUFFER[4][17] is fifo:int_fifo|BUFFER[4][17] at FF_X20_Y13_N31
--register power-up is low

C1_BUFFER[4][17] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L177, G1L26,  ,  , VCC);


--C1L416 is fifo:int_fifo|Mux14~0 at LCCOMB_X20_Y13_N30
C1L416 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][17])) # (!L2_COUNT[0] & ((C1_BUFFER[4][17])))));


--C1_BUFFER[7][17] is fifo:int_fifo|BUFFER[7][17] at FF_X21_Y13_N19
--register power-up is low

C1_BUFFER[7][17] = DFFEAS(C1L296, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L293,  ,  ,  ,  );


--C1L417 is fifo:int_fifo|Mux14~1 at LCCOMB_X20_Y13_N8
C1L417 = (L2_COUNT[1] & ((C1L416 & ((C1_BUFFER[7][17]))) # (!C1L416 & (C1_BUFFER[6][17])))) # (!L2_COUNT[1] & (((C1L416))));


--C1_BUFFER[1][17] is fifo:int_fifo|BUFFER[1][17] at FF_X16_Y13_N15
--register power-up is low

C1_BUFFER[1][17] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L58, G1L26,  ,  , VCC);


--C1_BUFFER[2][17] is fifo:int_fifo|BUFFER[2][17] at FF_X17_Y13_N13
--register power-up is low

C1_BUFFER[2][17] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L98, G1L26,  ,  , VCC);


--C1_BUFFER[0][17] is fifo:int_fifo|BUFFER[0][17] at FF_X17_Y13_N3
--register power-up is low

C1_BUFFER[0][17] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L21, G1L26,  ,  , VCC);


--C1L418 is fifo:int_fifo|Mux14~2 at LCCOMB_X17_Y13_N2
C1L418 = (L2_COUNT[0] & (L2_COUNT[1])) # (!L2_COUNT[0] & ((L2_COUNT[1] & ((C1_BUFFER[2][17]))) # (!L2_COUNT[1] & (C1_BUFFER[0][17]))));


--C1_BUFFER[3][17] is fifo:int_fifo|BUFFER[3][17] at FF_X16_Y13_N9
--register power-up is low

C1_BUFFER[3][17] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L137, G1L26,  ,  , VCC);


--C1L419 is fifo:int_fifo|Mux14~3 at LCCOMB_X16_Y13_N14
C1L419 = (C1L418 & ((C1_BUFFER[3][17]) # ((!L2_COUNT[0])))) # (!C1L418 & (((C1_BUFFER[1][17] & L2_COUNT[0]))));


--C1L420 is fifo:int_fifo|Mux14~4 at LCCOMB_X17_Y12_N10
C1L420 = (L2_COUNT[2] & (C1L417)) # (!L2_COUNT[2] & ((C1L419)));


--C1_BUFFER[6][18] is fifo:int_fifo|BUFFER[6][18] at FF_X19_Y13_N13
--register power-up is low

C1_BUFFER[6][18] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L254, G1L27,  ,  , VCC);


--C1_BUFFER[5][18] is fifo:int_fifo|BUFFER[5][18] at FF_X20_Y13_N3
--register power-up is low

C1_BUFFER[5][18] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L215, G1L27,  ,  , VCC);


--C1_BUFFER[4][18] is fifo:int_fifo|BUFFER[4][18] at FF_X20_Y13_N25
--register power-up is low

C1_BUFFER[4][18] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L177, G1L27,  ,  , VCC);


--C1L411 is fifo:int_fifo|Mux13~0 at LCCOMB_X20_Y13_N24
C1L411 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][18])) # (!L2_COUNT[0] & ((C1_BUFFER[4][18])))));


--C1_BUFFER[7][18] is fifo:int_fifo|BUFFER[7][18] at FF_X19_Y13_N23
--register power-up is low

C1_BUFFER[7][18] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L293, G1L27,  ,  , VCC);


--C1L412 is fifo:int_fifo|Mux13~1 at LCCOMB_X19_Y13_N22
C1L412 = (C1L411 & (((C1_BUFFER[7][18]) # (!L2_COUNT[1])))) # (!C1L411 & (C1_BUFFER[6][18] & ((L2_COUNT[1]))));


--C1_BUFFER[1][18] is fifo:int_fifo|BUFFER[1][18] at FF_X16_Y13_N23
--register power-up is low

C1_BUFFER[1][18] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L58, G1L27,  ,  , VCC);


--C1_BUFFER[2][18] is fifo:int_fifo|BUFFER[2][18] at FF_X17_Y13_N29
--register power-up is low

C1_BUFFER[2][18] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L98, G1L27,  ,  , VCC);


--C1_BUFFER[0][18] is fifo:int_fifo|BUFFER[0][18] at FF_X17_Y13_N31
--register power-up is low

C1_BUFFER[0][18] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L21, G1L27,  ,  , VCC);


--C1L413 is fifo:int_fifo|Mux13~2 at LCCOMB_X17_Y13_N30
C1L413 = (L2_COUNT[0] & (L2_COUNT[1])) # (!L2_COUNT[0] & ((L2_COUNT[1] & ((C1_BUFFER[2][18]))) # (!L2_COUNT[1] & (C1_BUFFER[0][18]))));


--C1_BUFFER[3][18] is fifo:int_fifo|BUFFER[3][18] at FF_X16_Y13_N29
--register power-up is low

C1_BUFFER[3][18] = DFFEAS(G1L27, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L137,  ,  ,  ,  );


--C1L414 is fifo:int_fifo|Mux13~3 at LCCOMB_X16_Y13_N22
C1L414 = (C1L413 & ((C1_BUFFER[3][18]) # ((!L2_COUNT[0])))) # (!C1L413 & (((C1_BUFFER[1][18] & L2_COUNT[0]))));


--C1L415 is fifo:int_fifo|Mux13~4 at LCCOMB_X16_Y12_N6
C1L415 = (L2_COUNT[2] & ((C1L412))) # (!L2_COUNT[2] & (C1L414));


--C1_BUFFER[6][19] is fifo:int_fifo|BUFFER[6][19] at FF_X19_Y13_N17
--register power-up is low

C1_BUFFER[6][19] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L254, G1L28,  ,  , VCC);


--C1_BUFFER[5][19] is fifo:int_fifo|BUFFER[5][19] at FF_X20_Y13_N23
--register power-up is low

C1_BUFFER[5][19] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L215, G1L28,  ,  , VCC);


--C1_BUFFER[4][19] is fifo:int_fifo|BUFFER[4][19] at FF_X20_Y13_N21
--register power-up is low

C1_BUFFER[4][19] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L177, G1L28,  ,  , VCC);


--C1L406 is fifo:int_fifo|Mux12~0 at LCCOMB_X20_Y13_N20
C1L406 = (L2_COUNT[0] & ((C1_BUFFER[5][19]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][19] & !L2_COUNT[1]))));


--C1_BUFFER[7][19] is fifo:int_fifo|BUFFER[7][19] at FF_X19_Y13_N3
--register power-up is low

C1_BUFFER[7][19] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L293, G1L28,  ,  , VCC);


--C1L407 is fifo:int_fifo|Mux12~1 at LCCOMB_X19_Y13_N2
C1L407 = (C1L406 & (((C1_BUFFER[7][19]) # (!L2_COUNT[1])))) # (!C1L406 & (C1_BUFFER[6][19] & ((L2_COUNT[1]))));


--C1_BUFFER[1][19] is fifo:int_fifo|BUFFER[1][19] at FF_X16_Y13_N3
--register power-up is low

C1_BUFFER[1][19] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L58, G1L28,  ,  , VCC);


--C1_BUFFER[2][19] is fifo:int_fifo|BUFFER[2][19] at FF_X17_Y13_N5
--register power-up is low

C1_BUFFER[2][19] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L98, G1L28,  ,  , VCC);


--C1_BUFFER[0][19] is fifo:int_fifo|BUFFER[0][19] at FF_X17_Y13_N15
--register power-up is low

C1_BUFFER[0][19] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L21, G1L28,  ,  , VCC);


--C1L408 is fifo:int_fifo|Mux12~2 at LCCOMB_X17_Y13_N14
C1L408 = (L2_COUNT[0] & (L2_COUNT[1])) # (!L2_COUNT[0] & ((L2_COUNT[1] & ((C1_BUFFER[2][19]))) # (!L2_COUNT[1] & (C1_BUFFER[0][19]))));


--C1_BUFFER[3][19] is fifo:int_fifo|BUFFER[3][19] at FF_X16_Y13_N21
--register power-up is low

C1_BUFFER[3][19] = DFFEAS(G1L28, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L137,  ,  ,  ,  );


--C1L409 is fifo:int_fifo|Mux12~3 at LCCOMB_X16_Y13_N2
C1L409 = (L2_COUNT[0] & ((C1L408 & ((C1_BUFFER[3][19]))) # (!C1L408 & (C1_BUFFER[1][19])))) # (!L2_COUNT[0] & (C1L408));


--C1L410 is fifo:int_fifo|Mux12~4 at LCCOMB_X17_Y12_N28
C1L410 = (L2_COUNT[2] & ((C1L407))) # (!L2_COUNT[2] & (C1L409));


--C1_BUFFER[6][20] is fifo:int_fifo|BUFFER[6][20] at FF_X19_Y13_N29
--register power-up is low

C1_BUFFER[6][20] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L254, G1L29,  ,  , VCC);


--C1_BUFFER[5][20] is fifo:int_fifo|BUFFER[5][20] at FF_X20_Y13_N15
--register power-up is low

C1_BUFFER[5][20] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L215, G1L29,  ,  , VCC);


--C1_BUFFER[4][20] is fifo:int_fifo|BUFFER[4][20] at FF_X20_Y13_N17
--register power-up is low

C1_BUFFER[4][20] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L177, G1L29,  ,  , VCC);


--C1L401 is fifo:int_fifo|Mux11~0 at LCCOMB_X20_Y13_N16
C1L401 = (L2_COUNT[0] & ((C1_BUFFER[5][20]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][20] & !L2_COUNT[1]))));


--C1_BUFFER[7][20] is fifo:int_fifo|BUFFER[7][20] at FF_X21_Y13_N13
--register power-up is low

C1_BUFFER[7][20] = DFFEAS(C1L300, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L293,  ,  ,  ,  );


--C1L402 is fifo:int_fifo|Mux11~1 at LCCOMB_X19_Y13_N28
C1L402 = (C1L401 & ((C1_BUFFER[7][20]) # ((!L2_COUNT[1])))) # (!C1L401 & (((C1_BUFFER[6][20] & L2_COUNT[1]))));


--C1_BUFFER[1][20] is fifo:int_fifo|BUFFER[1][20] at FF_X16_Y13_N11
--register power-up is low

C1_BUFFER[1][20] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L58, G1L29,  ,  , VCC);


--C1_BUFFER[2][20] is fifo:int_fifo|BUFFER[2][20] at FF_X17_Y13_N1
--register power-up is low

C1_BUFFER[2][20] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L98, G1L29,  ,  , VCC);


--C1_BUFFER[0][20] is fifo:int_fifo|BUFFER[0][20] at FF_X17_Y13_N19
--register power-up is low

C1_BUFFER[0][20] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L21, G1L29,  ,  , VCC);


--C1L403 is fifo:int_fifo|Mux11~2 at LCCOMB_X17_Y13_N18
C1L403 = (L2_COUNT[0] & (L2_COUNT[1])) # (!L2_COUNT[0] & ((L2_COUNT[1] & ((C1_BUFFER[2][20]))) # (!L2_COUNT[1] & (C1_BUFFER[0][20]))));


--C1_BUFFER[3][20] is fifo:int_fifo|BUFFER[3][20] at FF_X16_Y13_N13
--register power-up is low

C1_BUFFER[3][20] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L137, G1L29,  ,  , VCC);


--C1L404 is fifo:int_fifo|Mux11~3 at LCCOMB_X16_Y13_N10
C1L404 = (L2_COUNT[0] & ((C1L403 & ((C1_BUFFER[3][20]))) # (!C1L403 & (C1_BUFFER[1][20])))) # (!L2_COUNT[0] & (C1L403));


--C1L405 is fifo:int_fifo|Mux11~4 at LCCOMB_X16_Y12_N4
C1L405 = (L2_COUNT[2] & ((C1L402))) # (!L2_COUNT[2] & (C1L404));


--C1_BUFFER[6][21] is fifo:int_fifo|BUFFER[6][21] at FF_X19_Y13_N27
--register power-up is low

C1_BUFFER[6][21] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L254, G1L30,  ,  , VCC);


--C1_BUFFER[5][21] is fifo:int_fifo|BUFFER[5][21] at FF_X20_Y13_N27
--register power-up is low

C1_BUFFER[5][21] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L215, G1L30,  ,  , VCC);


--C1_BUFFER[4][21] is fifo:int_fifo|BUFFER[4][21] at FF_X20_Y13_N29
--register power-up is low

C1_BUFFER[4][21] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L177, G1L30,  ,  , VCC);


--C1L396 is fifo:int_fifo|Mux10~0 at LCCOMB_X20_Y13_N28
C1L396 = (L2_COUNT[0] & ((C1_BUFFER[5][21]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][21] & !L2_COUNT[1]))));


--C1_BUFFER[7][21] is fifo:int_fifo|BUFFER[7][21] at FF_X19_Y13_N21
--register power-up is low

C1_BUFFER[7][21] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L293, G1L30,  ,  , VCC);


--C1L397 is fifo:int_fifo|Mux10~1 at LCCOMB_X19_Y13_N20
C1L397 = (C1L396 & (((C1_BUFFER[7][21]) # (!L2_COUNT[1])))) # (!C1L396 & (C1_BUFFER[6][21] & ((L2_COUNT[1]))));


--C1_BUFFER[1][21] is fifo:int_fifo|BUFFER[1][21] at FF_X16_Y13_N31
--register power-up is low

C1_BUFFER[1][21] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L58, G1L30,  ,  , VCC);


--C1_BUFFER[2][21] is fifo:int_fifo|BUFFER[2][21] at FF_X17_Y13_N25
--register power-up is low

C1_BUFFER[2][21] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L98, G1L30,  ,  , VCC);


--C1_BUFFER[0][21] is fifo:int_fifo|BUFFER[0][21] at FF_X17_Y13_N27
--register power-up is low

C1_BUFFER[0][21] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L21, G1L30,  ,  , VCC);


--C1L398 is fifo:int_fifo|Mux10~2 at LCCOMB_X17_Y13_N26
C1L398 = (L2_COUNT[0] & (L2_COUNT[1])) # (!L2_COUNT[0] & ((L2_COUNT[1] & ((C1_BUFFER[2][21]))) # (!L2_COUNT[1] & (C1_BUFFER[0][21]))));


--C1_BUFFER[3][21] is fifo:int_fifo|BUFFER[3][21] at FF_X16_Y13_N25
--register power-up is low

C1_BUFFER[3][21] = DFFEAS(G1L30, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L137,  ,  ,  ,  );


--C1L399 is fifo:int_fifo|Mux10~3 at LCCOMB_X16_Y13_N30
C1L399 = (L2_COUNT[0] & ((C1L398 & (C1_BUFFER[3][21])) # (!C1L398 & ((C1_BUFFER[1][21]))))) # (!L2_COUNT[0] & (((C1L398))));


--C1L400 is fifo:int_fifo|Mux10~4 at LCCOMB_X16_Y12_N26
C1L400 = (L2_COUNT[2] & (C1L397)) # (!L2_COUNT[2] & ((C1L399)));


--C1_BUFFER[6][22] is fifo:int_fifo|BUFFER[6][22] at FF_X19_Y13_N11
--register power-up is low

C1_BUFFER[6][22] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L254, G1L31,  ,  , VCC);


--C1_BUFFER[5][22] is fifo:int_fifo|BUFFER[5][22] at FF_X20_Y13_N11
--register power-up is low

C1_BUFFER[5][22] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L215, G1L31,  ,  , VCC);


--C1_BUFFER[4][22] is fifo:int_fifo|BUFFER[4][22] at FF_X20_Y13_N13
--register power-up is low

C1_BUFFER[4][22] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L177, G1L31,  ,  , VCC);


--C1L391 is fifo:int_fifo|Mux9~0 at LCCOMB_X20_Y13_N12
C1L391 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][22])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][22])));


--C1_BUFFER[7][22] is fifo:int_fifo|BUFFER[7][22] at FF_X19_Y13_N25
--register power-up is low

C1_BUFFER[7][22] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L293, G1L31,  ,  , VCC);


--C1L392 is fifo:int_fifo|Mux9~1 at LCCOMB_X19_Y13_N24
C1L392 = (C1L391 & (((C1_BUFFER[7][22]) # (!L2_COUNT[1])))) # (!C1L391 & (C1_BUFFER[6][22] & ((L2_COUNT[1]))));


--C1_BUFFER[1][22] is fifo:int_fifo|BUFFER[1][22] at FF_X16_Y13_N19
--register power-up is low

C1_BUFFER[1][22] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L58, G1L31,  ,  , VCC);


--C1_BUFFER[2][22] is fifo:int_fifo|BUFFER[2][22] at FF_X17_Y13_N21
--register power-up is low

C1_BUFFER[2][22] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L98, G1L31,  ,  , VCC);


--C1_BUFFER[0][22] is fifo:int_fifo|BUFFER[0][22] at FF_X17_Y13_N23
--register power-up is low

C1_BUFFER[0][22] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L21, G1L31,  ,  , VCC);


--C1L393 is fifo:int_fifo|Mux9~2 at LCCOMB_X17_Y13_N22
C1L393 = (L2_COUNT[0] & (L2_COUNT[1])) # (!L2_COUNT[0] & ((L2_COUNT[1] & ((C1_BUFFER[2][22]))) # (!L2_COUNT[1] & (C1_BUFFER[0][22]))));


--C1_BUFFER[3][22] is fifo:int_fifo|BUFFER[3][22] at FF_X16_Y13_N17
--register power-up is low

C1_BUFFER[3][22] = DFFEAS(G1L31, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L137,  ,  ,  ,  );


--C1L394 is fifo:int_fifo|Mux9~3 at LCCOMB_X16_Y13_N18
C1L394 = (L2_COUNT[0] & ((C1L393 & (C1_BUFFER[3][22])) # (!C1L393 & ((C1_BUFFER[1][22]))))) # (!L2_COUNT[0] & (((C1L393))));


--C1L395 is fifo:int_fifo|Mux9~4 at LCCOMB_X15_Y11_N20
C1L395 = (L2_COUNT[2] & (C1L392)) # (!L2_COUNT[2] & ((C1L394)));


--C1_BUFFER[6][23] is fifo:int_fifo|BUFFER[6][23] at FF_X19_Y13_N19
--register power-up is low

C1_BUFFER[6][23] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L254, G1L32,  ,  , VCC);


--C1_BUFFER[5][23] is fifo:int_fifo|BUFFER[5][23] at FF_X20_Y13_N7
--register power-up is low

C1_BUFFER[5][23] = DFFEAS(C1L223, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L215,  ,  ,  ,  );


--C1_BUFFER[4][23] is fifo:int_fifo|BUFFER[4][23] at FF_X21_Y13_N11
--register power-up is low

C1_BUFFER[4][23] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L177, G1L32,  ,  , VCC);


--C1L386 is fifo:int_fifo|Mux8~0 at LCCOMB_X21_Y13_N10
C1L386 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][23])) # (!L2_COUNT[0] & ((C1_BUFFER[4][23])))));


--C1_BUFFER[7][23] is fifo:int_fifo|BUFFER[7][23] at FF_X21_Y13_N9
--register power-up is low

C1_BUFFER[7][23] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L293, G1L32,  ,  , VCC);


--C1L387 is fifo:int_fifo|Mux8~1 at LCCOMB_X21_Y13_N8
C1L387 = (L2_COUNT[1] & ((C1L386 & ((C1_BUFFER[7][23]))) # (!C1L386 & (C1_BUFFER[6][23])))) # (!L2_COUNT[1] & (((C1L386))));


--C1_BUFFER[1][23] is fifo:int_fifo|BUFFER[1][23] at FF_X16_Y13_N27
--register power-up is low

C1_BUFFER[1][23] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L58, G1L32,  ,  , VCC);


--C1_BUFFER[2][23] is fifo:int_fifo|BUFFER[2][23] at FF_X17_Y13_N9
--register power-up is low

C1_BUFFER[2][23] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L98, G1L32,  ,  , VCC);


--C1_BUFFER[0][23] is fifo:int_fifo|BUFFER[0][23] at FF_X17_Y13_N7
--register power-up is low

C1_BUFFER[0][23] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L21, G1L32,  ,  , VCC);


--C1L388 is fifo:int_fifo|Mux8~2 at LCCOMB_X17_Y13_N6
C1L388 = (L2_COUNT[0] & (L2_COUNT[1])) # (!L2_COUNT[0] & ((L2_COUNT[1] & ((C1_BUFFER[2][23]))) # (!L2_COUNT[1] & (C1_BUFFER[0][23]))));


--C1_BUFFER[3][23] is fifo:int_fifo|BUFFER[3][23] at FF_X16_Y13_N5
--register power-up is low

C1_BUFFER[3][23] = DFFEAS(G1L32, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L137,  ,  ,  ,  );


--C1L389 is fifo:int_fifo|Mux8~3 at LCCOMB_X16_Y13_N26
C1L389 = (C1L388 & ((C1_BUFFER[3][23]) # ((!L2_COUNT[0])))) # (!C1L388 & (((C1_BUFFER[1][23] & L2_COUNT[0]))));


--C1L390 is fifo:int_fifo|Mux8~4 at LCCOMB_X17_Y12_N6
C1L390 = (L2_COUNT[2] & ((C1L387))) # (!L2_COUNT[2] & (C1L389));


--C1_BUFFER[6][24] is fifo:int_fifo|BUFFER[6][24] at FF_X16_Y11_N1
--register power-up is low

C1_BUFFER[6][24] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L264, G1L33,  ,  , VCC);


--C1_BUFFER[5][24] is fifo:int_fifo|BUFFER[5][24] at FF_X17_Y11_N13
--register power-up is low

C1_BUFFER[5][24] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L225, G1L33,  ,  , VCC);


--C1_BUFFER[4][24] is fifo:int_fifo|BUFFER[4][24] at FF_X17_Y11_N11
--register power-up is low

C1_BUFFER[4][24] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L186, G1L33,  ,  , VCC);


--C1L381 is fifo:int_fifo|Mux7~0 at LCCOMB_X17_Y11_N10
C1L381 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][24])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][24])));


--C1_BUFFER[7][24] is fifo:int_fifo|BUFFER[7][24] at FF_X16_Y11_N19
--register power-up is low

C1_BUFFER[7][24] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L305, G1L33,  ,  , VCC);


--C1L382 is fifo:int_fifo|Mux7~1 at LCCOMB_X16_Y11_N18
C1L382 = (C1L381 & (((C1_BUFFER[7][24]) # (!L2_COUNT[1])))) # (!C1L381 & (C1_BUFFER[6][24] & ((L2_COUNT[1]))));


--C1_BUFFER[1][24] is fifo:int_fifo|BUFFER[1][24] at FF_X16_Y10_N25
--register power-up is low

C1_BUFFER[1][24] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L67, G1L33,  ,  , VCC);


--C1_BUFFER[2][24] is fifo:int_fifo|BUFFER[2][24] at FF_X17_Y10_N5
--register power-up is low

C1_BUFFER[2][24] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L107, G1L33,  ,  , VCC);


--C1_BUFFER[0][24] is fifo:int_fifo|BUFFER[0][24] at FF_X17_Y10_N19
--register power-up is low

C1_BUFFER[0][24] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L30, G1L33,  ,  , VCC);


--C1L383 is fifo:int_fifo|Mux7~2 at LCCOMB_X17_Y10_N18
C1L383 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][24])) # (!L2_COUNT[1] & ((C1_BUFFER[0][24])))));


--C1_BUFFER[3][24] is fifo:int_fifo|BUFFER[3][24] at FF_X16_Y10_N27
--register power-up is low

C1_BUFFER[3][24] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L147, G1L33,  ,  , VCC);


--C1L384 is fifo:int_fifo|Mux7~3 at LCCOMB_X16_Y10_N24
C1L384 = (C1L383 & ((C1_BUFFER[3][24]) # ((!L2_COUNT[0])))) # (!C1L383 & (((C1_BUFFER[1][24] & L2_COUNT[0]))));


--C1L385 is fifo:int_fifo|Mux7~4 at LCCOMB_X15_Y10_N18
C1L385 = (L2_COUNT[2] & (C1L382)) # (!L2_COUNT[2] & ((C1L384)));


--C1_BUFFER[6][25] is fifo:int_fifo|BUFFER[6][25] at FF_X16_Y11_N29
--register power-up is low

C1_BUFFER[6][25] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L264, G1L34,  ,  , VCC);


--C1_BUFFER[5][25] is fifo:int_fifo|BUFFER[5][25] at FF_X17_Y11_N1
--register power-up is low

C1_BUFFER[5][25] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L225, G1L34,  ,  , VCC);


--C1_BUFFER[4][25] is fifo:int_fifo|BUFFER[4][25] at FF_X17_Y11_N15
--register power-up is low

C1_BUFFER[4][25] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L186, G1L34,  ,  , VCC);


--C1L376 is fifo:int_fifo|Mux6~0 at LCCOMB_X17_Y11_N14
C1L376 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][25])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][25])));


--C1_BUFFER[7][25] is fifo:int_fifo|BUFFER[7][25] at FF_X16_Y11_N31
--register power-up is low

C1_BUFFER[7][25] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L305, G1L34,  ,  , VCC);


--C1L377 is fifo:int_fifo|Mux6~1 at LCCOMB_X16_Y11_N30
C1L377 = (C1L376 & (((C1_BUFFER[7][25]) # (!L2_COUNT[1])))) # (!C1L376 & (C1_BUFFER[6][25] & ((L2_COUNT[1]))));


--C1_BUFFER[1][25] is fifo:int_fifo|BUFFER[1][25] at FF_X16_Y10_N21
--register power-up is low

C1_BUFFER[1][25] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L67, G1L34,  ,  , VCC);


--C1_BUFFER[2][25] is fifo:int_fifo|BUFFER[2][25] at FF_X17_Y10_N17
--register power-up is low

C1_BUFFER[2][25] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L107, G1L34,  ,  , VCC);


--C1_BUFFER[0][25] is fifo:int_fifo|BUFFER[0][25] at FF_X17_Y10_N23
--register power-up is low

C1_BUFFER[0][25] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L30, G1L34,  ,  , VCC);


--C1L378 is fifo:int_fifo|Mux6~2 at LCCOMB_X17_Y10_N22
C1L378 = (L2_COUNT[1] & ((C1_BUFFER[2][25]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][25] & !L2_COUNT[0]))));


--C1_BUFFER[3][25] is fifo:int_fifo|BUFFER[3][25] at FF_X16_Y10_N19
--register power-up is low

C1_BUFFER[3][25] = DFFEAS(G1L34, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L147,  ,  ,  ,  );


--C1L379 is fifo:int_fifo|Mux6~3 at LCCOMB_X16_Y10_N20
C1L379 = (L2_COUNT[0] & ((C1L378 & (C1_BUFFER[3][25])) # (!C1L378 & ((C1_BUFFER[1][25]))))) # (!L2_COUNT[0] & (((C1L378))));


--C1L380 is fifo:int_fifo|Mux6~4 at LCCOMB_X15_Y10_N16
C1L380 = (L2_COUNT[2] & (C1L377)) # (!L2_COUNT[2] & ((C1L379)));


--C1_BUFFER[6][26] is fifo:int_fifo|BUFFER[6][26] at FF_X16_Y11_N17
--register power-up is low

C1_BUFFER[6][26] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L264, G1L35,  ,  , VCC);


--C1_BUFFER[5][26] is fifo:int_fifo|BUFFER[5][26] at FF_X17_Y11_N29
--register power-up is low

C1_BUFFER[5][26] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L225, G1L35,  ,  , VCC);


--C1_BUFFER[4][26] is fifo:int_fifo|BUFFER[4][26] at FF_X17_Y11_N23
--register power-up is low

C1_BUFFER[4][26] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L186, G1L35,  ,  , VCC);


--C1L371 is fifo:int_fifo|Mux5~0 at LCCOMB_X17_Y11_N22
C1L371 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][26])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][26])));


--C1_BUFFER[7][26] is fifo:int_fifo|BUFFER[7][26] at FF_X16_Y11_N3
--register power-up is low

C1_BUFFER[7][26] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L305, G1L35,  ,  , VCC);


--C1L372 is fifo:int_fifo|Mux5~1 at LCCOMB_X16_Y11_N2
C1L372 = (L2_COUNT[1] & ((C1L371 & ((C1_BUFFER[7][26]))) # (!C1L371 & (C1_BUFFER[6][26])))) # (!L2_COUNT[1] & (((C1L371))));


--C1_BUFFER[1][26] is fifo:int_fifo|BUFFER[1][26] at FF_X16_Y10_N13
--register power-up is low

C1_BUFFER[1][26] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L67, G1L35,  ,  , VCC);


--C1_BUFFER[2][26] is fifo:int_fifo|BUFFER[2][26] at FF_X17_Y10_N13
--register power-up is low

C1_BUFFER[2][26] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L107, G1L35,  ,  , VCC);


--C1_BUFFER[0][26] is fifo:int_fifo|BUFFER[0][26] at FF_X17_Y10_N11
--register power-up is low

C1_BUFFER[0][26] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L30, G1L35,  ,  , VCC);


--C1L373 is fifo:int_fifo|Mux5~2 at LCCOMB_X17_Y10_N10
C1L373 = (L2_COUNT[1] & ((C1_BUFFER[2][26]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][26] & !L2_COUNT[0]))));


--C1_BUFFER[3][26] is fifo:int_fifo|BUFFER[3][26] at FF_X16_Y10_N7
--register power-up is low

C1_BUFFER[3][26] = DFFEAS(G1L35, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L147,  ,  ,  ,  );


--C1L374 is fifo:int_fifo|Mux5~3 at LCCOMB_X16_Y10_N12
C1L374 = (L2_COUNT[0] & ((C1L373 & ((C1_BUFFER[3][26]))) # (!C1L373 & (C1_BUFFER[1][26])))) # (!L2_COUNT[0] & (C1L373));


--C1L375 is fifo:int_fifo|Mux5~4 at LCCOMB_X15_Y10_N4
C1L375 = (L2_COUNT[2] & ((C1L372))) # (!L2_COUNT[2] & (C1L374));


--C1_BUFFER[6][27] is fifo:int_fifo|BUFFER[6][27] at FF_X16_Y11_N13
--register power-up is low

C1_BUFFER[6][27] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L264, G1L36,  ,  , VCC);


--C1_BUFFER[5][27] is fifo:int_fifo|BUFFER[5][27] at FF_X17_Y11_N25
--register power-up is low

C1_BUFFER[5][27] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L225, G1L36,  ,  , VCC);


--C1_BUFFER[4][27] is fifo:int_fifo|BUFFER[4][27] at FF_X17_Y11_N19
--register power-up is low

C1_BUFFER[4][27] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L186, G1L36,  ,  , VCC);


--C1L366 is fifo:int_fifo|Mux4~0 at LCCOMB_X17_Y11_N18
C1L366 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][27])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][27])));


--C1_BUFFER[7][27] is fifo:int_fifo|BUFFER[7][27] at FF_X16_Y11_N11
--register power-up is low

C1_BUFFER[7][27] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L305, G1L36,  ,  , VCC);


--C1L367 is fifo:int_fifo|Mux4~1 at LCCOMB_X16_Y11_N10
C1L367 = (L2_COUNT[1] & ((C1L366 & ((C1_BUFFER[7][27]))) # (!C1L366 & (C1_BUFFER[6][27])))) # (!L2_COUNT[1] & (((C1L366))));


--C1_BUFFER[1][27] is fifo:int_fifo|BUFFER[1][27] at FF_X16_Y10_N17
--register power-up is low

C1_BUFFER[1][27] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L67, G1L36,  ,  , VCC);


--C1_BUFFER[2][27] is fifo:int_fifo|BUFFER[2][27] at FF_X17_Y10_N25
--register power-up is low

C1_BUFFER[2][27] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L107, G1L36,  ,  , VCC);


--C1_BUFFER[0][27] is fifo:int_fifo|BUFFER[0][27] at FF_X17_Y10_N3
--register power-up is low

C1_BUFFER[0][27] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L30, G1L36,  ,  , VCC);


--C1L368 is fifo:int_fifo|Mux4~2 at LCCOMB_X17_Y10_N2
C1L368 = (L2_COUNT[1] & ((C1_BUFFER[2][27]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][27] & !L2_COUNT[0]))));


--C1_BUFFER[3][27] is fifo:int_fifo|BUFFER[3][27] at FF_X16_Y10_N3
--register power-up is low

C1_BUFFER[3][27] = DFFEAS(G1L36, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L147,  ,  ,  ,  );


--C1L369 is fifo:int_fifo|Mux4~3 at LCCOMB_X16_Y10_N16
C1L369 = (L2_COUNT[0] & ((C1L368 & (C1_BUFFER[3][27])) # (!C1L368 & ((C1_BUFFER[1][27]))))) # (!L2_COUNT[0] & (((C1L368))));


--C1L370 is fifo:int_fifo|Mux4~4 at LCCOMB_X15_Y10_N28
C1L370 = (L2_COUNT[2] & (C1L367)) # (!L2_COUNT[2] & ((C1L369)));


--C1_BUFFER[6][28] is fifo:int_fifo|BUFFER[6][28] at FF_X16_Y11_N9
--register power-up is low

C1_BUFFER[6][28] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L264, G1L37,  ,  , VCC);


--C1_BUFFER[5][28] is fifo:int_fifo|BUFFER[5][28] at FF_X17_Y11_N5
--register power-up is low

C1_BUFFER[5][28] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L225, G1L37,  ,  , VCC);


--C1_BUFFER[4][28] is fifo:int_fifo|BUFFER[4][28] at FF_X17_Y11_N31
--register power-up is low

C1_BUFFER[4][28] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L186, G1L37,  ,  , VCC);


--C1L361 is fifo:int_fifo|Mux3~0 at LCCOMB_X17_Y11_N30
C1L361 = (L2_COUNT[0] & ((C1_BUFFER[5][28]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][28] & !L2_COUNT[1]))));


--C1_BUFFER[7][28] is fifo:int_fifo|BUFFER[7][28] at FF_X16_Y11_N23
--register power-up is low

C1_BUFFER[7][28] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L305, G1L37,  ,  , VCC);


--C1L362 is fifo:int_fifo|Mux3~1 at LCCOMB_X16_Y11_N22
C1L362 = (C1L361 & (((C1_BUFFER[7][28]) # (!L2_COUNT[1])))) # (!C1L361 & (C1_BUFFER[6][28] & ((L2_COUNT[1]))));


--C1_BUFFER[1][28] is fifo:int_fifo|BUFFER[1][28] at FF_X17_Y12_N23
--register power-up is low

C1_BUFFER[1][28] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L67, G1L37,  ,  , VCC);


--C1_BUFFER[2][28] is fifo:int_fifo|BUFFER[2][28] at FF_X17_Y10_N1
--register power-up is low

C1_BUFFER[2][28] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L107, G1L37,  ,  , VCC);


--C1_BUFFER[0][28] is fifo:int_fifo|BUFFER[0][28] at FF_X17_Y10_N7
--register power-up is low

C1_BUFFER[0][28] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L30, G1L37,  ,  , VCC);


--C1L363 is fifo:int_fifo|Mux3~2 at LCCOMB_X17_Y10_N6
C1L363 = (L2_COUNT[1] & ((C1_BUFFER[2][28]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][28] & !L2_COUNT[0]))));


--C1_BUFFER[3][28] is fifo:int_fifo|BUFFER[3][28] at FF_X16_Y12_N19
--register power-up is low

C1_BUFFER[3][28] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L147, G1L37,  ,  , VCC);


--C1L364 is fifo:int_fifo|Mux3~3 at LCCOMB_X16_Y12_N18
C1L364 = (L2_COUNT[0] & ((C1L363 & ((C1_BUFFER[3][28]))) # (!C1L363 & (C1_BUFFER[1][28])))) # (!L2_COUNT[0] & (((C1L363))));


--C1L365 is fifo:int_fifo|Mux3~4 at LCCOMB_X16_Y12_N28
C1L365 = (L2_COUNT[2] & (C1L362)) # (!L2_COUNT[2] & ((C1L364)));


--C1_BUFFER[6][29] is fifo:int_fifo|BUFFER[6][29] at FF_X16_Y11_N5
--register power-up is low

C1_BUFFER[6][29] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L264, G1L38,  ,  , VCC);


--C1_BUFFER[5][29] is fifo:int_fifo|BUFFER[5][29] at FF_X17_Y11_N21
--register power-up is low

C1_BUFFER[5][29] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L225, G1L38,  ,  , VCC);


--C1_BUFFER[4][29] is fifo:int_fifo|BUFFER[4][29] at FF_X17_Y11_N27
--register power-up is low

C1_BUFFER[4][29] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L186, G1L38,  ,  , VCC);


--C1L356 is fifo:int_fifo|Mux2~0 at LCCOMB_X17_Y11_N26
C1L356 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][29])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][29])));


--C1_BUFFER[7][29] is fifo:int_fifo|BUFFER[7][29] at FF_X16_Y11_N7
--register power-up is low

C1_BUFFER[7][29] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L305, G1L38,  ,  , VCC);


--C1L357 is fifo:int_fifo|Mux2~1 at LCCOMB_X16_Y11_N6
C1L357 = (C1L356 & (((C1_BUFFER[7][29]) # (!L2_COUNT[1])))) # (!C1L356 & (C1_BUFFER[6][29] & ((L2_COUNT[1]))));


--C1_BUFFER[1][29] is fifo:int_fifo|BUFFER[1][29] at FF_X16_Y10_N29
--register power-up is low

C1_BUFFER[1][29] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L67, G1L38,  ,  , VCC);


--C1_BUFFER[2][29] is fifo:int_fifo|BUFFER[2][29] at FF_X17_Y10_N21
--register power-up is low

C1_BUFFER[2][29] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L107, G1L38,  ,  , VCC);


--C1_BUFFER[0][29] is fifo:int_fifo|BUFFER[0][29] at FF_X17_Y10_N15
--register power-up is low

C1_BUFFER[0][29] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L30, G1L38,  ,  , VCC);


--C1L358 is fifo:int_fifo|Mux2~2 at LCCOMB_X17_Y10_N14
C1L358 = (L2_COUNT[1] & ((C1_BUFFER[2][29]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][29] & !L2_COUNT[0]))));


--C1_BUFFER[3][29] is fifo:int_fifo|BUFFER[3][29] at FF_X16_Y10_N31
--register power-up is low

C1_BUFFER[3][29] = DFFEAS(G1L38, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L147,  ,  ,  ,  );


--C1L359 is fifo:int_fifo|Mux2~3 at LCCOMB_X16_Y10_N28
C1L359 = (L2_COUNT[0] & ((C1L358 & ((C1_BUFFER[3][29]))) # (!C1L358 & (C1_BUFFER[1][29])))) # (!L2_COUNT[0] & (C1L358));


--C1L360 is fifo:int_fifo|Mux2~4 at LCCOMB_X15_Y12_N30
C1L360 = (L2_COUNT[2] & ((C1L357))) # (!L2_COUNT[2] & (C1L359));


--C1_BUFFER[6][30] is fifo:int_fifo|BUFFER[6][30] at FF_X16_Y11_N25
--register power-up is low

C1_BUFFER[6][30] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L264, G1L39,  ,  , VCC);


--C1_BUFFER[5][30] is fifo:int_fifo|BUFFER[5][30] at FF_X17_Y11_N9
--register power-up is low

C1_BUFFER[5][30] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L225, G1L39,  ,  , VCC);


--C1_BUFFER[4][30] is fifo:int_fifo|BUFFER[4][30] at FF_X17_Y11_N7
--register power-up is low

C1_BUFFER[4][30] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L186, G1L39,  ,  , VCC);


--C1L351 is fifo:int_fifo|Mux1~0 at LCCOMB_X17_Y11_N6
C1L351 = (L2_COUNT[0] & ((C1_BUFFER[5][30]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][30] & !L2_COUNT[1]))));


--C1_BUFFER[7][30] is fifo:int_fifo|BUFFER[7][30] at FF_X16_Y11_N27
--register power-up is low

C1_BUFFER[7][30] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L305, G1L39,  ,  , VCC);


--C1L352 is fifo:int_fifo|Mux1~1 at LCCOMB_X16_Y11_N26
C1L352 = (C1L351 & (((C1_BUFFER[7][30]) # (!L2_COUNT[1])))) # (!C1L351 & (C1_BUFFER[6][30] & ((L2_COUNT[1]))));


--C1_BUFFER[1][30] is fifo:int_fifo|BUFFER[1][30] at FF_X16_Y10_N5
--register power-up is low

C1_BUFFER[1][30] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L67, G1L39,  ,  , VCC);


--C1_BUFFER[2][30] is fifo:int_fifo|BUFFER[2][30] at FF_X17_Y10_N9
--register power-up is low

C1_BUFFER[2][30] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L107, G1L39,  ,  , VCC);


--C1_BUFFER[0][30] is fifo:int_fifo|BUFFER[0][30] at FF_X17_Y10_N31
--register power-up is low

C1_BUFFER[0][30] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L30, G1L39,  ,  , VCC);


--C1L353 is fifo:int_fifo|Mux1~2 at LCCOMB_X17_Y10_N30
C1L353 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][30])) # (!L2_COUNT[1] & ((C1_BUFFER[0][30])))));


--C1_BUFFER[3][30] is fifo:int_fifo|BUFFER[3][30] at FF_X16_Y10_N15
--register power-up is low

C1_BUFFER[3][30] = DFFEAS(G1L39, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L147,  ,  ,  ,  );


--C1L354 is fifo:int_fifo|Mux1~3 at LCCOMB_X16_Y10_N4
C1L354 = (C1L353 & ((C1_BUFFER[3][30]) # ((!L2_COUNT[0])))) # (!C1L353 & (((C1_BUFFER[1][30] & L2_COUNT[0]))));


--C1L355 is fifo:int_fifo|Mux1~4 at LCCOMB_X16_Y12_N10
C1L355 = (L2_COUNT[2] & (C1L352)) # (!L2_COUNT[2] & ((C1L354)));


--C1_BUFFER[6][31] is fifo:int_fifo|BUFFER[6][31] at FF_X16_Y11_N21
--register power-up is low

C1_BUFFER[6][31] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L264, G1L40,  ,  , VCC);


--C1_BUFFER[5][31] is fifo:int_fifo|BUFFER[5][31] at FF_X17_Y11_N17
--register power-up is low

C1_BUFFER[5][31] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L225, G1L40,  ,  , VCC);


--C1_BUFFER[4][31] is fifo:int_fifo|BUFFER[4][31] at FF_X17_Y11_N3
--register power-up is low

C1_BUFFER[4][31] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L186, G1L40,  ,  , VCC);


--C1L346 is fifo:int_fifo|Mux0~0 at LCCOMB_X17_Y11_N2
C1L346 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][31])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][31])));


--C1_BUFFER[7][31] is fifo:int_fifo|BUFFER[7][31] at FF_X16_Y11_N15
--register power-up is low

C1_BUFFER[7][31] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L305, G1L40,  ,  , VCC);


--C1L347 is fifo:int_fifo|Mux0~1 at LCCOMB_X16_Y11_N14
C1L347 = (C1L346 & (((C1_BUFFER[7][31])) # (!L2_COUNT[1]))) # (!C1L346 & (L2_COUNT[1] & ((C1_BUFFER[6][31]))));


--C1_BUFFER[1][31] is fifo:int_fifo|BUFFER[1][31] at FF_X16_Y10_N9
--register power-up is low

C1_BUFFER[1][31] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L67, G1L40,  ,  , VCC);


--C1_BUFFER[2][31] is fifo:int_fifo|BUFFER[2][31] at FF_X17_Y10_N29
--register power-up is low

C1_BUFFER[2][31] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L107, G1L40,  ,  , VCC);


--C1_BUFFER[0][31] is fifo:int_fifo|BUFFER[0][31] at FF_X17_Y10_N27
--register power-up is low

C1_BUFFER[0][31] = DFFEAS( , GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L30, G1L40,  ,  , VCC);


--C1L348 is fifo:int_fifo|Mux0~2 at LCCOMB_X17_Y10_N26
C1L348 = (L2_COUNT[1] & ((C1_BUFFER[2][31]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][31] & !L2_COUNT[0]))));


--C1_BUFFER[3][31] is fifo:int_fifo|BUFFER[3][31] at FF_X16_Y10_N11
--register power-up is low

C1_BUFFER[3][31] = DFFEAS(G1L40, GLOBAL(S1L18), GLOBAL(AB1L12),  , C1L147,  ,  ,  ,  );


--C1L349 is fifo:int_fifo|Mux0~3 at LCCOMB_X16_Y10_N8
C1L349 = (L2_COUNT[0] & ((C1L348 & ((C1_BUFFER[3][31]))) # (!C1L348 & (C1_BUFFER[1][31])))) # (!L2_COUNT[0] & (C1L348));


--C1L350 is fifo:int_fifo|Mux0~4 at LCCOMB_X15_Y10_N26
C1L350 = (L2_COUNT[2] & ((C1L347))) # (!L2_COUNT[2] & (C1L349));


--P1_WideOr55 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr55 at LCCOMB_X20_Y9_N2
P1_WideOr55 = ((P1_state.s33) # (P1_state.s34)) # (!P1L51);


--P1L69 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr31~0 at LCCOMB_X19_Y9_N26
P1L69 = (A1L235 & (!D1L32 & ((!A1L118) # (!DSK0_IN_))));


--P1L61 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~4 at LCCOMB_X19_Y7_N16
P1L61 = (!P1_state.s30 & (!P1_state.s22 & ((K1_FIFOFULL) # (!P1_state.s35))));


--P1L58 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector28~0 at LCCOMB_X19_Y9_N12
P1L58 = (((!P1L69 & !P1L27)) # (!P1L61)) # (!P1L59);


--P1L62 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~5 at LCCOMB_X17_Y9_N0
P1L62 = ((P1_state.s24) # ((P1L63) # (P1_state.s28))) # (!P1L60);


--P1L79 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s33~0 at LCCOMB_X19_Y7_N10
P1L79 = (P1L10 & P1_state.s32);


--P1L76 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s22~1 at LCCOMB_X21_Y8_N28
P1L76 = (D1_nCYCLEDONE & (D1_BGRANT_ & (!H1_A1 & P1_state.s21)));


--F1_S2F_o is SCSI_SM:u_SCSI_SM|S2F_o at FF_X19_Y12_N21
--register power-up is low

F1_S2F_o = DFFEAS(T1L19, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--G1L1 is datapath:u_datapath|FIFO_ID[0]~0 at LCCOMB_X20_Y12_N22
G1L1 = (F1_S2F_o & ((A1L135))) # (!F1_S2F_o & (U1L1));


--LLW is LLW at FF_X15_Y11_N9
--register power-up is low

LLW = DFFEAS( , !GLOBAL(A1L189),  ,  ,  , D1_PLLW,  ,  , VCC);


--M1L2 is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~0 at LCCOMB_X15_Y11_N22
M1L2 = (F1_DACK_o & F1_RE_o);


--M1_LLWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS at LCCOMB_X15_Y11_N0
M1_LLWS = (LLW) # ((M1L2 & (J1_BO0 & J1_BO1)));


--L1_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1] at FF_X22_Y10_N3
--register power-up is low

L1_COUNT[1] = DFFEAS(L1L5, GLOBAL(S1L20), GLOBAL(AB1L12),  ,  ,  ,  ,  ,  );


--L1_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2] at FF_X22_Y10_N1
--register power-up is low

L1_COUNT[2] = DFFEAS(L1L8, GLOBAL(S1L20), GLOBAL(AB1L12),  ,  ,  ,  ,  ,  );


--L1_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0] at FF_X22_Y10_N23
--register power-up is low

L1_COUNT[0] = DFFEAS(L1L3, GLOBAL(S1L20), GLOBAL(AB1L12),  ,  ,  ,  ,  ,  );


--C1L235 is fifo:int_fifo|BUFFER[6][0]~16 at LCCOMB_X21_Y11_N10
C1L235 = (L1_COUNT[2] & (M1_LLWS & (!L1_COUNT[0] & L1_COUNT[1])));


--D1_INCNO is CPU_SM:u_CPU_SM|INCNO at FF_X19_Y8_N23
--register power-up is low

D1_INCNO = DFFEAS(P1L48, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--L2L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]~0 at LCCOMB_X19_Y12_N10
L2L5 = L2_COUNT[1] $ (((L2_COUNT[0] & ((D1_INCNO) # (F1_INCNO_o)))));


--C1L196 is fifo:int_fifo|BUFFER[5][0]~17 at LCCOMB_X22_Y12_N8
C1L196 = (L1_COUNT[0] & (!L1_COUNT[1] & (L1_COUNT[2] & M1_LLWS)));


--L2L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]~1 at LCCOMB_X19_Y12_N26
L2L3 = L2_COUNT[0] $ (((F1_INCNO_o) # (D1_INCNO)));


--C1L157 is fifo:int_fifo|BUFFER[4][0]~18 at LCCOMB_X22_Y12_N14
C1L157 = (!L1_COUNT[0] & (!L1_COUNT[1] & (L1_COUNT[2] & M1_LLWS)));


--L1L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~0 at LCCOMB_X22_Y10_N28
L1L7 = (L1_COUNT[0] & L1_COUNT[1]);


--C1L77 is fifo:int_fifo|BUFFER[2][0]~19 at LCCOMB_X24_Y12_N16
C1L77 = (!L1_COUNT[2] & (L1_COUNT[1] & (!L1_COUNT[0] & M1_LLWS)));


--C1L40 is fifo:int_fifo|BUFFER[1][0]~20 at LCCOMB_X19_Y12_N12
C1L40 = (!L1_COUNT[2] & (!L1_COUNT[1] & (L1_COUNT[0] & M1_LLWS)));


--C1L3 is fifo:int_fifo|BUFFER[0][0]~21 at LCCOMB_X24_Y12_N14
C1L3 = (!L1_COUNT[2] & (!L1_COUNT[1] & (!L1_COUNT[0] & M1_LLWS)));


--L2L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~2 at LCCOMB_X19_Y12_N22
L2L7 = (!L2_COUNT[1]) # (!L2_COUNT[0]);


--L2L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~3 at LCCOMB_X19_Y12_N0
L2L8 = L2_COUNT[2] $ (((!L2L7 & ((D1_INCNO) # (F1_INCNO_o)))));


--G1L2 is datapath:u_datapath|FIFO_ID[1]~1 at LCCOMB_X20_Y12_N14
G1L2 = (F1_S2F_o & (A1L138)) # (!F1_S2F_o & ((U1L2)));


--G1L3 is datapath:u_datapath|FIFO_ID[2]~2 at LCCOMB_X20_Y12_N26
G1L3 = (F1_S2F_o & (A1L141)) # (!F1_S2F_o & ((U1L3)));


--G1L4 is datapath:u_datapath|FIFO_ID[3]~3 at LCCOMB_X19_Y12_N14
G1L4 = (F1_S2F_o & ((A1L144))) # (!F1_S2F_o & (U1L4));


--G1L5 is datapath:u_datapath|FIFO_ID[4]~4 at LCCOMB_X20_Y12_N18
G1L5 = (F1_S2F_o & (A1L147)) # (!F1_S2F_o & ((U1L5)));


--G1L6 is datapath:u_datapath|FIFO_ID[5]~5 at LCCOMB_X20_Y12_N6
G1L6 = (F1_S2F_o & (A1L150)) # (!F1_S2F_o & ((U1L6)));


--G1L7 is datapath:u_datapath|FIFO_ID[6]~6 at LCCOMB_X20_Y12_N30
G1L7 = (F1_S2F_o & (A1L153)) # (!F1_S2F_o & ((U1L7)));


--G1L8 is datapath:u_datapath|FIFO_ID[7]~7 at LCCOMB_X20_Y12_N10
G1L8 = (F1_S2F_o & ((A1L156))) # (!F1_S2F_o & (U1L8));


--U1_UD_LATCH[8] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8] at FF_X15_Y8_N1
--register power-up is low

U1_UD_LATCH[8] = DFFEAS( , !GLOBAL(S1L18),  ,  , !DS_O_, A1L92,  ,  , VCC);


--G1L9 is datapath:u_datapath|FIFO_ID[8]~8 at LCCOMB_X15_Y8_N0
G1L9 = (G1_bDIEL & (A1L44)) # (!G1_bDIEL & (((U1_UD_LATCH[8] & D1_BRIDGEIN))));


--G1L10 is datapath:u_datapath|FIFO_ID[8]~9 at LCCOMB_X16_Y10_N26
G1L10 = (F1_S2F_o & (A1L135)) # (!F1_S2F_o & ((G1L9)));


--M1_LMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS at LCCOMB_X15_Y11_N8
M1_LMWS = (LLW) # ((M1L2 & (!J1_BO0 & J1_BO1)));


--C1L244 is fifo:int_fifo|BUFFER[6][8]~22 at LCCOMB_X19_Y10_N24
C1L244 = (L1_COUNT[1] & (!L1_COUNT[0] & (L1_COUNT[2] & M1_LMWS)));


--C1L206 is fifo:int_fifo|BUFFER[5][8]~23 at LCCOMB_X21_Y10_N0
C1L206 = (L1_COUNT[0] & (L1_COUNT[2] & (M1_LMWS & !L1_COUNT[1])));


--C1L167 is fifo:int_fifo|BUFFER[4][8]~24 at LCCOMB_X21_Y10_N26
C1L167 = (!L1_COUNT[0] & (L1_COUNT[2] & (M1_LMWS & !L1_COUNT[1])));


--C1L49 is fifo:int_fifo|BUFFER[1][8]~25 at LCCOMB_X21_Y11_N0
C1L49 = (M1_LMWS & (L1_COUNT[0] & (!L1_COUNT[2] & !L1_COUNT[1])));


--C1L88 is fifo:int_fifo|BUFFER[2][8]~26 at LCCOMB_X21_Y11_N22
C1L88 = (M1_LMWS & (!L1_COUNT[0] & (!L1_COUNT[2] & L1_COUNT[1])));


--C1L12 is fifo:int_fifo|BUFFER[0][8]~27 at LCCOMB_X21_Y11_N12
C1L12 = (M1_LMWS & (!L1_COUNT[0] & (!L1_COUNT[2] & !L1_COUNT[1])));


--U1_UD_LATCH[9] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9] at FF_X15_Y8_N7
--register power-up is low

U1_UD_LATCH[9] = DFFEAS( , !GLOBAL(S1L18),  ,  , !DS_O_, A1L95,  ,  , VCC);


--G1L11 is datapath:u_datapath|FIFO_ID[9]~10 at LCCOMB_X15_Y8_N6
G1L11 = (G1_bDIEL & (A1L47)) # (!G1_bDIEL & (((U1_UD_LATCH[9] & D1_BRIDGEIN))));


--G1L12 is datapath:u_datapath|FIFO_ID[9]~11 at LCCOMB_X19_Y9_N2
G1L12 = (F1_S2F_o & (A1L138)) # (!F1_S2F_o & ((G1L11)));


--U1_UD_LATCH[10] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10] at FF_X15_Y8_N21
--register power-up is low

U1_UD_LATCH[10] = DFFEAS( , !GLOBAL(S1L18),  ,  , !DS_O_, A1L98,  ,  , VCC);


--G1L13 is datapath:u_datapath|FIFO_ID[10]~12 at LCCOMB_X15_Y8_N20
G1L13 = (G1_bDIEL & (A1L50)) # (!G1_bDIEL & (((U1_UD_LATCH[10] & D1_BRIDGEIN))));


--G1L14 is datapath:u_datapath|FIFO_ID[10]~13 at LCCOMB_X19_Y11_N2
G1L14 = (F1_S2F_o & (A1L141)) # (!F1_S2F_o & ((G1L13)));


--U1_UD_LATCH[11] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11] at FF_X15_Y8_N31
--register power-up is low

U1_UD_LATCH[11] = DFFEAS( , !GLOBAL(S1L18),  ,  , !DS_O_, A1L101,  ,  , VCC);


--G1L15 is datapath:u_datapath|FIFO_ID[11]~14 at LCCOMB_X15_Y8_N30
G1L15 = (G1_bDIEL & (A1L53)) # (!G1_bDIEL & (((D1_BRIDGEIN & U1_UD_LATCH[11]))));


--G1L16 is datapath:u_datapath|FIFO_ID[11]~15 at LCCOMB_X19_Y11_N30
G1L16 = (F1_S2F_o & ((A1L144))) # (!F1_S2F_o & (G1L15));


--U1_UD_LATCH[12] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12] at FF_X15_Y8_N13
--register power-up is low

U1_UD_LATCH[12] = DFFEAS( , !GLOBAL(S1L18),  ,  , !DS_O_, A1L104,  ,  , VCC);


--G1L17 is datapath:u_datapath|FIFO_ID[12]~16 at LCCOMB_X15_Y8_N12
G1L17 = (G1_bDIEL & (A1L56)) # (!G1_bDIEL & (((U1_UD_LATCH[12] & D1_BRIDGEIN))));


--G1L18 is datapath:u_datapath|FIFO_ID[12]~17 at LCCOMB_X20_Y12_N2
G1L18 = (F1_S2F_o & (A1L147)) # (!F1_S2F_o & ((G1L17)));


--U1_UD_LATCH[13] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13] at FF_X16_Y9_N15
--register power-up is low

U1_UD_LATCH[13] = DFFEAS( , !GLOBAL(S1L18),  ,  , !DS_O_, A1L107,  ,  , VCC);


--G1L19 is datapath:u_datapath|FIFO_ID[13]~18 at LCCOMB_X16_Y9_N14
G1L19 = (G1_bDIEL & (((A1L59)))) # (!G1_bDIEL & (D1_BRIDGEIN & (U1_UD_LATCH[13])));


--G1L20 is datapath:u_datapath|FIFO_ID[13]~19 at LCCOMB_X20_Y9_N26
G1L20 = (F1_S2F_o & (A1L150)) # (!F1_S2F_o & ((G1L19)));


--U1_UD_LATCH[14] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14] at FF_X15_Y8_N23
--register power-up is low

U1_UD_LATCH[14] = DFFEAS( , !GLOBAL(S1L18),  ,  , !DS_O_, A1L110,  ,  , VCC);


--G1L21 is datapath:u_datapath|FIFO_ID[14]~20 at LCCOMB_X15_Y8_N22
G1L21 = (G1_bDIEL & (A1L62)) # (!G1_bDIEL & (((U1_UD_LATCH[14] & D1_BRIDGEIN))));


--G1L22 is datapath:u_datapath|FIFO_ID[14]~21 at LCCOMB_X19_Y12_N16
G1L22 = (F1_S2F_o & (A1L153)) # (!F1_S2F_o & ((G1L21)));


--U1_UD_LATCH[15] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15] at FF_X15_Y8_N5
--register power-up is low

U1_UD_LATCH[15] = DFFEAS( , !GLOBAL(S1L18),  ,  , !DS_O_, A1L113,  ,  , VCC);


--G1L23 is datapath:u_datapath|FIFO_ID[15]~22 at LCCOMB_X16_Y8_N30
G1L23 = (G1_bDIEL & (((A1L65)))) # (!G1_bDIEL & (D1_BRIDGEIN & ((U1_UD_LATCH[15]))));


--G1L24 is datapath:u_datapath|FIFO_ID[15]~23 at LCCOMB_X20_Y9_N8
G1L24 = (F1_S2F_o & ((A1L156))) # (!F1_S2F_o & (G1L23));


--G1L25 is datapath:u_datapath|FIFO_ID[16]~24 at LCCOMB_X16_Y13_N6
G1L25 = (F1_S2F_o & (A1L135)) # (!F1_S2F_o & ((U1L9)));


--LHW is LHW at FF_X15_Y11_N27
--register power-up is low

LHW = DFFEAS( , !GLOBAL(A1L189),  ,  ,  , D1_PLHW,  ,  , VCC);


--M1_UMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS at LCCOMB_X15_Y11_N12
M1_UMWS = (LHW) # ((M1L2 & (J1_BO0 & !J1_BO1)));


--C1L254 is fifo:int_fifo|BUFFER[6][16]~28 at LCCOMB_X19_Y13_N0
C1L254 = (!L1_COUNT[0] & (L1_COUNT[2] & (M1_UMWS & L1_COUNT[1])));


--C1L215 is fifo:int_fifo|BUFFER[5][16]~29 at LCCOMB_X21_Y13_N22
C1L215 = (L1_COUNT[0] & (L1_COUNT[2] & (M1_UMWS & !L1_COUNT[1])));


--C1L177 is fifo:int_fifo|BUFFER[4][16]~30 at LCCOMB_X21_Y13_N24
C1L177 = (!L1_COUNT[0] & (L1_COUNT[2] & (M1_UMWS & !L1_COUNT[1])));


--C1L58 is fifo:int_fifo|BUFFER[1][16]~31 at LCCOMB_X21_Y13_N2
C1L58 = (L1_COUNT[0] & (!L1_COUNT[2] & (M1_UMWS & !L1_COUNT[1])));


--C1L98 is fifo:int_fifo|BUFFER[2][16]~32 at LCCOMB_X19_Y13_N14
C1L98 = (!L1_COUNT[0] & (!L1_COUNT[2] & (M1_UMWS & L1_COUNT[1])));


--C1L21 is fifo:int_fifo|BUFFER[0][16]~33 at LCCOMB_X19_Y13_N8
C1L21 = (!L1_COUNT[0] & (!L1_COUNT[2] & (M1_UMWS & !L1_COUNT[1])));


--G1L26 is datapath:u_datapath|FIFO_ID[17]~25 at LCCOMB_X19_Y9_N4
G1L26 = (F1_S2F_o & (A1L138)) # (!F1_S2F_o & ((U1L10)));


--G1L27 is datapath:u_datapath|FIFO_ID[18]~26 at LCCOMB_X16_Y13_N28
G1L27 = (F1_S2F_o & ((A1L141))) # (!F1_S2F_o & (U1L11));


--G1L28 is datapath:u_datapath|FIFO_ID[19]~27 at LCCOMB_X16_Y13_N20
G1L28 = (F1_S2F_o & (A1L144)) # (!F1_S2F_o & ((U1L12)));


--G1L29 is datapath:u_datapath|FIFO_ID[20]~28 at LCCOMB_X20_Y12_N0
G1L29 = (F1_S2F_o & (A1L147)) # (!F1_S2F_o & ((U1L13)));


--G1L30 is datapath:u_datapath|FIFO_ID[21]~29 at LCCOMB_X16_Y13_N24
G1L30 = (F1_S2F_o & ((A1L150))) # (!F1_S2F_o & (U1L14));


--G1L31 is datapath:u_datapath|FIFO_ID[22]~30 at LCCOMB_X16_Y13_N16
G1L31 = (F1_S2F_o & (A1L153)) # (!F1_S2F_o & ((U1L15)));


--G1L32 is datapath:u_datapath|FIFO_ID[23]~31 at LCCOMB_X16_Y13_N4
G1L32 = (F1_S2F_o & ((A1L156))) # (!F1_S2F_o & (U1L16));


--G1_bDIEH is datapath:u_datapath|bDIEH at LCCOMB_X15_Y10_N14
G1_bDIEH = (F1_CPU2S_o) # (D1_DIEH);


--G1L33 is datapath:u_datapath|FIFO_ID[24]~32 at LCCOMB_X16_Y10_N0
G1L33 = (F1_S2F_o & (((A1L135)))) # (!F1_S2F_o & (A1L92 & ((G1_bDIEH))));


--M1_UUWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS at LCCOMB_X15_Y11_N26
M1_UUWS = (LHW) # ((M1L2 & (!J1_BO0 & !J1_BO1)));


--C1L264 is fifo:int_fifo|BUFFER[6][24]~34 at LCCOMB_X16_Y14_N26
C1L264 = (!L1_COUNT[0] & (L1_COUNT[1] & (L1_COUNT[2] & M1_UUWS)));


--C1L225 is fifo:int_fifo|BUFFER[5][24]~35 at LCCOMB_X16_Y14_N24
C1L225 = (L1_COUNT[0] & (!L1_COUNT[1] & (L1_COUNT[2] & M1_UUWS)));


--C1L186 is fifo:int_fifo|BUFFER[4][24]~36 at LCCOMB_X16_Y14_N10
C1L186 = (!L1_COUNT[0] & (!L1_COUNT[1] & (L1_COUNT[2] & M1_UUWS)));


--C1L67 is fifo:int_fifo|BUFFER[1][24]~37 at LCCOMB_X16_Y14_N20
C1L67 = (L1_COUNT[0] & (!L1_COUNT[1] & (!L1_COUNT[2] & M1_UUWS)));


--C1L107 is fifo:int_fifo|BUFFER[2][24]~38 at LCCOMB_X16_Y14_N22
C1L107 = (!L1_COUNT[0] & (L1_COUNT[1] & (!L1_COUNT[2] & M1_UUWS)));


--C1L30 is fifo:int_fifo|BUFFER[0][24]~39 at LCCOMB_X16_Y14_N8
C1L30 = (!L1_COUNT[0] & (!L1_COUNT[1] & (!L1_COUNT[2] & M1_UUWS)));


--G1L34 is datapath:u_datapath|FIFO_ID[25]~33 at LCCOMB_X16_Y10_N18
G1L34 = (F1_S2F_o & (((A1L138)))) # (!F1_S2F_o & (G1_bDIEH & (A1L95)));


--G1L35 is datapath:u_datapath|FIFO_ID[26]~34 at LCCOMB_X16_Y10_N6
G1L35 = (F1_S2F_o & (((A1L141)))) # (!F1_S2F_o & (G1_bDIEH & (A1L98)));


--G1L36 is datapath:u_datapath|FIFO_ID[27]~35 at LCCOMB_X16_Y10_N2
G1L36 = (F1_S2F_o & (((A1L144)))) # (!F1_S2F_o & (G1_bDIEH & (A1L101)));


--G1L37 is datapath:u_datapath|FIFO_ID[28]~36 at LCCOMB_X16_Y10_N22
G1L37 = (F1_S2F_o & (((A1L147)))) # (!F1_S2F_o & (G1_bDIEH & (A1L104)));


--G1L38 is datapath:u_datapath|FIFO_ID[29]~37 at LCCOMB_X16_Y10_N30
G1L38 = (F1_S2F_o & (((A1L150)))) # (!F1_S2F_o & (G1_bDIEH & (A1L107)));


--G1L39 is datapath:u_datapath|FIFO_ID[30]~38 at LCCOMB_X16_Y10_N14
G1L39 = (F1_S2F_o & (((A1L153)))) # (!F1_S2F_o & (A1L110 & ((G1_bDIEH))));


--G1L40 is datapath:u_datapath|FIFO_ID[31]~39 at LCCOMB_X16_Y10_N10
G1L40 = (F1_S2F_o & (((A1L156)))) # (!F1_S2F_o & (G1_bDIEH & (A1L113)));


--T1L19 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector7~0 at LCCOMB_X19_Y12_N20
T1L19 = ((T1_state_reg.S2F_3) # (T1_state_reg.S2F_2)) # (!T1L15);


--D1_PLLW is CPU_SM:u_CPU_SM|PLLW at FF_X19_Y7_N15
--register power-up is low

D1_PLLW = DFFEAS(P1L56, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--D1_INCNI is CPU_SM:u_CPU_SM|INCNI at FF_X20_Y9_N27
--register power-up is low

D1_INCNI = DFFEAS( , GLOBAL(S1L18), D1_CCRESET_,  ,  , P1_state.s35,  ,  , VCC);


--L1L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]~1 at LCCOMB_X22_Y10_N2
L1L5 = L1_COUNT[1] $ (((L1_COUNT[0] & ((D1_INCNI) # (F1_INCNI_o)))));


--L1L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~2 at LCCOMB_X22_Y10_N0
L1L8 = L1_COUNT[2] $ (((L1L7 & ((D1_INCNI) # (F1_INCNI_o)))));


--L1L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]~3 at LCCOMB_X22_Y10_N22
L1L3 = L1_COUNT[0] $ (((D1_INCNI) # (F1_INCNI_o)));


--D1_PLHW is CPU_SM:u_CPU_SM|PLHW at FF_X19_Y7_N29
--register power-up is low

D1_PLHW = DFFEAS(P1L53, GLOBAL(S1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1L54 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector27~0 at LCCOMB_X19_Y7_N22
P1L54 = (A1L235 & (((P1_state.s24 & D1L32)) # (!P1L59)));


--P1L68 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr30~0 at LCCOMB_X19_Y9_N6
P1L68 = (A1L235 & ((D1L32) # ((!DSK0_IN_ & A1L118))));


--P1L55 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector27~1 at LCCOMB_X19_Y7_N4
P1L55 = (P1_state.s33) # ((P1L54) # ((P1_state.s32 & P1L68)));


--P1L56 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector27~2 at LCCOMB_X19_Y7_N14
P1L56 = ((P1L55) # ((P1_state.s28 & D1L32))) # (!P1L60);


--P1L57 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector27~3 at LCCOMB_X19_Y9_N16
P1L57 = (!D1_DSACK_LATCHED_[0] & (!D1_DSACK_LATCHED_[1] & P1_state.s24));


--P1L53 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector26~0 at LCCOMB_X19_Y7_N28
P1L53 = (P1L23) # ((A1L235 & ((P1L57) # (P1_state.s23))));


--T1L18 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector6~3 at LCCOMB_X14_Y9_N22
T1L18 = (((T1_state_reg.CPUREQ & A1L185)) # (!T1L26)) # (!T1L15);


--V1L7 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~94 at LCCOMB_X14_Y10_N28
V1L7 = (!D1_F2CPUL & (!F1_S2CPU_o & (!Z1L7 & V1L4)));


--V1L10 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~95 at LCCOMB_X14_Y10_N10
V1L10 = (V1L8) # ((!D1_F2CPUL & (V1L9 & !F1_S2CPU_o)));


--V1L34 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~96 at LCCOMB_X15_Y8_N18
V1L34 = (!F1_S2CPU_o & (!D1_F2CPUL & (Z1L10 & !Z1L7)));


--V1L78 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~97 at LCCOMB_X14_Y8_N2
V1L78 = (!D1_F2CPUH & (!F1_S2CPU_o & (Z1L7 & !D1_BRIDGEOUT)));


--P1L66 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr27~4 at LCCOMB_X19_Y9_N18
P1L66 = ((!D1L32 & ((!A1L217) # (!A1L194)))) # (!A1L235);


--P1L44 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector22~3 at LCCOMB_X19_Y8_N26
P1L44 = (P1_state.s8) # ((P1_state.s7) # ((P1_state.s6) # (P1L43)));


--T1L24 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector11~4 at LCCOMB_X14_Y9_N24
T1L24 = (T1_state_reg.C2S_3) # (((T1_state_reg.CPUREQ & !A1L185)) # (!T1L27));


--P1L63 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~6 at LCCOMB_X19_Y7_N18
P1L63 = (P1_state.s23) # ((P1_state.s31) # ((P1_state.s32 & !P1L69)));


--C1L274 is fifo:int_fifo|BUFFER[7][0]~40 at LCCOMB_X21_Y11_N2
C1L274 = (L1_COUNT[2] & (L1_COUNT[0] & (M1_LLWS & L1_COUNT[1])));


--C1L117 is fifo:int_fifo|BUFFER[3][0]~41 at LCCOMB_X19_Y12_N2
C1L117 = (!L1_COUNT[2] & (L1_COUNT[1] & (L1_COUNT[0] & M1_LLWS)));


--C1L283 is fifo:int_fifo|BUFFER[7][8]~42 at LCCOMB_X19_Y10_N14
C1L283 = (L1_COUNT[1] & (M1_LMWS & (L1_COUNT[2] & L1_COUNT[0])));


--C1L126 is fifo:int_fifo|BUFFER[3][8]~43 at LCCOMB_X21_Y11_N8
C1L126 = (M1_LMWS & (L1_COUNT[0] & (!L1_COUNT[2] & L1_COUNT[1])));


--C1L293 is fifo:int_fifo|BUFFER[7][16]~44 at LCCOMB_X21_Y13_N28
C1L293 = (L1_COUNT[0] & (L1_COUNT[2] & (M1_UMWS & L1_COUNT[1])));


--C1L137 is fifo:int_fifo|BUFFER[3][16]~45 at LCCOMB_X16_Y14_N30
C1L137 = (L1_COUNT[0] & (L1_COUNT[1] & (!L1_COUNT[2] & M1_UMWS)));


--C1L305 is fifo:int_fifo|BUFFER[7][24]~46 at LCCOMB_X16_Y14_N4
C1L305 = (L1_COUNT[0] & (L1_COUNT[1] & (L1_COUNT[2] & M1_UUWS)));


--C1L147 is fifo:int_fifo|BUFFER[3][24]~47 at LCCOMB_X16_Y14_N18
C1L147 = (L1_COUNT[0] & (L1_COUNT[1] & (!L1_COUNT[2] & M1_UUWS)));


--D1L3 is CPU_SM:u_CPU_SM|BGRANT_~0 at LCCOMB_X21_Y9_N20
D1L3 = !A1L199;


--A1L13 is AS_O_~0 at LCCOMB_X21_Y10_N12
A1L13 = !D1_PAS;


--A1L120 is DS_O_~0 at LCCOMB_X19_Y7_N6
A1L120 = !D1_PDS;


--K1L29 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]~8 at LCCOMB_X21_Y6_N18
K1L29 = !D1_DECFIFO;


--_INT is _INT at PIN_L13
_INT = OUTPUT();


--_SIZ1 is _SIZ1 at PIN_M13
_SIZ1 = OUTPUT();


--_BR is _BR at PIN_A10
_BR = OUTPUT();


--A1L209 is _DMAEN~output at IOOBUF_X19_Y17_N16
A1L209 = OUTPUT_BUFFER.O(.I(!D1_BGACK), , , , , , , , , , , , , , , , , );


--_DMAEN is _DMAEN at PIN_A9
_DMAEN = OUTPUT();


--A1L207 is _DACK~output at IOOBUF_X25_Y25_N16
A1L207 = OUTPUT_BUFFER.O(.I(!F1_DACK_o), , , , , , , , , , , , , , , , , );


--_DACK is _DACK at PIN_D1
_DACK = OUTPUT();


--A1L204 is _CSS~output at IOOBUF_X25_Y23_N16
A1L204 = OUTPUT_BUFFER.O(.I(!F1_SCSI_CS_o), , , , , , , , , , , , , , , , , );


--_CSS is _CSS at PIN_C1
_CSS = OUTPUT();


--A1L226 is _IOR~output at IOOBUF_X8_Y17_N23
A1L226 = OUTPUT_BUFFER.O(.I(!A1L225), , , , , , , , , , , , , , , , , );


--_IOR is _IOR at PIN_B2
_IOR = OUTPUT();


--A1L229 is _IOW~output at IOOBUF_X25_Y25_N23
A1L229 = OUTPUT_BUFFER.O(.I(!A1L228), , , , , , , , , , , , , , , , , );


--_IOW is _IOW at PIN_C2
_IOW = OUTPUT();



--INC_ADD is INC_ADD at PIN_A8
INC_ADD = INPUT();



--IORDY is IORDY at PIN_A4
IORDY = INPUT();



--CSX1 is CSX1 at PIN_A3
CSX1 = INPUT();



--CSX0 is CSX0 at PIN_A2
CSX0 = INPUT();



--INTB is INTB at PIN_G9
INTB = INPUT();



--JP is JP at PIN_B1
JP = INPUT();



--PIN_D8 is PIN_D8 at PIN_D8
PIN_D8 = INPUT();


--R_W_IO is R_W_IO at PIN_J13
R_W_IO = BIDIR();


--A1L185 is R_W_IO~input at IOIBUF_X50_Y10_N8
A1L185 = INPUT_BUFFER(.I(R_W_IO), , );


--_AS_IO is _AS_IO at PIN_H13
_AS_IO = BIDIR();


--A1L191 is _AS_IO~input at IOIBUF_X50_Y10_N1
A1L191 = INPUT_BUFFER(.I(_AS_IO), , );


--_DS_IO is _DS_IO at PIN_K13
_DS_IO = BIDIR();



--_DSACK_IO[0] is _DSACK_IO[0] at PIN_K10
_DSACK_IO[0] = BIDIR();


--A1L214 is _DSACK_IO[0]~input at IOIBUF_X50_Y2_N22
A1L214 = INPUT_BUFFER(.I(_DSACK_IO[0]), , );


--_DSACK_IO[1] is _DSACK_IO[1] at PIN_K12
_DSACK_IO[1] = BIDIR();


--A1L217 is _DSACK_IO[1]~input at IOIBUF_X50_Y8_N22
A1L217 = INPUT_BUFFER(.I(_DSACK_IO[1]), , );


--DATA_IO[0] is DATA_IO[0] at PIN_A5
DATA_IO[0] = BIDIR();


--A1L20 is DATA_IO[0]~input at IOIBUF_X8_Y17_N1
A1L20 = INPUT_BUFFER(.I(DATA_IO[0]), , );


--DATA_IO[1] is DATA_IO[1] at PIN_M3
DATA_IO[1] = BIDIR();


--A1L23 is DATA_IO[1]~input at IOIBUF_X0_Y3_N15
A1L23 = INPUT_BUFFER(.I(DATA_IO[1]), , );


--DATA_IO[2] is DATA_IO[2] at PIN_N4
DATA_IO[2] = BIDIR();


--A1L26 is DATA_IO[2]~input at IOIBUF_X6_Y0_N22
A1L26 = INPUT_BUFFER(.I(DATA_IO[2]), , );


--DATA_IO[3] is DATA_IO[3] at PIN_N5
DATA_IO[3] = BIDIR();


--A1L29 is DATA_IO[3]~input at IOIBUF_X6_Y0_N15
A1L29 = INPUT_BUFFER(.I(DATA_IO[3]), , );


--DATA_IO[4] is DATA_IO[4] at PIN_N6
DATA_IO[4] = BIDIR();


--A1L32 is DATA_IO[4]~input at IOIBUF_X8_Y0_N15
A1L32 = INPUT_BUFFER(.I(DATA_IO[4]), , );


--DATA_IO[5] is DATA_IO[5] at PIN_N7
DATA_IO[5] = BIDIR();


--A1L35 is DATA_IO[5]~input at IOIBUF_X8_Y0_N29
A1L35 = INPUT_BUFFER(.I(DATA_IO[5]), , );


--DATA_IO[6] is DATA_IO[6] at PIN_N9
DATA_IO[6] = BIDIR();


--A1L38 is DATA_IO[6]~input at IOIBUF_X19_Y0_N29
A1L38 = INPUT_BUFFER(.I(DATA_IO[6]), , );


--DATA_IO[7] is DATA_IO[7] at PIN_L12
DATA_IO[7] = BIDIR();


--A1L41 is DATA_IO[7]~input at IOIBUF_X50_Y2_N1
A1L41 = INPUT_BUFFER(.I(DATA_IO[7]), , );


--DATA_IO[8] is DATA_IO[8] at PIN_M12
DATA_IO[8] = BIDIR();


--A1L44 is DATA_IO[8]~input at IOIBUF_X19_Y0_N15
A1L44 = INPUT_BUFFER(.I(DATA_IO[8]), , );


--DATA_IO[9] is DATA_IO[9] at PIN_N12
DATA_IO[9] = BIDIR();


--A1L47 is DATA_IO[9]~input at IOIBUF_X16_Y0_N22
A1L47 = INPUT_BUFFER(.I(DATA_IO[9]), , );


--DATA_IO[10] is DATA_IO[10] at PIN_N11
DATA_IO[10] = BIDIR();


--A1L50 is DATA_IO[10]~input at IOIBUF_X16_Y0_N29
A1L50 = INPUT_BUFFER(.I(DATA_IO[10]), , );


--DATA_IO[11] is DATA_IO[11] at PIN_M11
DATA_IO[11] = BIDIR();


--A1L53 is DATA_IO[11]~input at IOIBUF_X21_Y0_N29
A1L53 = INPUT_BUFFER(.I(DATA_IO[11]), , );


--DATA_IO[12] is DATA_IO[12] at PIN_N10
DATA_IO[12] = BIDIR();


--A1L56 is DATA_IO[12]~input at IOIBUF_X16_Y0_N1
A1L56 = INPUT_BUFFER(.I(DATA_IO[12]), , );


--DATA_IO[13] is DATA_IO[13] at PIN_M10
DATA_IO[13] = BIDIR();


--A1L59 is DATA_IO[13]~input at IOIBUF_X24_Y0_N8
A1L59 = INPUT_BUFFER(.I(DATA_IO[13]), , );


--DATA_IO[14] is DATA_IO[14] at PIN_N8
DATA_IO[14] = BIDIR();


--A1L62 is DATA_IO[14]~input at IOIBUF_X8_Y0_N22
A1L62 = INPUT_BUFFER(.I(DATA_IO[14]), , );


--DATA_IO[15] is DATA_IO[15] at PIN_M2
DATA_IO[15] = BIDIR();


--A1L65 is DATA_IO[15]~input at IOIBUF_X0_Y8_N8
A1L65 = INPUT_BUFFER(.I(DATA_IO[15]), , );


--DATA_IO[16] is DATA_IO[16] at PIN_M1
DATA_IO[16] = BIDIR();


--A1L68 is DATA_IO[16]~input at IOIBUF_X0_Y8_N1
A1L68 = INPUT_BUFFER(.I(DATA_IO[16]), , );


--DATA_IO[17] is DATA_IO[17] at PIN_L1
DATA_IO[17] = BIDIR();


--A1L71 is DATA_IO[17]~input at IOIBUF_X0_Y7_N1
A1L71 = INPUT_BUFFER(.I(DATA_IO[17]), , );


--DATA_IO[18] is DATA_IO[18] at PIN_K2
DATA_IO[18] = BIDIR();


--A1L74 is DATA_IO[18]~input at IOIBUF_X0_Y3_N8
A1L74 = INPUT_BUFFER(.I(DATA_IO[18]), , );


--DATA_IO[19] is DATA_IO[19] at PIN_J1
DATA_IO[19] = BIDIR();


--A1L77 is DATA_IO[19]~input at IOIBUF_X0_Y9_N1
A1L77 = INPUT_BUFFER(.I(DATA_IO[19]), , );


--DATA_IO[20] is DATA_IO[20] at PIN_K1
DATA_IO[20] = BIDIR();


--A1L80 is DATA_IO[20]~input at IOIBUF_X0_Y3_N1
A1L80 = INPUT_BUFFER(.I(DATA_IO[20]), , );


--DATA_IO[21] is DATA_IO[21] at PIN_J2
DATA_IO[21] = BIDIR();


--A1L83 is DATA_IO[21]~input at IOIBUF_X0_Y9_N8
A1L83 = INPUT_BUFFER(.I(DATA_IO[21]), , );


--DATA_IO[22] is DATA_IO[22] at PIN_H2
DATA_IO[22] = BIDIR();


--A1L86 is DATA_IO[22]~input at IOIBUF_X0_Y11_N15
A1L86 = INPUT_BUFFER(.I(DATA_IO[22]), , );


--DATA_IO[23] is DATA_IO[23] at PIN_L2
DATA_IO[23] = BIDIR();


--A1L89 is DATA_IO[23]~input at IOIBUF_X0_Y7_N8
A1L89 = INPUT_BUFFER(.I(DATA_IO[23]), , );


--DATA_IO[24] is DATA_IO[24] at PIN_L4
DATA_IO[24] = BIDIR();


--A1L92 is DATA_IO[24]~input at IOIBUF_X6_Y0_N29
A1L92 = INPUT_BUFFER(.I(DATA_IO[24]), , );


--DATA_IO[25] is DATA_IO[25] at PIN_L5
DATA_IO[25] = BIDIR();


--A1L95 is DATA_IO[25]~input at IOIBUF_X3_Y0_N1
A1L95 = INPUT_BUFFER(.I(DATA_IO[25]), , );


--DATA_IO[26] is DATA_IO[26] at PIN_M4
DATA_IO[26] = BIDIR();


--A1L98 is DATA_IO[26]~input at IOIBUF_X3_Y0_N15
A1L98 = INPUT_BUFFER(.I(DATA_IO[26]), , );


--DATA_IO[27] is DATA_IO[27] at PIN_M5
DATA_IO[27] = BIDIR();


--A1L101 is DATA_IO[27]~input at IOIBUF_X3_Y0_N8
A1L101 = INPUT_BUFFER(.I(DATA_IO[27]), , );


--DATA_IO[28] is DATA_IO[28] at PIN_M7
DATA_IO[28] = BIDIR();


--A1L104 is DATA_IO[28]~input at IOIBUF_X8_Y0_N8
A1L104 = INPUT_BUFFER(.I(DATA_IO[28]), , );


--DATA_IO[29] is DATA_IO[29] at PIN_K8
DATA_IO[29] = BIDIR();


--A1L107 is DATA_IO[29]~input at IOIBUF_X24_Y0_N29
A1L107 = INPUT_BUFFER(.I(DATA_IO[29]), , );


--DATA_IO[30] is DATA_IO[30] at PIN_M8
DATA_IO[30] = BIDIR();


--A1L110 is DATA_IO[30]~input at IOIBUF_X14_Y0_N22
A1L110 = INPUT_BUFFER(.I(DATA_IO[30]), , );


--DATA_IO[31] is DATA_IO[31] at PIN_M9
DATA_IO[31] = BIDIR();


--A1L113 is DATA_IO[31]~input at IOIBUF_X14_Y0_N15
A1L113 = INPUT_BUFFER(.I(DATA_IO[31]), , );


--_BGACK_IO is _BGACK_IO at PIN_A6
_BGACK_IO = BIDIR();


--A1L197 is _BGACK_IO~input at IOIBUF_X14_Y17_N29
A1L197 = INPUT_BUFFER(.I(_BGACK_IO), , );


--PD_PORT[0] is PD_PORT[0] at PIN_C12
PD_PORT[0] = BIDIR();


--A1L135 is PD_PORT[0]~input at IOIBUF_X50_Y24_N22
A1L135 = INPUT_BUFFER(.I(PD_PORT[0]), , );


--PD_PORT[1] is PD_PORT[1] at PIN_C13
PD_PORT[1] = BIDIR();


--A1L138 is PD_PORT[1]~input at IOIBUF_X50_Y21_N1
A1L138 = INPUT_BUFFER(.I(PD_PORT[1]), , );


--PD_PORT[2] is PD_PORT[2] at PIN_B13
PD_PORT[2] = BIDIR();


--A1L141 is PD_PORT[2]~input at IOIBUF_X50_Y24_N8
A1L141 = INPUT_BUFFER(.I(PD_PORT[2]), , );


--PD_PORT[3] is PD_PORT[3] at PIN_D12
PD_PORT[3] = BIDIR();


--A1L144 is PD_PORT[3]~input at IOIBUF_X50_Y26_N22
A1L144 = INPUT_BUFFER(.I(PD_PORT[3]), , );


--PD_PORT[4] is PD_PORT[4] at PIN_C11
PD_PORT[4] = BIDIR();


--A1L147 is PD_PORT[4]~input at IOIBUF_X50_Y24_N15
A1L147 = INPUT_BUFFER(.I(PD_PORT[4]), , );


--PD_PORT[5] is PD_PORT[5] at PIN_F10
PD_PORT[5] = BIDIR();


--A1L150 is PD_PORT[5]~input at IOIBUF_X50_Y21_N15
A1L150 = INPUT_BUFFER(.I(PD_PORT[5]), , );


--PD_PORT[6] is PD_PORT[6] at PIN_C10
PD_PORT[6] = BIDIR();


--A1L153 is PD_PORT[6]~input at IOIBUF_X21_Y17_N29
A1L153 = INPUT_BUFFER(.I(PD_PORT[6]), , );


--PD_PORT[7] is PD_PORT[7] at PIN_B9
PD_PORT[7] = BIDIR();


--A1L156 is PD_PORT[7]~input at IOIBUF_X19_Y17_N29
A1L156 = INPUT_BUFFER(.I(PD_PORT[7]), , );


--PD_PORT[8] is PD_PORT[8] at PIN_C9
PD_PORT[8] = BIDIR();



--PD_PORT[9] is PD_PORT[9] at PIN_F9
PD_PORT[9] = BIDIR();



--PD_PORT[10] is PD_PORT[10] at PIN_B6
PD_PORT[10] = BIDIR();



--PD_PORT[11] is PD_PORT[11] at PIN_D6
PD_PORT[11] = BIDIR();



--PD_PORT[12] is PD_PORT[12] at PIN_B5
PD_PORT[12] = BIDIR();



--PD_PORT[13] is PD_PORT[13] at PIN_F4
PD_PORT[13] = BIDIR();



--PD_PORT[14] is PD_PORT[14] at PIN_B4
PD_PORT[14] = BIDIR();



--PD_PORT[15] is PD_PORT[15] at PIN_E3
PD_PORT[15] = BIDIR();



--A1L124 is INTA~input at IOIBUF_X14_Y17_N22
A1L124 = INPUT_BUFFER(.I(INTA), , );


--INTA is INTA at PIN_A7
INTA = INPUT();


--A1L5 is ADDR[3]~input at IOIBUF_X50_Y22_N8
A1L5 = INPUT_BUFFER(.I(ADDR[3]), , );


--ADDR[3] is ADDR[3] at PIN_B12
ADDR[3] = INPUT();


--A1L9 is ADDR[5]~input at IOIBUF_X50_Y22_N1
A1L9 = INPUT_BUFFER(.I(ADDR[5]), , );


--ADDR[5] is ADDR[5] at PIN_B11
ADDR[5] = INPUT();


--A1L205 is _CS~input at IOIBUF_X50_Y21_N8
A1L205 = INPUT_BUFFER(.I(_CS), , );


--_CS is _CS at PIN_D13
_CS = INPUT();


--A1L11 is ADDR[6]~input at IOIBUF_X19_Y17_N22
A1L11 = INPUT_BUFFER(.I(ADDR[6]), , );


--ADDR[6] is ADDR[6] at PIN_B10
ADDR[6] = INPUT();


--A1L3 is ADDR[2]~input at IOIBUF_X16_Y17_N8
A1L3 = INPUT_BUFFER(.I(ADDR[2]), , );


--ADDR[2] is ADDR[2] at PIN_A11
ADDR[2] = INPUT();


--A1L7 is ADDR[4]~input at IOIBUF_X50_Y24_N1
A1L7 = INPUT_BUFFER(.I(ADDR[4]), , );


--ADDR[4] is ADDR[4] at PIN_A12
ADDR[4] = INPUT();


--A1L231 is _RST~input at IOIBUF_X50_Y11_N8
A1L231 = INPUT_BUFFER(.I(_RST), , );


--_RST is _RST at PIN_G13
_RST = INPUT();


--A1L199 is _BG~input at IOIBUF_X14_Y17_N1
A1L199 = INPUT_BUFFER(.I(_BG), , );


--_BG is _BG at PIN_B7
_BG = INPUT();


--A1L194 is _BERR~input at IOIBUF_X50_Y16_N22
A1L194 = INPUT_BUFFER(.I(_BERR), , );


--_BERR is _BERR at PIN_F12
_BERR = INPUT();


--A1L235 is _STERM~input at IOIBUF_X24_Y0_N1
A1L235 = INPUT_BUFFER(.I(_STERM), , );


--_STERM is _STERM at PIN_L10
_STERM = INPUT();


--A1L188 is SCLK~input at IOIBUF_X50_Y15_N22
A1L188 = INPUT_BUFFER(.I(SCLK), , );


--SCLK is SCLK at PIN_F13
SCLK = INPUT();


--A1L211 is _DREQ~input at IOIBUF_X25_Y22_N15
A1L211 = INPUT_BUFFER(.I(_DREQ), , );


--_DREQ is _DREQ at PIN_F1
_DREQ = INPUT();


--A1L268 is ~QUARTUS_CREATED_GND~I at LCCOMB_X26_Y28_N20
A1L268 = GND;


















--AB1L12 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~clkctrl at CLKCTRL_G16
AB1L12 = fiftyfivenm_clkctrl(.INCLK[0] = AB1_CNTR_O[8]) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--S1L16 is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl at CLKCTRL_G18
S1L16 = fiftyfivenm_clkctrl(.INCLK[0] = S1_wire_pll1_clk[0]) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--S1L18 is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl at CLKCTRL_G19
S1L18 = fiftyfivenm_clkctrl(.INCLK[0] = S1_wire_pll1_clk[1]) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--S1L20 is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl at CLKCTRL_G17
S1L20 = fiftyfivenm_clkctrl(.INCLK[0] = S1_wire_pll1_clk[2]) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--A1L189 is SCLK~inputclkctrl at CLKCTRL_G9
A1L189 = fiftyfivenm_clkctrl(.INCLK[0] = A1L188) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--T1L42 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_2~feeder at LCCOMB_X14_Y9_N4
T1L42 = T1_state_reg.S2C_1;


--T1L46 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder at LCCOMB_X14_Y9_N10
T1L46 = T1_state_reg.S2C_4;


--K1L4 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]~feeder at LCCOMB_X20_Y6_N2
K1L4 = K1L15;


--K1L23 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~feeder at LCCOMB_X19_Y6_N12
K1L23 = K1L20;


--K1L26 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL~feeder at LCCOMB_X19_Y6_N14
K1L26 = K1L25;


--F1L4 is SCSI_SM:u_SCSI_SM|CDSACK_~feeder at LCCOMB_X17_Y9_N18
F1L4 = F1_nLS2CPU;


--V1L95 is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2]~feeder at LCCOMB_X15_Y10_N22
V1L95 = C1_FIFO_OD[2];


--V1L109 is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15]~feeder at LCCOMB_X15_Y10_N6
V1L109 = C1_FIFO_OD[15];


--T1L51 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_3~feeder at LCCOMB_X19_Y12_N4
T1L51 = T1_state_reg.S2F_2;


--C1L159 is fifo:int_fifo|BUFFER[4][1]~feeder at LCCOMB_X25_Y12_N24
C1L159 = G1L2;


--C1L199 is fifo:int_fifo|BUFFER[5][2]~feeder at LCCOMB_X22_Y12_N10
C1L199 = G1L3;


--C1L83 is fifo:int_fifo|BUFFER[2][5]~feeder at LCCOMB_X25_Y12_N4
C1L83 = G1L6;


--C1L86 is fifo:int_fifo|BUFFER[2][7]~feeder at LCCOMB_X25_Y12_N2
C1L86 = G1L8;


--C1L127 is fifo:int_fifo|BUFFER[3][8]~feeder at LCCOMB_X19_Y11_N6
C1L127 = G1L10;


--C1L91 is fifo:int_fifo|BUFFER[2][10]~feeder at LCCOMB_X21_Y11_N24
C1L91 = G1L14;


--C1L287 is fifo:int_fifo|BUFFER[7][11]~feeder at LCCOMB_X22_Y10_N16
C1L287 = G1L16;


--C1L171 is fifo:int_fifo|BUFFER[4][11]~feeder at LCCOMB_X20_Y10_N26
C1L171 = G1L16;


--C1L132 is fifo:int_fifo|BUFFER[3][12]~feeder at LCCOMB_X19_Y11_N18
C1L132 = G1L18;


--C1L249 is fifo:int_fifo|BUFFER[6][12]~feeder at LCCOMB_X21_Y10_N22
C1L249 = G1L18;


--C1L138 is fifo:int_fifo|BUFFER[3][16]~feeder at LCCOMB_X16_Y14_N12
C1L138 = G1L25;


--C1L294 is fifo:int_fifo|BUFFER[7][16]~feeder at LCCOMB_X21_Y13_N4
C1L294 = G1L25;


--C1L256 is fifo:int_fifo|BUFFER[6][17]~feeder at LCCOMB_X19_Y13_N6
C1L256 = G1L26;


--C1L296 is fifo:int_fifo|BUFFER[7][17]~feeder at LCCOMB_X21_Y13_N18
C1L296 = G1L26;


--C1L300 is fifo:int_fifo|BUFFER[7][20]~feeder at LCCOMB_X21_Y13_N12
C1L300 = G1L29;


--C1L223 is fifo:int_fifo|BUFFER[5][23]~feeder at LCCOMB_X20_Y13_N6
C1L223 = G1L32;


--H1L7 is registers:u_registers|SSPBDAT[0]~feeder at LCCOMB_X14_Y6_N12
H1L7 = A1L20;


--U1L19 is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]~feeder at LCCOMB_X16_Y9_N24
U1L19 = A1L68;


--U1L21 is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]~feeder at LCCOMB_X13_Y9_N4
U1L21 = A1L71;


--U1L24 is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]~feeder at LCCOMB_X16_Y9_N22
U1L24 = A1L77;


--U1L29 is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]~feeder at LCCOMB_X16_Y9_N6
U1L29 = A1L89;


