0.6
2018.2
Jun 14 2018
20:41:02
D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_top.v,1637479227,verilog,,D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_w_r.v,,memory_top,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div_1,,,,,
D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_w_r.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div_1/clk_div.v,1636986580,verilog,,D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_top.v,,clk_div,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div_1,,,,,
D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div_1/clk_div_clk_wiz.v,1636986580,verilog,,D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div_1/clk_div.v,,clk_div_clk_wiz,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div_1,,,,,
D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v,1636973159,verilog,,D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div_1/clk_div_clk_wiz.v,,led_mem,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div_1,,,,,
D:/codeworkplace/VS-Code-V/project/memory_w_r/memory_w_r.v,1637743169,verilog,,D:/codeworkplace/VS-Code-V/project/memory_w_r/testbench.v,,memory_w_r,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div_1,,,,,
D:/codeworkplace/VS-Code-V/project/memory_w_r/testbench.v,1636986354,verilog,,,,testbench,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div_1,,,,,
