
---------- Begin Simulation Statistics ----------
host_inst_rate                                 209909                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380452                       # Number of bytes of host memory used
host_seconds                                    95.28                       # Real time elapsed on the host
host_tick_rate                              243076983                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.023160                       # Number of seconds simulated
sim_ticks                                 23160251000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4693436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 32975.650520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29161.451958                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4265932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    14097222500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.091086                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               427504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            291893                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3954584500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028894                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135610                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 45217.369922                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 56298.240499                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2099344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    8514159452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.082309                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              188294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           116094                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4064732964                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72200                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 28968.437866                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.050729                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           88904                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2575410000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6981074                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 36718.829798                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 38589.661056                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6365276                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     22611381952                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.088210                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                615798                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             407987                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   8019317464                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029768                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997107                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000478                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.037848                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.489459                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6981074                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 36718.829798                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 38589.661056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6365276                       # number of overall hits
system.cpu.dcache.overall_miss_latency    22611381952                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.088210                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               615798                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            407987                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   8019317464                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029768                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207810                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167914                       # number of replacements
system.cpu.dcache.sampled_refs                 168938                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.793119                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6428214                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525086930000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72161                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13078931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 75208.053691                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 73210.869565                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13078633                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       22412000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  298                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                67                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     16838500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 77083.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               56617.458874                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       462500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13078931                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 75208.053691                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 73210.869565                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13078633                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        22412000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   298                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 67                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     16838500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.205817                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.378284                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13078931                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 75208.053691                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 73210.869565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13078633                       # number of overall hits
system.cpu.icache.overall_miss_latency       22412000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  298                       # number of overall misses
system.cpu.icache.overall_mshr_hits                67                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     16838500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.378284                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13078633                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 88257.882293                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      9775266527                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                110758                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     65668.243954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 102984.491979                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        21915                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            749406000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.342425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      11412                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    7672                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       385162000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.112221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3740                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135842                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       76657.716209                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  69081.837557                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          98991                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             2824913500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.271278                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        36851                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      6820                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2074458500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.221058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   30029                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38873                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    77256.784735                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 61534.175392                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          3003202993                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38873                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2392018000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38873                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72161                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72161                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.076154                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169169                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        74059.206846                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   72836.640114                       # average overall mshr miss latency
system.l2.demand_hits                          120906                       # number of demand (read+write) hits
system.l2.demand_miss_latency              3574319500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.285295                       # miss rate for demand accesses
system.l2.demand_misses                         48263                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      14492                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         2459620500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.199617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    33769                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.249024                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.282518                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4080.008642                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4628.780289                       # Average occupied blocks per context
system.l2.overall_accesses                     169169                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       74059.206846                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  84654.680627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         120906                       # number of overall hits
system.l2.overall_miss_latency             3574319500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.285295                       # miss rate for overall accesses
system.l2.overall_misses                        48263                       # number of overall misses
system.l2.overall_mshr_hits                     14492                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       12234887027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.854335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  144527                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.187363                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         20752                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        84267                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted            4991                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       224537                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           125936                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         9343                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         129193                       # number of replacements
system.l2.sampled_refs                         139572                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       8708.788930                       # Cycle average of tags in use
system.l2.total_refs                           150201                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            45801                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31721980                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1651343                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1731596                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51187                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1737918                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1753437                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7528                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       225628                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12509681                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.802420                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.835171                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9593794     76.69%     76.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       734080      5.87%     82.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       568467      4.54%     87.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       483883      3.87%     90.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       390322      3.12%     94.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        83443      0.67%     94.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78614      0.63%     95.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       351450      2.81%     98.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       225628      1.80%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12509681                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        51079                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6427050                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.459852                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.459852                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1972261                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          115                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7609                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     21144003                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6835094                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3642636                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1164941                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          448                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        59689                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4567096                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4380115                       # DTB hits
system.switch_cpus_1.dtb.data_misses           186981                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3367212                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3182795                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           184417                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199884                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197320                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2564                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1753437                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3074392                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7349984                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        43237                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             25671636                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        680214                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.120111                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3074604                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1658871                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.758509                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     13674622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.877320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.105487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9399062     68.73%     68.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         581243      4.25%     72.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          49106      0.36%     73.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          38339      0.28%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         559165      4.09%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43336      0.32%     78.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         403602      2.95%     80.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         803940      5.88%     86.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1796829     13.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     13674622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                923899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1028057                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73126                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.033627                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            5852752                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1335467                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7680364                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14009977                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812393                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6239472                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.959685                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14210372                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        61915                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       1248762                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4745882                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       109526                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1856790                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16608055                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4517285                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       292411                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15089421                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1164941                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        12532                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       847659                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1564                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64443                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1801989                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       560403                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64443                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57260                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.685001                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.685001                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7545899     49.06%     49.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         3985      0.03%     49.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     49.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865533      5.63%     54.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3372      0.02%     54.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     54.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1018709      6.62%     61.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          665      0.00%     61.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4593688     29.86%     91.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1349902      8.78%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15381834                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        56291                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003660                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          746      1.33%      1.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          166      0.29%      1.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        43018     76.42%     78.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            8      0.01%     78.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        11662     20.72%     98.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          691      1.23%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     13674622                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.124845                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.767384                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      8348849     61.05%     61.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1645072     12.03%     73.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       721562      5.28%     78.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1169585      8.55%     86.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       899870      6.58%     93.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       250715      1.83%     95.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       549161      4.02%     99.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        81602      0.60%     99.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         8206      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     13674622                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.053657                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16534929                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15381834                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6453075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        12474                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3232793                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3074428                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3074392                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              36                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       986854                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       998994                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4745882                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1856790                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14598521                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1703596                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21142                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6931205                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       247195                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         5689                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     29261316                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     20645075                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14284956                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3607023                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1164941                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       267856                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7245493                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       452510                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  9515                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
