{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669882269174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669882269174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 16:11:09 2022 " "Processing started: Thu Dec 01 16:11:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669882269174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669882269174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW3 -c HW3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW3 -c HW3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669882269174 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669882269470 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HW3.v(87) " "Verilog HDL information at HW3.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669882269507 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HW3.v(171) " "Verilog HDL information at HW3.v(171): always construct contains both blocking and non-blocking assignments" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669882269507 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk HW3.v(8) " "Verilog HDL Declaration information at HW3.v(8): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1669882269507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3.v 3 3 " "Found 3 design units, including 3 entities, in source file hw3.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW3 " "Found entity 1: HW3" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669882269508 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_Decoder " "Found entity 2: LED_Decoder" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669882269508 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debounce " "Found entity 3: Debounce" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669882269508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669882269508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW3 " "Elaborating entity \"HW3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669882269534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag HW3.v(29) " "Verilog HDL or VHDL warning at HW3.v(29): object \"flag\" assigned a value but never read" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669882269535 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(67) " "Verilog HDL assignment warning at HW3.v(67): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882269537 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 HW3.v(100) " "Verilog HDL assignment warning at HW3.v(100): truncated value with size 32 to match size of target (18)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882269537 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(192) " "Verilog HDL assignment warning at HW3.v(192): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882269538 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(193) " "Verilog HDL assignment warning at HW3.v(193): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882269538 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(194) " "Verilog HDL assignment warning at HW3.v(194): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882269538 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(195) " "Verilog HDL assignment warning at HW3.v(195): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882269539 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(198) " "Verilog HDL assignment warning at HW3.v(198): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882269539 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(199) " "Verilog HDL assignment warning at HW3.v(199): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882269539 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(200) " "Verilog HDL assignment warning at HW3.v(200): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882269539 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(201) " "Verilog HDL assignment warning at HW3.v(201): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882269539 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A HW3.v(171) " "Verilog HDL Always Construct warning at HW3.v(171): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669882269540 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B HW3.v(171) " "Verilog HDL Always Construct warning at HW3.v(171): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669882269540 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "guess HW3.v(171) " "Verilog HDL Always Construct warning at HW3.v(171): inferring latch(es) for variable \"guess\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669882269540 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answer HW3.v(171) " "Verilog HDL Always Construct warning at HW3.v(171): inferring latch(es) for variable \"answer\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669882269540 "|HW3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] HW3.v(23) " "Output port \"LEDG\[7\]\" at HW3.v(23) has no driver" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1669882269541 "|HW3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5..3\] HW3.v(23) " "Output port \"LEDG\[5..3\]\" at HW3.v(23) has no driver" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1669882269541 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\] HW3.v(171) " "Inferred latch for \"answer\[0\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\] HW3.v(171) " "Inferred latch for \"answer\[1\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\] HW3.v(171) " "Inferred latch for \"answer\[2\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\] HW3.v(171) " "Inferred latch for \"answer\[3\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\] HW3.v(171) " "Inferred latch for \"answer\[4\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\] HW3.v(171) " "Inferred latch for \"answer\[5\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\] HW3.v(171) " "Inferred latch for \"answer\[6\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\] HW3.v(171) " "Inferred latch for \"answer\[7\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[8\] HW3.v(171) " "Inferred latch for \"answer\[8\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[9\] HW3.v(171) " "Inferred latch for \"answer\[9\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[10\] HW3.v(171) " "Inferred latch for \"answer\[10\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[11\] HW3.v(171) " "Inferred latch for \"answer\[11\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[12\] HW3.v(171) " "Inferred latch for \"answer\[12\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[13\] HW3.v(171) " "Inferred latch for \"answer\[13\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[14\] HW3.v(171) " "Inferred latch for \"answer\[14\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[15\] HW3.v(171) " "Inferred latch for \"answer\[15\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[16\] HW3.v(171) " "Inferred latch for \"answer\[16\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[17\] HW3.v(171) " "Inferred latch for \"answer\[17\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[0\] HW3.v(171) " "Inferred latch for \"guess\[0\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269542 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[1\] HW3.v(171) " "Inferred latch for \"guess\[1\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269544 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[2\] HW3.v(171) " "Inferred latch for \"guess\[2\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269544 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[3\] HW3.v(171) " "Inferred latch for \"guess\[3\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269544 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[4\] HW3.v(171) " "Inferred latch for \"guess\[4\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269544 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[5\] HW3.v(171) " "Inferred latch for \"guess\[5\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269544 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[6\] HW3.v(171) " "Inferred latch for \"guess\[6\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269544 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[7\] HW3.v(171) " "Inferred latch for \"guess\[7\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269544 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[8\] HW3.v(171) " "Inferred latch for \"guess\[8\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269544 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[9\] HW3.v(171) " "Inferred latch for \"guess\[9\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269544 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[10\] HW3.v(171) " "Inferred latch for \"guess\[10\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269544 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[11\] HW3.v(171) " "Inferred latch for \"guess\[11\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269544 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[12\] HW3.v(171) " "Inferred latch for \"guess\[12\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269545 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[13\] HW3.v(171) " "Inferred latch for \"guess\[13\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269545 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[14\] HW3.v(171) " "Inferred latch for \"guess\[14\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269545 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[15\] HW3.v(171) " "Inferred latch for \"guess\[15\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269545 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[16\] HW3.v(171) " "Inferred latch for \"guess\[16\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269545 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[17\] HW3.v(171) " "Inferred latch for \"guess\[17\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269545 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] HW3.v(171) " "Inferred latch for \"B\[0\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269545 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] HW3.v(171) " "Inferred latch for \"B\[1\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269545 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] HW3.v(171) " "Inferred latch for \"B\[2\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269545 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] HW3.v(171) " "Inferred latch for \"B\[3\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269546 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] HW3.v(171) " "Inferred latch for \"A\[0\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269546 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] HW3.v(171) " "Inferred latch for \"A\[1\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269546 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] HW3.v(171) " "Inferred latch for \"A\[2\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269546 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] HW3.v(171) " "Inferred latch for \"A\[3\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269546 "|HW3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Decoder LED_Decoder:U0 " "Elaborating entity \"LED_Decoder\" for hierarchy \"LED_Decoder:U0\"" {  } { { "HW3.v" "U0" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669882269571 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out HW3.v(223) " "Verilog HDL Always Construct warning at HW3.v(223): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669882269572 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] HW3.v(223) " "Inferred latch for \"out\[0\]\" at HW3.v(223)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269573 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] HW3.v(223) " "Inferred latch for \"out\[1\]\" at HW3.v(223)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269573 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] HW3.v(223) " "Inferred latch for \"out\[2\]\" at HW3.v(223)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269573 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] HW3.v(223) " "Inferred latch for \"out\[3\]\" at HW3.v(223)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269573 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] HW3.v(223) " "Inferred latch for \"out\[4\]\" at HW3.v(223)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269573 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] HW3.v(223) " "Inferred latch for \"out\[5\]\" at HW3.v(223)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269573 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] HW3.v(223) " "Inferred latch for \"out\[6\]\" at HW3.v(223)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882269573 "|HW3|LED_Decoder:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:U8 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:U8\"" {  } { { "HW3.v" "U8" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669882269588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[2\] " "LATCH primitive \"LED_Decoder:U7\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[1\] " "LATCH primitive \"LED_Decoder:U7\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[0\] " "LATCH primitive \"LED_Decoder:U7\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[4\] " "LATCH primitive \"LED_Decoder:U7\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[5\] " "LATCH primitive \"LED_Decoder:U7\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[6\] " "LATCH primitive \"LED_Decoder:U7\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[3\] " "LATCH primitive \"LED_Decoder:U7\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[2\] " "LATCH primitive \"LED_Decoder:U6\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[1\] " "LATCH primitive \"LED_Decoder:U6\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[0\] " "LATCH primitive \"LED_Decoder:U6\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[4\] " "LATCH primitive \"LED_Decoder:U6\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[5\] " "LATCH primitive \"LED_Decoder:U6\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[6\] " "LATCH primitive \"LED_Decoder:U6\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[3\] " "LATCH primitive \"LED_Decoder:U6\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[2\] " "LATCH primitive \"LED_Decoder:U5\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[1\] " "LATCH primitive \"LED_Decoder:U5\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[0\] " "LATCH primitive \"LED_Decoder:U5\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[4\] " "LATCH primitive \"LED_Decoder:U5\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[5\] " "LATCH primitive \"LED_Decoder:U5\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[6\] " "LATCH primitive \"LED_Decoder:U5\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[3\] " "LATCH primitive \"LED_Decoder:U5\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[2\] " "LATCH primitive \"LED_Decoder:U4\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[1\] " "LATCH primitive \"LED_Decoder:U4\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[0\] " "LATCH primitive \"LED_Decoder:U4\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[4\] " "LATCH primitive \"LED_Decoder:U4\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[5\] " "LATCH primitive \"LED_Decoder:U4\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[6\] " "LATCH primitive \"LED_Decoder:U4\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[3\] " "LATCH primitive \"LED_Decoder:U4\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[2\] " "LATCH primitive \"LED_Decoder:U3\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[1\] " "LATCH primitive \"LED_Decoder:U3\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[0\] " "LATCH primitive \"LED_Decoder:U3\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[4\] " "LATCH primitive \"LED_Decoder:U3\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[5\] " "LATCH primitive \"LED_Decoder:U3\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[6\] " "LATCH primitive \"LED_Decoder:U3\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[3\] " "LATCH primitive \"LED_Decoder:U3\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[2\] " "LATCH primitive \"LED_Decoder:U2\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[1\] " "LATCH primitive \"LED_Decoder:U2\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[0\] " "LATCH primitive \"LED_Decoder:U2\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[4\] " "LATCH primitive \"LED_Decoder:U2\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[5\] " "LATCH primitive \"LED_Decoder:U2\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[6\] " "LATCH primitive \"LED_Decoder:U2\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[3\] " "LATCH primitive \"LED_Decoder:U2\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[2\] " "LATCH primitive \"LED_Decoder:U1\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[1\] " "LATCH primitive \"LED_Decoder:U1\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[0\] " "LATCH primitive \"LED_Decoder:U1\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[4\] " "LATCH primitive \"LED_Decoder:U1\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[5\] " "LATCH primitive \"LED_Decoder:U1\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[6\] " "LATCH primitive \"LED_Decoder:U1\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[3\] " "LATCH primitive \"LED_Decoder:U1\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[2\] " "LATCH primitive \"LED_Decoder:U0\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[1\] " "LATCH primitive \"LED_Decoder:U0\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[0\] " "LATCH primitive \"LED_Decoder:U0\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[4\] " "LATCH primitive \"LED_Decoder:U0\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[5\] " "LATCH primitive \"LED_Decoder:U0\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[6\] " "LATCH primitive \"LED_Decoder:U0\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[3\] " "LATCH primitive \"LED_Decoder:U0\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882269833 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "A\[3\] B\[3\] " "Duplicate LATCH primitive \"A\[3\]\" merged with LATCH primitive \"B\[3\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669882270489 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1669882270489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B\[0\] " "Latch B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270489 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B\[1\] " "Latch B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270489 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B\[2\] " "Latch B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270489 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B\[3\] " "Latch B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270489 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A\[0\] " "Latch A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270489 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A\[1\] " "Latch A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270490 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A\[2\] " "Latch A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270490 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[0\] " "Latch guess\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270490 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[1\] " "Latch guess\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270490 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[2\] " "Latch guess\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270490 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[3\] " "Latch guess\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270490 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[4\] " "Latch guess\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270490 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[5\] " "Latch guess\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270490 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[6\] " "Latch guess\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270490 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[7\] " "Latch guess\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270490 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[8\] " "Latch guess\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270490 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[9\] " "Latch guess\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270491 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[10\] " "Latch guess\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270491 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[11\] " "Latch guess\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270491 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[12\] " "Latch guess\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270491 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[13\] " "Latch guess\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270491 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[14\] " "Latch guess\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270491 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[15\] " "Latch guess\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882270491 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882270491 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669882270719 "|HW3|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669882270719 "|HW3|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669882270719 "|HW3|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669882270719 "|HW3|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1669882270719 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1669882270837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/output_files/HW3.map.smsg " "Generated suppressed messages file C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/output_files/HW3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1669882271689 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669882271783 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669882271783 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669882271845 "|HW3|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669882271845 "|HW3|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1669882271845 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "592 " "Implemented 592 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669882271845 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669882271845 ""} { "Info" "ICUT_CUT_TM_LCELLS" "487 " "Implemented 487 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669882271845 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669882271845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669882271867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 16:11:11 2022 " "Processing ended: Thu Dec 01 16:11:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669882271867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669882271867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669882271867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669882271867 ""}
