Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o H:/VLSI Final Codes/Adder_4_Bit_Structural_Model/Adder_4_Bit_Testbench_isim_beh.exe -prj H:/VLSI Final Codes/Adder_4_Bit_Structural_Model/Adder_4_Bit_Testbench_beh.prj work.Adder_4_Bit_Testbench work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "H:/VLSI Final Codes/Adder_4_Bit_Structural_Model/Adder_1_Bit.v" into library work
Analyzing Verilog file "H:/VLSI Final Codes/Adder_4_Bit_Structural_Model/Adder_4_Bit.v" into library work
Analyzing Verilog file "H:/VLSI Final Codes/Adder_4_Bit_Structural_Model/Adder_4_Bit_Testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160912 KB
Fuse CPU Usage: 311 ms
Compiling module Adder_1_Bit
Compiling module Adder_4_Bit
Compiling module Adder_4_Bit_Testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable H:/VLSI Final Codes/Adder_4_Bit_Structural_Model/Adder_4_Bit_Testbench_isim_beh.exe
Fuse Memory Usage: 165364 KB
Fuse CPU Usage: 405 ms
