
;; Function izp_convolve2D (izp_convolve2D)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 42: 0
insn_cost 44: 0
insn_cost 45: 4
insn_cost 46: 4
insn_cost 47: 0
insn_cost 49: 4
insn_cost 39: 4
insn_cost 287: 6
insn_cost 288: 1
insn_cost 289: 4
insn_cost 290: 4
insn_cost 299: 4
insn_cost 53: 0
insn_cost 54: 9
insn_cost 55: 36
insn_cost 57: 32
insn_cost 58: 0
insn_cost 59: 9
insn_cost 60: 40
insn_cost 61: 32
insn_cost 62: 0
insn_cost 63: 9
insn_cost 64: 40
insn_cost 65: 32
insn_cost 66: 0
insn_cost 67: 9
insn_cost 68: 40
insn_cost 69: 32
insn_cost 70: 0
insn_cost 71: 9
insn_cost 72: 40
insn_cost 73: 32
insn_cost 74: 0
insn_cost 75: 9
insn_cost 76: 40
insn_cost 77: 32
insn_cost 78: 0
insn_cost 79: 9
insn_cost 80: 40
insn_cost 81: 32
insn_cost 82: 0
insn_cost 83: 9
insn_cost 84: 36
insn_cost 85: 32
insn_cost 86: 0
insn_cost 87: 9
insn_cost 88: 40
insn_cost 89: 32
insn_cost 90: 0
insn_cost 91: 9
insn_cost 92: 40
insn_cost 93: 32
insn_cost 94: 0
insn_cost 95: 9
insn_cost 96: 40
insn_cost 97: 32
insn_cost 98: 0
insn_cost 99: 9
insn_cost 100: 40
insn_cost 101: 32
insn_cost 102: 0
insn_cost 103: 9
insn_cost 104: 40
insn_cost 105: 32
insn_cost 106: 0
insn_cost 107: 9
insn_cost 108: 40
insn_cost 109: 32
insn_cost 110: 0
insn_cost 111: 9
insn_cost 112: 36
insn_cost 113: 32
insn_cost 114: 0
insn_cost 115: 9
insn_cost 116: 40
insn_cost 117: 32
insn_cost 118: 0
insn_cost 119: 9
insn_cost 120: 40
insn_cost 121: 32
insn_cost 122: 0
insn_cost 123: 9
insn_cost 124: 40
insn_cost 125: 32
insn_cost 126: 0
insn_cost 127: 9
insn_cost 128: 40
insn_cost 129: 32
insn_cost 130: 0
insn_cost 131: 9
insn_cost 132: 40
insn_cost 133: 32
insn_cost 134: 0
insn_cost 135: 9
insn_cost 136: 40
insn_cost 137: 32
insn_cost 138: 0
insn_cost 139: 9
insn_cost 140: 36
insn_cost 141: 32
insn_cost 142: 0
insn_cost 143: 9
insn_cost 144: 40
insn_cost 145: 32
insn_cost 146: 0
insn_cost 147: 9
insn_cost 148: 40
insn_cost 149: 32
insn_cost 150: 0
insn_cost 151: 9
insn_cost 152: 40
insn_cost 153: 32
insn_cost 154: 0
insn_cost 155: 9
insn_cost 156: 40
insn_cost 157: 32
insn_cost 158: 0
insn_cost 159: 9
insn_cost 160: 40
insn_cost 161: 32
insn_cost 162: 0
insn_cost 163: 9
insn_cost 164: 40
insn_cost 165: 32
insn_cost 166: 0
insn_cost 167: 9
insn_cost 168: 36
insn_cost 169: 32
insn_cost 170: 0
insn_cost 171: 9
insn_cost 172: 40
insn_cost 173: 32
insn_cost 174: 0
insn_cost 175: 9
insn_cost 176: 40
insn_cost 177: 32
insn_cost 178: 0
insn_cost 179: 9
insn_cost 180: 40
insn_cost 181: 32
insn_cost 182: 0
insn_cost 183: 9
insn_cost 184: 40
insn_cost 185: 32
insn_cost 186: 0
insn_cost 187: 9
insn_cost 188: 40
insn_cost 189: 32
insn_cost 190: 0
insn_cost 191: 9
insn_cost 192: 40
insn_cost 193: 32
insn_cost 194: 0
insn_cost 195: 9
insn_cost 196: 36
insn_cost 197: 32
insn_cost 198: 0
insn_cost 199: 9
insn_cost 200: 40
insn_cost 201: 32
insn_cost 202: 0
insn_cost 203: 9
insn_cost 204: 40
insn_cost 205: 32
insn_cost 206: 0
insn_cost 207: 9
insn_cost 208: 40
insn_cost 209: 32
insn_cost 210: 0
insn_cost 211: 9
insn_cost 212: 40
insn_cost 213: 32
insn_cost 214: 0
insn_cost 215: 9
insn_cost 216: 40
insn_cost 217: 32
insn_cost 218: 0
insn_cost 219: 9
insn_cost 220: 40
insn_cost 221: 32
insn_cost 222: 0
insn_cost 223: 9
insn_cost 224: 36
insn_cost 225: 32
insn_cost 226: 0
insn_cost 227: 9
insn_cost 228: 40
insn_cost 229: 32
insn_cost 230: 0
insn_cost 231: 9
insn_cost 232: 40
insn_cost 233: 32
insn_cost 234: 0
insn_cost 235: 9
insn_cost 236: 40
insn_cost 237: 32
insn_cost 238: 0
insn_cost 239: 9
insn_cost 240: 40
insn_cost 241: 32
insn_cost 242: 0
insn_cost 243: 9
insn_cost 244: 40
insn_cost 245: 32
insn_cost 247: 0
insn_cost 248: 9
insn_cost 249: 40
insn_cost 250: 32
insn_cost 251: 4
insn_cost 253: 0
insn_cost 254: 4
insn_cost 256: 4
insn_cost 257: 0
insn_cost 259: 4
insn_cost 261: 0
insn_cost 262: 4
insn_cost 263: 4
insn_cost 264: 0
insn_cost 267: 0
insn_cost 269: 4
insn_cost 270: 0
insn_cost 273: 8
insn_cost 274: 4
insn_cost 275: 8
insn_cost 276: 8
insn_cost 277: 8
insn_cost 278: 8
insn_cost 279: 8
insn_cost 280: 8
insn_cost 281: 8
insn_cost 282: 8
insn_cost 283: 8
insn_cost 284: 8
insn_cost 285: 8
insn_cost 286: 8
insn_cost 38: 4

Trying 45 -> 46:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 1100 [ rows ])
                    (const_int 7 [0x7]))
                (const_int 7 [0x7])))
        (set (reg:SI 115 [ D.7347 ])
            (plus:SI (reg/v:SI 1100 [ rows ])
                (const_int 7 [0x7])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 1100 [ rows ])
                    (const_int 7 [0x7]))
                (const_int 7 [0x7])))
        (set (reg:SI 115 [ D.7347 ])
            (plus:SI (reg/v:SI 1100 [ rows ])
                (const_int 7 [0x7])))
    ])

Trying 46 -> 47:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 115 [ D.7347 ])
            (const_int 7 [0x7]))
        (label_ref:DI 295)
        (pc)))

Trying 45, 46 -> 47:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (plus:SI (reg/v:SI 1100 [ rows ])
                        (const_int 7 [0x7]))
                    (const_int 7 [0x7]))
                (label_ref:DI 295)
                (pc)))
        (set (reg:SI 115 [ D.7347 ])
            (plus:SI (reg/v:SI 1100 [ rows ])
                (const_int 7 [0x7])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (plus:SI (reg/v:SI 1100 [ rows ])
                        (const_int 7 [0x7]))
                    (const_int 7 [0x7]))
                (label_ref:DI 295)
                (pc)))
        (set (reg:SI 115 [ D.7347 ])
            (plus:SI (reg/v:SI 1100 [ rows ])
                (const_int 7 [0x7])))
    ])
Successfully matched this instruction:
(set (reg:SI 115 [ D.7347 ])
    (plus:SI (reg/v:SI 1100 [ rows ])
        (const_int 7 [0x7])))

Trying 287 -> 288:
Successfully matched this instruction:
(set (reg:DI 1207)
    (zero_extend:DI (plus:SI (reg/v:SI 1099 [ cols ])
            (const_int -1 [0xffffffffffffffff]))))
deferring deletion of insn with uid = 287.
modifying insn i3   288 {r1207:DI=zero_extend(r1099:SI-0x1);clobber flags:CC;}
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 288.

Trying 288 -> 289:
Failed to match this instruction:
(parallel [
        (set (reg:DI 1208)
            (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 1099 [ cols ])
                        (const_int -1 [0xffffffffffffffff])))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 1208)
    (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 1099 [ cols ])
                (const_int -1 [0xffffffffffffffff])))
        (const_int 1 [0x1])))

Trying 289 -> 290:
Failed to match this instruction:
(parallel [
        (set (reg:DI 1209 [ D.7956 ])
            (plus:DI (mult:DI (reg:DI 1207)
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 1209 [ D.7956 ])
    (plus:DI (mult:DI (reg:DI 1207)
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 289.
modifying insn i3   290 r1209:DI=r1207:DI*0x4+0x4
      REG_DEAD: r1207:DI
deferring rescan insn with uid = 290.

Trying 288 -> 290:
Failed to match this instruction:
(set (reg:DI 1209 [ D.7956 ])
    (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 1099 [ cols ])
                        (const_int -1 [0xffffffffffffffff])) 0)
                (const_int 4 [0x4]))
            (const_int 17179869180 [0x3fffffffc]))
        (const_int 4 [0x4])))

Trying 54 -> 55:
Failed to match this instruction:
(set (reg:SF 1102)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
        (mem:SF (reg/f:DI 1070 [ pretmp.355 ]) [3 *pretmp.355_1181+0 S4 A32])))

Trying 55 -> 57:
Failed to match this instruction:
(set (reg/v:SF 104 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1103 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1070 [ pretmp.355 ]) [3 *pretmp.355_1181+0 S4 A32]))
        (reg:SF 1210)))

Trying 54, 55 -> 57:
Failed to match this instruction:
(set (reg/v:SF 104 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 20 [0x14])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
            (mem:SF (reg/f:DI 1070 [ pretmp.355 ]) [3 *pretmp.355_1181+0 S4 A32]))
        (reg:SF 1210)))
Failed to match this instruction:
(set (reg:SF 1102)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
        (mem:SF (reg/f:DI 1070 [ pretmp.355 ]) [3 *pretmp.355_1181+0 S4 A32])))

Trying 59 -> 60:
Failed to match this instruction:
(set (reg:SF 1105)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                (const_int 4 [0x4])) [3 MEM[(float *)pretmp.355_1181 + 4B]+0 S4 A32])))

Trying 57 -> 61:
Failed to match this instruction:
(set (reg/v:SF 111 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1102)
            (reg:SF 1210))
        (reg:SF 1105)))

Trying 60 -> 61:
Failed to match this instruction:
(set (reg/v:SF 111 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1106 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.355_1181 + 4B]+0 S4 A32]))
        (reg/v:SF 104 [ tmp ])))

Trying 55, 57 -> 61:
Failed to match this instruction:
(set (reg/v:SF 111 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1103 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B] ])
                (mem:SF (reg/f:DI 1070 [ pretmp.355 ]) [3 *pretmp.355_1181+0 S4 A32]))
            (reg:SF 1210))
        (reg:SF 1105)))
Failed to match this instruction:
(set (reg/v:SF 104 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1103 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1070 [ pretmp.355 ]) [3 *pretmp.355_1181+0 S4 A32]))
        (reg:SF 1210)))

Trying 59, 60 -> 61:
Failed to match this instruction:
(set (reg/v:SF 111 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 24 [0x18])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.355_1181 + 4B]+0 S4 A32]))
        (reg/v:SF 104 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1105)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                (const_int 4 [0x4])) [3 MEM[(float *)pretmp.355_1181 + 4B]+0 S4 A32])))

Trying 60, 57 -> 61:
Failed to match this instruction:
(set (reg/v:SF 111 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1106 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.355_1181 + 4B]+0 S4 A32]))
        (plus:SF (reg:SF 1102)
            (reg:SF 1210))))
Successfully matched this instruction:
(set (reg:SF 1105)
    (plus:SF (reg:SF 1102)
        (reg:SF 1210)))
Failed to match this instruction:
(set (reg/v:SF 111 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1106 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.355_1181 + 4B]+0 S4 A32]))
        (reg:SF 1105)))

Trying 57 -> 61:
Failed to match this instruction:
(set (reg/v:SF 111 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1102)
            (const_double:SF 0.0 [0x0.0p+0]))
        (reg:SF 1105)))

Trying 63 -> 64:
Failed to match this instruction:
(set (reg:SF 1107)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                (const_int 8 [0x8])) [3 MEM[(float *)pretmp.355_1181 + 8B]+0 S4 A32])))

Trying 61 -> 65:
Failed to match this instruction:
(set (reg/v:SF 121 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1105)
            (reg/v:SF 104 [ tmp ]))
        (reg:SF 1107)))

Trying 64 -> 65:
Failed to match this instruction:
(set (reg/v:SF 121 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1108 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.355_1181 + 8B]+0 S4 A32]))
        (reg/v:SF 111 [ tmp ])))

Trying 57, 61 -> 65:
Failed to match this instruction:
(set (reg/v:SF 121 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1102)
                (reg:SF 1210))
            (reg:SF 1105))
        (reg:SF 1107)))
Successfully matched this instruction:
(set (reg/v:SF 111 [ tmp ])
    (plus:SF (reg:SF 1102)
        (reg:SF 1210)))
Failed to match this instruction:
(set (reg/v:SF 121 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 111 [ tmp ])
            (reg:SF 1105))
        (reg:SF 1107)))

Trying 60, 61 -> 65:
Failed to match this instruction:
(set (reg/v:SF 121 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1106 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B] ])
                (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                        (const_int 4 [0x4])) [3 MEM[(float *)pretmp.355_1181 + 4B]+0 S4 A32]))
            (reg/v:SF 104 [ tmp ]))
        (reg:SF 1107)))
Failed to match this instruction:
(set (reg/v:SF 111 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1106 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.355_1181 + 4B]+0 S4 A32]))
        (reg/v:SF 104 [ tmp ])))

Trying 63, 64 -> 65:
Failed to match this instruction:
(set (reg/v:SF 121 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 28 [0x1c])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.355_1181 + 8B]+0 S4 A32]))
        (reg/v:SF 111 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1107)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                (const_int 8 [0x8])) [3 MEM[(float *)pretmp.355_1181 + 8B]+0 S4 A32])))

Trying 64, 61 -> 65:
Failed to match this instruction:
(set (reg/v:SF 121 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1108 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.355_1181 + 8B]+0 S4 A32]))
        (plus:SF (reg:SF 1105)
            (reg/v:SF 104 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1107)
    (plus:SF (reg:SF 1105)
        (reg/v:SF 104 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 121 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1108 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.355_1181 + 8B]+0 S4 A32]))
        (reg:SF 1107)))

Trying 67 -> 68:
Failed to match this instruction:
(set (reg:SF 1109)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                (const_int 12 [0xc])) [3 MEM[(float *)pretmp.355_1181 + 12B]+0 S4 A32])))

Trying 65 -> 69:
Failed to match this instruction:
(set (reg/v:SF 132 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1107)
            (reg/v:SF 111 [ tmp ]))
        (reg:SF 1109)))

Trying 68 -> 69:
Failed to match this instruction:
(set (reg/v:SF 132 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1110 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.355_1181 + 12B]+0 S4 A32]))
        (reg/v:SF 121 [ tmp ])))

Trying 61, 65 -> 69:
Failed to match this instruction:
(set (reg/v:SF 132 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1105)
                (reg/v:SF 104 [ tmp ]))
            (reg:SF 1107))
        (reg:SF 1109)))
Successfully matched this instruction:
(set (reg/v:SF 121 [ tmp ])
    (plus:SF (reg:SF 1105)
        (reg/v:SF 104 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 132 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 121 [ tmp ])
            (reg:SF 1107))
        (reg:SF 1109)))

Trying 64, 65 -> 69:
Failed to match this instruction:
(set (reg/v:SF 132 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1108 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B] ])
                (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                        (const_int 8 [0x8])) [3 MEM[(float *)pretmp.355_1181 + 8B]+0 S4 A32]))
            (reg/v:SF 111 [ tmp ]))
        (reg:SF 1109)))
Failed to match this instruction:
(set (reg/v:SF 121 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1108 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.355_1181 + 8B]+0 S4 A32]))
        (reg/v:SF 111 [ tmp ])))

Trying 67, 68 -> 69:
Failed to match this instruction:
(set (reg/v:SF 132 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 32 [0x20])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.355_1181 + 12B]+0 S4 A32]))
        (reg/v:SF 121 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1109)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                (const_int 12 [0xc])) [3 MEM[(float *)pretmp.355_1181 + 12B]+0 S4 A32])))

Trying 68, 65 -> 69:
Failed to match this instruction:
(set (reg/v:SF 132 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1110 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.355_1181 + 12B]+0 S4 A32]))
        (plus:SF (reg:SF 1107)
            (reg/v:SF 111 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1109)
    (plus:SF (reg:SF 1107)
        (reg/v:SF 111 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 132 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1110 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.355_1181 + 12B]+0 S4 A32]))
        (reg:SF 1109)))

Trying 71 -> 72:
Failed to match this instruction:
(set (reg:SF 1111)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                (const_int 16 [0x10])) [3 MEM[(float *)pretmp.355_1181 + 16B]+0 S4 A32])))

Trying 69 -> 73:
Failed to match this instruction:
(set (reg/v:SF 143 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1109)
            (reg/v:SF 121 [ tmp ]))
        (reg:SF 1111)))

Trying 72 -> 73:
Failed to match this instruction:
(set (reg/v:SF 143 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1112 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.355_1181 + 16B]+0 S4 A32]))
        (reg/v:SF 132 [ tmp ])))

Trying 65, 69 -> 73:
Failed to match this instruction:
(set (reg/v:SF 143 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1107)
                (reg/v:SF 111 [ tmp ]))
            (reg:SF 1109))
        (reg:SF 1111)))
Successfully matched this instruction:
(set (reg/v:SF 132 [ tmp ])
    (plus:SF (reg:SF 1107)
        (reg/v:SF 111 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 143 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 132 [ tmp ])
            (reg:SF 1109))
        (reg:SF 1111)))

Trying 68, 69 -> 73:
Failed to match this instruction:
(set (reg/v:SF 143 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1110 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B] ])
                (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                        (const_int 12 [0xc])) [3 MEM[(float *)pretmp.355_1181 + 12B]+0 S4 A32]))
            (reg/v:SF 121 [ tmp ]))
        (reg:SF 1111)))
Failed to match this instruction:
(set (reg/v:SF 132 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1110 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.355_1181 + 12B]+0 S4 A32]))
        (reg/v:SF 121 [ tmp ])))

Trying 71, 72 -> 73:
Failed to match this instruction:
(set (reg/v:SF 143 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 36 [0x24])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.355_1181 + 16B]+0 S4 A32]))
        (reg/v:SF 132 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1111)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                (const_int 16 [0x10])) [3 MEM[(float *)pretmp.355_1181 + 16B]+0 S4 A32])))

Trying 72, 69 -> 73:
Failed to match this instruction:
(set (reg/v:SF 143 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1112 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.355_1181 + 16B]+0 S4 A32]))
        (plus:SF (reg:SF 1109)
            (reg/v:SF 121 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1111)
    (plus:SF (reg:SF 1109)
        (reg/v:SF 121 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 143 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1112 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.355_1181 + 16B]+0 S4 A32]))
        (reg:SF 1111)))

Trying 75 -> 76:
Failed to match this instruction:
(set (reg:SF 1113)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                (const_int 20 [0x14])) [3 MEM[(float *)pretmp.355_1181 + 20B]+0 S4 A32])))

Trying 73 -> 77:
Failed to match this instruction:
(set (reg/v:SF 155 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1111)
            (reg/v:SF 132 [ tmp ]))
        (reg:SF 1113)))

Trying 76 -> 77:
Failed to match this instruction:
(set (reg/v:SF 155 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1114 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.355_1181 + 20B]+0 S4 A32]))
        (reg/v:SF 143 [ tmp ])))

Trying 69, 73 -> 77:
Failed to match this instruction:
(set (reg/v:SF 155 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1109)
                (reg/v:SF 121 [ tmp ]))
            (reg:SF 1111))
        (reg:SF 1113)))
Successfully matched this instruction:
(set (reg/v:SF 143 [ tmp ])
    (plus:SF (reg:SF 1109)
        (reg/v:SF 121 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 155 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 143 [ tmp ])
            (reg:SF 1111))
        (reg:SF 1113)))

Trying 72, 73 -> 77:
Failed to match this instruction:
(set (reg/v:SF 155 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1112 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B] ])
                (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                        (const_int 16 [0x10])) [3 MEM[(float *)pretmp.355_1181 + 16B]+0 S4 A32]))
            (reg/v:SF 132 [ tmp ]))
        (reg:SF 1113)))
Failed to match this instruction:
(set (reg/v:SF 143 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1112 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.355_1181 + 16B]+0 S4 A32]))
        (reg/v:SF 132 [ tmp ])))

Trying 75, 76 -> 77:
Failed to match this instruction:
(set (reg/v:SF 155 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 40 [0x28])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.355_1181 + 20B]+0 S4 A32]))
        (reg/v:SF 143 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1113)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                (const_int 20 [0x14])) [3 MEM[(float *)pretmp.355_1181 + 20B]+0 S4 A32])))

Trying 76, 73 -> 77:
Failed to match this instruction:
(set (reg/v:SF 155 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1114 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.355_1181 + 20B]+0 S4 A32]))
        (plus:SF (reg:SF 1111)
            (reg/v:SF 132 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1113)
    (plus:SF (reg:SF 1111)
        (reg/v:SF 132 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 155 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1114 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.355_1181 + 20B]+0 S4 A32]))
        (reg:SF 1113)))

Trying 79 -> 80:
Failed to match this instruction:
(set (reg:SF 1115)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.355_1181 + 24B]+0 S4 A32])))

Trying 77 -> 81:
Failed to match this instruction:
(set (reg/v:SF 166 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1113)
            (reg/v:SF 143 [ tmp ]))
        (reg:SF 1115)))

Trying 80 -> 81:
Failed to match this instruction:
(set (reg/v:SF 166 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1116 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.355_1181 + 24B]+0 S4 A32]))
        (reg/v:SF 155 [ tmp ])))

Trying 73, 77 -> 81:
Failed to match this instruction:
(set (reg/v:SF 166 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1111)
                (reg/v:SF 132 [ tmp ]))
            (reg:SF 1113))
        (reg:SF 1115)))
Successfully matched this instruction:
(set (reg/v:SF 155 [ tmp ])
    (plus:SF (reg:SF 1111)
        (reg/v:SF 132 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 166 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 155 [ tmp ])
            (reg:SF 1113))
        (reg:SF 1115)))

Trying 76, 77 -> 81:
Failed to match this instruction:
(set (reg/v:SF 166 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1114 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B] ])
                (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                        (const_int 20 [0x14])) [3 MEM[(float *)pretmp.355_1181 + 20B]+0 S4 A32]))
            (reg/v:SF 143 [ tmp ]))
        (reg:SF 1115)))
Failed to match this instruction:
(set (reg/v:SF 155 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1114 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.355_1181 + 20B]+0 S4 A32]))
        (reg/v:SF 143 [ tmp ])))

Trying 79, 80 -> 81:
Failed to match this instruction:
(set (reg/v:SF 166 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 44 [0x2c])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.355_1181 + 24B]+0 S4 A32]))
        (reg/v:SF 155 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1115)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.355_1181 + 24B]+0 S4 A32])))

Trying 80, 77 -> 81:
Failed to match this instruction:
(set (reg/v:SF 166 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1116 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.355_1181 + 24B]+0 S4 A32]))
        (plus:SF (reg:SF 1113)
            (reg/v:SF 143 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1115)
    (plus:SF (reg:SF 1113)
        (reg/v:SF 143 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 166 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1116 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.355_1181 + 24B]+0 S4 A32]))
        (reg:SF 1115)))

Trying 83 -> 84:
Failed to match this instruction:
(set (reg:SF 1117)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
        (mem:SF (reg/f:DI 1072 [ pretmp.361 ]) [3 *pretmp.361_1198+0 S4 A32])))

Trying 81 -> 85:
Failed to match this instruction:
(set (reg/v:SF 174 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1115)
            (reg/v:SF 155 [ tmp ]))
        (reg:SF 1117)))

Trying 84 -> 85:
Failed to match this instruction:
(set (reg/v:SF 174 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1118 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1072 [ pretmp.361 ]) [3 *pretmp.361_1198+0 S4 A32]))
        (reg/v:SF 166 [ tmp ])))

Trying 77, 81 -> 85:
Failed to match this instruction:
(set (reg/v:SF 174 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1113)
                (reg/v:SF 143 [ tmp ]))
            (reg:SF 1115))
        (reg:SF 1117)))
Successfully matched this instruction:
(set (reg/v:SF 166 [ tmp ])
    (plus:SF (reg:SF 1113)
        (reg/v:SF 143 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 174 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 166 [ tmp ])
            (reg:SF 1115))
        (reg:SF 1117)))

Trying 80, 81 -> 85:
Failed to match this instruction:
(set (reg/v:SF 174 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1116 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B] ])
                (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                        (const_int 24 [0x18])) [3 MEM[(float *)pretmp.355_1181 + 24B]+0 S4 A32]))
            (reg/v:SF 155 [ tmp ]))
        (reg:SF 1117)))
Failed to match this instruction:
(set (reg/v:SF 166 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1116 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.355_1181 + 24B]+0 S4 A32]))
        (reg/v:SF 155 [ tmp ])))

Trying 83, 84 -> 85:
Failed to match this instruction:
(set (reg/v:SF 174 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 20 [0x14])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
            (mem:SF (reg/f:DI 1072 [ pretmp.361 ]) [3 *pretmp.361_1198+0 S4 A32]))
        (reg/v:SF 166 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1117)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
        (mem:SF (reg/f:DI 1072 [ pretmp.361 ]) [3 *pretmp.361_1198+0 S4 A32])))

Trying 84, 81 -> 85:
Failed to match this instruction:
(set (reg/v:SF 174 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1118 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1072 [ pretmp.361 ]) [3 *pretmp.361_1198+0 S4 A32]))
        (plus:SF (reg:SF 1115)
            (reg/v:SF 155 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1117)
    (plus:SF (reg:SF 1115)
        (reg/v:SF 155 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 174 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1118 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1072 [ pretmp.361 ]) [3 *pretmp.361_1198+0 S4 A32]))
        (reg:SF 1117)))

Trying 87 -> 88:
Failed to match this instruction:
(set (reg:SF 1119)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                (const_int 4 [0x4])) [3 MEM[(float *)pretmp.361_1198 + 4B]+0 S4 A32])))

Trying 85 -> 89:
Failed to match this instruction:
(set (reg/v:SF 187 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1117)
            (reg/v:SF 166 [ tmp ]))
        (reg:SF 1119)))

Trying 88 -> 89:
Failed to match this instruction:
(set (reg/v:SF 187 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1120 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.361_1198 + 4B]+0 S4 A32]))
        (reg/v:SF 174 [ tmp ])))

Trying 81, 85 -> 89:
Failed to match this instruction:
(set (reg/v:SF 187 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1115)
                (reg/v:SF 155 [ tmp ]))
            (reg:SF 1117))
        (reg:SF 1119)))
Successfully matched this instruction:
(set (reg/v:SF 174 [ tmp ])
    (plus:SF (reg:SF 1115)
        (reg/v:SF 155 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 187 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 174 [ tmp ])
            (reg:SF 1117))
        (reg:SF 1119)))

Trying 84, 85 -> 89:
Failed to match this instruction:
(set (reg/v:SF 187 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1118 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B] ])
                (mem:SF (reg/f:DI 1072 [ pretmp.361 ]) [3 *pretmp.361_1198+0 S4 A32]))
            (reg/v:SF 166 [ tmp ]))
        (reg:SF 1119)))
Failed to match this instruction:
(set (reg/v:SF 174 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1118 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1072 [ pretmp.361 ]) [3 *pretmp.361_1198+0 S4 A32]))
        (reg/v:SF 166 [ tmp ])))

Trying 87, 88 -> 89:
Failed to match this instruction:
(set (reg/v:SF 187 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 24 [0x18])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.361_1198 + 4B]+0 S4 A32]))
        (reg/v:SF 174 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1119)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                (const_int 4 [0x4])) [3 MEM[(float *)pretmp.361_1198 + 4B]+0 S4 A32])))

Trying 88, 85 -> 89:
Failed to match this instruction:
(set (reg/v:SF 187 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1120 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.361_1198 + 4B]+0 S4 A32]))
        (plus:SF (reg:SF 1117)
            (reg/v:SF 166 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1119)
    (plus:SF (reg:SF 1117)
        (reg/v:SF 166 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 187 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1120 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.361_1198 + 4B]+0 S4 A32]))
        (reg:SF 1119)))

Trying 91 -> 92:
Failed to match this instruction:
(set (reg:SF 1121)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                (const_int 8 [0x8])) [3 MEM[(float *)pretmp.361_1198 + 8B]+0 S4 A32])))

Trying 89 -> 93:
Failed to match this instruction:
(set (reg/v:SF 200 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1119)
            (reg/v:SF 174 [ tmp ]))
        (reg:SF 1121)))

Trying 92 -> 93:
Failed to match this instruction:
(set (reg/v:SF 200 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1122 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.361_1198 + 8B]+0 S4 A32]))
        (reg/v:SF 187 [ tmp ])))

Trying 85, 89 -> 93:
Failed to match this instruction:
(set (reg/v:SF 200 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1117)
                (reg/v:SF 166 [ tmp ]))
            (reg:SF 1119))
        (reg:SF 1121)))
Successfully matched this instruction:
(set (reg/v:SF 187 [ tmp ])
    (plus:SF (reg:SF 1117)
        (reg/v:SF 166 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 200 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 187 [ tmp ])
            (reg:SF 1119))
        (reg:SF 1121)))

Trying 88, 89 -> 93:
Failed to match this instruction:
(set (reg/v:SF 200 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1120 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B] ])
                (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                        (const_int 4 [0x4])) [3 MEM[(float *)pretmp.361_1198 + 4B]+0 S4 A32]))
            (reg/v:SF 174 [ tmp ]))
        (reg:SF 1121)))
Failed to match this instruction:
(set (reg/v:SF 187 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1120 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.361_1198 + 4B]+0 S4 A32]))
        (reg/v:SF 174 [ tmp ])))

Trying 91, 92 -> 93:
Failed to match this instruction:
(set (reg/v:SF 200 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 28 [0x1c])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.361_1198 + 8B]+0 S4 A32]))
        (reg/v:SF 187 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1121)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                (const_int 8 [0x8])) [3 MEM[(float *)pretmp.361_1198 + 8B]+0 S4 A32])))

Trying 92, 89 -> 93:
Failed to match this instruction:
(set (reg/v:SF 200 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1122 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.361_1198 + 8B]+0 S4 A32]))
        (plus:SF (reg:SF 1119)
            (reg/v:SF 174 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1121)
    (plus:SF (reg:SF 1119)
        (reg/v:SF 174 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 200 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1122 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.361_1198 + 8B]+0 S4 A32]))
        (reg:SF 1121)))

Trying 95 -> 96:
Failed to match this instruction:
(set (reg:SF 1123)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                (const_int 12 [0xc])) [3 MEM[(float *)pretmp.361_1198 + 12B]+0 S4 A32])))

Trying 93 -> 97:
Failed to match this instruction:
(set (reg/v:SF 212 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1121)
            (reg/v:SF 187 [ tmp ]))
        (reg:SF 1123)))

Trying 96 -> 97:
Failed to match this instruction:
(set (reg/v:SF 212 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1124 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.361_1198 + 12B]+0 S4 A32]))
        (reg/v:SF 200 [ tmp ])))

Trying 89, 93 -> 97:
Failed to match this instruction:
(set (reg/v:SF 212 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1119)
                (reg/v:SF 174 [ tmp ]))
            (reg:SF 1121))
        (reg:SF 1123)))
Successfully matched this instruction:
(set (reg/v:SF 200 [ tmp ])
    (plus:SF (reg:SF 1119)
        (reg/v:SF 174 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 212 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 200 [ tmp ])
            (reg:SF 1121))
        (reg:SF 1123)))

Trying 92, 93 -> 97:
Failed to match this instruction:
(set (reg/v:SF 212 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1122 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B] ])
                (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                        (const_int 8 [0x8])) [3 MEM[(float *)pretmp.361_1198 + 8B]+0 S4 A32]))
            (reg/v:SF 187 [ tmp ]))
        (reg:SF 1123)))
Failed to match this instruction:
(set (reg/v:SF 200 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1122 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.361_1198 + 8B]+0 S4 A32]))
        (reg/v:SF 187 [ tmp ])))

Trying 95, 96 -> 97:
Failed to match this instruction:
(set (reg/v:SF 212 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 32 [0x20])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.361_1198 + 12B]+0 S4 A32]))
        (reg/v:SF 200 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1123)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                (const_int 12 [0xc])) [3 MEM[(float *)pretmp.361_1198 + 12B]+0 S4 A32])))

Trying 96, 93 -> 97:
Failed to match this instruction:
(set (reg/v:SF 212 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1124 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.361_1198 + 12B]+0 S4 A32]))
        (plus:SF (reg:SF 1121)
            (reg/v:SF 187 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1123)
    (plus:SF (reg:SF 1121)
        (reg/v:SF 187 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 212 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1124 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.361_1198 + 12B]+0 S4 A32]))
        (reg:SF 1123)))

Trying 99 -> 100:
Failed to match this instruction:
(set (reg:SF 1125)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                (const_int 16 [0x10])) [3 MEM[(float *)pretmp.361_1198 + 16B]+0 S4 A32])))

Trying 97 -> 101:
Failed to match this instruction:
(set (reg/v:SF 225 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1123)
            (reg/v:SF 200 [ tmp ]))
        (reg:SF 1125)))

Trying 100 -> 101:
Failed to match this instruction:
(set (reg/v:SF 225 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1126 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.361_1198 + 16B]+0 S4 A32]))
        (reg/v:SF 212 [ tmp ])))

Trying 93, 97 -> 101:
Failed to match this instruction:
(set (reg/v:SF 225 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1121)
                (reg/v:SF 187 [ tmp ]))
            (reg:SF 1123))
        (reg:SF 1125)))
Successfully matched this instruction:
(set (reg/v:SF 212 [ tmp ])
    (plus:SF (reg:SF 1121)
        (reg/v:SF 187 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 225 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 212 [ tmp ])
            (reg:SF 1123))
        (reg:SF 1125)))

Trying 96, 97 -> 101:
Failed to match this instruction:
(set (reg/v:SF 225 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1124 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B] ])
                (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                        (const_int 12 [0xc])) [3 MEM[(float *)pretmp.361_1198 + 12B]+0 S4 A32]))
            (reg/v:SF 200 [ tmp ]))
        (reg:SF 1125)))
Failed to match this instruction:
(set (reg/v:SF 212 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1124 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.361_1198 + 12B]+0 S4 A32]))
        (reg/v:SF 200 [ tmp ])))

Trying 99, 100 -> 101:
Failed to match this instruction:
(set (reg/v:SF 225 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 36 [0x24])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.361_1198 + 16B]+0 S4 A32]))
        (reg/v:SF 212 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1125)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                (const_int 16 [0x10])) [3 MEM[(float *)pretmp.361_1198 + 16B]+0 S4 A32])))

Trying 100, 97 -> 101:
Failed to match this instruction:
(set (reg/v:SF 225 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1126 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.361_1198 + 16B]+0 S4 A32]))
        (plus:SF (reg:SF 1123)
            (reg/v:SF 200 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1125)
    (plus:SF (reg:SF 1123)
        (reg/v:SF 200 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 225 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1126 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.361_1198 + 16B]+0 S4 A32]))
        (reg:SF 1125)))

Trying 103 -> 104:
Failed to match this instruction:
(set (reg:SF 1127)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                (const_int 20 [0x14])) [3 MEM[(float *)pretmp.361_1198 + 20B]+0 S4 A32])))

Trying 101 -> 105:
Failed to match this instruction:
(set (reg/v:SF 238 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1125)
            (reg/v:SF 212 [ tmp ]))
        (reg:SF 1127)))

Trying 104 -> 105:
Failed to match this instruction:
(set (reg/v:SF 238 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1128 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.361_1198 + 20B]+0 S4 A32]))
        (reg/v:SF 225 [ tmp ])))

Trying 97, 101 -> 105:
Failed to match this instruction:
(set (reg/v:SF 238 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1123)
                (reg/v:SF 200 [ tmp ]))
            (reg:SF 1125))
        (reg:SF 1127)))
Successfully matched this instruction:
(set (reg/v:SF 225 [ tmp ])
    (plus:SF (reg:SF 1123)
        (reg/v:SF 200 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 238 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 225 [ tmp ])
            (reg:SF 1125))
        (reg:SF 1127)))

Trying 100, 101 -> 105:
Failed to match this instruction:
(set (reg/v:SF 238 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1126 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B] ])
                (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                        (const_int 16 [0x10])) [3 MEM[(float *)pretmp.361_1198 + 16B]+0 S4 A32]))
            (reg/v:SF 212 [ tmp ]))
        (reg:SF 1127)))
Failed to match this instruction:
(set (reg/v:SF 225 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1126 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.361_1198 + 16B]+0 S4 A32]))
        (reg/v:SF 212 [ tmp ])))

Trying 103, 104 -> 105:
Failed to match this instruction:
(set (reg/v:SF 238 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 40 [0x28])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.361_1198 + 20B]+0 S4 A32]))
        (reg/v:SF 225 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1127)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                (const_int 20 [0x14])) [3 MEM[(float *)pretmp.361_1198 + 20B]+0 S4 A32])))

Trying 104, 101 -> 105:
Failed to match this instruction:
(set (reg/v:SF 238 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1128 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.361_1198 + 20B]+0 S4 A32]))
        (plus:SF (reg:SF 1125)
            (reg/v:SF 212 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1127)
    (plus:SF (reg:SF 1125)
        (reg/v:SF 212 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 238 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1128 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.361_1198 + 20B]+0 S4 A32]))
        (reg:SF 1127)))

Trying 107 -> 108:
Failed to match this instruction:
(set (reg:SF 1129)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.361_1198 + 24B]+0 S4 A32])))

Trying 105 -> 109:
Failed to match this instruction:
(set (reg/v:SF 251 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1127)
            (reg/v:SF 225 [ tmp ]))
        (reg:SF 1129)))

Trying 108 -> 109:
Failed to match this instruction:
(set (reg/v:SF 251 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1130 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.361_1198 + 24B]+0 S4 A32]))
        (reg/v:SF 238 [ tmp ])))

Trying 101, 105 -> 109:
Failed to match this instruction:
(set (reg/v:SF 251 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1125)
                (reg/v:SF 212 [ tmp ]))
            (reg:SF 1127))
        (reg:SF 1129)))
Successfully matched this instruction:
(set (reg/v:SF 238 [ tmp ])
    (plus:SF (reg:SF 1125)
        (reg/v:SF 212 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 251 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 238 [ tmp ])
            (reg:SF 1127))
        (reg:SF 1129)))

Trying 104, 105 -> 109:
Failed to match this instruction:
(set (reg/v:SF 251 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1128 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B] ])
                (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                        (const_int 20 [0x14])) [3 MEM[(float *)pretmp.361_1198 + 20B]+0 S4 A32]))
            (reg/v:SF 225 [ tmp ]))
        (reg:SF 1129)))
Failed to match this instruction:
(set (reg/v:SF 238 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1128 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.361_1198 + 20B]+0 S4 A32]))
        (reg/v:SF 225 [ tmp ])))

Trying 107, 108 -> 109:
Failed to match this instruction:
(set (reg/v:SF 251 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 44 [0x2c])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.361_1198 + 24B]+0 S4 A32]))
        (reg/v:SF 238 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1129)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.361_1198 + 24B]+0 S4 A32])))

Trying 108, 105 -> 109:
Failed to match this instruction:
(set (reg/v:SF 251 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1130 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.361_1198 + 24B]+0 S4 A32]))
        (plus:SF (reg:SF 1127)
            (reg/v:SF 225 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1129)
    (plus:SF (reg:SF 1127)
        (reg/v:SF 225 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 251 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1130 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.361_1198 + 24B]+0 S4 A32]))
        (reg:SF 1129)))

Trying 111 -> 112:
Failed to match this instruction:
(set (reg:SF 1131)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
        (mem:SF (reg/f:DI 1074 [ pretmp.364 ]) [3 *pretmp.364_1204+0 S4 A32])))

Trying 109 -> 113:
Failed to match this instruction:
(set (reg/v:SF 259 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1129)
            (reg/v:SF 238 [ tmp ]))
        (reg:SF 1131)))

Trying 112 -> 113:
Failed to match this instruction:
(set (reg/v:SF 259 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1132 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1074 [ pretmp.364 ]) [3 *pretmp.364_1204+0 S4 A32]))
        (reg/v:SF 251 [ tmp ])))

Trying 105, 109 -> 113:
Failed to match this instruction:
(set (reg/v:SF 259 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1127)
                (reg/v:SF 225 [ tmp ]))
            (reg:SF 1129))
        (reg:SF 1131)))
Successfully matched this instruction:
(set (reg/v:SF 251 [ tmp ])
    (plus:SF (reg:SF 1127)
        (reg/v:SF 225 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 259 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 251 [ tmp ])
            (reg:SF 1129))
        (reg:SF 1131)))

Trying 108, 109 -> 113:
Failed to match this instruction:
(set (reg/v:SF 259 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1130 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B] ])
                (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                        (const_int 24 [0x18])) [3 MEM[(float *)pretmp.361_1198 + 24B]+0 S4 A32]))
            (reg/v:SF 238 [ tmp ]))
        (reg:SF 1131)))
Failed to match this instruction:
(set (reg/v:SF 251 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1130 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.361_1198 + 24B]+0 S4 A32]))
        (reg/v:SF 238 [ tmp ])))

Trying 111, 112 -> 113:
Failed to match this instruction:
(set (reg/v:SF 259 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 20 [0x14])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
            (mem:SF (reg/f:DI 1074 [ pretmp.364 ]) [3 *pretmp.364_1204+0 S4 A32]))
        (reg/v:SF 251 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1131)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
        (mem:SF (reg/f:DI 1074 [ pretmp.364 ]) [3 *pretmp.364_1204+0 S4 A32])))

Trying 112, 109 -> 113:
Failed to match this instruction:
(set (reg/v:SF 259 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1132 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1074 [ pretmp.364 ]) [3 *pretmp.364_1204+0 S4 A32]))
        (plus:SF (reg:SF 1129)
            (reg/v:SF 238 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1131)
    (plus:SF (reg:SF 1129)
        (reg/v:SF 238 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 259 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1132 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1074 [ pretmp.364 ]) [3 *pretmp.364_1204+0 S4 A32]))
        (reg:SF 1131)))

Trying 115 -> 116:
Failed to match this instruction:
(set (reg:SF 1133)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                (const_int 4 [0x4])) [3 MEM[(float *)pretmp.364_1204 + 4B]+0 S4 A32])))

Trying 113 -> 117:
Failed to match this instruction:
(set (reg/v:SF 272 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1131)
            (reg/v:SF 251 [ tmp ]))
        (reg:SF 1133)))

Trying 116 -> 117:
Failed to match this instruction:
(set (reg/v:SF 272 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1134 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.364_1204 + 4B]+0 S4 A32]))
        (reg/v:SF 259 [ tmp ])))

Trying 109, 113 -> 117:
Failed to match this instruction:
(set (reg/v:SF 272 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1129)
                (reg/v:SF 238 [ tmp ]))
            (reg:SF 1131))
        (reg:SF 1133)))
Successfully matched this instruction:
(set (reg/v:SF 259 [ tmp ])
    (plus:SF (reg:SF 1129)
        (reg/v:SF 238 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 272 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 259 [ tmp ])
            (reg:SF 1131))
        (reg:SF 1133)))

Trying 112, 113 -> 117:
Failed to match this instruction:
(set (reg/v:SF 272 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1132 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B] ])
                (mem:SF (reg/f:DI 1074 [ pretmp.364 ]) [3 *pretmp.364_1204+0 S4 A32]))
            (reg/v:SF 251 [ tmp ]))
        (reg:SF 1133)))
Failed to match this instruction:
(set (reg/v:SF 259 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1132 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1074 [ pretmp.364 ]) [3 *pretmp.364_1204+0 S4 A32]))
        (reg/v:SF 251 [ tmp ])))

Trying 115, 116 -> 117:
Failed to match this instruction:
(set (reg/v:SF 272 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 24 [0x18])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.364_1204 + 4B]+0 S4 A32]))
        (reg/v:SF 259 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1133)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                (const_int 4 [0x4])) [3 MEM[(float *)pretmp.364_1204 + 4B]+0 S4 A32])))

Trying 116, 113 -> 117:
Failed to match this instruction:
(set (reg/v:SF 272 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1134 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.364_1204 + 4B]+0 S4 A32]))
        (plus:SF (reg:SF 1131)
            (reg/v:SF 251 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1133)
    (plus:SF (reg:SF 1131)
        (reg/v:SF 251 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 272 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1134 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.364_1204 + 4B]+0 S4 A32]))
        (reg:SF 1133)))

Trying 119 -> 120:
Failed to match this instruction:
(set (reg:SF 1135)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                (const_int 8 [0x8])) [3 MEM[(float *)pretmp.364_1204 + 8B]+0 S4 A32])))

Trying 117 -> 121:
Failed to match this instruction:
(set (reg/v:SF 285 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1133)
            (reg/v:SF 259 [ tmp ]))
        (reg:SF 1135)))

Trying 120 -> 121:
Failed to match this instruction:
(set (reg/v:SF 285 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1136 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.364_1204 + 8B]+0 S4 A32]))
        (reg/v:SF 272 [ tmp ])))

Trying 113, 117 -> 121:
Failed to match this instruction:
(set (reg/v:SF 285 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1131)
                (reg/v:SF 251 [ tmp ]))
            (reg:SF 1133))
        (reg:SF 1135)))
Successfully matched this instruction:
(set (reg/v:SF 272 [ tmp ])
    (plus:SF (reg:SF 1131)
        (reg/v:SF 251 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 285 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 272 [ tmp ])
            (reg:SF 1133))
        (reg:SF 1135)))

Trying 116, 117 -> 121:
Failed to match this instruction:
(set (reg/v:SF 285 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1134 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B] ])
                (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                        (const_int 4 [0x4])) [3 MEM[(float *)pretmp.364_1204 + 4B]+0 S4 A32]))
            (reg/v:SF 259 [ tmp ]))
        (reg:SF 1135)))
Failed to match this instruction:
(set (reg/v:SF 272 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1134 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.364_1204 + 4B]+0 S4 A32]))
        (reg/v:SF 259 [ tmp ])))

Trying 119, 120 -> 121:
Failed to match this instruction:
(set (reg/v:SF 285 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 28 [0x1c])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.364_1204 + 8B]+0 S4 A32]))
        (reg/v:SF 272 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1135)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                (const_int 8 [0x8])) [3 MEM[(float *)pretmp.364_1204 + 8B]+0 S4 A32])))

Trying 120, 117 -> 121:
Failed to match this instruction:
(set (reg/v:SF 285 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1136 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.364_1204 + 8B]+0 S4 A32]))
        (plus:SF (reg:SF 1133)
            (reg/v:SF 259 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1135)
    (plus:SF (reg:SF 1133)
        (reg/v:SF 259 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 285 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1136 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.364_1204 + 8B]+0 S4 A32]))
        (reg:SF 1135)))

Trying 123 -> 124:
Failed to match this instruction:
(set (reg:SF 1137)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                (const_int 12 [0xc])) [3 MEM[(float *)pretmp.364_1204 + 12B]+0 S4 A32])))

Trying 121 -> 125:
Failed to match this instruction:
(set (reg/v:SF 297 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1135)
            (reg/v:SF 272 [ tmp ]))
        (reg:SF 1137)))

Trying 124 -> 125:
Failed to match this instruction:
(set (reg/v:SF 297 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1138 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.364_1204 + 12B]+0 S4 A32]))
        (reg/v:SF 285 [ tmp ])))

Trying 117, 121 -> 125:
Failed to match this instruction:
(set (reg/v:SF 297 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1133)
                (reg/v:SF 259 [ tmp ]))
            (reg:SF 1135))
        (reg:SF 1137)))
Successfully matched this instruction:
(set (reg/v:SF 285 [ tmp ])
    (plus:SF (reg:SF 1133)
        (reg/v:SF 259 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 297 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 285 [ tmp ])
            (reg:SF 1135))
        (reg:SF 1137)))

Trying 120, 121 -> 125:
Failed to match this instruction:
(set (reg/v:SF 297 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1136 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B] ])
                (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                        (const_int 8 [0x8])) [3 MEM[(float *)pretmp.364_1204 + 8B]+0 S4 A32]))
            (reg/v:SF 272 [ tmp ]))
        (reg:SF 1137)))
Failed to match this instruction:
(set (reg/v:SF 285 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1136 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.364_1204 + 8B]+0 S4 A32]))
        (reg/v:SF 272 [ tmp ])))

Trying 123, 124 -> 125:
Failed to match this instruction:
(set (reg/v:SF 297 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 32 [0x20])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.364_1204 + 12B]+0 S4 A32]))
        (reg/v:SF 285 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1137)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                (const_int 12 [0xc])) [3 MEM[(float *)pretmp.364_1204 + 12B]+0 S4 A32])))

Trying 124, 121 -> 125:
Failed to match this instruction:
(set (reg/v:SF 297 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1138 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.364_1204 + 12B]+0 S4 A32]))
        (plus:SF (reg:SF 1135)
            (reg/v:SF 272 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1137)
    (plus:SF (reg:SF 1135)
        (reg/v:SF 272 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 297 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1138 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.364_1204 + 12B]+0 S4 A32]))
        (reg:SF 1137)))

Trying 127 -> 128:
Failed to match this instruction:
(set (reg:SF 1139)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                (const_int 16 [0x10])) [3 MEM[(float *)pretmp.364_1204 + 16B]+0 S4 A32])))

Trying 125 -> 129:
Failed to match this instruction:
(set (reg/v:SF 310 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1137)
            (reg/v:SF 285 [ tmp ]))
        (reg:SF 1139)))

Trying 128 -> 129:
Failed to match this instruction:
(set (reg/v:SF 310 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1140 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.364_1204 + 16B]+0 S4 A32]))
        (reg/v:SF 297 [ tmp ])))

Trying 121, 125 -> 129:
Failed to match this instruction:
(set (reg/v:SF 310 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1135)
                (reg/v:SF 272 [ tmp ]))
            (reg:SF 1137))
        (reg:SF 1139)))
Successfully matched this instruction:
(set (reg/v:SF 297 [ tmp ])
    (plus:SF (reg:SF 1135)
        (reg/v:SF 272 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 310 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 297 [ tmp ])
            (reg:SF 1137))
        (reg:SF 1139)))

Trying 124, 125 -> 129:
Failed to match this instruction:
(set (reg/v:SF 310 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1138 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B] ])
                (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                        (const_int 12 [0xc])) [3 MEM[(float *)pretmp.364_1204 + 12B]+0 S4 A32]))
            (reg/v:SF 285 [ tmp ]))
        (reg:SF 1139)))
Failed to match this instruction:
(set (reg/v:SF 297 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1138 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.364_1204 + 12B]+0 S4 A32]))
        (reg/v:SF 285 [ tmp ])))

Trying 127, 128 -> 129:
Failed to match this instruction:
(set (reg/v:SF 310 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 36 [0x24])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.364_1204 + 16B]+0 S4 A32]))
        (reg/v:SF 297 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1139)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                (const_int 16 [0x10])) [3 MEM[(float *)pretmp.364_1204 + 16B]+0 S4 A32])))

Trying 128, 125 -> 129:
Failed to match this instruction:
(set (reg/v:SF 310 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1140 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.364_1204 + 16B]+0 S4 A32]))
        (plus:SF (reg:SF 1137)
            (reg/v:SF 285 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1139)
    (plus:SF (reg:SF 1137)
        (reg/v:SF 285 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 310 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1140 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.364_1204 + 16B]+0 S4 A32]))
        (reg:SF 1139)))

Trying 131 -> 132:
Failed to match this instruction:
(set (reg:SF 1141)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                (const_int 20 [0x14])) [3 MEM[(float *)pretmp.364_1204 + 20B]+0 S4 A32])))

Trying 129 -> 133:
Failed to match this instruction:
(set (reg/v:SF 323 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1139)
            (reg/v:SF 297 [ tmp ]))
        (reg:SF 1141)))

Trying 132 -> 133:
Failed to match this instruction:
(set (reg/v:SF 323 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1142 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.364_1204 + 20B]+0 S4 A32]))
        (reg/v:SF 310 [ tmp ])))

Trying 125, 129 -> 133:
Failed to match this instruction:
(set (reg/v:SF 323 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1137)
                (reg/v:SF 285 [ tmp ]))
            (reg:SF 1139))
        (reg:SF 1141)))
Successfully matched this instruction:
(set (reg/v:SF 310 [ tmp ])
    (plus:SF (reg:SF 1137)
        (reg/v:SF 285 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 323 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 310 [ tmp ])
            (reg:SF 1139))
        (reg:SF 1141)))

Trying 128, 129 -> 133:
Failed to match this instruction:
(set (reg/v:SF 323 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1140 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B] ])
                (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                        (const_int 16 [0x10])) [3 MEM[(float *)pretmp.364_1204 + 16B]+0 S4 A32]))
            (reg/v:SF 297 [ tmp ]))
        (reg:SF 1141)))
Failed to match this instruction:
(set (reg/v:SF 310 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1140 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.364_1204 + 16B]+0 S4 A32]))
        (reg/v:SF 297 [ tmp ])))

Trying 131, 132 -> 133:
Failed to match this instruction:
(set (reg/v:SF 323 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 40 [0x28])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.364_1204 + 20B]+0 S4 A32]))
        (reg/v:SF 310 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1141)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                (const_int 20 [0x14])) [3 MEM[(float *)pretmp.364_1204 + 20B]+0 S4 A32])))

Trying 132, 129 -> 133:
Failed to match this instruction:
(set (reg/v:SF 323 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1142 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.364_1204 + 20B]+0 S4 A32]))
        (plus:SF (reg:SF 1139)
            (reg/v:SF 297 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1141)
    (plus:SF (reg:SF 1139)
        (reg/v:SF 297 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 323 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1142 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.364_1204 + 20B]+0 S4 A32]))
        (reg:SF 1141)))

Trying 135 -> 136:
Failed to match this instruction:
(set (reg:SF 1143)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.364_1204 + 24B]+0 S4 A32])))

Trying 133 -> 137:
Failed to match this instruction:
(set (reg/v:SF 336 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1141)
            (reg/v:SF 310 [ tmp ]))
        (reg:SF 1143)))

Trying 136 -> 137:
Failed to match this instruction:
(set (reg/v:SF 336 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1144 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.364_1204 + 24B]+0 S4 A32]))
        (reg/v:SF 323 [ tmp ])))

Trying 129, 133 -> 137:
Failed to match this instruction:
(set (reg/v:SF 336 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1139)
                (reg/v:SF 297 [ tmp ]))
            (reg:SF 1141))
        (reg:SF 1143)))
Successfully matched this instruction:
(set (reg/v:SF 323 [ tmp ])
    (plus:SF (reg:SF 1139)
        (reg/v:SF 297 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 336 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 323 [ tmp ])
            (reg:SF 1141))
        (reg:SF 1143)))

Trying 132, 133 -> 137:
Failed to match this instruction:
(set (reg/v:SF 336 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1142 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B] ])
                (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                        (const_int 20 [0x14])) [3 MEM[(float *)pretmp.364_1204 + 20B]+0 S4 A32]))
            (reg/v:SF 310 [ tmp ]))
        (reg:SF 1143)))
Failed to match this instruction:
(set (reg/v:SF 323 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1142 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.364_1204 + 20B]+0 S4 A32]))
        (reg/v:SF 310 [ tmp ])))

Trying 135, 136 -> 137:
Failed to match this instruction:
(set (reg/v:SF 336 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 44 [0x2c])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.364_1204 + 24B]+0 S4 A32]))
        (reg/v:SF 323 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1143)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.364_1204 + 24B]+0 S4 A32])))

Trying 136, 133 -> 137:
Failed to match this instruction:
(set (reg/v:SF 336 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1144 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.364_1204 + 24B]+0 S4 A32]))
        (plus:SF (reg:SF 1141)
            (reg/v:SF 310 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1143)
    (plus:SF (reg:SF 1141)
        (reg/v:SF 310 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 336 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1144 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.364_1204 + 24B]+0 S4 A32]))
        (reg:SF 1143)))

Trying 139 -> 140:
Failed to match this instruction:
(set (reg:SF 1145)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
        (mem:SF (reg/f:DI 1076 [ pretmp.367 ]) [3 *pretmp.367_1209+0 S4 A32])))

Trying 137 -> 141:
Failed to match this instruction:
(set (reg/v:SF 344 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1143)
            (reg/v:SF 323 [ tmp ]))
        (reg:SF 1145)))

Trying 140 -> 141:
Failed to match this instruction:
(set (reg/v:SF 344 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1146 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1076 [ pretmp.367 ]) [3 *pretmp.367_1209+0 S4 A32]))
        (reg/v:SF 336 [ tmp ])))

Trying 133, 137 -> 141:
Failed to match this instruction:
(set (reg/v:SF 344 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1141)
                (reg/v:SF 310 [ tmp ]))
            (reg:SF 1143))
        (reg:SF 1145)))
Successfully matched this instruction:
(set (reg/v:SF 336 [ tmp ])
    (plus:SF (reg:SF 1141)
        (reg/v:SF 310 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 344 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 336 [ tmp ])
            (reg:SF 1143))
        (reg:SF 1145)))

Trying 136, 137 -> 141:
Failed to match this instruction:
(set (reg/v:SF 344 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1144 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B] ])
                (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                        (const_int 24 [0x18])) [3 MEM[(float *)pretmp.364_1204 + 24B]+0 S4 A32]))
            (reg/v:SF 323 [ tmp ]))
        (reg:SF 1145)))
Failed to match this instruction:
(set (reg/v:SF 336 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1144 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.364_1204 + 24B]+0 S4 A32]))
        (reg/v:SF 323 [ tmp ])))

Trying 139, 140 -> 141:
Failed to match this instruction:
(set (reg/v:SF 344 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 20 [0x14])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
            (mem:SF (reg/f:DI 1076 [ pretmp.367 ]) [3 *pretmp.367_1209+0 S4 A32]))
        (reg/v:SF 336 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1145)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
        (mem:SF (reg/f:DI 1076 [ pretmp.367 ]) [3 *pretmp.367_1209+0 S4 A32])))

Trying 140, 137 -> 141:
Failed to match this instruction:
(set (reg/v:SF 344 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1146 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1076 [ pretmp.367 ]) [3 *pretmp.367_1209+0 S4 A32]))
        (plus:SF (reg:SF 1143)
            (reg/v:SF 323 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1145)
    (plus:SF (reg:SF 1143)
        (reg/v:SF 323 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 344 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1146 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1076 [ pretmp.367 ]) [3 *pretmp.367_1209+0 S4 A32]))
        (reg:SF 1145)))

Trying 143 -> 144:
Failed to match this instruction:
(set (reg:SF 1147)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                (const_int 4 [0x4])) [3 MEM[(float *)pretmp.367_1209 + 4B]+0 S4 A32])))

Trying 141 -> 145:
Failed to match this instruction:
(set (reg/v:SF 356 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1145)
            (reg/v:SF 336 [ tmp ]))
        (reg:SF 1147)))

Trying 144 -> 145:
Failed to match this instruction:
(set (reg/v:SF 356 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1148 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.367_1209 + 4B]+0 S4 A32]))
        (reg/v:SF 344 [ tmp ])))

Trying 137, 141 -> 145:
Failed to match this instruction:
(set (reg/v:SF 356 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1143)
                (reg/v:SF 323 [ tmp ]))
            (reg:SF 1145))
        (reg:SF 1147)))
Successfully matched this instruction:
(set (reg/v:SF 344 [ tmp ])
    (plus:SF (reg:SF 1143)
        (reg/v:SF 323 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 356 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 344 [ tmp ])
            (reg:SF 1145))
        (reg:SF 1147)))

Trying 140, 141 -> 145:
Failed to match this instruction:
(set (reg/v:SF 356 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1146 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B] ])
                (mem:SF (reg/f:DI 1076 [ pretmp.367 ]) [3 *pretmp.367_1209+0 S4 A32]))
            (reg/v:SF 336 [ tmp ]))
        (reg:SF 1147)))
Failed to match this instruction:
(set (reg/v:SF 344 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1146 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1076 [ pretmp.367 ]) [3 *pretmp.367_1209+0 S4 A32]))
        (reg/v:SF 336 [ tmp ])))

Trying 143, 144 -> 145:
Failed to match this instruction:
(set (reg/v:SF 356 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 24 [0x18])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.367_1209 + 4B]+0 S4 A32]))
        (reg/v:SF 344 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1147)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                (const_int 4 [0x4])) [3 MEM[(float *)pretmp.367_1209 + 4B]+0 S4 A32])))

Trying 144, 141 -> 145:
Failed to match this instruction:
(set (reg/v:SF 356 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1148 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.367_1209 + 4B]+0 S4 A32]))
        (plus:SF (reg:SF 1145)
            (reg/v:SF 336 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1147)
    (plus:SF (reg:SF 1145)
        (reg/v:SF 336 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 356 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1148 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.367_1209 + 4B]+0 S4 A32]))
        (reg:SF 1147)))

Trying 147 -> 148:
Failed to match this instruction:
(set (reg:SF 1149)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                (const_int 8 [0x8])) [3 MEM[(float *)pretmp.367_1209 + 8B]+0 S4 A32])))

Trying 145 -> 149:
Failed to match this instruction:
(set (reg/v:SF 368 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1147)
            (reg/v:SF 344 [ tmp ]))
        (reg:SF 1149)))

Trying 148 -> 149:
Failed to match this instruction:
(set (reg/v:SF 368 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1150 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.367_1209 + 8B]+0 S4 A32]))
        (reg/v:SF 356 [ tmp ])))

Trying 141, 145 -> 149:
Failed to match this instruction:
(set (reg/v:SF 368 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1145)
                (reg/v:SF 336 [ tmp ]))
            (reg:SF 1147))
        (reg:SF 1149)))
Successfully matched this instruction:
(set (reg/v:SF 356 [ tmp ])
    (plus:SF (reg:SF 1145)
        (reg/v:SF 336 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 368 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 356 [ tmp ])
            (reg:SF 1147))
        (reg:SF 1149)))

Trying 144, 145 -> 149:
Failed to match this instruction:
(set (reg/v:SF 368 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1148 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B] ])
                (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                        (const_int 4 [0x4])) [3 MEM[(float *)pretmp.367_1209 + 4B]+0 S4 A32]))
            (reg/v:SF 344 [ tmp ]))
        (reg:SF 1149)))
Failed to match this instruction:
(set (reg/v:SF 356 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1148 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.367_1209 + 4B]+0 S4 A32]))
        (reg/v:SF 344 [ tmp ])))

Trying 147, 148 -> 149:
Failed to match this instruction:
(set (reg/v:SF 368 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 28 [0x1c])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.367_1209 + 8B]+0 S4 A32]))
        (reg/v:SF 356 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1149)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                (const_int 8 [0x8])) [3 MEM[(float *)pretmp.367_1209 + 8B]+0 S4 A32])))

Trying 148, 145 -> 149:
Failed to match this instruction:
(set (reg/v:SF 368 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1150 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.367_1209 + 8B]+0 S4 A32]))
        (plus:SF (reg:SF 1147)
            (reg/v:SF 344 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1149)
    (plus:SF (reg:SF 1147)
        (reg/v:SF 344 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 368 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1150 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.367_1209 + 8B]+0 S4 A32]))
        (reg:SF 1149)))

Trying 151 -> 152:
Failed to match this instruction:
(set (reg:SF 1151)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                (const_int 12 [0xc])) [3 MEM[(float *)pretmp.367_1209 + 12B]+0 S4 A32])))

Trying 149 -> 153:
Failed to match this instruction:
(set (reg/v:SF 379 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1149)
            (reg/v:SF 356 [ tmp ]))
        (reg:SF 1151)))

Trying 152 -> 153:
Failed to match this instruction:
(set (reg/v:SF 379 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1152 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.367_1209 + 12B]+0 S4 A32]))
        (reg/v:SF 368 [ tmp ])))

Trying 145, 149 -> 153:
Failed to match this instruction:
(set (reg/v:SF 379 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1147)
                (reg/v:SF 344 [ tmp ]))
            (reg:SF 1149))
        (reg:SF 1151)))
Successfully matched this instruction:
(set (reg/v:SF 368 [ tmp ])
    (plus:SF (reg:SF 1147)
        (reg/v:SF 344 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 379 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 368 [ tmp ])
            (reg:SF 1149))
        (reg:SF 1151)))

Trying 148, 149 -> 153:
Failed to match this instruction:
(set (reg/v:SF 379 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1150 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B] ])
                (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                        (const_int 8 [0x8])) [3 MEM[(float *)pretmp.367_1209 + 8B]+0 S4 A32]))
            (reg/v:SF 356 [ tmp ]))
        (reg:SF 1151)))
Failed to match this instruction:
(set (reg/v:SF 368 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1150 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.367_1209 + 8B]+0 S4 A32]))
        (reg/v:SF 356 [ tmp ])))

Trying 151, 152 -> 153:
Failed to match this instruction:
(set (reg/v:SF 379 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 32 [0x20])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.367_1209 + 12B]+0 S4 A32]))
        (reg/v:SF 368 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1151)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                (const_int 12 [0xc])) [3 MEM[(float *)pretmp.367_1209 + 12B]+0 S4 A32])))

Trying 152, 149 -> 153:
Failed to match this instruction:
(set (reg/v:SF 379 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1152 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.367_1209 + 12B]+0 S4 A32]))
        (plus:SF (reg:SF 1149)
            (reg/v:SF 356 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1151)
    (plus:SF (reg:SF 1149)
        (reg/v:SF 356 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 379 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1152 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.367_1209 + 12B]+0 S4 A32]))
        (reg:SF 1151)))

Trying 155 -> 156:
Failed to match this instruction:
(set (reg:SF 1153)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                (const_int 16 [0x10])) [3 MEM[(float *)pretmp.367_1209 + 16B]+0 S4 A32])))

Trying 153 -> 157:
Failed to match this instruction:
(set (reg/v:SF 391 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1151)
            (reg/v:SF 368 [ tmp ]))
        (reg:SF 1153)))

Trying 156 -> 157:
Failed to match this instruction:
(set (reg/v:SF 391 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1154 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.367_1209 + 16B]+0 S4 A32]))
        (reg/v:SF 379 [ tmp ])))

Trying 149, 153 -> 157:
Failed to match this instruction:
(set (reg/v:SF 391 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1149)
                (reg/v:SF 356 [ tmp ]))
            (reg:SF 1151))
        (reg:SF 1153)))
Successfully matched this instruction:
(set (reg/v:SF 379 [ tmp ])
    (plus:SF (reg:SF 1149)
        (reg/v:SF 356 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 391 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 379 [ tmp ])
            (reg:SF 1151))
        (reg:SF 1153)))

Trying 152, 153 -> 157:
Failed to match this instruction:
(set (reg/v:SF 391 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1152 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B] ])
                (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                        (const_int 12 [0xc])) [3 MEM[(float *)pretmp.367_1209 + 12B]+0 S4 A32]))
            (reg/v:SF 368 [ tmp ]))
        (reg:SF 1153)))
Failed to match this instruction:
(set (reg/v:SF 379 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1152 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.367_1209 + 12B]+0 S4 A32]))
        (reg/v:SF 368 [ tmp ])))

Trying 155, 156 -> 157:
Failed to match this instruction:
(set (reg/v:SF 391 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 36 [0x24])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.367_1209 + 16B]+0 S4 A32]))
        (reg/v:SF 379 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1153)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                (const_int 16 [0x10])) [3 MEM[(float *)pretmp.367_1209 + 16B]+0 S4 A32])))

Trying 156, 153 -> 157:
Failed to match this instruction:
(set (reg/v:SF 391 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1154 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.367_1209 + 16B]+0 S4 A32]))
        (plus:SF (reg:SF 1151)
            (reg/v:SF 368 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1153)
    (plus:SF (reg:SF 1151)
        (reg/v:SF 368 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 391 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1154 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.367_1209 + 16B]+0 S4 A32]))
        (reg:SF 1153)))

Trying 159 -> 160:
Failed to match this instruction:
(set (reg:SF 1155)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                (const_int 20 [0x14])) [3 MEM[(float *)pretmp.367_1209 + 20B]+0 S4 A32])))

Trying 157 -> 161:
Failed to match this instruction:
(set (reg/v:SF 403 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1153)
            (reg/v:SF 379 [ tmp ]))
        (reg:SF 1155)))

Trying 160 -> 161:
Failed to match this instruction:
(set (reg/v:SF 403 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1156 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.367_1209 + 20B]+0 S4 A32]))
        (reg/v:SF 391 [ tmp ])))

Trying 153, 157 -> 161:
Failed to match this instruction:
(set (reg/v:SF 403 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1151)
                (reg/v:SF 368 [ tmp ]))
            (reg:SF 1153))
        (reg:SF 1155)))
Successfully matched this instruction:
(set (reg/v:SF 391 [ tmp ])
    (plus:SF (reg:SF 1151)
        (reg/v:SF 368 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 403 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 391 [ tmp ])
            (reg:SF 1153))
        (reg:SF 1155)))

Trying 156, 157 -> 161:
Failed to match this instruction:
(set (reg/v:SF 403 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1154 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B] ])
                (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                        (const_int 16 [0x10])) [3 MEM[(float *)pretmp.367_1209 + 16B]+0 S4 A32]))
            (reg/v:SF 379 [ tmp ]))
        (reg:SF 1155)))
Failed to match this instruction:
(set (reg/v:SF 391 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1154 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.367_1209 + 16B]+0 S4 A32]))
        (reg/v:SF 379 [ tmp ])))

Trying 159, 160 -> 161:
Failed to match this instruction:
(set (reg/v:SF 403 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 40 [0x28])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.367_1209 + 20B]+0 S4 A32]))
        (reg/v:SF 391 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1155)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                (const_int 20 [0x14])) [3 MEM[(float *)pretmp.367_1209 + 20B]+0 S4 A32])))

Trying 160, 157 -> 161:
Failed to match this instruction:
(set (reg/v:SF 403 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1156 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.367_1209 + 20B]+0 S4 A32]))
        (plus:SF (reg:SF 1153)
            (reg/v:SF 379 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1155)
    (plus:SF (reg:SF 1153)
        (reg/v:SF 379 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 403 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1156 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.367_1209 + 20B]+0 S4 A32]))
        (reg:SF 1155)))

Trying 163 -> 164:
Failed to match this instruction:
(set (reg:SF 1157)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.367_1209 + 24B]+0 S4 A32])))

Trying 161 -> 165:
Failed to match this instruction:
(set (reg/v:SF 415 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1155)
            (reg/v:SF 391 [ tmp ]))
        (reg:SF 1157)))

Trying 164 -> 165:
Failed to match this instruction:
(set (reg/v:SF 415 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1158 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.367_1209 + 24B]+0 S4 A32]))
        (reg/v:SF 403 [ tmp ])))

Trying 157, 161 -> 165:
Failed to match this instruction:
(set (reg/v:SF 415 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1153)
                (reg/v:SF 379 [ tmp ]))
            (reg:SF 1155))
        (reg:SF 1157)))
Successfully matched this instruction:
(set (reg/v:SF 403 [ tmp ])
    (plus:SF (reg:SF 1153)
        (reg/v:SF 379 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 415 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 403 [ tmp ])
            (reg:SF 1155))
        (reg:SF 1157)))

Trying 160, 161 -> 165:
Failed to match this instruction:
(set (reg/v:SF 415 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1156 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B] ])
                (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                        (const_int 20 [0x14])) [3 MEM[(float *)pretmp.367_1209 + 20B]+0 S4 A32]))
            (reg/v:SF 391 [ tmp ]))
        (reg:SF 1157)))
Failed to match this instruction:
(set (reg/v:SF 403 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1156 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.367_1209 + 20B]+0 S4 A32]))
        (reg/v:SF 391 [ tmp ])))

Trying 163, 164 -> 165:
Failed to match this instruction:
(set (reg/v:SF 415 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 44 [0x2c])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.367_1209 + 24B]+0 S4 A32]))
        (reg/v:SF 403 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1157)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.367_1209 + 24B]+0 S4 A32])))

Trying 164, 161 -> 165:
Failed to match this instruction:
(set (reg/v:SF 415 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1158 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.367_1209 + 24B]+0 S4 A32]))
        (plus:SF (reg:SF 1155)
            (reg/v:SF 391 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1157)
    (plus:SF (reg:SF 1155)
        (reg/v:SF 391 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 415 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1158 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.367_1209 + 24B]+0 S4 A32]))
        (reg:SF 1157)))

Trying 167 -> 168:
Failed to match this instruction:
(set (reg:SF 1159)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
        (mem:SF (reg/f:DI 1078 [ pretmp.370 ]) [3 *pretmp.370_1215+0 S4 A32])))

Trying 165 -> 169:
Failed to match this instruction:
(set (reg/v:SF 423 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1157)
            (reg/v:SF 403 [ tmp ]))
        (reg:SF 1159)))

Trying 168 -> 169:
Failed to match this instruction:
(set (reg/v:SF 423 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1160 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1078 [ pretmp.370 ]) [3 *pretmp.370_1215+0 S4 A32]))
        (reg/v:SF 415 [ tmp ])))

Trying 161, 165 -> 169:
Failed to match this instruction:
(set (reg/v:SF 423 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1155)
                (reg/v:SF 391 [ tmp ]))
            (reg:SF 1157))
        (reg:SF 1159)))
Successfully matched this instruction:
(set (reg/v:SF 415 [ tmp ])
    (plus:SF (reg:SF 1155)
        (reg/v:SF 391 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 423 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 415 [ tmp ])
            (reg:SF 1157))
        (reg:SF 1159)))

Trying 164, 165 -> 169:
Failed to match this instruction:
(set (reg/v:SF 423 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1158 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B] ])
                (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                        (const_int 24 [0x18])) [3 MEM[(float *)pretmp.367_1209 + 24B]+0 S4 A32]))
            (reg/v:SF 403 [ tmp ]))
        (reg:SF 1159)))
Failed to match this instruction:
(set (reg/v:SF 415 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1158 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.367_1209 + 24B]+0 S4 A32]))
        (reg/v:SF 403 [ tmp ])))

Trying 167, 168 -> 169:
Failed to match this instruction:
(set (reg/v:SF 423 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 20 [0x14])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
            (mem:SF (reg/f:DI 1078 [ pretmp.370 ]) [3 *pretmp.370_1215+0 S4 A32]))
        (reg/v:SF 415 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1159)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
        (mem:SF (reg/f:DI 1078 [ pretmp.370 ]) [3 *pretmp.370_1215+0 S4 A32])))

Trying 168, 165 -> 169:
Failed to match this instruction:
(set (reg/v:SF 423 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1160 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1078 [ pretmp.370 ]) [3 *pretmp.370_1215+0 S4 A32]))
        (plus:SF (reg:SF 1157)
            (reg/v:SF 403 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1159)
    (plus:SF (reg:SF 1157)
        (reg/v:SF 403 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 423 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1160 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1078 [ pretmp.370 ]) [3 *pretmp.370_1215+0 S4 A32]))
        (reg:SF 1159)))

Trying 171 -> 172:
Failed to match this instruction:
(set (reg:SF 1161)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                (const_int 4 [0x4])) [3 MEM[(float *)pretmp.370_1215 + 4B]+0 S4 A32])))

Trying 169 -> 173:
Failed to match this instruction:
(set (reg/v:SF 436 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1159)
            (reg/v:SF 415 [ tmp ]))
        (reg:SF 1161)))

Trying 172 -> 173:
Failed to match this instruction:
(set (reg/v:SF 436 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1162 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.370_1215 + 4B]+0 S4 A32]))
        (reg/v:SF 423 [ tmp ])))

Trying 165, 169 -> 173:
Failed to match this instruction:
(set (reg/v:SF 436 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1157)
                (reg/v:SF 403 [ tmp ]))
            (reg:SF 1159))
        (reg:SF 1161)))
Successfully matched this instruction:
(set (reg/v:SF 423 [ tmp ])
    (plus:SF (reg:SF 1157)
        (reg/v:SF 403 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 436 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 423 [ tmp ])
            (reg:SF 1159))
        (reg:SF 1161)))

Trying 168, 169 -> 173:
Failed to match this instruction:
(set (reg/v:SF 436 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1160 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B] ])
                (mem:SF (reg/f:DI 1078 [ pretmp.370 ]) [3 *pretmp.370_1215+0 S4 A32]))
            (reg/v:SF 415 [ tmp ]))
        (reg:SF 1161)))
Failed to match this instruction:
(set (reg/v:SF 423 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1160 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1078 [ pretmp.370 ]) [3 *pretmp.370_1215+0 S4 A32]))
        (reg/v:SF 415 [ tmp ])))

Trying 171, 172 -> 173:
Failed to match this instruction:
(set (reg/v:SF 436 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 24 [0x18])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.370_1215 + 4B]+0 S4 A32]))
        (reg/v:SF 423 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1161)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                (const_int 4 [0x4])) [3 MEM[(float *)pretmp.370_1215 + 4B]+0 S4 A32])))

Trying 172, 169 -> 173:
Failed to match this instruction:
(set (reg/v:SF 436 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1162 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.370_1215 + 4B]+0 S4 A32]))
        (plus:SF (reg:SF 1159)
            (reg/v:SF 415 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1161)
    (plus:SF (reg:SF 1159)
        (reg/v:SF 415 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 436 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1162 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.370_1215 + 4B]+0 S4 A32]))
        (reg:SF 1161)))

Trying 175 -> 176:
Failed to match this instruction:
(set (reg:SF 1163)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                (const_int 8 [0x8])) [3 MEM[(float *)pretmp.370_1215 + 8B]+0 S4 A32])))

Trying 173 -> 177:
Failed to match this instruction:
(set (reg/v:SF 449 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1161)
            (reg/v:SF 423 [ tmp ]))
        (reg:SF 1163)))

Trying 176 -> 177:
Failed to match this instruction:
(set (reg/v:SF 449 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1164 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.370_1215 + 8B]+0 S4 A32]))
        (reg/v:SF 436 [ tmp ])))

Trying 169, 173 -> 177:
Failed to match this instruction:
(set (reg/v:SF 449 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1159)
                (reg/v:SF 415 [ tmp ]))
            (reg:SF 1161))
        (reg:SF 1163)))
Successfully matched this instruction:
(set (reg/v:SF 436 [ tmp ])
    (plus:SF (reg:SF 1159)
        (reg/v:SF 415 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 449 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 436 [ tmp ])
            (reg:SF 1161))
        (reg:SF 1163)))

Trying 172, 173 -> 177:
Failed to match this instruction:
(set (reg/v:SF 449 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1162 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B] ])
                (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                        (const_int 4 [0x4])) [3 MEM[(float *)pretmp.370_1215 + 4B]+0 S4 A32]))
            (reg/v:SF 423 [ tmp ]))
        (reg:SF 1163)))
Failed to match this instruction:
(set (reg/v:SF 436 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1162 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.370_1215 + 4B]+0 S4 A32]))
        (reg/v:SF 423 [ tmp ])))

Trying 175, 176 -> 177:
Failed to match this instruction:
(set (reg/v:SF 449 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 28 [0x1c])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.370_1215 + 8B]+0 S4 A32]))
        (reg/v:SF 436 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1163)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                (const_int 8 [0x8])) [3 MEM[(float *)pretmp.370_1215 + 8B]+0 S4 A32])))

Trying 176, 173 -> 177:
Failed to match this instruction:
(set (reg/v:SF 449 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1164 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.370_1215 + 8B]+0 S4 A32]))
        (plus:SF (reg:SF 1161)
            (reg/v:SF 423 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1163)
    (plus:SF (reg:SF 1161)
        (reg/v:SF 423 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 449 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1164 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.370_1215 + 8B]+0 S4 A32]))
        (reg:SF 1163)))

Trying 179 -> 180:
Failed to match this instruction:
(set (reg:SF 1165)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                (const_int 12 [0xc])) [3 MEM[(float *)pretmp.370_1215 + 12B]+0 S4 A32])))

Trying 177 -> 181:
Failed to match this instruction:
(set (reg/v:SF 461 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1163)
            (reg/v:SF 436 [ tmp ]))
        (reg:SF 1165)))

Trying 180 -> 181:
Failed to match this instruction:
(set (reg/v:SF 461 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1166 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.370_1215 + 12B]+0 S4 A32]))
        (reg/v:SF 449 [ tmp ])))

Trying 173, 177 -> 181:
Failed to match this instruction:
(set (reg/v:SF 461 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1161)
                (reg/v:SF 423 [ tmp ]))
            (reg:SF 1163))
        (reg:SF 1165)))
Successfully matched this instruction:
(set (reg/v:SF 449 [ tmp ])
    (plus:SF (reg:SF 1161)
        (reg/v:SF 423 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 461 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 449 [ tmp ])
            (reg:SF 1163))
        (reg:SF 1165)))

Trying 176, 177 -> 181:
Failed to match this instruction:
(set (reg/v:SF 461 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1164 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B] ])
                (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                        (const_int 8 [0x8])) [3 MEM[(float *)pretmp.370_1215 + 8B]+0 S4 A32]))
            (reg/v:SF 436 [ tmp ]))
        (reg:SF 1165)))
Failed to match this instruction:
(set (reg/v:SF 449 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1164 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.370_1215 + 8B]+0 S4 A32]))
        (reg/v:SF 436 [ tmp ])))

Trying 179, 180 -> 181:
Failed to match this instruction:
(set (reg/v:SF 461 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 32 [0x20])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.370_1215 + 12B]+0 S4 A32]))
        (reg/v:SF 449 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1165)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                (const_int 12 [0xc])) [3 MEM[(float *)pretmp.370_1215 + 12B]+0 S4 A32])))

Trying 180, 177 -> 181:
Failed to match this instruction:
(set (reg/v:SF 461 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1166 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.370_1215 + 12B]+0 S4 A32]))
        (plus:SF (reg:SF 1163)
            (reg/v:SF 436 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1165)
    (plus:SF (reg:SF 1163)
        (reg/v:SF 436 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 461 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1166 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.370_1215 + 12B]+0 S4 A32]))
        (reg:SF 1165)))

Trying 183 -> 184:
Failed to match this instruction:
(set (reg:SF 1167)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                (const_int 16 [0x10])) [3 MEM[(float *)pretmp.370_1215 + 16B]+0 S4 A32])))

Trying 181 -> 185:
Failed to match this instruction:
(set (reg/v:SF 474 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1165)
            (reg/v:SF 449 [ tmp ]))
        (reg:SF 1167)))

Trying 184 -> 185:
Failed to match this instruction:
(set (reg/v:SF 474 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1168 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.370_1215 + 16B]+0 S4 A32]))
        (reg/v:SF 461 [ tmp ])))

Trying 177, 181 -> 185:
Failed to match this instruction:
(set (reg/v:SF 474 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1163)
                (reg/v:SF 436 [ tmp ]))
            (reg:SF 1165))
        (reg:SF 1167)))
Successfully matched this instruction:
(set (reg/v:SF 461 [ tmp ])
    (plus:SF (reg:SF 1163)
        (reg/v:SF 436 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 474 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 461 [ tmp ])
            (reg:SF 1165))
        (reg:SF 1167)))

Trying 180, 181 -> 185:
Failed to match this instruction:
(set (reg/v:SF 474 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1166 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B] ])
                (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                        (const_int 12 [0xc])) [3 MEM[(float *)pretmp.370_1215 + 12B]+0 S4 A32]))
            (reg/v:SF 449 [ tmp ]))
        (reg:SF 1167)))
Failed to match this instruction:
(set (reg/v:SF 461 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1166 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.370_1215 + 12B]+0 S4 A32]))
        (reg/v:SF 449 [ tmp ])))

Trying 183, 184 -> 185:
Failed to match this instruction:
(set (reg/v:SF 474 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 36 [0x24])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.370_1215 + 16B]+0 S4 A32]))
        (reg/v:SF 461 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1167)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                (const_int 16 [0x10])) [3 MEM[(float *)pretmp.370_1215 + 16B]+0 S4 A32])))

Trying 184, 181 -> 185:
Failed to match this instruction:
(set (reg/v:SF 474 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1168 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.370_1215 + 16B]+0 S4 A32]))
        (plus:SF (reg:SF 1165)
            (reg/v:SF 449 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1167)
    (plus:SF (reg:SF 1165)
        (reg/v:SF 449 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 474 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1168 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.370_1215 + 16B]+0 S4 A32]))
        (reg:SF 1167)))

Trying 187 -> 188:
Failed to match this instruction:
(set (reg:SF 1169)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                (const_int 20 [0x14])) [3 MEM[(float *)pretmp.370_1215 + 20B]+0 S4 A32])))

Trying 185 -> 189:
Failed to match this instruction:
(set (reg/v:SF 487 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1167)
            (reg/v:SF 461 [ tmp ]))
        (reg:SF 1169)))

Trying 188 -> 189:
Failed to match this instruction:
(set (reg/v:SF 487 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1170 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.370_1215 + 20B]+0 S4 A32]))
        (reg/v:SF 474 [ tmp ])))

Trying 181, 185 -> 189:
Failed to match this instruction:
(set (reg/v:SF 487 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1165)
                (reg/v:SF 449 [ tmp ]))
            (reg:SF 1167))
        (reg:SF 1169)))
Successfully matched this instruction:
(set (reg/v:SF 474 [ tmp ])
    (plus:SF (reg:SF 1165)
        (reg/v:SF 449 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 487 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 474 [ tmp ])
            (reg:SF 1167))
        (reg:SF 1169)))

Trying 184, 185 -> 189:
Failed to match this instruction:
(set (reg/v:SF 487 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1168 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B] ])
                (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                        (const_int 16 [0x10])) [3 MEM[(float *)pretmp.370_1215 + 16B]+0 S4 A32]))
            (reg/v:SF 461 [ tmp ]))
        (reg:SF 1169)))
Failed to match this instruction:
(set (reg/v:SF 474 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1168 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.370_1215 + 16B]+0 S4 A32]))
        (reg/v:SF 461 [ tmp ])))

Trying 187, 188 -> 189:
Failed to match this instruction:
(set (reg/v:SF 487 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 40 [0x28])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.370_1215 + 20B]+0 S4 A32]))
        (reg/v:SF 474 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1169)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                (const_int 20 [0x14])) [3 MEM[(float *)pretmp.370_1215 + 20B]+0 S4 A32])))

Trying 188, 185 -> 189:
Failed to match this instruction:
(set (reg/v:SF 487 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1170 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.370_1215 + 20B]+0 S4 A32]))
        (plus:SF (reg:SF 1167)
            (reg/v:SF 461 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1169)
    (plus:SF (reg:SF 1167)
        (reg/v:SF 461 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 487 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1170 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.370_1215 + 20B]+0 S4 A32]))
        (reg:SF 1169)))

Trying 191 -> 192:
Failed to match this instruction:
(set (reg:SF 1171)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.370_1215 + 24B]+0 S4 A32])))

Trying 189 -> 193:
Failed to match this instruction:
(set (reg/v:SF 500 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1169)
            (reg/v:SF 474 [ tmp ]))
        (reg:SF 1171)))

Trying 192 -> 193:
Failed to match this instruction:
(set (reg/v:SF 500 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1172 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.370_1215 + 24B]+0 S4 A32]))
        (reg/v:SF 487 [ tmp ])))

Trying 185, 189 -> 193:
Failed to match this instruction:
(set (reg/v:SF 500 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1167)
                (reg/v:SF 461 [ tmp ]))
            (reg:SF 1169))
        (reg:SF 1171)))
Successfully matched this instruction:
(set (reg/v:SF 487 [ tmp ])
    (plus:SF (reg:SF 1167)
        (reg/v:SF 461 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 500 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 487 [ tmp ])
            (reg:SF 1169))
        (reg:SF 1171)))

Trying 188, 189 -> 193:
Failed to match this instruction:
(set (reg/v:SF 500 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1170 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B] ])
                (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                        (const_int 20 [0x14])) [3 MEM[(float *)pretmp.370_1215 + 20B]+0 S4 A32]))
            (reg/v:SF 474 [ tmp ]))
        (reg:SF 1171)))
Failed to match this instruction:
(set (reg/v:SF 487 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1170 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.370_1215 + 20B]+0 S4 A32]))
        (reg/v:SF 474 [ tmp ])))

Trying 191, 192 -> 193:
Failed to match this instruction:
(set (reg/v:SF 500 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 44 [0x2c])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.370_1215 + 24B]+0 S4 A32]))
        (reg/v:SF 487 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1171)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.370_1215 + 24B]+0 S4 A32])))

Trying 192, 189 -> 193:
Failed to match this instruction:
(set (reg/v:SF 500 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1172 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.370_1215 + 24B]+0 S4 A32]))
        (plus:SF (reg:SF 1169)
            (reg/v:SF 474 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1171)
    (plus:SF (reg:SF 1169)
        (reg/v:SF 474 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 500 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1172 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.370_1215 + 24B]+0 S4 A32]))
        (reg:SF 1171)))

Trying 195 -> 196:
Failed to match this instruction:
(set (reg:SF 1173)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
        (mem:SF (reg/f:DI 1080 [ pretmp.373 ]) [3 *pretmp.373_1221+0 S4 A32])))

Trying 193 -> 197:
Failed to match this instruction:
(set (reg/v:SF 508 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1171)
            (reg/v:SF 487 [ tmp ]))
        (reg:SF 1173)))

Trying 196 -> 197:
Failed to match this instruction:
(set (reg/v:SF 508 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1174 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1080 [ pretmp.373 ]) [3 *pretmp.373_1221+0 S4 A32]))
        (reg/v:SF 500 [ tmp ])))

Trying 189, 193 -> 197:
Failed to match this instruction:
(set (reg/v:SF 508 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1169)
                (reg/v:SF 474 [ tmp ]))
            (reg:SF 1171))
        (reg:SF 1173)))
Successfully matched this instruction:
(set (reg/v:SF 500 [ tmp ])
    (plus:SF (reg:SF 1169)
        (reg/v:SF 474 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 508 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 500 [ tmp ])
            (reg:SF 1171))
        (reg:SF 1173)))

Trying 192, 193 -> 197:
Failed to match this instruction:
(set (reg/v:SF 508 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1172 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B] ])
                (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                        (const_int 24 [0x18])) [3 MEM[(float *)pretmp.370_1215 + 24B]+0 S4 A32]))
            (reg/v:SF 487 [ tmp ]))
        (reg:SF 1173)))
Failed to match this instruction:
(set (reg/v:SF 500 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1172 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.370_1215 + 24B]+0 S4 A32]))
        (reg/v:SF 487 [ tmp ])))

Trying 195, 196 -> 197:
Failed to match this instruction:
(set (reg/v:SF 508 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 20 [0x14])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
            (mem:SF (reg/f:DI 1080 [ pretmp.373 ]) [3 *pretmp.373_1221+0 S4 A32]))
        (reg/v:SF 500 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1173)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
        (mem:SF (reg/f:DI 1080 [ pretmp.373 ]) [3 *pretmp.373_1221+0 S4 A32])))

Trying 196, 193 -> 197:
Failed to match this instruction:
(set (reg/v:SF 508 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1174 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1080 [ pretmp.373 ]) [3 *pretmp.373_1221+0 S4 A32]))
        (plus:SF (reg:SF 1171)
            (reg/v:SF 487 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1173)
    (plus:SF (reg:SF 1171)
        (reg/v:SF 487 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 508 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1174 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1080 [ pretmp.373 ]) [3 *pretmp.373_1221+0 S4 A32]))
        (reg:SF 1173)))

Trying 199 -> 200:
Failed to match this instruction:
(set (reg:SF 1175)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                (const_int 4 [0x4])) [3 MEM[(float *)pretmp.373_1221 + 4B]+0 S4 A32])))

Trying 197 -> 201:
Failed to match this instruction:
(set (reg/v:SF 521 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1173)
            (reg/v:SF 500 [ tmp ]))
        (reg:SF 1175)))

Trying 200 -> 201:
Failed to match this instruction:
(set (reg/v:SF 521 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1176 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.373_1221 + 4B]+0 S4 A32]))
        (reg/v:SF 508 [ tmp ])))

Trying 193, 197 -> 201:
Failed to match this instruction:
(set (reg/v:SF 521 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1171)
                (reg/v:SF 487 [ tmp ]))
            (reg:SF 1173))
        (reg:SF 1175)))
Successfully matched this instruction:
(set (reg/v:SF 508 [ tmp ])
    (plus:SF (reg:SF 1171)
        (reg/v:SF 487 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 521 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 508 [ tmp ])
            (reg:SF 1173))
        (reg:SF 1175)))

Trying 196, 197 -> 201:
Failed to match this instruction:
(set (reg/v:SF 521 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1174 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B] ])
                (mem:SF (reg/f:DI 1080 [ pretmp.373 ]) [3 *pretmp.373_1221+0 S4 A32]))
            (reg/v:SF 500 [ tmp ]))
        (reg:SF 1175)))
Failed to match this instruction:
(set (reg/v:SF 508 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1174 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1080 [ pretmp.373 ]) [3 *pretmp.373_1221+0 S4 A32]))
        (reg/v:SF 500 [ tmp ])))

Trying 199, 200 -> 201:
Failed to match this instruction:
(set (reg/v:SF 521 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 24 [0x18])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.373_1221 + 4B]+0 S4 A32]))
        (reg/v:SF 508 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1175)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                (const_int 4 [0x4])) [3 MEM[(float *)pretmp.373_1221 + 4B]+0 S4 A32])))

Trying 200, 197 -> 201:
Failed to match this instruction:
(set (reg/v:SF 521 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1176 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.373_1221 + 4B]+0 S4 A32]))
        (plus:SF (reg:SF 1173)
            (reg/v:SF 500 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1175)
    (plus:SF (reg:SF 1173)
        (reg/v:SF 500 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 521 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1176 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.373_1221 + 4B]+0 S4 A32]))
        (reg:SF 1175)))

Trying 203 -> 204:
Failed to match this instruction:
(set (reg:SF 1177)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                (const_int 8 [0x8])) [3 MEM[(float *)pretmp.373_1221 + 8B]+0 S4 A32])))

Trying 201 -> 205:
Failed to match this instruction:
(set (reg/v:SF 534 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1175)
            (reg/v:SF 508 [ tmp ]))
        (reg:SF 1177)))

Trying 204 -> 205:
Failed to match this instruction:
(set (reg/v:SF 534 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1178 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.373_1221 + 8B]+0 S4 A32]))
        (reg/v:SF 521 [ tmp ])))

Trying 197, 201 -> 205:
Failed to match this instruction:
(set (reg/v:SF 534 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1173)
                (reg/v:SF 500 [ tmp ]))
            (reg:SF 1175))
        (reg:SF 1177)))
Successfully matched this instruction:
(set (reg/v:SF 521 [ tmp ])
    (plus:SF (reg:SF 1173)
        (reg/v:SF 500 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 534 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 521 [ tmp ])
            (reg:SF 1175))
        (reg:SF 1177)))

Trying 200, 201 -> 205:
Failed to match this instruction:
(set (reg/v:SF 534 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1176 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B] ])
                (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                        (const_int 4 [0x4])) [3 MEM[(float *)pretmp.373_1221 + 4B]+0 S4 A32]))
            (reg/v:SF 508 [ tmp ]))
        (reg:SF 1177)))
Failed to match this instruction:
(set (reg/v:SF 521 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1176 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.373_1221 + 4B]+0 S4 A32]))
        (reg/v:SF 508 [ tmp ])))

Trying 203, 204 -> 205:
Failed to match this instruction:
(set (reg/v:SF 534 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 28 [0x1c])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.373_1221 + 8B]+0 S4 A32]))
        (reg/v:SF 521 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1177)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                (const_int 8 [0x8])) [3 MEM[(float *)pretmp.373_1221 + 8B]+0 S4 A32])))

Trying 204, 201 -> 205:
Failed to match this instruction:
(set (reg/v:SF 534 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1178 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.373_1221 + 8B]+0 S4 A32]))
        (plus:SF (reg:SF 1175)
            (reg/v:SF 508 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1177)
    (plus:SF (reg:SF 1175)
        (reg/v:SF 508 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 534 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1178 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.373_1221 + 8B]+0 S4 A32]))
        (reg:SF 1177)))

Trying 207 -> 208:
Failed to match this instruction:
(set (reg:SF 1179)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                (const_int 12 [0xc])) [3 MEM[(float *)pretmp.373_1221 + 12B]+0 S4 A32])))

Trying 205 -> 209:
Failed to match this instruction:
(set (reg/v:SF 546 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1177)
            (reg/v:SF 521 [ tmp ]))
        (reg:SF 1179)))

Trying 208 -> 209:
Failed to match this instruction:
(set (reg/v:SF 546 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1180 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.373_1221 + 12B]+0 S4 A32]))
        (reg/v:SF 534 [ tmp ])))

Trying 201, 205 -> 209:
Failed to match this instruction:
(set (reg/v:SF 546 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1175)
                (reg/v:SF 508 [ tmp ]))
            (reg:SF 1177))
        (reg:SF 1179)))
Successfully matched this instruction:
(set (reg/v:SF 534 [ tmp ])
    (plus:SF (reg:SF 1175)
        (reg/v:SF 508 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 546 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 534 [ tmp ])
            (reg:SF 1177))
        (reg:SF 1179)))

Trying 204, 205 -> 209:
Failed to match this instruction:
(set (reg/v:SF 546 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1178 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B] ])
                (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                        (const_int 8 [0x8])) [3 MEM[(float *)pretmp.373_1221 + 8B]+0 S4 A32]))
            (reg/v:SF 521 [ tmp ]))
        (reg:SF 1179)))
Failed to match this instruction:
(set (reg/v:SF 534 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1178 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.373_1221 + 8B]+0 S4 A32]))
        (reg/v:SF 521 [ tmp ])))

Trying 207, 208 -> 209:
Failed to match this instruction:
(set (reg/v:SF 546 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 32 [0x20])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.373_1221 + 12B]+0 S4 A32]))
        (reg/v:SF 534 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1179)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                (const_int 12 [0xc])) [3 MEM[(float *)pretmp.373_1221 + 12B]+0 S4 A32])))

Trying 208, 205 -> 209:
Failed to match this instruction:
(set (reg/v:SF 546 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1180 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.373_1221 + 12B]+0 S4 A32]))
        (plus:SF (reg:SF 1177)
            (reg/v:SF 521 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1179)
    (plus:SF (reg:SF 1177)
        (reg/v:SF 521 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 546 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1180 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.373_1221 + 12B]+0 S4 A32]))
        (reg:SF 1179)))

Trying 211 -> 212:
Failed to match this instruction:
(set (reg:SF 1181)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                (const_int 16 [0x10])) [3 MEM[(float *)pretmp.373_1221 + 16B]+0 S4 A32])))

Trying 209 -> 213:
Failed to match this instruction:
(set (reg/v:SF 559 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1179)
            (reg/v:SF 534 [ tmp ]))
        (reg:SF 1181)))

Trying 212 -> 213:
Failed to match this instruction:
(set (reg/v:SF 559 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1182 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.373_1221 + 16B]+0 S4 A32]))
        (reg/v:SF 546 [ tmp ])))

Trying 205, 209 -> 213:
Failed to match this instruction:
(set (reg/v:SF 559 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1177)
                (reg/v:SF 521 [ tmp ]))
            (reg:SF 1179))
        (reg:SF 1181)))
Successfully matched this instruction:
(set (reg/v:SF 546 [ tmp ])
    (plus:SF (reg:SF 1177)
        (reg/v:SF 521 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 559 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 546 [ tmp ])
            (reg:SF 1179))
        (reg:SF 1181)))

Trying 208, 209 -> 213:
Failed to match this instruction:
(set (reg/v:SF 559 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1180 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B] ])
                (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                        (const_int 12 [0xc])) [3 MEM[(float *)pretmp.373_1221 + 12B]+0 S4 A32]))
            (reg/v:SF 534 [ tmp ]))
        (reg:SF 1181)))
Failed to match this instruction:
(set (reg/v:SF 546 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1180 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.373_1221 + 12B]+0 S4 A32]))
        (reg/v:SF 534 [ tmp ])))

Trying 211, 212 -> 213:
Failed to match this instruction:
(set (reg/v:SF 559 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 36 [0x24])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.373_1221 + 16B]+0 S4 A32]))
        (reg/v:SF 546 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1181)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                (const_int 16 [0x10])) [3 MEM[(float *)pretmp.373_1221 + 16B]+0 S4 A32])))

Trying 212, 209 -> 213:
Failed to match this instruction:
(set (reg/v:SF 559 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1182 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.373_1221 + 16B]+0 S4 A32]))
        (plus:SF (reg:SF 1179)
            (reg/v:SF 534 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1181)
    (plus:SF (reg:SF 1179)
        (reg/v:SF 534 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 559 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1182 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.373_1221 + 16B]+0 S4 A32]))
        (reg:SF 1181)))

Trying 215 -> 216:
Failed to match this instruction:
(set (reg:SF 1183)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                (const_int 20 [0x14])) [3 MEM[(float *)pretmp.373_1221 + 20B]+0 S4 A32])))

Trying 213 -> 217:
Failed to match this instruction:
(set (reg/v:SF 572 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1181)
            (reg/v:SF 546 [ tmp ]))
        (reg:SF 1183)))

Trying 216 -> 217:
Failed to match this instruction:
(set (reg/v:SF 572 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1184 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.373_1221 + 20B]+0 S4 A32]))
        (reg/v:SF 559 [ tmp ])))

Trying 209, 213 -> 217:
Failed to match this instruction:
(set (reg/v:SF 572 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1179)
                (reg/v:SF 534 [ tmp ]))
            (reg:SF 1181))
        (reg:SF 1183)))
Successfully matched this instruction:
(set (reg/v:SF 559 [ tmp ])
    (plus:SF (reg:SF 1179)
        (reg/v:SF 534 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 572 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 559 [ tmp ])
            (reg:SF 1181))
        (reg:SF 1183)))

Trying 212, 213 -> 217:
Failed to match this instruction:
(set (reg/v:SF 572 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1182 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B] ])
                (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                        (const_int 16 [0x10])) [3 MEM[(float *)pretmp.373_1221 + 16B]+0 S4 A32]))
            (reg/v:SF 546 [ tmp ]))
        (reg:SF 1183)))
Failed to match this instruction:
(set (reg/v:SF 559 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1182 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.373_1221 + 16B]+0 S4 A32]))
        (reg/v:SF 546 [ tmp ])))

Trying 215, 216 -> 217:
Failed to match this instruction:
(set (reg/v:SF 572 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 40 [0x28])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.373_1221 + 20B]+0 S4 A32]))
        (reg/v:SF 559 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1183)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                (const_int 20 [0x14])) [3 MEM[(float *)pretmp.373_1221 + 20B]+0 S4 A32])))

Trying 216, 213 -> 217:
Failed to match this instruction:
(set (reg/v:SF 572 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1184 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.373_1221 + 20B]+0 S4 A32]))
        (plus:SF (reg:SF 1181)
            (reg/v:SF 546 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1183)
    (plus:SF (reg:SF 1181)
        (reg/v:SF 546 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 572 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1184 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.373_1221 + 20B]+0 S4 A32]))
        (reg:SF 1183)))

Trying 219 -> 220:
Failed to match this instruction:
(set (reg:SF 1185)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.373_1221 + 24B]+0 S4 A32])))

Trying 217 -> 221:
Failed to match this instruction:
(set (reg/v:SF 585 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1183)
            (reg/v:SF 559 [ tmp ]))
        (reg:SF 1185)))

Trying 220 -> 221:
Failed to match this instruction:
(set (reg/v:SF 585 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1186 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.373_1221 + 24B]+0 S4 A32]))
        (reg/v:SF 572 [ tmp ])))

Trying 213, 217 -> 221:
Failed to match this instruction:
(set (reg/v:SF 585 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1181)
                (reg/v:SF 546 [ tmp ]))
            (reg:SF 1183))
        (reg:SF 1185)))
Successfully matched this instruction:
(set (reg/v:SF 572 [ tmp ])
    (plus:SF (reg:SF 1181)
        (reg/v:SF 546 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 585 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 572 [ tmp ])
            (reg:SF 1183))
        (reg:SF 1185)))

Trying 216, 217 -> 221:
Failed to match this instruction:
(set (reg/v:SF 585 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1184 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B] ])
                (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                        (const_int 20 [0x14])) [3 MEM[(float *)pretmp.373_1221 + 20B]+0 S4 A32]))
            (reg/v:SF 559 [ tmp ]))
        (reg:SF 1185)))
Failed to match this instruction:
(set (reg/v:SF 572 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1184 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.373_1221 + 20B]+0 S4 A32]))
        (reg/v:SF 559 [ tmp ])))

Trying 219, 220 -> 221:
Failed to match this instruction:
(set (reg/v:SF 585 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 44 [0x2c])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.373_1221 + 24B]+0 S4 A32]))
        (reg/v:SF 572 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1185)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.373_1221 + 24B]+0 S4 A32])))

Trying 220, 217 -> 221:
Failed to match this instruction:
(set (reg/v:SF 585 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1186 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.373_1221 + 24B]+0 S4 A32]))
        (plus:SF (reg:SF 1183)
            (reg/v:SF 559 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1185)
    (plus:SF (reg:SF 1183)
        (reg/v:SF 559 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 585 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1186 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.373_1221 + 24B]+0 S4 A32]))
        (reg:SF 1185)))

Trying 223 -> 224:
Failed to match this instruction:
(set (reg:SF 1187)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
        (mem:SF (reg/f:DI 1082 [ pretmp.376 ]) [3 *pretmp.376_1227+0 S4 A32])))

Trying 221 -> 225:
Failed to match this instruction:
(set (reg/v:SF 593 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1185)
            (reg/v:SF 572 [ tmp ]))
        (reg:SF 1187)))

Trying 224 -> 225:
Failed to match this instruction:
(set (reg/v:SF 593 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1188 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1082 [ pretmp.376 ]) [3 *pretmp.376_1227+0 S4 A32]))
        (reg/v:SF 585 [ tmp ])))

Trying 217, 221 -> 225:
Failed to match this instruction:
(set (reg/v:SF 593 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1183)
                (reg/v:SF 559 [ tmp ]))
            (reg:SF 1185))
        (reg:SF 1187)))
Successfully matched this instruction:
(set (reg/v:SF 585 [ tmp ])
    (plus:SF (reg:SF 1183)
        (reg/v:SF 559 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 593 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 585 [ tmp ])
            (reg:SF 1185))
        (reg:SF 1187)))

Trying 220, 221 -> 225:
Failed to match this instruction:
(set (reg/v:SF 593 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1186 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B] ])
                (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                        (const_int 24 [0x18])) [3 MEM[(float *)pretmp.373_1221 + 24B]+0 S4 A32]))
            (reg/v:SF 572 [ tmp ]))
        (reg:SF 1187)))
Failed to match this instruction:
(set (reg/v:SF 585 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1186 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.373_1221 + 24B]+0 S4 A32]))
        (reg/v:SF 572 [ tmp ])))

Trying 223, 224 -> 225:
Failed to match this instruction:
(set (reg/v:SF 593 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 20 [0x14])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
            (mem:SF (reg/f:DI 1082 [ pretmp.376 ]) [3 *pretmp.376_1227+0 S4 A32]))
        (reg/v:SF 585 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1187)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B]+0 S4 A32])
        (mem:SF (reg/f:DI 1082 [ pretmp.376 ]) [3 *pretmp.376_1227+0 S4 A32])))

Trying 224, 221 -> 225:
Failed to match this instruction:
(set (reg/v:SF 593 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1188 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1082 [ pretmp.376 ]) [3 *pretmp.376_1227+0 S4 A32]))
        (plus:SF (reg:SF 1185)
            (reg/v:SF 572 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1187)
    (plus:SF (reg:SF 1185)
        (reg/v:SF 572 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 593 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1188 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1082 [ pretmp.376 ]) [3 *pretmp.376_1227+0 S4 A32]))
        (reg:SF 1187)))

Trying 227 -> 228:
Failed to match this instruction:
(set (reg:SF 1189)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                (const_int 4 [0x4])) [3 MEM[(float *)pretmp.376_1227 + 4B]+0 S4 A32])))

Trying 225 -> 229:
Failed to match this instruction:
(set (reg/v:SF 606 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1187)
            (reg/v:SF 585 [ tmp ]))
        (reg:SF 1189)))

Trying 228 -> 229:
Failed to match this instruction:
(set (reg/v:SF 606 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1190 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.376_1227 + 4B]+0 S4 A32]))
        (reg/v:SF 593 [ tmp ])))

Trying 221, 225 -> 229:
Failed to match this instruction:
(set (reg/v:SF 606 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1185)
                (reg/v:SF 572 [ tmp ]))
            (reg:SF 1187))
        (reg:SF 1189)))
Successfully matched this instruction:
(set (reg/v:SF 593 [ tmp ])
    (plus:SF (reg:SF 1185)
        (reg/v:SF 572 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 606 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 593 [ tmp ])
            (reg:SF 1187))
        (reg:SF 1189)))

Trying 224, 225 -> 229:
Failed to match this instruction:
(set (reg/v:SF 606 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1188 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B] ])
                (mem:SF (reg/f:DI 1082 [ pretmp.376 ]) [3 *pretmp.376_1227+0 S4 A32]))
            (reg/v:SF 585 [ tmp ]))
        (reg:SF 1189)))
Failed to match this instruction:
(set (reg/v:SF 593 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1188 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1082 [ pretmp.376 ]) [3 *pretmp.376_1227+0 S4 A32]))
        (reg/v:SF 585 [ tmp ])))

Trying 227, 228 -> 229:
Failed to match this instruction:
(set (reg/v:SF 606 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 24 [0x18])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.376_1227 + 4B]+0 S4 A32]))
        (reg/v:SF 593 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1189)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                (const_int 4 [0x4])) [3 MEM[(float *)pretmp.376_1227 + 4B]+0 S4 A32])))

Trying 228, 225 -> 229:
Failed to match this instruction:
(set (reg/v:SF 606 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1190 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.376_1227 + 4B]+0 S4 A32]))
        (plus:SF (reg:SF 1187)
            (reg/v:SF 585 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1189)
    (plus:SF (reg:SF 1187)
        (reg/v:SF 585 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 606 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1190 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.376_1227 + 4B]+0 S4 A32]))
        (reg:SF 1189)))

Trying 231 -> 232:
Failed to match this instruction:
(set (reg:SF 1191)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                (const_int 8 [0x8])) [3 MEM[(float *)pretmp.376_1227 + 8B]+0 S4 A32])))

Trying 229 -> 233:
Failed to match this instruction:
(set (reg/v:SF 619 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1189)
            (reg/v:SF 593 [ tmp ]))
        (reg:SF 1191)))

Trying 232 -> 233:
Failed to match this instruction:
(set (reg/v:SF 619 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1192 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.376_1227 + 8B]+0 S4 A32]))
        (reg/v:SF 606 [ tmp ])))

Trying 225, 229 -> 233:
Failed to match this instruction:
(set (reg/v:SF 619 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1187)
                (reg/v:SF 585 [ tmp ]))
            (reg:SF 1189))
        (reg:SF 1191)))
Successfully matched this instruction:
(set (reg/v:SF 606 [ tmp ])
    (plus:SF (reg:SF 1187)
        (reg/v:SF 585 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 619 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 606 [ tmp ])
            (reg:SF 1189))
        (reg:SF 1191)))

Trying 228, 229 -> 233:
Failed to match this instruction:
(set (reg/v:SF 619 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1190 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B] ])
                (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                        (const_int 4 [0x4])) [3 MEM[(float *)pretmp.376_1227 + 4B]+0 S4 A32]))
            (reg/v:SF 593 [ tmp ]))
        (reg:SF 1191)))
Failed to match this instruction:
(set (reg/v:SF 606 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1190 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.376_1227 + 4B]+0 S4 A32]))
        (reg/v:SF 593 [ tmp ])))

Trying 231, 232 -> 233:
Failed to match this instruction:
(set (reg/v:SF 619 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 28 [0x1c])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.376_1227 + 8B]+0 S4 A32]))
        (reg/v:SF 606 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1191)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                (const_int 8 [0x8])) [3 MEM[(float *)pretmp.376_1227 + 8B]+0 S4 A32])))

Trying 232, 229 -> 233:
Failed to match this instruction:
(set (reg/v:SF 619 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1192 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.376_1227 + 8B]+0 S4 A32]))
        (plus:SF (reg:SF 1189)
            (reg/v:SF 593 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1191)
    (plus:SF (reg:SF 1189)
        (reg/v:SF 593 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 619 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1192 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.376_1227 + 8B]+0 S4 A32]))
        (reg:SF 1191)))

Trying 235 -> 236:
Failed to match this instruction:
(set (reg:SF 1193)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                (const_int 12 [0xc])) [3 MEM[(float *)pretmp.376_1227 + 12B]+0 S4 A32])))

Trying 233 -> 237:
Failed to match this instruction:
(set (reg/v:SF 631 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1191)
            (reg/v:SF 606 [ tmp ]))
        (reg:SF 1193)))

Trying 236 -> 237:
Failed to match this instruction:
(set (reg/v:SF 631 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1194 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.376_1227 + 12B]+0 S4 A32]))
        (reg/v:SF 619 [ tmp ])))

Trying 229, 233 -> 237:
Failed to match this instruction:
(set (reg/v:SF 631 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1189)
                (reg/v:SF 593 [ tmp ]))
            (reg:SF 1191))
        (reg:SF 1193)))
Successfully matched this instruction:
(set (reg/v:SF 619 [ tmp ])
    (plus:SF (reg:SF 1189)
        (reg/v:SF 593 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 631 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 619 [ tmp ])
            (reg:SF 1191))
        (reg:SF 1193)))

Trying 232, 233 -> 237:
Failed to match this instruction:
(set (reg/v:SF 631 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1192 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B] ])
                (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                        (const_int 8 [0x8])) [3 MEM[(float *)pretmp.376_1227 + 8B]+0 S4 A32]))
            (reg/v:SF 606 [ tmp ]))
        (reg:SF 1193)))
Failed to match this instruction:
(set (reg/v:SF 619 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1192 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.376_1227 + 8B]+0 S4 A32]))
        (reg/v:SF 606 [ tmp ])))

Trying 235, 236 -> 237:
Failed to match this instruction:
(set (reg/v:SF 631 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 32 [0x20])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.376_1227 + 12B]+0 S4 A32]))
        (reg/v:SF 619 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1193)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                (const_int 12 [0xc])) [3 MEM[(float *)pretmp.376_1227 + 12B]+0 S4 A32])))

Trying 236, 233 -> 237:
Failed to match this instruction:
(set (reg/v:SF 631 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1194 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.376_1227 + 12B]+0 S4 A32]))
        (plus:SF (reg:SF 1191)
            (reg/v:SF 606 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1193)
    (plus:SF (reg:SF 1191)
        (reg/v:SF 606 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 631 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1194 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.376_1227 + 12B]+0 S4 A32]))
        (reg:SF 1193)))

Trying 239 -> 240:
Failed to match this instruction:
(set (reg:SF 1195)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                (const_int 16 [0x10])) [3 MEM[(float *)pretmp.376_1227 + 16B]+0 S4 A32])))

Trying 237 -> 241:
Failed to match this instruction:
(set (reg/v:SF 644 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1193)
            (reg/v:SF 619 [ tmp ]))
        (reg:SF 1195)))

Trying 240 -> 241:
Failed to match this instruction:
(set (reg/v:SF 644 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1196 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.376_1227 + 16B]+0 S4 A32]))
        (reg/v:SF 631 [ tmp ])))

Trying 233, 237 -> 241:
Failed to match this instruction:
(set (reg/v:SF 644 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1191)
                (reg/v:SF 606 [ tmp ]))
            (reg:SF 1193))
        (reg:SF 1195)))
Successfully matched this instruction:
(set (reg/v:SF 631 [ tmp ])
    (plus:SF (reg:SF 1191)
        (reg/v:SF 606 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 644 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 631 [ tmp ])
            (reg:SF 1193))
        (reg:SF 1195)))

Trying 236, 237 -> 241:
Failed to match this instruction:
(set (reg/v:SF 644 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1194 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B] ])
                (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                        (const_int 12 [0xc])) [3 MEM[(float *)pretmp.376_1227 + 12B]+0 S4 A32]))
            (reg/v:SF 619 [ tmp ]))
        (reg:SF 1195)))
Failed to match this instruction:
(set (reg/v:SF 631 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1194 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.376_1227 + 12B]+0 S4 A32]))
        (reg/v:SF 619 [ tmp ])))

Trying 239, 240 -> 241:
Failed to match this instruction:
(set (reg/v:SF 644 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 36 [0x24])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.376_1227 + 16B]+0 S4 A32]))
        (reg/v:SF 631 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1195)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                (const_int 16 [0x10])) [3 MEM[(float *)pretmp.376_1227 + 16B]+0 S4 A32])))

Trying 240, 237 -> 241:
Failed to match this instruction:
(set (reg/v:SF 644 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1196 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.376_1227 + 16B]+0 S4 A32]))
        (plus:SF (reg:SF 1193)
            (reg/v:SF 619 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1195)
    (plus:SF (reg:SF 1193)
        (reg/v:SF 619 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 644 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1196 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.376_1227 + 16B]+0 S4 A32]))
        (reg:SF 1195)))

Trying 243 -> 244:
Failed to match this instruction:
(set (reg:SF 1197)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                (const_int 20 [0x14])) [3 MEM[(float *)pretmp.376_1227 + 20B]+0 S4 A32])))

Trying 241 -> 245:
Failed to match this instruction:
(set (reg/v:SF 657 [ tmp ])
    (plus:SF (plus:SF (reg:SF 1195)
            (reg/v:SF 631 [ tmp ]))
        (reg:SF 1197)))

Trying 244 -> 245:
Failed to match this instruction:
(set (reg/v:SF 657 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1198 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.376_1227 + 20B]+0 S4 A32]))
        (reg/v:SF 644 [ tmp ])))

Trying 237, 241 -> 245:
Failed to match this instruction:
(set (reg/v:SF 657 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 1193)
                (reg/v:SF 619 [ tmp ]))
            (reg:SF 1195))
        (reg:SF 1197)))
Successfully matched this instruction:
(set (reg/v:SF 644 [ tmp ])
    (plus:SF (reg:SF 1193)
        (reg/v:SF 619 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 657 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 644 [ tmp ])
            (reg:SF 1195))
        (reg:SF 1197)))

Trying 240, 241 -> 245:
Failed to match this instruction:
(set (reg/v:SF 657 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 1196 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B] ])
                (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                        (const_int 16 [0x10])) [3 MEM[(float *)pretmp.376_1227 + 16B]+0 S4 A32]))
            (reg/v:SF 631 [ tmp ]))
        (reg:SF 1197)))
Failed to match this instruction:
(set (reg/v:SF 644 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1196 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.376_1227 + 16B]+0 S4 A32]))
        (reg/v:SF 631 [ tmp ])))

Trying 243, 244 -> 245:
Failed to match this instruction:
(set (reg/v:SF 657 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 40 [0x28])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.376_1227 + 20B]+0 S4 A32]))
        (reg/v:SF 644 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1197)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                (const_int 20 [0x14])) [3 MEM[(float *)pretmp.376_1227 + 20B]+0 S4 A32])))

Trying 244, 241 -> 245:
Failed to match this instruction:
(set (reg/v:SF 657 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1198 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.376_1227 + 20B]+0 S4 A32]))
        (plus:SF (reg:SF 1195)
            (reg/v:SF 631 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1197)
    (plus:SF (reg:SF 1195)
        (reg/v:SF 631 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 657 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1198 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.376_1227 + 20B]+0 S4 A32]))
        (reg:SF 1197)))

Trying 248 -> 249:
Failed to match this instruction:
(set (reg:SF 1199)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.376_1227 + 24B]+0 S4 A32])))

Trying 245 -> 250:
Failed to match this instruction:
(set (reg:SF 1201)
    (plus:SF (plus:SF (reg:SF 1197)
            (reg/v:SF 644 [ tmp ]))
        (reg:SF 1199)))

Trying 249 -> 250:
Failed to match this instruction:
(set (reg:SF 1201)
    (plus:SF (mult:SF (reg:SF 1200 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.376_1227 + 24B]+0 S4 A32]))
        (reg/v:SF 657 [ tmp ])))

Trying 241, 245 -> 250:
Failed to match this instruction:
(set (reg:SF 1201)
    (plus:SF (plus:SF (plus:SF (reg:SF 1195)
                (reg/v:SF 631 [ tmp ]))
            (reg:SF 1197))
        (reg:SF 1199)))
Successfully matched this instruction:
(set (reg/v:SF 657 [ tmp ])
    (plus:SF (reg:SF 1195)
        (reg/v:SF 631 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1201)
    (plus:SF (plus:SF (reg/v:SF 657 [ tmp ])
            (reg:SF 1197))
        (reg:SF 1199)))

Trying 244, 245 -> 250:
Failed to match this instruction:
(set (reg:SF 1201)
    (plus:SF (plus:SF (mult:SF (reg:SF 1198 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B] ])
                (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                        (const_int 20 [0x14])) [3 MEM[(float *)pretmp.376_1227 + 20B]+0 S4 A32]))
            (reg/v:SF 644 [ tmp ]))
        (reg:SF 1199)))
Failed to match this instruction:
(set (reg/v:SF 657 [ tmp ])
    (plus:SF (mult:SF (reg:SF 1198 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.376_1227 + 20B]+0 S4 A32]))
        (reg/v:SF 644 [ tmp ])))

Trying 248, 249 -> 250:
Failed to match this instruction:
(set (reg:SF 1201)
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                        (reg:DI 94 [ ivtmp.387 ]))
                    (const_int 44 [0x2c])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.376_1227 + 24B]+0 S4 A32]))
        (reg/v:SF 657 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1199)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.376_1227 + 24B]+0 S4 A32])))

Trying 249, 245 -> 250:
Failed to match this instruction:
(set (reg:SF 1201)
    (plus:SF (mult:SF (reg:SF 1200 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.376_1227 + 24B]+0 S4 A32]))
        (plus:SF (reg:SF 1197)
            (reg/v:SF 644 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 1199)
    (plus:SF (reg:SF 1197)
        (reg/v:SF 644 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 1201)
    (plus:SF (mult:SF (reg:SF 1200 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.376_1227 + 24B]+0 S4 A32]))
        (reg:SF 1199)))

Trying 250 -> 251:
Failed to match this instruction:
(set (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                (reg:DI 94 [ ivtmp.387 ]))
            (const_int 32 [0x20])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
    (plus:SF (reg:SF 1199)
        (reg/v:SF 657 [ tmp ])))

Trying 245, 250 -> 251:
Failed to match this instruction:
(set (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                (reg:DI 94 [ ivtmp.387 ]))
            (const_int 32 [0x20])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
    (plus:SF (plus:SF (reg:SF 1197)
            (reg/v:SF 644 [ tmp ]))
        (reg:SF 1199)))
Successfully matched this instruction:
(set (reg:SF 1201)
    (plus:SF (reg:SF 1197)
        (reg/v:SF 644 [ tmp ])))
Failed to match this instruction:
(set (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                (reg:DI 94 [ ivtmp.387 ]))
            (const_int 32 [0x20])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
    (plus:SF (reg:SF 1201)
        (reg:SF 1199)))

Trying 249, 250 -> 251:
Failed to match this instruction:
(set (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                (reg:DI 94 [ ivtmp.387 ]))
            (const_int 32 [0x20])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
    (plus:SF (mult:SF (reg:SF 1200 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.376_1227 + 24B]+0 S4 A32]))
        (reg/v:SF 657 [ tmp ])))
Successfully matched this instruction:
(set (reg:SF 1201)
    (mult:SF (reg:SF 1200 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                (const_int 24 [0x18])) [3 MEM[(float *)pretmp.376_1227 + 24B]+0 S4 A32])))
Failed to match this instruction:
(set (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                (reg:DI 94 [ ivtmp.387 ]))
            (const_int 32 [0x20])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
    (plus:SF (reg:SF 1201)
        (reg/v:SF 657 [ tmp ])))

Trying 254 -> 256:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 94 [ ivtmp.387 ])
                    (const_int 4 [0x4]))
                (reg:DI 1209 [ D.7956 ])))
        (set (reg:DI 94 [ ivtmp.387 ])
            (plus:DI (reg:DI 94 [ ivtmp.387 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 94 [ ivtmp.387 ])
                    (const_int 4 [0x4]))
                (reg:DI 1209 [ D.7956 ])))
        (set (reg:DI 94 [ ivtmp.387 ])
            (plus:DI (reg:DI 94 [ ivtmp.387 ])
                (const_int 4 [0x4])))
    ])

Trying 256 -> 257:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 94 [ ivtmp.387 ])
            (reg:DI 1209 [ D.7956 ]))
        (label_ref:DI 255)
        (pc)))

Trying 254, 256 -> 257:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 94 [ ivtmp.387 ])
                        (const_int 4 [0x4]))
                    (reg:DI 1209 [ D.7956 ]))
                (label_ref:DI 255)
                (pc)))
        (set (reg:DI 94 [ ivtmp.387 ])
            (plus:DI (reg:DI 94 [ ivtmp.387 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 94 [ ivtmp.387 ])
                        (const_int 4 [0x4]))
                    (reg:DI 1209 [ D.7956 ]))
                (label_ref:DI 255)
                (pc)))
        (set (reg:DI 94 [ ivtmp.387 ])
            (plus:DI (reg:DI 94 [ ivtmp.387 ])
                (const_int 4 [0x4])))
    ])

Trying 259 -> 263:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 115 [ D.7347 ])))
        (set (reg/v:SI 114 [ i ])
            (plus:SI (reg/v:SI 114 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 115 [ D.7347 ])))
        (set (reg/v:SI 114 [ i ])
            (plus:SI (reg/v:SI 114 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 263 -> 264:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SI 115 [ D.7347 ])
            (reg/v:SI 114 [ i ]))
        (label_ref:DI 295)
        (pc)))

Trying 259, 263 -> 264:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (plus:SI (reg/v:SI 114 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 115 [ D.7347 ]))
                (label_ref:DI 295)
                (pc)))
        (set (reg/v:SI 114 [ i ])
            (plus:SI (reg/v:SI 114 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (plus:SI (reg/v:SI 114 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 115 [ D.7347 ]))
                (label_ref:DI 295)
                (pc)))
        (set (reg/v:SI 114 [ i ])
            (plus:SI (reg/v:SI 114 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 269 -> 270:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 1099 [ cols ])
            (const_int 0 [0]))
        (label_ref 268)
        (pc)))


izp_convolve2D

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d,1u} r2={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,8u} r7={1d,8u} r16={1d,7u} r17={11d,4u} r20={1d,8u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r94={2d,53u} r99={2d,8u} r104={1d,2u} r111={1d,2u} r114={2d,3u} r115={1d,2u} r121={1d,2u} r132={1d,2u} r143={1d,2u} r155={1d,2u} r166={1d,2u} r174={1d,2u} r187={1d,2u} r200={1d,2u} r212={1d,2u} r225={1d,2u} r238={1d,2u} r251={1d,2u} r259={1d,2u} r272={1d,2u} r285={1d,2u} r297={1d,2u} r310={1d,2u} r323={1d,2u} r336={1d,2u} r344={1d,2u} r356={1d,2u} r368={1d,2u} r379={1d,2u} r391={1d,2u} r403={1d,2u} r415={1d,2u} r423={1d,2u} r436={1d,2u} r449={1d,2u} r461={1d,2u} r474={1d,2u} r487={1d,2u} r500={1d,2u} r508={1d,2u} r521={1d,2u} r534={1d,2u} r546={1d,2u} r559={1d,2u} r572={1d,2u} r585={1d,2u} r593={1d,2u} r606={1d,2u} r619={1d,2u} r631={1d,2u} r644={1d,2u} r657={1d,2u} r1069={1d,7u} r1070={1d,7u} r1071={1d,7u} r1072={1d,7u} r1073={1d,7u} r1074={1d,7u} r1075={1d,8u} r1076={1d,7u} r1077={1d,7u} r1078={1d,7u} r1079={1d,7u} r1080={1d,7u} r1081={1d,8u} r1082={1d,8u} r1097={1d,1u} r1098={1d,7u} r1099={1d,2u} r1100={1d,1u} r1102={1d,1u,1e} r1103={1d,1u} r1105={1d,1u} r1106={1d,1u} r1107={1d,1u} r1108={1d,1u} r1109={1d,1u} r1110={1d,1u} r1111={1d,1u} r1112={1d,1u} r1113={1d,1u} r1114={1d,1u} r1115={1d,1u} r1116={1d,1u} r1117={1d,1u} r1118={1d,1u} r1119={1d,1u} r1120={1d,1u} r1121={1d,1u} r1122={1d,1u} r1123={1d,1u} r1124={1d,1u} r1125={1d,1u} r1126={1d,1u} r1127={1d,1u} r1128={1d,1u} r1129={1d,1u} r1130={1d,1u} r1131={1d,1u} r1132={1d,1u} r1133={1d,1u} r1134={1d,1u} r1135={1d,1u} r1136={1d,1u} r1137={1d,1u} r1138={1d,1u} r1139={1d,1u} r1140={1d,1u} r1141={1d,1u} r1142={1d,1u} r1143={1d,1u} r1144={1d,1u} r1145={1d,1u} r1146={1d,1u} r1147={1d,1u} r1148={1d,1u} r1149={1d,1u} r1150={1d,1u} r1151={1d,1u} r1152={1d,1u} r1153={1d,1u} r1154={1d,1u} r1155={1d,1u} r1156={1d,1u} r1157={1d,1u} r1158={1d,1u} r1159={1d,1u} r1160={1d,1u} r1161={1d,1u} r1162={1d,1u} r1163={1d,1u} r1164={1d,1u} r1165={1d,1u} r1166={1d,1u} r1167={1d,1u} r1168={1d,1u} r1169={1d,1u} r1170={1d,1u} r1171={1d,1u} r1172={1d,1u} r1173={1d,1u} r1174={1d,1u} r1175={1d,1u} r1176={1d,1u} r1177={1d,1u} r1178={1d,1u} r1179={1d,1u} r1180={1d,1u} r1181={1d,1u} r1182={1d,1u} r1183={1d,1u} r1184={1d,1u} r1185={1d,1u} r1186={1d,1u} r1187={1d,1u} r1188={1d,1u} r1189={1d,1u} r1190={1d,1u} r1191={1d,1u} r1192={1d,1u} r1193={1d,1u} r1194={1d,1u} r1195={1d,1u} r1196={1d,1u} r1197={1d,1u} r1198={1d,1u} r1199={1d,1u} r1200={1d,1u} r1201={1d,1u} r1206={1d,1u} r1207={1d,1u} r1208={1d,1u} r1209={1d,1u} r1210={1d,1u} 
;;    total ref usage 625{207d,417u,1e} in 238{238 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 115 1097 1098 1099 1100
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 115 1097 1098 1099 1100
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 40 0 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 32 40 33 2 (set (reg/v/f:DI 1097 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:187 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ image ])
        (nil)))

(insn 33 32 34 2 (set (reg/v/f:DI 1098 [ mat ])
        (reg:DI 4 si [ mat ])) ../src/izp-gaussian.c:187 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ mat ])
        (nil)))

(insn 34 33 35 2 (set (reg/v:SI 1099 [ cols ])
        (reg:SI 1 dx [ cols ])) ../src/izp-gaussian.c:187 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ cols ])
        (nil)))

(insn 35 34 37 2 (set (reg/v:SI 1100 [ rows ])
        (reg:SI 2 cx [ rows ])) ../src/izp-gaussian.c:187 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ rows ])
        (nil)))

(note 37 35 42 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 42 37 44 2 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:189 -1
     (nil))

(debug_insn 44 42 45 2 (var_location:SI i (const_int 8 [0x8])) -1
     (nil))

(insn 45 44 46 2 (parallel [
            (set (reg:SI 115 [ D.7347 ])
                (plus:SI (reg/v:SI 1100 [ rows ])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:191 252 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:SI 1100 [ rows ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 46 45 47 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 115 [ D.7347 ])
            (const_int 7 [0x7]))) ../src/izp-gaussian.c:191 6 {*cmpsi_1}
     (nil))

(jump_insn 47 46 48 2 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 295)
            (pc))) ../src/izp-gaussian.c:191 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 295)
;; End of basic block 2 -> ( 3 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099


;; Succ edge  3 [91.0%]  (fallthru)
;; Succ edge  8 [9.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(6){ }u12(7){ }u13(16){ }u14(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1097 1099
;; lr  def 	 17 [flags] 99 114 1206 1207 1208 1209 1210
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
;; live  gen 	 99 114 1206 1207 1208 1209 1210
;; live  kill	 17 [flags]

;; Pred edge  2 [91.0%]  (fallthru)
(note 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 39 3 (set (reg:DI 99 [ ivtmp.450 ])
        (reg/v/f:DI 1097 [ image ])) ../src/izp-gaussian.c:191 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 1097 [ image ])
        (nil)))

(insn 39 49 287 3 (set (reg/v:SI 114 [ i ])
        (const_int 8 [0x8])) ../src/izp-gaussian.c:191 64 {*movsi_internal}
     (nil))

(note 287 39 288 3 NOTE_INSN_DELETED)

(insn 288 287 289 3 (parallel [
            (set (reg:DI 1207)
                (zero_extend:DI (plus:SI (reg/v:SI 1099 [ cols ])
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:186 254 {*addsi_1_zext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 289 288 290 3 NOTE_INSN_DELETED)

(insn 290 289 299 3 (set (reg:DI 1209 [ D.7956 ])
        (plus:DI (mult:DI (reg:DI 1207)
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) ../src/izp-gaussian.c:186 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 1207)
        (nil)))

(insn 299 290 255 3 (set (reg:SF 1210)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [3 S4 A32])) 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
;; End of basic block 3 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 7) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1209 1210
;; lr  def 	 17 [flags] 94 104 111 121 132 143 155 166 174 187 200 212 225 238 251 259 272 285 297 310 323 336 344 356 368 379 391 403 415 423 436 449 461 474 487 500 508 521 534 546 559 572 585 593 606 619 631 644 657 1102 1103 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; live  gen 	 17 [flags] 94 104 111 121 132 143 155 166 174 187 200 212 225 238 251 259 272 285 297 310 323 336 344 356 368 379 391 403 415 423 436 449 461 474 487 500 508 521 534 546 559 572 585 593 606 619 631 644 657 1102 1103 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201
;; live  kill	 17 [flags]

;; Pred edge  4 [91.0%]  (dfs_back)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 255 299 52 4 4 "" [1 uses])

(note 52 255 53 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 53 52 54 4 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:193 -1
     (nil))

(insn 54 53 55 4 (set (reg:SF 1103 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:195 110 {*movsf_internal}
     (nil))

(insn 55 54 57 4 (set (reg:SF 1102)
        (mult:SF (reg:SF 1103 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1070 [ pretmp.355 ]) [3 *pretmp.355_1181+0 S4 A32]))) ../src/izp-gaussian.c:195 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1103 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B] ])
        (nil)))

(insn 57 55 58 4 (set (reg/v:SF 104 [ tmp ])
        (plus:SF (reg:SF 1102)
            (reg:SF 1210))) ../src/izp-gaussian.c:195 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1102)
        (expr_list:REG_EQUAL (plus:SF (reg:SF 1102)
                (const_double:SF 0.0 [0x0.0p+0]))
            (nil))))

(debug_insn 58 57 59 4 (var_location:SF tmp (reg/v:SF 104 [ tmp ])) ../src/izp-gaussian.c:195 -1
     (nil))

(insn 59 58 60 4 (set (reg:SF 1106 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:196 110 {*movsf_internal}
     (nil))

(insn 60 59 61 4 (set (reg:SF 1105)
        (mult:SF (reg:SF 1106 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.355_1181 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:196 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1106 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B] ])
        (nil)))

(insn 61 60 62 4 (set (reg/v:SF 111 [ tmp ])
        (plus:SF (reg:SF 1105)
            (reg/v:SF 104 [ tmp ]))) ../src/izp-gaussian.c:196 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1105)
        (expr_list:REG_DEAD (reg/v:SF 104 [ tmp ])
            (nil))))

(debug_insn 62 61 63 4 (var_location:SF tmp (reg/v:SF 111 [ tmp ])) ../src/izp-gaussian.c:196 -1
     (nil))

(insn 63 62 64 4 (set (reg:SF 1108 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:197 110 {*movsf_internal}
     (nil))

(insn 64 63 65 4 (set (reg:SF 1107)
        (mult:SF (reg:SF 1108 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.355_1181 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:197 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1108 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B] ])
        (nil)))

(insn 65 64 66 4 (set (reg/v:SF 121 [ tmp ])
        (plus:SF (reg:SF 1107)
            (reg/v:SF 111 [ tmp ]))) ../src/izp-gaussian.c:197 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1107)
        (expr_list:REG_DEAD (reg/v:SF 111 [ tmp ])
            (nil))))

(debug_insn 66 65 67 4 (var_location:SF tmp (reg/v:SF 121 [ tmp ])) ../src/izp-gaussian.c:197 -1
     (nil))

(insn 67 66 68 4 (set (reg:SF 1110 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:198 110 {*movsf_internal}
     (nil))

(insn 68 67 69 4 (set (reg:SF 1109)
        (mult:SF (reg:SF 1110 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.355_1181 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:198 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1110 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B] ])
        (nil)))

(insn 69 68 70 4 (set (reg/v:SF 132 [ tmp ])
        (plus:SF (reg:SF 1109)
            (reg/v:SF 121 [ tmp ]))) ../src/izp-gaussian.c:198 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1109)
        (expr_list:REG_DEAD (reg/v:SF 121 [ tmp ])
            (nil))))

(debug_insn 70 69 71 4 (var_location:SF tmp (reg/v:SF 132 [ tmp ])) ../src/izp-gaussian.c:198 -1
     (nil))

(insn 71 70 72 4 (set (reg:SF 1112 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:199 110 {*movsf_internal}
     (nil))

(insn 72 71 73 4 (set (reg:SF 1111)
        (mult:SF (reg:SF 1112 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.355_1181 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:199 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1112 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B] ])
        (nil)))

(insn 73 72 74 4 (set (reg/v:SF 143 [ tmp ])
        (plus:SF (reg:SF 1111)
            (reg/v:SF 132 [ tmp ]))) ../src/izp-gaussian.c:199 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1111)
        (expr_list:REG_DEAD (reg/v:SF 132 [ tmp ])
            (nil))))

(debug_insn 74 73 75 4 (var_location:SF tmp (reg/v:SF 143 [ tmp ])) ../src/izp-gaussian.c:199 -1
     (nil))

(insn 75 74 76 4 (set (reg:SF 1114 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:200 110 {*movsf_internal}
     (nil))

(insn 76 75 77 4 (set (reg:SF 1113)
        (mult:SF (reg:SF 1114 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.355_1181 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:200 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1114 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B] ])
        (nil)))

(insn 77 76 78 4 (set (reg/v:SF 155 [ tmp ])
        (plus:SF (reg:SF 1113)
            (reg/v:SF 143 [ tmp ]))) ../src/izp-gaussian.c:200 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1113)
        (expr_list:REG_DEAD (reg/v:SF 143 [ tmp ])
            (nil))))

(debug_insn 78 77 79 4 (var_location:SF tmp (reg/v:SF 155 [ tmp ])) ../src/izp-gaussian.c:200 -1
     (nil))

(insn 79 78 80 4 (set (reg:SF 1116 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:201 110 {*movsf_internal}
     (nil))

(insn 80 79 81 4 (set (reg:SF 1115)
        (mult:SF (reg:SF 1116 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.355_1181 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:201 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1116 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B] ])
        (nil)))

(insn 81 80 82 4 (set (reg/v:SF 166 [ tmp ])
        (plus:SF (reg:SF 1115)
            (reg/v:SF 155 [ tmp ]))) ../src/izp-gaussian.c:201 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1115)
        (expr_list:REG_DEAD (reg/v:SF 155 [ tmp ])
            (nil))))

(debug_insn 82 81 83 4 (var_location:SF tmp (reg/v:SF 166 [ tmp ])) ../src/izp-gaussian.c:201 -1
     (nil))

(insn 83 82 84 4 (set (reg:SF 1118 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:204 110 {*movsf_internal}
     (nil))

(insn 84 83 85 4 (set (reg:SF 1117)
        (mult:SF (reg:SF 1118 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1072 [ pretmp.361 ]) [3 *pretmp.361_1198+0 S4 A32]))) ../src/izp-gaussian.c:204 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1118 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B] ])
        (nil)))

(insn 85 84 86 4 (set (reg/v:SF 174 [ tmp ])
        (plus:SF (reg:SF 1117)
            (reg/v:SF 166 [ tmp ]))) ../src/izp-gaussian.c:204 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1117)
        (expr_list:REG_DEAD (reg/v:SF 166 [ tmp ])
            (nil))))

(debug_insn 86 85 87 4 (var_location:SF tmp (reg/v:SF 174 [ tmp ])) ../src/izp-gaussian.c:204 -1
     (nil))

(insn 87 86 88 4 (set (reg:SF 1120 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:205 110 {*movsf_internal}
     (nil))

(insn 88 87 89 4 (set (reg:SF 1119)
        (mult:SF (reg:SF 1120 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.361_1198 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:205 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1120 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B] ])
        (nil)))

(insn 89 88 90 4 (set (reg/v:SF 187 [ tmp ])
        (plus:SF (reg:SF 1119)
            (reg/v:SF 174 [ tmp ]))) ../src/izp-gaussian.c:205 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1119)
        (expr_list:REG_DEAD (reg/v:SF 174 [ tmp ])
            (nil))))

(debug_insn 90 89 91 4 (var_location:SF tmp (reg/v:SF 187 [ tmp ])) ../src/izp-gaussian.c:205 -1
     (nil))

(insn 91 90 92 4 (set (reg:SF 1122 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:206 110 {*movsf_internal}
     (nil))

(insn 92 91 93 4 (set (reg:SF 1121)
        (mult:SF (reg:SF 1122 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.361_1198 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:206 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1122 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B] ])
        (nil)))

(insn 93 92 94 4 (set (reg/v:SF 200 [ tmp ])
        (plus:SF (reg:SF 1121)
            (reg/v:SF 187 [ tmp ]))) ../src/izp-gaussian.c:206 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1121)
        (expr_list:REG_DEAD (reg/v:SF 187 [ tmp ])
            (nil))))

(debug_insn 94 93 95 4 (var_location:SF tmp (reg/v:SF 200 [ tmp ])) ../src/izp-gaussian.c:206 -1
     (nil))

(insn 95 94 96 4 (set (reg:SF 1124 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:207 110 {*movsf_internal}
     (nil))

(insn 96 95 97 4 (set (reg:SF 1123)
        (mult:SF (reg:SF 1124 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.361_1198 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:207 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1124 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B] ])
        (nil)))

(insn 97 96 98 4 (set (reg/v:SF 212 [ tmp ])
        (plus:SF (reg:SF 1123)
            (reg/v:SF 200 [ tmp ]))) ../src/izp-gaussian.c:207 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1123)
        (expr_list:REG_DEAD (reg/v:SF 200 [ tmp ])
            (nil))))

(debug_insn 98 97 99 4 (var_location:SF tmp (reg/v:SF 212 [ tmp ])) ../src/izp-gaussian.c:207 -1
     (nil))

(insn 99 98 100 4 (set (reg:SF 1126 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:208 110 {*movsf_internal}
     (nil))

(insn 100 99 101 4 (set (reg:SF 1125)
        (mult:SF (reg:SF 1126 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.361_1198 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:208 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1126 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B] ])
        (nil)))

(insn 101 100 102 4 (set (reg/v:SF 225 [ tmp ])
        (plus:SF (reg:SF 1125)
            (reg/v:SF 212 [ tmp ]))) ../src/izp-gaussian.c:208 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1125)
        (expr_list:REG_DEAD (reg/v:SF 212 [ tmp ])
            (nil))))

(debug_insn 102 101 103 4 (var_location:SF tmp (reg/v:SF 225 [ tmp ])) ../src/izp-gaussian.c:208 -1
     (nil))

(insn 103 102 104 4 (set (reg:SF 1128 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:209 110 {*movsf_internal}
     (nil))

(insn 104 103 105 4 (set (reg:SF 1127)
        (mult:SF (reg:SF 1128 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.361_1198 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:209 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1128 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B] ])
        (nil)))

(insn 105 104 106 4 (set (reg/v:SF 238 [ tmp ])
        (plus:SF (reg:SF 1127)
            (reg/v:SF 225 [ tmp ]))) ../src/izp-gaussian.c:209 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1127)
        (expr_list:REG_DEAD (reg/v:SF 225 [ tmp ])
            (nil))))

(debug_insn 106 105 107 4 (var_location:SF tmp (reg/v:SF 238 [ tmp ])) ../src/izp-gaussian.c:209 -1
     (nil))

(insn 107 106 108 4 (set (reg:SF 1130 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:210 110 {*movsf_internal}
     (nil))

(insn 108 107 109 4 (set (reg:SF 1129)
        (mult:SF (reg:SF 1130 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.361_1198 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:210 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1130 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B] ])
        (nil)))

(insn 109 108 110 4 (set (reg/v:SF 251 [ tmp ])
        (plus:SF (reg:SF 1129)
            (reg/v:SF 238 [ tmp ]))) ../src/izp-gaussian.c:210 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1129)
        (expr_list:REG_DEAD (reg/v:SF 238 [ tmp ])
            (nil))))

(debug_insn 110 109 111 4 (var_location:SF tmp (reg/v:SF 251 [ tmp ])) ../src/izp-gaussian.c:210 -1
     (nil))

(insn 111 110 112 4 (set (reg:SF 1132 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:213 110 {*movsf_internal}
     (nil))

(insn 112 111 113 4 (set (reg:SF 1131)
        (mult:SF (reg:SF 1132 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1074 [ pretmp.364 ]) [3 *pretmp.364_1204+0 S4 A32]))) ../src/izp-gaussian.c:213 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1132 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B] ])
        (nil)))

(insn 113 112 114 4 (set (reg/v:SF 259 [ tmp ])
        (plus:SF (reg:SF 1131)
            (reg/v:SF 251 [ tmp ]))) ../src/izp-gaussian.c:213 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1131)
        (expr_list:REG_DEAD (reg/v:SF 251 [ tmp ])
            (nil))))

(debug_insn 114 113 115 4 (var_location:SF tmp (reg/v:SF 259 [ tmp ])) ../src/izp-gaussian.c:213 -1
     (nil))

(insn 115 114 116 4 (set (reg:SF 1134 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:214 110 {*movsf_internal}
     (nil))

(insn 116 115 117 4 (set (reg:SF 1133)
        (mult:SF (reg:SF 1134 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.364_1204 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:214 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1134 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B] ])
        (nil)))

(insn 117 116 118 4 (set (reg/v:SF 272 [ tmp ])
        (plus:SF (reg:SF 1133)
            (reg/v:SF 259 [ tmp ]))) ../src/izp-gaussian.c:214 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1133)
        (expr_list:REG_DEAD (reg/v:SF 259 [ tmp ])
            (nil))))

(debug_insn 118 117 119 4 (var_location:SF tmp (reg/v:SF 272 [ tmp ])) ../src/izp-gaussian.c:214 -1
     (nil))

(insn 119 118 120 4 (set (reg:SF 1136 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:215 110 {*movsf_internal}
     (nil))

(insn 120 119 121 4 (set (reg:SF 1135)
        (mult:SF (reg:SF 1136 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.364_1204 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:215 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1136 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B] ])
        (nil)))

(insn 121 120 122 4 (set (reg/v:SF 285 [ tmp ])
        (plus:SF (reg:SF 1135)
            (reg/v:SF 272 [ tmp ]))) ../src/izp-gaussian.c:215 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1135)
        (expr_list:REG_DEAD (reg/v:SF 272 [ tmp ])
            (nil))))

(debug_insn 122 121 123 4 (var_location:SF tmp (reg/v:SF 285 [ tmp ])) ../src/izp-gaussian.c:215 -1
     (nil))

(insn 123 122 124 4 (set (reg:SF 1138 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:216 110 {*movsf_internal}
     (nil))

(insn 124 123 125 4 (set (reg:SF 1137)
        (mult:SF (reg:SF 1138 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.364_1204 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:216 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1138 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B] ])
        (nil)))

(insn 125 124 126 4 (set (reg/v:SF 297 [ tmp ])
        (plus:SF (reg:SF 1137)
            (reg/v:SF 285 [ tmp ]))) ../src/izp-gaussian.c:216 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1137)
        (expr_list:REG_DEAD (reg/v:SF 285 [ tmp ])
            (nil))))

(debug_insn 126 125 127 4 (var_location:SF tmp (reg/v:SF 297 [ tmp ])) ../src/izp-gaussian.c:216 -1
     (nil))

(insn 127 126 128 4 (set (reg:SF 1140 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:217 110 {*movsf_internal}
     (nil))

(insn 128 127 129 4 (set (reg:SF 1139)
        (mult:SF (reg:SF 1140 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.364_1204 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:217 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1140 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B] ])
        (nil)))

(insn 129 128 130 4 (set (reg/v:SF 310 [ tmp ])
        (plus:SF (reg:SF 1139)
            (reg/v:SF 297 [ tmp ]))) ../src/izp-gaussian.c:217 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1139)
        (expr_list:REG_DEAD (reg/v:SF 297 [ tmp ])
            (nil))))

(debug_insn 130 129 131 4 (var_location:SF tmp (reg/v:SF 310 [ tmp ])) ../src/izp-gaussian.c:217 -1
     (nil))

(insn 131 130 132 4 (set (reg:SF 1142 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:218 110 {*movsf_internal}
     (nil))

(insn 132 131 133 4 (set (reg:SF 1141)
        (mult:SF (reg:SF 1142 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.364_1204 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:218 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1142 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B] ])
        (nil)))

(insn 133 132 134 4 (set (reg/v:SF 323 [ tmp ])
        (plus:SF (reg:SF 1141)
            (reg/v:SF 310 [ tmp ]))) ../src/izp-gaussian.c:218 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1141)
        (expr_list:REG_DEAD (reg/v:SF 310 [ tmp ])
            (nil))))

(debug_insn 134 133 135 4 (var_location:SF tmp (reg/v:SF 323 [ tmp ])) ../src/izp-gaussian.c:218 -1
     (nil))

(insn 135 134 136 4 (set (reg:SF 1144 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:219 110 {*movsf_internal}
     (nil))

(insn 136 135 137 4 (set (reg:SF 1143)
        (mult:SF (reg:SF 1144 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.364_1204 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:219 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1144 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B] ])
        (nil)))

(insn 137 136 138 4 (set (reg/v:SF 336 [ tmp ])
        (plus:SF (reg:SF 1143)
            (reg/v:SF 323 [ tmp ]))) ../src/izp-gaussian.c:219 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1143)
        (expr_list:REG_DEAD (reg/v:SF 323 [ tmp ])
            (nil))))

(debug_insn 138 137 139 4 (var_location:SF tmp (reg/v:SF 336 [ tmp ])) ../src/izp-gaussian.c:219 -1
     (nil))

(insn 139 138 140 4 (set (reg:SF 1146 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:222 110 {*movsf_internal}
     (nil))

(insn 140 139 141 4 (set (reg:SF 1145)
        (mult:SF (reg:SF 1146 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1076 [ pretmp.367 ]) [3 *pretmp.367_1209+0 S4 A32]))) ../src/izp-gaussian.c:222 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1146 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B] ])
        (nil)))

(insn 141 140 142 4 (set (reg/v:SF 344 [ tmp ])
        (plus:SF (reg:SF 1145)
            (reg/v:SF 336 [ tmp ]))) ../src/izp-gaussian.c:222 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1145)
        (expr_list:REG_DEAD (reg/v:SF 336 [ tmp ])
            (nil))))

(debug_insn 142 141 143 4 (var_location:SF tmp (reg/v:SF 344 [ tmp ])) ../src/izp-gaussian.c:222 -1
     (nil))

(insn 143 142 144 4 (set (reg:SF 1148 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:223 110 {*movsf_internal}
     (nil))

(insn 144 143 145 4 (set (reg:SF 1147)
        (mult:SF (reg:SF 1148 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.367_1209 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:223 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1148 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B] ])
        (nil)))

(insn 145 144 146 4 (set (reg/v:SF 356 [ tmp ])
        (plus:SF (reg:SF 1147)
            (reg/v:SF 344 [ tmp ]))) ../src/izp-gaussian.c:223 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1147)
        (expr_list:REG_DEAD (reg/v:SF 344 [ tmp ])
            (nil))))

(debug_insn 146 145 147 4 (var_location:SF tmp (reg/v:SF 356 [ tmp ])) ../src/izp-gaussian.c:223 -1
     (nil))

(insn 147 146 148 4 (set (reg:SF 1150 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:224 110 {*movsf_internal}
     (nil))

(insn 148 147 149 4 (set (reg:SF 1149)
        (mult:SF (reg:SF 1150 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.367_1209 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:224 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1150 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B] ])
        (nil)))

(insn 149 148 150 4 (set (reg/v:SF 368 [ tmp ])
        (plus:SF (reg:SF 1149)
            (reg/v:SF 356 [ tmp ]))) ../src/izp-gaussian.c:224 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1149)
        (expr_list:REG_DEAD (reg/v:SF 356 [ tmp ])
            (nil))))

(debug_insn 150 149 151 4 (var_location:SF tmp (reg/v:SF 368 [ tmp ])) ../src/izp-gaussian.c:224 -1
     (nil))

(insn 151 150 152 4 (set (reg:SF 1152 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:225 110 {*movsf_internal}
     (nil))

(insn 152 151 153 4 (set (reg:SF 1151)
        (mult:SF (reg:SF 1152 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.367_1209 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:225 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1152 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B] ])
        (nil)))

(insn 153 152 154 4 (set (reg/v:SF 379 [ tmp ])
        (plus:SF (reg:SF 1151)
            (reg/v:SF 368 [ tmp ]))) ../src/izp-gaussian.c:225 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1151)
        (expr_list:REG_DEAD (reg/v:SF 368 [ tmp ])
            (nil))))

(debug_insn 154 153 155 4 (var_location:SF tmp (reg/v:SF 379 [ tmp ])) ../src/izp-gaussian.c:225 -1
     (nil))

(insn 155 154 156 4 (set (reg:SF 1154 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:226 110 {*movsf_internal}
     (nil))

(insn 156 155 157 4 (set (reg:SF 1153)
        (mult:SF (reg:SF 1154 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.367_1209 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:226 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1154 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B] ])
        (nil)))

(insn 157 156 158 4 (set (reg/v:SF 391 [ tmp ])
        (plus:SF (reg:SF 1153)
            (reg/v:SF 379 [ tmp ]))) ../src/izp-gaussian.c:226 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1153)
        (expr_list:REG_DEAD (reg/v:SF 379 [ tmp ])
            (nil))))

(debug_insn 158 157 159 4 (var_location:SF tmp (reg/v:SF 391 [ tmp ])) ../src/izp-gaussian.c:226 -1
     (nil))

(insn 159 158 160 4 (set (reg:SF 1156 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:227 110 {*movsf_internal}
     (nil))

(insn 160 159 161 4 (set (reg:SF 1155)
        (mult:SF (reg:SF 1156 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.367_1209 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:227 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1156 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B] ])
        (nil)))

(insn 161 160 162 4 (set (reg/v:SF 403 [ tmp ])
        (plus:SF (reg:SF 1155)
            (reg/v:SF 391 [ tmp ]))) ../src/izp-gaussian.c:227 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1155)
        (expr_list:REG_DEAD (reg/v:SF 391 [ tmp ])
            (nil))))

(debug_insn 162 161 163 4 (var_location:SF tmp (reg/v:SF 403 [ tmp ])) ../src/izp-gaussian.c:227 -1
     (nil))

(insn 163 162 164 4 (set (reg:SF 1158 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:228 110 {*movsf_internal}
     (nil))

(insn 164 163 165 4 (set (reg:SF 1157)
        (mult:SF (reg:SF 1158 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.367_1209 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:228 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1158 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B] ])
        (nil)))

(insn 165 164 166 4 (set (reg/v:SF 415 [ tmp ])
        (plus:SF (reg:SF 1157)
            (reg/v:SF 403 [ tmp ]))) ../src/izp-gaussian.c:228 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1157)
        (expr_list:REG_DEAD (reg/v:SF 403 [ tmp ])
            (nil))))

(debug_insn 166 165 167 4 (var_location:SF tmp (reg/v:SF 415 [ tmp ])) ../src/izp-gaussian.c:228 -1
     (nil))

(insn 167 166 168 4 (set (reg:SF 1160 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:231 110 {*movsf_internal}
     (nil))

(insn 168 167 169 4 (set (reg:SF 1159)
        (mult:SF (reg:SF 1160 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1078 [ pretmp.370 ]) [3 *pretmp.370_1215+0 S4 A32]))) ../src/izp-gaussian.c:231 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1160 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B] ])
        (nil)))

(insn 169 168 170 4 (set (reg/v:SF 423 [ tmp ])
        (plus:SF (reg:SF 1159)
            (reg/v:SF 415 [ tmp ]))) ../src/izp-gaussian.c:231 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1159)
        (expr_list:REG_DEAD (reg/v:SF 415 [ tmp ])
            (nil))))

(debug_insn 170 169 171 4 (var_location:SF tmp (reg/v:SF 423 [ tmp ])) ../src/izp-gaussian.c:231 -1
     (nil))

(insn 171 170 172 4 (set (reg:SF 1162 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:232 110 {*movsf_internal}
     (nil))

(insn 172 171 173 4 (set (reg:SF 1161)
        (mult:SF (reg:SF 1162 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.370_1215 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:232 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1162 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B] ])
        (nil)))

(insn 173 172 174 4 (set (reg/v:SF 436 [ tmp ])
        (plus:SF (reg:SF 1161)
            (reg/v:SF 423 [ tmp ]))) ../src/izp-gaussian.c:232 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1161)
        (expr_list:REG_DEAD (reg/v:SF 423 [ tmp ])
            (nil))))

(debug_insn 174 173 175 4 (var_location:SF tmp (reg/v:SF 436 [ tmp ])) ../src/izp-gaussian.c:232 -1
     (nil))

(insn 175 174 176 4 (set (reg:SF 1164 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:233 110 {*movsf_internal}
     (nil))

(insn 176 175 177 4 (set (reg:SF 1163)
        (mult:SF (reg:SF 1164 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.370_1215 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:233 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1164 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B] ])
        (nil)))

(insn 177 176 178 4 (set (reg/v:SF 449 [ tmp ])
        (plus:SF (reg:SF 1163)
            (reg/v:SF 436 [ tmp ]))) ../src/izp-gaussian.c:233 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1163)
        (expr_list:REG_DEAD (reg/v:SF 436 [ tmp ])
            (nil))))

(debug_insn 178 177 179 4 (var_location:SF tmp (reg/v:SF 449 [ tmp ])) ../src/izp-gaussian.c:233 -1
     (nil))

(insn 179 178 180 4 (set (reg:SF 1166 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:234 110 {*movsf_internal}
     (nil))

(insn 180 179 181 4 (set (reg:SF 1165)
        (mult:SF (reg:SF 1166 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.370_1215 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:234 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1166 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B] ])
        (nil)))

(insn 181 180 182 4 (set (reg/v:SF 461 [ tmp ])
        (plus:SF (reg:SF 1165)
            (reg/v:SF 449 [ tmp ]))) ../src/izp-gaussian.c:234 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1165)
        (expr_list:REG_DEAD (reg/v:SF 449 [ tmp ])
            (nil))))

(debug_insn 182 181 183 4 (var_location:SF tmp (reg/v:SF 461 [ tmp ])) ../src/izp-gaussian.c:234 -1
     (nil))

(insn 183 182 184 4 (set (reg:SF 1168 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:235 110 {*movsf_internal}
     (nil))

(insn 184 183 185 4 (set (reg:SF 1167)
        (mult:SF (reg:SF 1168 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.370_1215 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:235 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1168 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B] ])
        (nil)))

(insn 185 184 186 4 (set (reg/v:SF 474 [ tmp ])
        (plus:SF (reg:SF 1167)
            (reg/v:SF 461 [ tmp ]))) ../src/izp-gaussian.c:235 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1167)
        (expr_list:REG_DEAD (reg/v:SF 461 [ tmp ])
            (nil))))

(debug_insn 186 185 187 4 (var_location:SF tmp (reg/v:SF 474 [ tmp ])) ../src/izp-gaussian.c:235 -1
     (nil))

(insn 187 186 188 4 (set (reg:SF 1170 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:236 110 {*movsf_internal}
     (nil))

(insn 188 187 189 4 (set (reg:SF 1169)
        (mult:SF (reg:SF 1170 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.370_1215 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:236 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1170 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B] ])
        (nil)))

(insn 189 188 190 4 (set (reg/v:SF 487 [ tmp ])
        (plus:SF (reg:SF 1169)
            (reg/v:SF 474 [ tmp ]))) ../src/izp-gaussian.c:236 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1169)
        (expr_list:REG_DEAD (reg/v:SF 474 [ tmp ])
            (nil))))

(debug_insn 190 189 191 4 (var_location:SF tmp (reg/v:SF 487 [ tmp ])) ../src/izp-gaussian.c:236 -1
     (nil))

(insn 191 190 192 4 (set (reg:SF 1172 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:237 110 {*movsf_internal}
     (nil))

(insn 192 191 193 4 (set (reg:SF 1171)
        (mult:SF (reg:SF 1172 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.370_1215 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:237 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1172 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B] ])
        (nil)))

(insn 193 192 194 4 (set (reg/v:SF 500 [ tmp ])
        (plus:SF (reg:SF 1171)
            (reg/v:SF 487 [ tmp ]))) ../src/izp-gaussian.c:237 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1171)
        (expr_list:REG_DEAD (reg/v:SF 487 [ tmp ])
            (nil))))

(debug_insn 194 193 195 4 (var_location:SF tmp (reg/v:SF 500 [ tmp ])) ../src/izp-gaussian.c:237 -1
     (nil))

(insn 195 194 196 4 (set (reg:SF 1174 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:240 110 {*movsf_internal}
     (nil))

(insn 196 195 197 4 (set (reg:SF 1173)
        (mult:SF (reg:SF 1174 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1080 [ pretmp.373 ]) [3 *pretmp.373_1221+0 S4 A32]))) ../src/izp-gaussian.c:240 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1174 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B] ])
        (nil)))

(insn 197 196 198 4 (set (reg/v:SF 508 [ tmp ])
        (plus:SF (reg:SF 1173)
            (reg/v:SF 500 [ tmp ]))) ../src/izp-gaussian.c:240 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1173)
        (expr_list:REG_DEAD (reg/v:SF 500 [ tmp ])
            (nil))))

(debug_insn 198 197 199 4 (var_location:SF tmp (reg/v:SF 508 [ tmp ])) ../src/izp-gaussian.c:240 -1
     (nil))

(insn 199 198 200 4 (set (reg:SF 1176 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:241 110 {*movsf_internal}
     (nil))

(insn 200 199 201 4 (set (reg:SF 1175)
        (mult:SF (reg:SF 1176 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.373_1221 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:241 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1176 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B] ])
        (nil)))

(insn 201 200 202 4 (set (reg/v:SF 521 [ tmp ])
        (plus:SF (reg:SF 1175)
            (reg/v:SF 508 [ tmp ]))) ../src/izp-gaussian.c:241 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1175)
        (expr_list:REG_DEAD (reg/v:SF 508 [ tmp ])
            (nil))))

(debug_insn 202 201 203 4 (var_location:SF tmp (reg/v:SF 521 [ tmp ])) ../src/izp-gaussian.c:241 -1
     (nil))

(insn 203 202 204 4 (set (reg:SF 1178 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:242 110 {*movsf_internal}
     (nil))

(insn 204 203 205 4 (set (reg:SF 1177)
        (mult:SF (reg:SF 1178 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.373_1221 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:242 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1178 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B] ])
        (nil)))

(insn 205 204 206 4 (set (reg/v:SF 534 [ tmp ])
        (plus:SF (reg:SF 1177)
            (reg/v:SF 521 [ tmp ]))) ../src/izp-gaussian.c:242 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1177)
        (expr_list:REG_DEAD (reg/v:SF 521 [ tmp ])
            (nil))))

(debug_insn 206 205 207 4 (var_location:SF tmp (reg/v:SF 534 [ tmp ])) ../src/izp-gaussian.c:242 -1
     (nil))

(insn 207 206 208 4 (set (reg:SF 1180 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:243 110 {*movsf_internal}
     (nil))

(insn 208 207 209 4 (set (reg:SF 1179)
        (mult:SF (reg:SF 1180 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.373_1221 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:243 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1180 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B] ])
        (nil)))

(insn 209 208 210 4 (set (reg/v:SF 546 [ tmp ])
        (plus:SF (reg:SF 1179)
            (reg/v:SF 534 [ tmp ]))) ../src/izp-gaussian.c:243 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1179)
        (expr_list:REG_DEAD (reg/v:SF 534 [ tmp ])
            (nil))))

(debug_insn 210 209 211 4 (var_location:SF tmp (reg/v:SF 546 [ tmp ])) ../src/izp-gaussian.c:243 -1
     (nil))

(insn 211 210 212 4 (set (reg:SF 1182 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:244 110 {*movsf_internal}
     (nil))

(insn 212 211 213 4 (set (reg:SF 1181)
        (mult:SF (reg:SF 1182 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.373_1221 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:244 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1182 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B] ])
        (nil)))

(insn 213 212 214 4 (set (reg/v:SF 559 [ tmp ])
        (plus:SF (reg:SF 1181)
            (reg/v:SF 546 [ tmp ]))) ../src/izp-gaussian.c:244 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1181)
        (expr_list:REG_DEAD (reg/v:SF 546 [ tmp ])
            (nil))))

(debug_insn 214 213 215 4 (var_location:SF tmp (reg/v:SF 559 [ tmp ])) ../src/izp-gaussian.c:244 -1
     (nil))

(insn 215 214 216 4 (set (reg:SF 1184 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:245 110 {*movsf_internal}
     (nil))

(insn 216 215 217 4 (set (reg:SF 1183)
        (mult:SF (reg:SF 1184 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.373_1221 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:245 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1184 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B] ])
        (nil)))

(insn 217 216 218 4 (set (reg/v:SF 572 [ tmp ])
        (plus:SF (reg:SF 1183)
            (reg/v:SF 559 [ tmp ]))) ../src/izp-gaussian.c:245 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1183)
        (expr_list:REG_DEAD (reg/v:SF 559 [ tmp ])
            (nil))))

(debug_insn 218 217 219 4 (var_location:SF tmp (reg/v:SF 572 [ tmp ])) ../src/izp-gaussian.c:245 -1
     (nil))

(insn 219 218 220 4 (set (reg:SF 1186 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:246 110 {*movsf_internal}
     (nil))

(insn 220 219 221 4 (set (reg:SF 1185)
        (mult:SF (reg:SF 1186 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.373_1221 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:246 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1186 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B] ])
        (nil)))

(insn 221 220 222 4 (set (reg/v:SF 585 [ tmp ])
        (plus:SF (reg:SF 1185)
            (reg/v:SF 572 [ tmp ]))) ../src/izp-gaussian.c:246 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1185)
        (expr_list:REG_DEAD (reg/v:SF 572 [ tmp ])
            (nil))))

(debug_insn 222 221 223 4 (var_location:SF tmp (reg/v:SF 585 [ tmp ])) ../src/izp-gaussian.c:246 -1
     (nil))

(insn 223 222 224 4 (set (reg:SF 1188 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:249 110 {*movsf_internal}
     (nil))

(insn 224 223 225 4 (set (reg:SF 1187)
        (mult:SF (reg:SF 1188 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1082 [ pretmp.376 ]) [3 *pretmp.376_1227+0 S4 A32]))) ../src/izp-gaussian.c:249 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1188 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B] ])
        (nil)))

(insn 225 224 226 4 (set (reg/v:SF 593 [ tmp ])
        (plus:SF (reg:SF 1187)
            (reg/v:SF 585 [ tmp ]))) ../src/izp-gaussian.c:249 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1187)
        (expr_list:REG_DEAD (reg/v:SF 585 [ tmp ])
            (nil))))

(debug_insn 226 225 227 4 (var_location:SF tmp (reg/v:SF 593 [ tmp ])) ../src/izp-gaussian.c:249 -1
     (nil))

(insn 227 226 228 4 (set (reg:SF 1190 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:250 110 {*movsf_internal}
     (nil))

(insn 228 227 229 4 (set (reg:SF 1189)
        (mult:SF (reg:SF 1190 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.376_1227 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:250 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1190 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B] ])
        (nil)))

(insn 229 228 230 4 (set (reg/v:SF 606 [ tmp ])
        (plus:SF (reg:SF 1189)
            (reg/v:SF 593 [ tmp ]))) ../src/izp-gaussian.c:250 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1189)
        (expr_list:REG_DEAD (reg/v:SF 593 [ tmp ])
            (nil))))

(debug_insn 230 229 231 4 (var_location:SF tmp (reg/v:SF 606 [ tmp ])) ../src/izp-gaussian.c:250 -1
     (nil))

(insn 231 230 232 4 (set (reg:SF 1192 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:251 110 {*movsf_internal}
     (nil))

(insn 232 231 233 4 (set (reg:SF 1191)
        (mult:SF (reg:SF 1192 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.376_1227 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:251 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1192 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B] ])
        (nil)))

(insn 233 232 234 4 (set (reg/v:SF 619 [ tmp ])
        (plus:SF (reg:SF 1191)
            (reg/v:SF 606 [ tmp ]))) ../src/izp-gaussian.c:251 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1191)
        (expr_list:REG_DEAD (reg/v:SF 606 [ tmp ])
            (nil))))

(debug_insn 234 233 235 4 (var_location:SF tmp (reg/v:SF 619 [ tmp ])) ../src/izp-gaussian.c:251 -1
     (nil))

(insn 235 234 236 4 (set (reg:SF 1194 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:252 110 {*movsf_internal}
     (nil))

(insn 236 235 237 4 (set (reg:SF 1193)
        (mult:SF (reg:SF 1194 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.376_1227 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:252 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1194 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B] ])
        (nil)))

(insn 237 236 238 4 (set (reg/v:SF 631 [ tmp ])
        (plus:SF (reg:SF 1193)
            (reg/v:SF 619 [ tmp ]))) ../src/izp-gaussian.c:252 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1193)
        (expr_list:REG_DEAD (reg/v:SF 619 [ tmp ])
            (nil))))

(debug_insn 238 237 239 4 (var_location:SF tmp (reg/v:SF 631 [ tmp ])) ../src/izp-gaussian.c:252 -1
     (nil))

(insn 239 238 240 4 (set (reg:SF 1196 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:253 110 {*movsf_internal}
     (nil))

(insn 240 239 241 4 (set (reg:SF 1195)
        (mult:SF (reg:SF 1196 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.376_1227 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:253 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1196 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B] ])
        (nil)))

(insn 241 240 242 4 (set (reg/v:SF 644 [ tmp ])
        (plus:SF (reg:SF 1195)
            (reg/v:SF 631 [ tmp ]))) ../src/izp-gaussian.c:253 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1195)
        (expr_list:REG_DEAD (reg/v:SF 631 [ tmp ])
            (nil))))

(debug_insn 242 241 243 4 (var_location:SF tmp (reg/v:SF 644 [ tmp ])) ../src/izp-gaussian.c:253 -1
     (nil))

(insn 243 242 244 4 (set (reg:SF 1198 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:254 110 {*movsf_internal}
     (nil))

(insn 244 243 245 4 (set (reg:SF 1197)
        (mult:SF (reg:SF 1198 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.376_1227 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:254 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1198 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B] ])
        (nil)))

(insn 245 244 247 4 (set (reg/v:SF 657 [ tmp ])
        (plus:SF (reg:SF 1197)
            (reg/v:SF 644 [ tmp ]))) ../src/izp-gaussian.c:254 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1197)
        (expr_list:REG_DEAD (reg/v:SF 644 [ tmp ])
            (nil))))

(debug_insn 247 245 248 4 (var_location:SF tmp (plus:SF (mult:SF (mem:SF (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (plus:DI (reg:DI 94 [ ivtmp.387 ])
                        (const_int 44 [0x2c]))) [0 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 24 [0x18])) [0 MEM[(float *)pretmp.376_1227 + 24B]+0 S4 A32]))
        (reg/v:SF 657 [ tmp ]))) ../src/izp-gaussian.c:255 -1
     (nil))

(insn 248 247 249 4 (set (reg:SF 1200 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:255 110 {*movsf_internal}
     (nil))

(insn 249 248 250 4 (set (reg:SF 1199)
        (mult:SF (reg:SF 1200 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.376_1227 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:255 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1200 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B] ])
        (nil)))

(insn 250 249 251 4 (set (reg:SF 1201)
        (plus:SF (reg:SF 1199)
            (reg/v:SF 657 [ tmp ]))) ../src/izp-gaussian.c:255 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1199)
        (expr_list:REG_DEAD (reg/v:SF 657 [ tmp ])
            (nil))))

(insn 251 250 253 4 (set (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (reg:SF 1201)) ../src/izp-gaussian.c:257 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 1201)
        (nil)))

(debug_insn 253 251 254 4 (var_location:SI j (debug_expr:SI D#1)) -1
     (nil))

(insn 254 253 256 4 (parallel [
            (set (reg:DI 94 [ ivtmp.387 ])
                (plus:DI (reg:DI 94 [ ivtmp.387 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:257 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 256 254 257 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 94 [ ivtmp.387 ])
            (reg:DI 1209 [ D.7956 ]))) ../src/izp-gaussian.c:192 7 {*cmpdi_1}
     (nil))

(jump_insn 257 256 268 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 255)
            (pc))) ../src/izp-gaussian.c:192 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 255)
;; End of basic block 4 -> ( 4 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210


;; Succ edge  4 [91.0%]  (dfs_back)
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4 6) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u377(6){ }u378(7){ }u379(16){ }u380(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115
;; lr  def 	 17 [flags] 99 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  gen 	 17 [flags] 99 114
;; live  kill	 17 [flags]

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
;; Pred edge  6 [9.0%] 
(code_label 268 257 258 5 5 "" [1 uses])

(note 258 268 259 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 261 5 (parallel [
            (set (reg/v:SI 114 [ i ])
                (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:191 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 261 259 262 5 (var_location:SI i (reg/v:SI 114 [ i ])) -1
     (nil))

(insn 262 261 263 5 (parallel [
            (set (reg:DI 99 [ ivtmp.450 ])
                (plus:DI (reg:DI 99 [ ivtmp.450 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:191 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 263 262 264 5 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 115 [ D.7347 ])
            (reg/v:SI 114 [ i ]))) ../src/izp-gaussian.c:191 6 {*cmpsi_1}
     (nil))

(jump_insn 264 263 265 5 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 295)
            (pc))) ../src/izp-gaussian.c:191 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 295)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210


;; Succ edge  6 [91.0%]  (fallthru,dfs_back)
;; Succ edge  8 [9.0%]  (loop_exit)

;; Start of basic block ( 5 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u387(6){ }u388(7){ }u389(16){ }u390(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1099
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [91.0%]  (fallthru,dfs_back)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 265 264 266 6 3 "" [0 uses])

(note 266 265 267 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 267 266 269 6 (var_location:SI j (const_int 8 [0x8])) -1
     (nil))

(insn 269 267 270 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 1099 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:192 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 270 269 271 6 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 268)
            (pc))) ../src/izp-gaussian.c:192 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 268)
;; End of basic block 6 -> ( 7 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210


;; Succ edge  7 [91.0%]  (fallthru)
;; Succ edge  5 [9.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u393(6){ }u394(7){ }u395(16){ }u396(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 1098
;; lr  def 	 94 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  gen 	 94 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082
;; live  kill	

;; Pred edge  6 [91.0%]  (fallthru)
(note 271 270 273 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 273 271 274 7 (set (reg/f:DI 1069 [ pretmp.352 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 40 [0x28])) [2 MEM[base: D.7970_92, offset: 40B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 274 273 275 7 (set (reg/f:DI 1070 [ pretmp.355 ])
        (mem/f:DI (reg/v/f:DI 1098 [ mat ]) [2 *mat_22(D)+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 275 274 276 7 (set (reg/f:DI 1071 [ pretmp.361 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 48 [0x30])) [2 MEM[base: D.7970_92, offset: 48B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 276 275 277 7 (set (reg/f:DI 1072 [ pretmp.361 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 8 [0x8])) [2 MEM[(float * *)mat_22(D) + 8B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 277 276 278 7 (set (reg/f:DI 1073 [ pretmp.364 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 56 [0x38])) [2 MEM[base: D.7970_92, offset: 56B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 278 277 279 7 (set (reg/f:DI 1074 [ pretmp.364 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 16 [0x10])) [2 MEM[(float * *)mat_22(D) + 16B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 279 278 280 7 (set (reg/f:DI 1075 [ pretmp.367 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 64 [0x40])) [2 MEM[base: D.7970_92, offset: 64B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 280 279 281 7 (set (reg/f:DI 1076 [ pretmp.367 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 24 [0x18])) [2 MEM[(float * *)mat_22(D) + 24B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 281 280 282 7 (set (reg/f:DI 1077 [ pretmp.370 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 72 [0x48])) [2 MEM[base: D.7970_92, offset: 72B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 282 281 283 7 (set (reg/f:DI 1078 [ pretmp.370 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 32 [0x20])) [2 MEM[(float * *)mat_22(D) + 32B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 283 282 284 7 (set (reg/f:DI 1079 [ pretmp.373 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 80 [0x50])) [2 MEM[base: D.7970_92, offset: 80B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 284 283 285 7 (set (reg/f:DI 1080 [ pretmp.373 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 40 [0x28])) [2 MEM[(float * *)mat_22(D) + 40B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 285 284 286 7 (set (reg/f:DI 1081 [ pretmp.376 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 88 [0x58])) [2 MEM[base: D.7970_92, offset: 88B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 286 285 38 7 (set (reg/f:DI 1082 [ pretmp.376 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 48 [0x30])) [2 MEM[(float * *)mat_22(D) + 48B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 38 286 295 7 (set (reg:DI 94 [ ivtmp.387 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 7 -> ( 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 5 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u411(6){ }u412(7){ }u413(16){ }u414(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	

;; Pred edge  5 [9.0%]  (loop_exit)
;; Pred edge  2 [9.0%] 
(code_label 295 38 296 8 1 "" [2 uses])

(note 296 295 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 287.
deleting insn with uid = 289.
rescanning insn with uid = 288.
deleting insn with uid = 288.
rescanning insn with uid = 290.
deleting insn with uid = 290.
ending the processing of deferred insns

;; Function izp_convolve1D (izp_convolve1D)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 14: 0
insn_cost 16: 0
insn_cost 17: 4
insn_cost 18: 0
insn_cost 20: 6
insn_cost 21: 1
insn_cost 22: 4
insn_cost 23: 4
insn_cost 11: 4
insn_cost 78: 6
insn_cost 79: 1
insn_cost 80: 4
insn_cost 81: 4
insn_cost 89: 4
insn_cost 27: 0
insn_cost 28: 9
insn_cost 29: 36
insn_cost 31: 32
insn_cost 32: 0
insn_cost 33: 9
insn_cost 34: 40
insn_cost 35: 32
insn_cost 36: 0
insn_cost 37: 9
insn_cost 38: 40
insn_cost 39: 32
insn_cost 40: 0
insn_cost 41: 9
insn_cost 42: 40
insn_cost 43: 32
insn_cost 44: 0
insn_cost 45: 9
insn_cost 46: 40
insn_cost 47: 32
insn_cost 48: 0
insn_cost 49: 9
insn_cost 50: 40
insn_cost 51: 32
insn_cost 53: 0
insn_cost 54: 9
insn_cost 55: 40
insn_cost 56: 32
insn_cost 57: 4
insn_cost 59: 0
insn_cost 60: 4
insn_cost 62: 4
insn_cost 63: 0
insn_cost 66: 0
insn_cost 67: 4
insn_cost 68: 4
insn_cost 69: 0
insn_cost 72: 0
insn_cost 74: 4
insn_cost 75: 0
insn_cost 77: 9
insn_cost 10: 4

Trying 17 -> 18:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 240 [ rows ])
            (const_int 0 [0]))
        (label_ref:DI 86)
        (pc)))

Trying 20 -> 21:
Successfully matched this instruction:
(set (reg:DI 243)
    (zero_extend:DI (plus:SI (reg/v:SI 240 [ rows ])
            (const_int -1 [0xffffffffffffffff]))))
deferring deletion of insn with uid = 20.
modifying insn i3    21 {r243:DI=zero_extend(r240:SI-0x1);clobber flags:CC;}
      REG_UNUSED: flags:CC
      REG_DEAD: r240:SI
deferring rescan insn with uid = 21.

Trying 21 -> 22:
Failed to match this instruction:
(parallel [
        (set (reg:DI 244)
            (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 240 [ rows ])
                        (const_int -1 [0xffffffffffffffff])))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 244)
    (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 240 [ rows ])
                (const_int -1 [0xffffffffffffffff])))
        (const_int 1 [0x1])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:DI 77 [ D.8076 ])
            (plus:DI (mult:DI (reg:DI 243)
                    (const_int 8 [0x8]))
                (const_int 8 [0x8])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 77 [ D.8076 ])
    (plus:DI (mult:DI (reg:DI 243)
            (const_int 8 [0x8]))
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 22.
modifying insn i3    23 r77:DI=r243:DI*0x8+0x8
      REG_DEAD: r243:DI
deferring rescan insn with uid = 23.

Trying 21 -> 23:
Failed to match this instruction:
(set (reg:DI 77 [ D.8076 ])
    (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 240 [ rows ])
                        (const_int -1 [0xffffffffffffffff])) 0)
                (const_int 8 [0x8]))
            (const_int 34359738360 [0x7fffffff8]))
        (const_int 8 [0x8])))

Trying 78 -> 79:
Successfully matched this instruction:
(set (reg:DI 266)
    (zero_extend:DI (plus:SI (reg/v:SI 239 [ cols ])
            (const_int -1 [0xffffffffffffffff]))))
deferring deletion of insn with uid = 78.
modifying insn i3    79 {r266:DI=zero_extend(r239:SI-0x1);clobber flags:CC;}
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 79.

Trying 79 -> 80:
Failed to match this instruction:
(parallel [
        (set (reg:DI 267)
            (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 239 [ cols ])
                        (const_int -1 [0xffffffffffffffff])))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 267)
    (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 239 [ cols ])
                (const_int -1 [0xffffffffffffffff])))
        (const_int 1 [0x1])))

Trying 80 -> 81:
Failed to match this instruction:
(parallel [
        (set (reg:DI 268 [ D.8064 ])
            (plus:DI (mult:DI (reg:DI 266)
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 268 [ D.8064 ])
    (plus:DI (mult:DI (reg:DI 266)
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 80.
modifying insn i3    81 r268:DI=r266:DI*0x4+0x4
      REG_DEAD: r266:DI
deferring rescan insn with uid = 81.

Trying 79 -> 81:
Failed to match this instruction:
(set (reg:DI 268 [ D.8064 ])
    (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 239 [ cols ])
                        (const_int -1 [0xffffffffffffffff])) 0)
                (const_int 4 [0x4]))
            (const_int 17179869180 [0x3fffffffc]))
        (const_int 4 [0x4])))

Trying 28 -> 29:
Failed to match this instruction:
(set (reg:SF 245)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B]+0 S4 A32])
        (mem:SF (reg/v/f:DI 238 [ vec ]) [3 *vec_21(D)+0 S4 A32])))

Trying 29 -> 31:
Failed to match this instruction:
(set (reg/v:SF 74 [ tmp ])
    (plus:SF (mult:SF (reg:SF 246 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B] ])
            (mem:SF (reg/v/f:DI 238 [ vec ]) [3 *vec_21(D)+0 S4 A32]))
        (reg:SF 269)))

Trying 28, 29 -> 31:
Failed to match this instruction:
(set (reg/v:SF 74 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                        (reg:DI 66 [ ivtmp.531 ]))
                    (const_int 20 [0x14])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B]+0 S4 A32])
            (mem:SF (reg/v/f:DI 238 [ vec ]) [3 *vec_21(D)+0 S4 A32]))
        (reg:SF 269)))
Failed to match this instruction:
(set (reg:SF 245)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B]+0 S4 A32])
        (mem:SF (reg/v/f:DI 238 [ vec ]) [3 *vec_21(D)+0 S4 A32])))

Trying 33 -> 34:
Failed to match this instruction:
(set (reg:SF 248)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                (const_int 4 [0x4])) [3 MEM[(float *)vec_21(D) + 4B]+0 S4 A32])))

Trying 31 -> 35:
Failed to match this instruction:
(set (reg/v:SF 81 [ tmp ])
    (plus:SF (plus:SF (reg:SF 245)
            (reg:SF 269))
        (reg:SF 248)))

Trying 34 -> 35:
Failed to match this instruction:
(set (reg/v:SF 81 [ tmp ])
    (plus:SF (mult:SF (reg:SF 249 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 4 [0x4])) [3 MEM[(float *)vec_21(D) + 4B]+0 S4 A32]))
        (reg/v:SF 74 [ tmp ])))

Trying 29, 31 -> 35:
Failed to match this instruction:
(set (reg/v:SF 81 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 246 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B] ])
                (mem:SF (reg/v/f:DI 238 [ vec ]) [3 *vec_21(D)+0 S4 A32]))
            (reg:SF 269))
        (reg:SF 248)))
Failed to match this instruction:
(set (reg/v:SF 74 [ tmp ])
    (plus:SF (mult:SF (reg:SF 246 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B] ])
            (mem:SF (reg/v/f:DI 238 [ vec ]) [3 *vec_21(D)+0 S4 A32]))
        (reg:SF 269)))

Trying 33, 34 -> 35:
Failed to match this instruction:
(set (reg/v:SF 81 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                        (reg:DI 66 [ ivtmp.531 ]))
                    (const_int 24 [0x18])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B]+0 S4 A32])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 4 [0x4])) [3 MEM[(float *)vec_21(D) + 4B]+0 S4 A32]))
        (reg/v:SF 74 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 248)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B]+0 S4 A32])
        (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                (const_int 4 [0x4])) [3 MEM[(float *)vec_21(D) + 4B]+0 S4 A32])))

Trying 34, 31 -> 35:
Failed to match this instruction:
(set (reg/v:SF 81 [ tmp ])
    (plus:SF (mult:SF (reg:SF 249 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 4 [0x4])) [3 MEM[(float *)vec_21(D) + 4B]+0 S4 A32]))
        (plus:SF (reg:SF 245)
            (reg:SF 269))))
Successfully matched this instruction:
(set (reg:SF 248)
    (plus:SF (reg:SF 245)
        (reg:SF 269)))
Failed to match this instruction:
(set (reg/v:SF 81 [ tmp ])
    (plus:SF (mult:SF (reg:SF 249 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 4 [0x4])) [3 MEM[(float *)vec_21(D) + 4B]+0 S4 A32]))
        (reg:SF 248)))

Trying 31 -> 35:
Failed to match this instruction:
(set (reg/v:SF 81 [ tmp ])
    (plus:SF (plus:SF (reg:SF 245)
            (const_double:SF 0.0 [0x0.0p+0]))
        (reg:SF 248)))

Trying 37 -> 38:
Failed to match this instruction:
(set (reg:SF 250)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                (const_int 8 [0x8])) [3 MEM[(float *)vec_21(D) + 8B]+0 S4 A32])))

Trying 35 -> 39:
Failed to match this instruction:
(set (reg/v:SF 89 [ tmp ])
    (plus:SF (plus:SF (reg:SF 248)
            (reg/v:SF 74 [ tmp ]))
        (reg:SF 250)))

Trying 38 -> 39:
Failed to match this instruction:
(set (reg/v:SF 89 [ tmp ])
    (plus:SF (mult:SF (reg:SF 251 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 8 [0x8])) [3 MEM[(float *)vec_21(D) + 8B]+0 S4 A32]))
        (reg/v:SF 81 [ tmp ])))

Trying 31, 35 -> 39:
Failed to match this instruction:
(set (reg/v:SF 89 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 245)
                (reg:SF 269))
            (reg:SF 248))
        (reg:SF 250)))
Successfully matched this instruction:
(set (reg/v:SF 81 [ tmp ])
    (plus:SF (reg:SF 245)
        (reg:SF 269)))
Failed to match this instruction:
(set (reg/v:SF 89 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 81 [ tmp ])
            (reg:SF 248))
        (reg:SF 250)))

Trying 34, 35 -> 39:
Failed to match this instruction:
(set (reg/v:SF 89 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 249 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B] ])
                (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                        (const_int 4 [0x4])) [3 MEM[(float *)vec_21(D) + 4B]+0 S4 A32]))
            (reg/v:SF 74 [ tmp ]))
        (reg:SF 250)))
Failed to match this instruction:
(set (reg/v:SF 81 [ tmp ])
    (plus:SF (mult:SF (reg:SF 249 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 4 [0x4])) [3 MEM[(float *)vec_21(D) + 4B]+0 S4 A32]))
        (reg/v:SF 74 [ tmp ])))

Trying 37, 38 -> 39:
Failed to match this instruction:
(set (reg/v:SF 89 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                        (reg:DI 66 [ ivtmp.531 ]))
                    (const_int 28 [0x1c])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B]+0 S4 A32])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 8 [0x8])) [3 MEM[(float *)vec_21(D) + 8B]+0 S4 A32]))
        (reg/v:SF 81 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 250)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B]+0 S4 A32])
        (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                (const_int 8 [0x8])) [3 MEM[(float *)vec_21(D) + 8B]+0 S4 A32])))

Trying 38, 35 -> 39:
Failed to match this instruction:
(set (reg/v:SF 89 [ tmp ])
    (plus:SF (mult:SF (reg:SF 251 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 8 [0x8])) [3 MEM[(float *)vec_21(D) + 8B]+0 S4 A32]))
        (plus:SF (reg:SF 248)
            (reg/v:SF 74 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 250)
    (plus:SF (reg:SF 248)
        (reg/v:SF 74 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 89 [ tmp ])
    (plus:SF (mult:SF (reg:SF 251 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 8 [0x8])) [3 MEM[(float *)vec_21(D) + 8B]+0 S4 A32]))
        (reg:SF 250)))

Trying 41 -> 42:
Failed to match this instruction:
(set (reg:SF 252)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                (const_int 12 [0xc])) [3 MEM[(float *)vec_21(D) + 12B]+0 S4 A32])))

Trying 39 -> 43:
Failed to match this instruction:
(set (reg/v:SF 96 [ tmp ])
    (plus:SF (plus:SF (reg:SF 250)
            (reg/v:SF 81 [ tmp ]))
        (reg:SF 252)))

Trying 42 -> 43:
Failed to match this instruction:
(set (reg/v:SF 96 [ tmp ])
    (plus:SF (mult:SF (reg:SF 253 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 12 [0xc])) [3 MEM[(float *)vec_21(D) + 12B]+0 S4 A32]))
        (reg/v:SF 89 [ tmp ])))

Trying 35, 39 -> 43:
Failed to match this instruction:
(set (reg/v:SF 96 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 248)
                (reg/v:SF 74 [ tmp ]))
            (reg:SF 250))
        (reg:SF 252)))
Successfully matched this instruction:
(set (reg/v:SF 89 [ tmp ])
    (plus:SF (reg:SF 248)
        (reg/v:SF 74 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 96 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 89 [ tmp ])
            (reg:SF 250))
        (reg:SF 252)))

Trying 38, 39 -> 43:
Failed to match this instruction:
(set (reg/v:SF 96 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 251 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B] ])
                (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                        (const_int 8 [0x8])) [3 MEM[(float *)vec_21(D) + 8B]+0 S4 A32]))
            (reg/v:SF 81 [ tmp ]))
        (reg:SF 252)))
Failed to match this instruction:
(set (reg/v:SF 89 [ tmp ])
    (plus:SF (mult:SF (reg:SF 251 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 8 [0x8])) [3 MEM[(float *)vec_21(D) + 8B]+0 S4 A32]))
        (reg/v:SF 81 [ tmp ])))

Trying 41, 42 -> 43:
Failed to match this instruction:
(set (reg/v:SF 96 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                        (reg:DI 66 [ ivtmp.531 ]))
                    (const_int 32 [0x20])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B]+0 S4 A32])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 12 [0xc])) [3 MEM[(float *)vec_21(D) + 12B]+0 S4 A32]))
        (reg/v:SF 89 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 252)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B]+0 S4 A32])
        (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                (const_int 12 [0xc])) [3 MEM[(float *)vec_21(D) + 12B]+0 S4 A32])))

Trying 42, 39 -> 43:
Failed to match this instruction:
(set (reg/v:SF 96 [ tmp ])
    (plus:SF (mult:SF (reg:SF 253 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 12 [0xc])) [3 MEM[(float *)vec_21(D) + 12B]+0 S4 A32]))
        (plus:SF (reg:SF 250)
            (reg/v:SF 81 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 252)
    (plus:SF (reg:SF 250)
        (reg/v:SF 81 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 96 [ tmp ])
    (plus:SF (mult:SF (reg:SF 253 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 12 [0xc])) [3 MEM[(float *)vec_21(D) + 12B]+0 S4 A32]))
        (reg:SF 252)))

Trying 45 -> 46:
Failed to match this instruction:
(set (reg:SF 254)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                (const_int 16 [0x10])) [3 MEM[(float *)vec_21(D) + 16B]+0 S4 A32])))

Trying 43 -> 47:
Failed to match this instruction:
(set (reg/v:SF 106 [ tmp ])
    (plus:SF (plus:SF (reg:SF 252)
            (reg/v:SF 89 [ tmp ]))
        (reg:SF 254)))

Trying 46 -> 47:
Failed to match this instruction:
(set (reg/v:SF 106 [ tmp ])
    (plus:SF (mult:SF (reg:SF 255 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 16 [0x10])) [3 MEM[(float *)vec_21(D) + 16B]+0 S4 A32]))
        (reg/v:SF 96 [ tmp ])))

Trying 39, 43 -> 47:
Failed to match this instruction:
(set (reg/v:SF 106 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 250)
                (reg/v:SF 81 [ tmp ]))
            (reg:SF 252))
        (reg:SF 254)))
Successfully matched this instruction:
(set (reg/v:SF 96 [ tmp ])
    (plus:SF (reg:SF 250)
        (reg/v:SF 81 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 106 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 96 [ tmp ])
            (reg:SF 252))
        (reg:SF 254)))

Trying 42, 43 -> 47:
Failed to match this instruction:
(set (reg/v:SF 106 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 253 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B] ])
                (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                        (const_int 12 [0xc])) [3 MEM[(float *)vec_21(D) + 12B]+0 S4 A32]))
            (reg/v:SF 89 [ tmp ]))
        (reg:SF 254)))
Failed to match this instruction:
(set (reg/v:SF 96 [ tmp ])
    (plus:SF (mult:SF (reg:SF 253 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 12 [0xc])) [3 MEM[(float *)vec_21(D) + 12B]+0 S4 A32]))
        (reg/v:SF 89 [ tmp ])))

Trying 45, 46 -> 47:
Failed to match this instruction:
(set (reg/v:SF 106 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                        (reg:DI 66 [ ivtmp.531 ]))
                    (const_int 36 [0x24])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B]+0 S4 A32])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 16 [0x10])) [3 MEM[(float *)vec_21(D) + 16B]+0 S4 A32]))
        (reg/v:SF 96 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 254)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B]+0 S4 A32])
        (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                (const_int 16 [0x10])) [3 MEM[(float *)vec_21(D) + 16B]+0 S4 A32])))

Trying 46, 43 -> 47:
Failed to match this instruction:
(set (reg/v:SF 106 [ tmp ])
    (plus:SF (mult:SF (reg:SF 255 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 16 [0x10])) [3 MEM[(float *)vec_21(D) + 16B]+0 S4 A32]))
        (plus:SF (reg:SF 252)
            (reg/v:SF 89 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 254)
    (plus:SF (reg:SF 252)
        (reg/v:SF 89 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 106 [ tmp ])
    (plus:SF (mult:SF (reg:SF 255 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 16 [0x10])) [3 MEM[(float *)vec_21(D) + 16B]+0 S4 A32]))
        (reg:SF 254)))

Trying 49 -> 50:
Failed to match this instruction:
(set (reg:SF 256)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                (const_int 20 [0x14])) [3 MEM[(float *)vec_21(D) + 20B]+0 S4 A32])))

Trying 47 -> 51:
Failed to match this instruction:
(set (reg/v:SF 116 [ tmp ])
    (plus:SF (plus:SF (reg:SF 254)
            (reg/v:SF 96 [ tmp ]))
        (reg:SF 256)))

Trying 50 -> 51:
Failed to match this instruction:
(set (reg/v:SF 116 [ tmp ])
    (plus:SF (mult:SF (reg:SF 257 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 20 [0x14])) [3 MEM[(float *)vec_21(D) + 20B]+0 S4 A32]))
        (reg/v:SF 106 [ tmp ])))

Trying 43, 47 -> 51:
Failed to match this instruction:
(set (reg/v:SF 116 [ tmp ])
    (plus:SF (plus:SF (plus:SF (reg:SF 252)
                (reg/v:SF 89 [ tmp ]))
            (reg:SF 254))
        (reg:SF 256)))
Successfully matched this instruction:
(set (reg/v:SF 106 [ tmp ])
    (plus:SF (reg:SF 252)
        (reg/v:SF 89 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 116 [ tmp ])
    (plus:SF (plus:SF (reg/v:SF 106 [ tmp ])
            (reg:SF 254))
        (reg:SF 256)))

Trying 46, 47 -> 51:
Failed to match this instruction:
(set (reg/v:SF 116 [ tmp ])
    (plus:SF (plus:SF (mult:SF (reg:SF 255 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B] ])
                (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                        (const_int 16 [0x10])) [3 MEM[(float *)vec_21(D) + 16B]+0 S4 A32]))
            (reg/v:SF 96 [ tmp ]))
        (reg:SF 256)))
Failed to match this instruction:
(set (reg/v:SF 106 [ tmp ])
    (plus:SF (mult:SF (reg:SF 255 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 16 [0x10])) [3 MEM[(float *)vec_21(D) + 16B]+0 S4 A32]))
        (reg/v:SF 96 [ tmp ])))

Trying 49, 50 -> 51:
Failed to match this instruction:
(set (reg/v:SF 116 [ tmp ])
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                        (reg:DI 66 [ ivtmp.531 ]))
                    (const_int 40 [0x28])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B]+0 S4 A32])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 20 [0x14])) [3 MEM[(float *)vec_21(D) + 20B]+0 S4 A32]))
        (reg/v:SF 106 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 256)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B]+0 S4 A32])
        (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                (const_int 20 [0x14])) [3 MEM[(float *)vec_21(D) + 20B]+0 S4 A32])))

Trying 50, 47 -> 51:
Failed to match this instruction:
(set (reg/v:SF 116 [ tmp ])
    (plus:SF (mult:SF (reg:SF 257 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 20 [0x14])) [3 MEM[(float *)vec_21(D) + 20B]+0 S4 A32]))
        (plus:SF (reg:SF 254)
            (reg/v:SF 96 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 256)
    (plus:SF (reg:SF 254)
        (reg/v:SF 96 [ tmp ])))
Failed to match this instruction:
(set (reg/v:SF 116 [ tmp ])
    (plus:SF (mult:SF (reg:SF 257 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 20 [0x14])) [3 MEM[(float *)vec_21(D) + 20B]+0 S4 A32]))
        (reg:SF 256)))

Trying 54 -> 55:
Failed to match this instruction:
(set (reg:SF 258)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                (const_int 24 [0x18])) [3 MEM[(float *)vec_21(D) + 24B]+0 S4 A32])))

Trying 51 -> 56:
Failed to match this instruction:
(set (reg:SF 260)
    (plus:SF (plus:SF (reg:SF 256)
            (reg/v:SF 106 [ tmp ]))
        (reg:SF 258)))

Trying 55 -> 56:
Failed to match this instruction:
(set (reg:SF 260)
    (plus:SF (mult:SF (reg:SF 259 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 24 [0x18])) [3 MEM[(float *)vec_21(D) + 24B]+0 S4 A32]))
        (reg/v:SF 116 [ tmp ])))

Trying 47, 51 -> 56:
Failed to match this instruction:
(set (reg:SF 260)
    (plus:SF (plus:SF (plus:SF (reg:SF 254)
                (reg/v:SF 96 [ tmp ]))
            (reg:SF 256))
        (reg:SF 258)))
Successfully matched this instruction:
(set (reg/v:SF 116 [ tmp ])
    (plus:SF (reg:SF 254)
        (reg/v:SF 96 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 260)
    (plus:SF (plus:SF (reg/v:SF 116 [ tmp ])
            (reg:SF 256))
        (reg:SF 258)))

Trying 50, 51 -> 56:
Failed to match this instruction:
(set (reg:SF 260)
    (plus:SF (plus:SF (mult:SF (reg:SF 257 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B] ])
                (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                        (const_int 20 [0x14])) [3 MEM[(float *)vec_21(D) + 20B]+0 S4 A32]))
            (reg/v:SF 106 [ tmp ]))
        (reg:SF 258)))
Failed to match this instruction:
(set (reg/v:SF 116 [ tmp ])
    (plus:SF (mult:SF (reg:SF 257 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 20 [0x14])) [3 MEM[(float *)vec_21(D) + 20B]+0 S4 A32]))
        (reg/v:SF 106 [ tmp ])))

Trying 54, 55 -> 56:
Failed to match this instruction:
(set (reg:SF 260)
    (plus:SF (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                        (reg:DI 66 [ ivtmp.531 ]))
                    (const_int 44 [0x2c])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B]+0 S4 A32])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 24 [0x18])) [3 MEM[(float *)vec_21(D) + 24B]+0 S4 A32]))
        (reg/v:SF 116 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 258)
    (mult:SF (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B]+0 S4 A32])
        (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                (const_int 24 [0x18])) [3 MEM[(float *)vec_21(D) + 24B]+0 S4 A32])))

Trying 55, 51 -> 56:
Failed to match this instruction:
(set (reg:SF 260)
    (plus:SF (mult:SF (reg:SF 259 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 24 [0x18])) [3 MEM[(float *)vec_21(D) + 24B]+0 S4 A32]))
        (plus:SF (reg:SF 256)
            (reg/v:SF 106 [ tmp ]))))
Successfully matched this instruction:
(set (reg:SF 258)
    (plus:SF (reg:SF 256)
        (reg/v:SF 106 [ tmp ])))
Failed to match this instruction:
(set (reg:SF 260)
    (plus:SF (mult:SF (reg:SF 259 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 24 [0x18])) [3 MEM[(float *)vec_21(D) + 24B]+0 S4 A32]))
        (reg:SF 258)))

Trying 56 -> 57:
Failed to match this instruction:
(set (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                (reg:DI 66 [ ivtmp.531 ]))
            (const_int 32 [0x20])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B]+0 S4 A32])
    (plus:SF (reg:SF 258)
        (reg/v:SF 116 [ tmp ])))

Trying 51, 56 -> 57:
Failed to match this instruction:
(set (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                (reg:DI 66 [ ivtmp.531 ]))
            (const_int 32 [0x20])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B]+0 S4 A32])
    (plus:SF (plus:SF (reg:SF 256)
            (reg/v:SF 106 [ tmp ]))
        (reg:SF 258)))
Successfully matched this instruction:
(set (reg:SF 260)
    (plus:SF (reg:SF 256)
        (reg/v:SF 106 [ tmp ])))
Failed to match this instruction:
(set (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                (reg:DI 66 [ ivtmp.531 ]))
            (const_int 32 [0x20])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B]+0 S4 A32])
    (plus:SF (reg:SF 260)
        (reg:SF 258)))

Trying 55, 56 -> 57:
Failed to match this instruction:
(set (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                (reg:DI 66 [ ivtmp.531 ]))
            (const_int 32 [0x20])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B]+0 S4 A32])
    (plus:SF (mult:SF (reg:SF 259 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 24 [0x18])) [3 MEM[(float *)vec_21(D) + 24B]+0 S4 A32]))
        (reg/v:SF 116 [ tmp ])))
Successfully matched this instruction:
(set (reg:SF 260)
    (mult:SF (reg:SF 259 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B] ])
        (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                (const_int 24 [0x18])) [3 MEM[(float *)vec_21(D) + 24B]+0 S4 A32])))
Failed to match this instruction:
(set (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                (reg:DI 66 [ ivtmp.531 ]))
            (const_int 32 [0x20])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B]+0 S4 A32])
    (plus:SF (reg:SF 260)
        (reg/v:SF 116 [ tmp ])))

Trying 60 -> 62:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 66 [ ivtmp.531 ])
                    (const_int 4 [0x4]))
                (reg:DI 268 [ D.8064 ])))
        (set (reg:DI 66 [ ivtmp.531 ])
            (plus:DI (reg:DI 66 [ ivtmp.531 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 66 [ ivtmp.531 ])
                    (const_int 4 [0x4]))
                (reg:DI 268 [ D.8064 ])))
        (set (reg:DI 66 [ ivtmp.531 ])
            (plus:DI (reg:DI 66 [ ivtmp.531 ])
                (const_int 4 [0x4])))
    ])

Trying 62 -> 63:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 66 [ ivtmp.531 ])
            (reg:DI 268 [ D.8064 ]))
        (label_ref:DI 61)
        (pc)))

Trying 60, 62 -> 63:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 66 [ ivtmp.531 ])
                        (const_int 4 [0x4]))
                    (reg:DI 268 [ D.8064 ]))
                (label_ref:DI 61)
                (pc)))
        (set (reg:DI 66 [ ivtmp.531 ])
            (plus:DI (reg:DI 66 [ ivtmp.531 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 66 [ ivtmp.531 ])
                        (const_int 4 [0x4]))
                    (reg:DI 268 [ D.8064 ]))
                (label_ref:DI 61)
                (pc)))
        (set (reg:DI 66 [ ivtmp.531 ])
            (plus:DI (reg:DI 66 [ ivtmp.531 ])
                (const_int 4 [0x4])))
    ])

Trying 67 -> 68:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 70 [ ivtmp.544 ])
                    (const_int 8 [0x8]))
                (reg:DI 77 [ D.8076 ])))
        (set (reg:DI 70 [ ivtmp.544 ])
            (plus:DI (reg:DI 70 [ ivtmp.544 ])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 70 [ ivtmp.544 ])
                    (const_int 8 [0x8]))
                (reg:DI 77 [ D.8076 ])))
        (set (reg:DI 70 [ ivtmp.544 ])
            (plus:DI (reg:DI 70 [ ivtmp.544 ])
                (const_int 8 [0x8])))
    ])

Trying 68 -> 69:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:DI 70 [ ivtmp.544 ])
            (reg:DI 77 [ D.8076 ]))
        (label_ref:DI 86)
        (pc)))

Trying 67, 68 -> 69:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 70 [ ivtmp.544 ])
                        (const_int 8 [0x8]))
                    (reg:DI 77 [ D.8076 ]))
                (label_ref:DI 86)
                (pc)))
        (set (reg:DI 70 [ ivtmp.544 ])
            (plus:DI (reg:DI 70 [ ivtmp.544 ])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 70 [ ivtmp.544 ])
                        (const_int 8 [0x8]))
                    (reg:DI 77 [ D.8076 ]))
                (label_ref:DI 86)
                (pc)))
        (set (reg:DI 70 [ ivtmp.544 ])
            (plus:DI (reg:DI 70 [ ivtmp.544 ])
                (const_int 8 [0x8])))
    ])

Trying 74 -> 75:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 239 [ cols ])
            (const_int 0 [0]))
        (label_ref 73)
        (pc)))


izp_convolve1D

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d,1u} r2={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,8u} r7={1d,8u} r16={1d,7u} r17={12d,4u} r20={1d,8u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r66={2d,11u} r70={2d,3u} r74={1d,2u} r77={1d,1u} r81={1d,2u} r89={1d,2u} r96={1d,2u} r106={1d,2u} r116={1d,2u} r220={1d,9u} r237={1d,1u} r238={1d,8u} r239={1d,2u} r240={1d,2u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u,1e} r246={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} 
;;    total ref usage 182{70d,111u,1e} in 56{56 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 237 238 239 240
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 237 238 239 240
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 12 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 12 5 2 (set (reg/v/f:DI 237 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:263 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ image ])
        (nil)))

(insn 5 4 6 2 (set (reg/v/f:DI 238 [ vec ])
        (reg:DI 4 si [ vec ])) ../src/izp-gaussian.c:263 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ vec ])
        (nil)))

(insn 6 5 7 2 (set (reg/v:SI 239 [ cols ])
        (reg:SI 1 dx [ cols ])) ../src/izp-gaussian.c:263 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ cols ])
        (nil)))

(insn 7 6 9 2 (set (reg/v:SI 240 [ rows ])
        (reg:SI 2 cx [ rows ])) ../src/izp-gaussian.c:263 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ rows ])
        (nil)))

(note 9 7 14 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 14 9 16 2 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:265 -1
     (nil))

(debug_insn 16 14 17 2 (var_location:SI i (const_int 8 [0x8])) -1
     (nil))

(insn 17 16 18 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 240 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:267 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 86)
            (pc))) ../src/izp-gaussian.c:267 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 86)
;; End of basic block 2 -> ( 3 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240


;; Succ edge  3 [91.0%]  (fallthru)
;; Succ edge  8 [9.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 239 240
;; lr  def 	 17 [flags] 70 77 242 243 244 265 266 267 268 269
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
;; live  gen 	 70 77 242 243 244 265 266 267 268 269
;; live  kill	 17 [flags]

;; Pred edge  2 [91.0%]  (fallthru)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 20 19 21 3 NOTE_INSN_DELETED)

(insn 21 20 22 3 (parallel [
            (set (reg:DI 243)
                (zero_extend:DI (plus:SI (reg/v:SI 240 [ rows ])
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:262 254 {*addsi_1_zext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg/v:SI 240 [ rows ])
            (nil))))

(note 22 21 23 3 NOTE_INSN_DELETED)

(insn 23 22 11 3 (set (reg:DI 77 [ D.8076 ])
        (plus:DI (mult:DI (reg:DI 243)
                (const_int 8 [0x8]))
            (const_int 8 [0x8]))) ../src/izp-gaussian.c:262 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 243)
        (nil)))

(insn 11 23 78 3 (set (reg:DI 70 [ ivtmp.544 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:262 62 {*movdi_internal_rex64}
     (nil))

(note 78 11 79 3 NOTE_INSN_DELETED)

(insn 79 78 80 3 (parallel [
            (set (reg:DI 266)
                (zero_extend:DI (plus:SI (reg/v:SI 239 [ cols ])
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:262 254 {*addsi_1_zext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 80 79 81 3 NOTE_INSN_DELETED)

(insn 81 80 89 3 (set (reg:DI 268 [ D.8064 ])
        (plus:DI (mult:DI (reg:DI 266)
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) ../src/izp-gaussian.c:262 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 266)
        (nil)))

(insn 89 81 61 3 (set (reg:SF 269)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [3 S4 A32])) 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
;; End of basic block 3 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 7) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 220 238 268 269
;; lr  def 	 17 [flags] 66 74 81 89 96 106 116 245 246 248 249 250 251 252 253 254 255 256 257 258 259 260
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; live  gen 	 17 [flags] 66 74 81 89 96 106 116 245 246 248 249 250 251 252 253 254 255 256 257 258 259 260
;; live  kill	 17 [flags]

;; Pred edge  4 [91.0%]  (dfs_back)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 61 89 26 4 11 "" [1 uses])

(note 26 61 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 27 26 28 4 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:269 -1
     (nil))

(insn 28 27 29 4 (set (reg:SF 246 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:271 110 {*movsf_internal}
     (nil))

(insn 29 28 31 4 (set (reg:SF 245)
        (mult:SF (reg:SF 246 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B] ])
            (mem:SF (reg/v/f:DI 238 [ vec ]) [3 *vec_21(D)+0 S4 A32]))) ../src/izp-gaussian.c:271 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 246 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B] ])
        (nil)))

(insn 31 29 32 4 (set (reg/v:SF 74 [ tmp ])
        (plus:SF (reg:SF 245)
            (reg:SF 269))) ../src/izp-gaussian.c:271 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 245)
        (expr_list:REG_EQUAL (plus:SF (reg:SF 245)
                (const_double:SF 0.0 [0x0.0p+0]))
            (nil))))

(debug_insn 32 31 33 4 (var_location:SF tmp (reg/v:SF 74 [ tmp ])) ../src/izp-gaussian.c:271 -1
     (nil))

(insn 33 32 34 4 (set (reg:SF 249 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:272 110 {*movsf_internal}
     (nil))

(insn 34 33 35 4 (set (reg:SF 248)
        (mult:SF (reg:SF 249 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 4 [0x4])) [3 MEM[(float *)vec_21(D) + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:272 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 249 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B] ])
        (nil)))

(insn 35 34 36 4 (set (reg/v:SF 81 [ tmp ])
        (plus:SF (reg:SF 248)
            (reg/v:SF 74 [ tmp ]))) ../src/izp-gaussian.c:272 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 248)
        (expr_list:REG_DEAD (reg/v:SF 74 [ tmp ])
            (nil))))

(debug_insn 36 35 37 4 (var_location:SF tmp (reg/v:SF 81 [ tmp ])) ../src/izp-gaussian.c:272 -1
     (nil))

(insn 37 36 38 4 (set (reg:SF 251 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:273 110 {*movsf_internal}
     (nil))

(insn 38 37 39 4 (set (reg:SF 250)
        (mult:SF (reg:SF 251 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 8 [0x8])) [3 MEM[(float *)vec_21(D) + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:273 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 251 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B] ])
        (nil)))

(insn 39 38 40 4 (set (reg/v:SF 89 [ tmp ])
        (plus:SF (reg:SF 250)
            (reg/v:SF 81 [ tmp ]))) ../src/izp-gaussian.c:273 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 250)
        (expr_list:REG_DEAD (reg/v:SF 81 [ tmp ])
            (nil))))

(debug_insn 40 39 41 4 (var_location:SF tmp (reg/v:SF 89 [ tmp ])) ../src/izp-gaussian.c:273 -1
     (nil))

(insn 41 40 42 4 (set (reg:SF 253 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:274 110 {*movsf_internal}
     (nil))

(insn 42 41 43 4 (set (reg:SF 252)
        (mult:SF (reg:SF 253 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 12 [0xc])) [3 MEM[(float *)vec_21(D) + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:274 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 253 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B] ])
        (nil)))

(insn 43 42 44 4 (set (reg/v:SF 96 [ tmp ])
        (plus:SF (reg:SF 252)
            (reg/v:SF 89 [ tmp ]))) ../src/izp-gaussian.c:274 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 252)
        (expr_list:REG_DEAD (reg/v:SF 89 [ tmp ])
            (nil))))

(debug_insn 44 43 45 4 (var_location:SF tmp (reg/v:SF 96 [ tmp ])) ../src/izp-gaussian.c:274 -1
     (nil))

(insn 45 44 46 4 (set (reg:SF 255 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:275 110 {*movsf_internal}
     (nil))

(insn 46 45 47 4 (set (reg:SF 254)
        (mult:SF (reg:SF 255 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 16 [0x10])) [3 MEM[(float *)vec_21(D) + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:275 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 255 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B] ])
        (nil)))

(insn 47 46 48 4 (set (reg/v:SF 106 [ tmp ])
        (plus:SF (reg:SF 254)
            (reg/v:SF 96 [ tmp ]))) ../src/izp-gaussian.c:275 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 254)
        (expr_list:REG_DEAD (reg/v:SF 96 [ tmp ])
            (nil))))

(debug_insn 48 47 49 4 (var_location:SF tmp (reg/v:SF 106 [ tmp ])) ../src/izp-gaussian.c:275 -1
     (nil))

(insn 49 48 50 4 (set (reg:SF 257 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:276 110 {*movsf_internal}
     (nil))

(insn 50 49 51 4 (set (reg:SF 256)
        (mult:SF (reg:SF 257 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 20 [0x14])) [3 MEM[(float *)vec_21(D) + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:276 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 257 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B] ])
        (nil)))

(insn 51 50 53 4 (set (reg/v:SF 116 [ tmp ])
        (plus:SF (reg:SF 256)
            (reg/v:SF 106 [ tmp ]))) ../src/izp-gaussian.c:276 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 256)
        (expr_list:REG_DEAD (reg/v:SF 106 [ tmp ])
            (nil))))

(debug_insn 53 51 54 4 (var_location:SF tmp (plus:SF (mult:SF (mem:SF (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (plus:DI (reg:DI 66 [ ivtmp.531 ])
                        (const_int 44 [0x2c]))) [0 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B]+0 S4 A32])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 24 [0x18])) [0 MEM[(float *)vec_21(D) + 24B]+0 S4 A32]))
        (reg/v:SF 116 [ tmp ]))) ../src/izp-gaussian.c:277 -1
     (nil))

(insn 54 53 55 4 (set (reg:SF 259 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:277 110 {*movsf_internal}
     (nil))

(insn 55 54 56 4 (set (reg:SF 258)
        (mult:SF (reg:SF 259 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 24 [0x18])) [3 MEM[(float *)vec_21(D) + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:277 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 259 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B] ])
        (nil)))

(insn 56 55 57 4 (set (reg:SF 260)
        (plus:SF (reg:SF 258)
            (reg/v:SF 116 [ tmp ]))) ../src/izp-gaussian.c:277 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 258)
        (expr_list:REG_DEAD (reg/v:SF 116 [ tmp ])
            (nil))))

(insn 57 56 59 4 (set (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B]+0 S4 A32])
        (reg:SF 260)) ../src/izp-gaussian.c:279 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 260)
        (nil)))

(debug_insn 59 57 60 4 (var_location:SI j (debug_expr:SI D#2)) -1
     (nil))

(insn 60 59 62 4 (parallel [
            (set (reg:DI 66 [ ivtmp.531 ])
                (plus:DI (reg:DI 66 [ ivtmp.531 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:279 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 62 60 63 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 66 [ ivtmp.531 ])
            (reg:DI 268 [ D.8064 ]))) ../src/izp-gaussian.c:268 7 {*cmpdi_1}
     (nil))

(jump_insn 63 62 73 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 61)
            (pc))) ../src/izp-gaussian.c:268 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 61)
;; End of basic block 4 -> ( 4 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269


;; Succ edge  4 [91.0%]  (dfs_back)
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4 6) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u85(6){ }u86(7){ }u87(16){ }u88(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77
;; lr  def 	 17 [flags] 70
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  gen 	 17 [flags] 70
;; live  kill	 17 [flags]

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
;; Pred edge  6 [9.0%] 
(code_label 73 63 64 5 12 "" [1 uses])

(note 64 73 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 66 64 67 5 (var_location:SI i (debug_expr:SI D#3)) -1
     (nil))

(insn 67 66 68 5 (parallel [
            (set (reg:DI 70 [ ivtmp.544 ])
                (plus:DI (reg:DI 70 [ ivtmp.544 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:268 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 68 67 69 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 70 [ ivtmp.544 ])
            (reg:DI 77 [ D.8076 ]))) ../src/izp-gaussian.c:267 7 {*cmpdi_1}
     (nil))

(jump_insn 69 68 70 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 86)
            (pc))) ../src/izp-gaussian.c:267 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 86)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269


;; Succ edge  6 [91.0%]  (fallthru,dfs_back)
;; Succ edge  8 [9.0%]  (loop_exit)

;; Start of basic block ( 5 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u93(6){ }u94(7){ }u95(16){ }u96(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 239
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [91.0%]  (fallthru,dfs_back)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 70 69 71 6 10 "" [0 uses])

(note 71 70 72 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 72 71 74 6 (var_location:SI j (const_int 8 [0x8])) -1
     (nil))

(insn 74 72 75 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 239 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:268 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 75 74 76 6 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) ../src/izp-gaussian.c:268 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 73)
;; End of basic block 6 -> ( 7 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269


;; Succ edge  7 [91.0%]  (fallthru)
;; Succ edge  5 [9.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u99(6){ }u100(7){ }u101(16){ }u102(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 237
;; lr  def 	 66 220
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  gen 	 66 220
;; live  kill	

;; Pred edge  6 [91.0%]  (fallthru)
(note 76 75 77 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 10 7 (set (reg/f:DI 220 [ pretmp.516 ])
        (mem/f:DI (plus:DI (plus:DI (reg/v/f:DI 237 [ image ])
                    (reg:DI 70 [ ivtmp.544 ]))
                (const_int 64 [0x40])) [2 MEM[base: image_13(D), index: ivtmp.544_42, offset: 64B]+0 S8 A64])) ../src/izp-gaussian.c:268 62 {*movdi_internal_rex64}
     (nil))

(insn 10 77 86 7 (set (reg:DI 66 [ ivtmp.531 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:262 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 7 -> ( 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 5 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u105(6){ }u106(7){ }u107(16){ }u108(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	

;; Pred edge  5 [9.0%]  (loop_exit)
;; Pred edge  2 [9.0%] 
(code_label 86 10 87 8 8 "" [2 uses])

(note 87 86 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 20.
deleting insn with uid = 22.
deleting insn with uid = 78.
deleting insn with uid = 80.
rescanning insn with uid = 21.
deleting insn with uid = 21.
rescanning insn with uid = 23.
deleting insn with uid = 23.
rescanning insn with uid = 79.
deleting insn with uid = 79.
rescanning insn with uid = 81.
deleting insn with uid = 81.
ending the processing of deferred insns

;; Function izp_extendImage (izp_extendImage)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 55: 4
insn_cost 56: 4
insn_cost 57: 4
insn_cost 58: 4
insn_cost 59: 4
insn_cost 73: 4
insn_cost 74: 4
insn_cost 75: 4
insn_cost 76: 4
insn_cost 77: 4
insn_cost 78: 4
insn_cost 79: 4
insn_cost 80: 0
insn_cost 82: 0
insn_cost 83: 4
insn_cost 84: 4
insn_cost 85: 4
insn_cost 86: 0
insn_cost 87: 4
insn_cost 88: 4
insn_cost 89: 6
insn_cost 90: 4
insn_cost 91: 4
insn_cost 94: 4
insn_cost 95: 4
insn_cost 96: 0
insn_cost 98: 0
insn_cost 99: 4
insn_cost 100: 4
insn_cost 101: 4
insn_cost 102: 0
insn_cost 103: 4
insn_cost 104: 4
insn_cost 105: 6
insn_cost 106: 4
insn_cost 107: 4
insn_cost 110: 0
insn_cost 111: 0
insn_cost 112: 0
insn_cost 113: 4
insn_cost 114: 4
insn_cost 115: 4
insn_cost 116: 4
insn_cost 117: 4
insn_cost 118: 0
insn_cost 119: 4
insn_cost 121: 0
insn_cost 122: 12
insn_cost 123: 4
insn_cost 124: 4
insn_cost 125: 4
insn_cost 126: 4
insn_cost 127: 0
insn_cost 128: 4
insn_cost 130: 0
insn_cost 131: 4
insn_cost 132: 4
insn_cost 133: 4
insn_cost 134: 0
insn_cost 135: 4
insn_cost 136: 4
insn_cost 137: 4
insn_cost 138: 0
insn_cost 140: 0
insn_cost 141: 4
insn_cost 142: 0
insn_cost 146: 4
insn_cost 147: 4
insn_cost 148: 4
insn_cost 149: 4
insn_cost 150: 4
insn_cost 151: 8
insn_cost 152: 1
insn_cost 153: 4
insn_cost 154: 0
insn_cost 156: 4
insn_cost 158: 0
insn_cost 159: 4
insn_cost 160: 0
insn_cost 61: 4
insn_cost 62: 4
insn_cost 163: 4
insn_cost 164: 4
insn_cost 165: 4
insn_cost 166: 4
insn_cost 167: 0
insn_cost 169: 4
insn_cost 170: 4
insn_cost 171: 4
insn_cost 172: 4
insn_cost 173: 4
insn_cost 174: 4
insn_cost 176: 4
insn_cost 393: 4
insn_cost 177: 4
insn_cost 179: 4
insn_cost 181: 4
insn_cost 182: 4
insn_cost 64: 4
insn_cost 189: 4
insn_cost 63: 4
insn_cost 184: 4
insn_cost 185: 8
insn_cost 187: 8
insn_cost 190: 4
insn_cost 191: 4
insn_cost 192: 4
insn_cost 193: 4
insn_cost 196: 4
insn_cost 197: 4
insn_cost 198: 4
insn_cost 200: 0
insn_cost 201: 4
insn_cost 202: 4
insn_cost 204: 4
insn_cost 205: 0
insn_cost 207: 4
insn_cost 208: 4
insn_cost 209: 0
insn_cost 212: 4
insn_cost 213: 4
insn_cost 214: 12
insn_cost 215: 4
insn_cost 216: 4
insn_cost 217: 4
insn_cost 218: 4
insn_cost 219: 4
insn_cost 220: 4
insn_cost 222: 4
insn_cost 223: 4
insn_cost 225: 0
insn_cost 226: 4
insn_cost 227: 4
insn_cost 229: 4
insn_cost 230: 0
insn_cost 237: 4
insn_cost 238: 4
insn_cost 243: 0
insn_cost 244: 0
insn_cost 245: 4
insn_cost 246: 4
insn_cost 247: 4
insn_cost 248: 4
insn_cost 249: 0
insn_cost 65: 4
insn_cost 252: 0
insn_cost 254: 0
insn_cost 70: 4
insn_cost 255: 4
insn_cost 256: 0
insn_cost 261: 12
insn_cost 265: 4
insn_cost 266: 4
insn_cost 267: 32
insn_cost 268: 32
insn_cost 270: 4
insn_cost 271: 4
insn_cost 273: 0
insn_cost 274: 4
insn_cost 275: 4
insn_cost 277: 4
insn_cost 278: 0
insn_cost 411: 4
insn_cost 281: 4
insn_cost 282: 0
insn_cost 68: 4
insn_cost 69: 4
insn_cost 391: 4
insn_cost 286: 4
insn_cost 287: 4
insn_cost 288: 4
insn_cost 289: 10
insn_cost 292: 4
insn_cost 302: 4
insn_cost 304: 0
insn_cost 305: 4
insn_cost 306: 4
insn_cost 308: 4
insn_cost 309: 0
insn_cost 314: 0
insn_cost 315: 4
insn_cost 316: 4
insn_cost 317: 0
insn_cost 328: 4
insn_cost 329: 4
insn_cost 392: 4
insn_cost 263: 8
insn_cost 320: 0
insn_cost 322: 4
insn_cost 323: 0
insn_cost 325: 9
insn_cost 326: 9
insn_cost 331: 4
insn_cost 332: 4
insn_cost 333: 4
insn_cost 334: 0
insn_cost 335: 4
insn_cost 336: 4
insn_cost 337: 4
insn_cost 338: 4
insn_cost 339: 4
insn_cost 340: 4
insn_cost 341: 4
insn_cost 342: 4
insn_cost 343: 4
insn_cost 344: 4
insn_cost 345: 4
insn_cost 346: 4
insn_cost 347: 4
insn_cost 348: 0
insn_cost 66: 4
insn_cost 67: 4
insn_cost 358: 4
insn_cost 361: 0

Trying 73 -> 74:
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
            (plus:SI (reg/v:SI 276 [ cols ])
                (const_int 16 [0x10])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
    (plus:SI (reg/v:SI 276 [ cols ])
        (const_int 16 [0x10])))

Trying 59 -> 76:
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg:DI 37 r8 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
            (reg:SI 115 [ prephitmp.568 ]))
        (set (reg/v/f:DI 279 [ newRows ])
            (reg:DI 37 r8 [ newRows ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg:DI 37 r8 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
            (reg:SI 115 [ prephitmp.568 ]))
        (set (reg/v/f:DI 279 [ newRows ])
            (reg:DI 37 r8 [ newRows ]))
    ])

Trying 75 -> 76:
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
            (plus:SI (reg/v:SI 277 [ rows ])
                (const_int 16 [0x10])))
        (set (reg:SI 115 [ prephitmp.568 ])
            (plus:SI (reg/v:SI 277 [ rows ])
                (const_int 16 [0x10])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
            (plus:SI (reg/v:SI 277 [ rows ])
                (const_int 16 [0x10])))
        (set (reg:SI 115 [ prephitmp.568 ])
            (plus:SI (reg/v:SI 277 [ rows ])
                (const_int 16 [0x10])))
    ])

Trying 75, 59 -> 76:
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg:DI 37 r8 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
            (plus:SI (reg/v:SI 277 [ rows ])
                (const_int 16 [0x10])))
        (set (reg:SI 115 [ prephitmp.568 ])
            (plus:SI (reg/v:SI 277 [ rows ])
                (const_int 16 [0x10])))
        (set (reg/v/f:DI 279 [ newRows ])
            (reg:DI 37 r8 [ newRows ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg:DI 37 r8 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
            (plus:SI (reg/v:SI 277 [ rows ])
                (const_int 16 [0x10])))
        (set (reg:SI 115 [ prephitmp.568 ])
            (plus:SI (reg/v:SI 277 [ rows ])
                (const_int 16 [0x10])))
        (set (reg/v/f:DI 279 [ newRows ])
            (reg:DI 37 r8 [ newRows ]))
    ])

Trying 77 -> 78:
Failed to match this instruction:
(parallel [
        (set (reg:SI 281)
            (and:SI (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 116 [ prephitmp.568 ])
            (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 281)
            (and:SI (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
                (const_int 3 [0x3])))
        (set (reg:SI 116 [ prephitmp.568 ])
            (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32]))
    ])

Trying 78 -> 79:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (zero_extract:SI (subreg:DI (reg:SI 116 [ prephitmp.568 ]) 0)
            (const_int 2 [0x2])
            (const_int 0 [0]))
        (const_int 0 [0])))
deferring deletion of insn with uid = 78.
modifying insn i3    79 flags:CCZ=cmp(zero_extract(r116:SI#0,0x2,0),0)
deferring rescan insn with uid = 79.

Trying 77 -> 79:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (zero_extract:SI (mem:QI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S1 A32])
                    (const_int 2 [0x2])
                    (const_int 0 [0]))
                (const_int 0 [0])))
        (set (reg:SI 116 [ prephitmp.568 ])
            (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (zero_extract:SI (mem:QI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S1 A32])
                    (const_int 2 [0x2])
                    (const_int 0 [0]))
                (const_int 0 [0])))
        (set (reg:SI 116 [ prephitmp.568 ])
            (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32]))
    ])

Trying 79 -> 80:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (subreg:DI (reg:SI 116 [ prephitmp.568 ]) 0)
                (const_int 2 [0x2])
                (const_int 0 [0]))
            (const_int 0 [0]))
        (label_ref 92)
        (pc)))

Trying 77, 79 -> 80:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (zero_extract:SI (mem:QI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S1 A32])
                        (const_int 2 [0x2])
                        (const_int 0 [0]))
                    (const_int 0 [0]))
                (label_ref 92)
                (pc)))
        (set (reg:SI 116 [ prephitmp.568 ])
            (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (zero_extract:SI (mem:QI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S1 A32])
                        (const_int 2 [0x2])
                        (const_int 0 [0]))
                    (const_int 0 [0]))
                (label_ref 92)
                (pc)))
        (set (reg:SI 116 [ prephitmp.568 ])
            (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 116 [ prephitmp.568 ])
    (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (mem:QI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S1 A32])
                (const_int 2 [0x2])
                (const_int 0 [0]))
            (const_int 0 [0]))
        (label_ref 92)
        (pc)))

Trying 83 -> 86:

Trying 84 -> 86:

Trying 85 -> 86:

Trying 84, 83 -> 86:

Trying 85, 83 -> 86:

Trying 85, 84 -> 86:

Trying 87 -> 88:
Failed to match this instruction:
(parallel [
        (set (reg:SI 282)
            (plus:SI (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 282)
    (plus:SI (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
        (const_int 4 [0x4])))

Trying 88 -> 89:
Failed to match this instruction:
(parallel [
        (set (reg:SI 116 [ prephitmp.568 ])
            (and:SI (plus:SI (reg:SI 283 [ *newCols_5(D) ])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 116 [ prephitmp.568 ])
    (and:SI (plus:SI (reg:SI 283 [ *newCols_5(D) ])
            (const_int 4 [0x4]))
        (const_int -4 [0xfffffffffffffffc])))

Trying 87, 88 -> 89:
Failed to match this instruction:
(parallel [
        (set (reg:SI 116 [ prephitmp.568 ])
            (and:SI (plus:SI (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 116 [ prephitmp.568 ])
    (and:SI (plus:SI (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
            (const_int 4 [0x4]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 282)
    (plus:SI (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
        (const_int 4 [0x4])))

Trying 89 -> 90:
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
            (and:SI (reg:SI 282)
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 116 [ prephitmp.568 ])
            (and:SI (reg:SI 282)
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
            (and:SI (reg:SI 282)
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 116 [ prephitmp.568 ])
            (and:SI (reg:SI 282)
                (const_int -4 [0xfffffffffffffffc])))
    ])

Trying 88, 89 -> 90:
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
            (and:SI (plus:SI (reg:SI 283 [ *newCols_5(D) ])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 116 [ prephitmp.568 ])
            (and:SI (plus:SI (reg:SI 283 [ *newCols_5(D) ])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
            (and:SI (plus:SI (reg:SI 283 [ *newCols_5(D) ])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 116 [ prephitmp.568 ])
            (and:SI (plus:SI (reg:SI 283 [ *newCols_5(D) ])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(set (reg:SI 116 [ prephitmp.568 ])
    (and:SI (plus:SI (reg:SI 283 [ *newCols_5(D) ])
            (const_int 4 [0x4]))
        (const_int -4 [0xfffffffffffffffc])))

Trying 87, 88, 89 -> 90:
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
            (and:SI (plus:SI (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 116 [ prephitmp.568 ])
            (and:SI (plus:SI (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
            (and:SI (plus:SI (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 116 [ prephitmp.568 ])
            (and:SI (plus:SI (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
    ])

Trying 94 -> 95:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (zero_extract:SI (subreg:DI (reg:SI 115 [ prephitmp.568 ]) 0)
            (const_int 2 [0x2])
            (const_int 0 [0]))
        (const_int 0 [0])))
deferring deletion of insn with uid = 94.
modifying insn i3    95 flags:CCZ=cmp(zero_extract(r115:SI#0,0x2,0),0)
deferring rescan insn with uid = 95.

Trying 95 -> 96:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (subreg:DI (reg:SI 115 [ prephitmp.568 ]) 0)
                (const_int 2 [0x2])
                (const_int 0 [0]))
            (const_int 0 [0]))
        (label_ref 108)
        (pc)))

Trying 99 -> 102:

Trying 100 -> 102:

Trying 101 -> 102:

Trying 100, 99 -> 102:

Trying 101, 99 -> 102:

Trying 101, 100 -> 102:

Trying 103 -> 104:
Failed to match this instruction:
(parallel [
        (set (reg:SI 285)
            (plus:SI (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 285)
    (plus:SI (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
        (const_int 4 [0x4])))

Trying 104 -> 105:
Failed to match this instruction:
(parallel [
        (set (reg:SI 115 [ prephitmp.568 ])
            (and:SI (plus:SI (reg:SI 286 [ *newRows_8(D) ])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 115 [ prephitmp.568 ])
    (and:SI (plus:SI (reg:SI 286 [ *newRows_8(D) ])
            (const_int 4 [0x4]))
        (const_int -4 [0xfffffffffffffffc])))

Trying 103, 104 -> 105:
Failed to match this instruction:
(parallel [
        (set (reg:SI 115 [ prephitmp.568 ])
            (and:SI (plus:SI (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 115 [ prephitmp.568 ])
    (and:SI (plus:SI (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
            (const_int 4 [0x4]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 285)
    (plus:SI (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
        (const_int 4 [0x4])))

Trying 105 -> 106:
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
            (and:SI (reg:SI 285)
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 115 [ prephitmp.568 ])
            (and:SI (reg:SI 285)
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
            (and:SI (reg:SI 285)
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 115 [ prephitmp.568 ])
            (and:SI (reg:SI 285)
                (const_int -4 [0xfffffffffffffffc])))
    ])

Trying 104, 105 -> 106:
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
            (and:SI (plus:SI (reg:SI 286 [ *newRows_8(D) ])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 115 [ prephitmp.568 ])
            (and:SI (plus:SI (reg:SI 286 [ *newRows_8(D) ])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
            (and:SI (plus:SI (reg:SI 286 [ *newRows_8(D) ])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 115 [ prephitmp.568 ])
            (and:SI (plus:SI (reg:SI 286 [ *newRows_8(D) ])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(set (reg:SI 115 [ prephitmp.568 ])
    (and:SI (plus:SI (reg:SI 286 [ *newRows_8(D) ])
            (const_int 4 [0x4]))
        (const_int -4 [0xfffffffffffffffc])))

Trying 103, 104, 105 -> 106:
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
            (and:SI (plus:SI (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 115 [ prephitmp.568 ])
            (and:SI (plus:SI (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
            (and:SI (plus:SI (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 115 [ prephitmp.568 ])
            (and:SI (plus:SI (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
                    (const_int 4 [0x4]))
                (const_int -4 [0xfffffffffffffffc])))
    ])

Trying 113 -> 114:
Failed to match this instruction:
(set (reg:DI 288)
    (sign_extend:DI (plus:SI (reg:SI 115 [ prephitmp.568 ])
            (const_int 1 [0x1]))))

Trying 114 -> 115:
Failed to match this instruction:
(parallel [
        (set (reg:DI 289)
            (ashift:DI (sign_extend:DI (reg:SI 287))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 289)
    (ashift:DI (sign_extend:DI (reg:SI 287))
        (const_int 3 [0x3])))

Trying 113, 114 -> 115:
Failed to match this instruction:
(parallel [
        (set (reg:DI 289)
            (ashift:DI (sign_extend:DI (plus:SI (reg:SI 115 [ prephitmp.568 ])
                        (const_int 1 [0x1])))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 289)
    (ashift:DI (sign_extend:DI (plus:SI (reg:SI 115 [ prephitmp.568 ])
                (const_int 1 [0x1])))
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:SI 288)
    (plus:SI (reg:SI 115 [ prephitmp.568 ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:DI 289)
    (ashift:DI (sign_extend:DI (reg:SI 288))
        (const_int 3 [0x3])))

Trying 117 -> 118:

Trying 122 -> 123:
Failed to match this instruction:
(parallel [
        (set (reg:SI 292)
            (ashift:SI (mult:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 116 [ prephitmp.568 ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 292)
    (ashift:SI (mult:SI (reg:SI 115 [ prephitmp.568 ])
            (reg:SI 116 [ prephitmp.568 ]))
        (const_int 2 [0x2])))

Trying 123 -> 124:
Failed to match this instruction:
(set (reg:DI 293)
    (sign_extend:DI (ashift:SI (reg:SI 291)
            (const_int 2 [0x2]))))

Trying 122, 123 -> 124:
Failed to match this instruction:
(set (reg:DI 293)
    (sign_extend:DI (ashift:SI (mult:SI (reg:SI 115 [ prephitmp.568 ])
                (reg:SI 116 [ prephitmp.568 ]))
            (const_int 2 [0x2]))))
Successfully matched this instruction:
(set (reg:SI 292)
    (mult:SI (reg:SI 115 [ prephitmp.568 ])
        (reg:SI 116 [ prephitmp.568 ])))
Failed to match this instruction:
(set (reg:DI 293)
    (sign_extend:DI (ashift:SI (reg:SI 292)
            (const_int 2 [0x2]))))

Trying 126 -> 127:

Trying 131 -> 132:
Failed to match this instruction:
(set (reg:QI 296)
    (ne:QI (reg/v/f:DI 152 [ heap ])
        (const_int 0 [0])))

Trying 132 -> 133:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (reg:CCZ 17 flags))
deferring deletion of insn with uid = 132.
modifying insn i3   133 flags:CCZ=flags:CCZ
deferring rescan insn with uid = 133.

Trying 131 -> 133:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg/v/f:DI 152 [ heap ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 131.
modifying insn i3   133 flags:CCZ=cmp(r152:DI,0)
deferring rescan insn with uid = 133.

Trying 133 -> 134:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:DI 152 [ heap ])
            (const_int 0 [0]))
        (label_ref 241)
        (pc)))

Trying 135 -> 136:
Failed to match this instruction:
(set (reg:QI 298)
    (ne:QI (reg/v/f:DI 148 [ extImage ])
        (const_int 0 [0])))

Trying 136 -> 137:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (reg:CCZ 17 flags))
deferring deletion of insn with uid = 136.
modifying insn i3   137 flags:CCZ=flags:CCZ
deferring rescan insn with uid = 137.

Trying 135 -> 137:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg/v/f:DI 148 [ extImage ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 135.
modifying insn i3   137 flags:CCZ=cmp(r148:DI,0)
deferring rescan insn with uid = 137.

Trying 137 -> 138:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:DI 148 [ extImage ])
            (const_int 0 [0]))
        (label_ref 241)
        (pc)))

Trying 141 -> 142:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 115 [ prephitmp.568 ])
            (const_int 0 [0]))
        (label_ref 235)
        (pc)))

Trying 146 -> 147:
Failed to match this instruction:
(parallel [
        (set (reg:DI 300)
            (zero_extract:DI (reg/v/f:DI 148 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 300)
    (zero_extract:DI (reg/v/f:DI 148 [ extImage ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 147 -> 148:
Failed to match this instruction:
(parallel [
        (set (reg:DI 301)
            (sign_extract:DI (subreg:SI (reg:DI 299) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 301)
    (sign_extract:DI (subreg:SI (reg:DI 299) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 146, 147 -> 148:
Failed to match this instruction:
(parallel [
        (set (reg:DI 301)
            (sign_extract:DI (subreg:SI (reg/v/f:DI 148 [ extImage ]) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 301)
    (sign_extract:DI (subreg:SI (reg/v/f:DI 148 [ extImage ]) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:DI 300)
    (ashift:DI (reg/v/f:DI 148 [ extImage ])
        (const_int 60 [0x3c])))
Successfully matched this instruction:
(set (reg:DI 301)
    (ashiftrt:DI (reg:DI 300)
        (const_int 63 [0x3f])))
deferring deletion of insn with uid = 146.
modifying insn i2   147 {r300:DI=r148:DI<<0x3c;clobber flags:CC;}
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 147.
modifying insn i3   148 {r301:DI=r300:DI>>0x3f;clobber flags:CC;}
      REG_UNUSED: flags:CC
      REG_DEAD: r300:DI
deferring rescan insn with uid = 148.

Trying 147 -> 148:
Failed to match this instruction:
(parallel [
        (set (reg:DI 301)
            (sign_extract:DI (subreg:SI (reg/v/f:DI 148 [ extImage ]) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 301)
    (sign_extract:DI (subreg:SI (reg/v/f:DI 148 [ extImage ]) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 148 -> 149:
Successfully matched this instruction:
(parallel [
        (set (subreg:DI (reg:SI 302) 0)
            (lshiftrt:DI (reg:DI 300)
                (const_int 63 [0x3f])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 148.
modifying insn i3   149 {r302:SI#0=r300:DI 0>>0x3f;clobber flags:CC;}
      REG_DEAD: r300:DI
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 149.

Trying 147 -> 149:
Failed to match this instruction:
(parallel [
        (set (subreg:DI (reg:SI 302) 0)
            (zero_extract:DI (reg/v/f:DI 148 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (subreg:DI (reg:SI 302) 0)
    (zero_extract:DI (reg/v/f:DI 148 [ extImage ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 149 -> 150:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (lshiftrt:DI (reg:DI 300)
                        (const_int 63 [0x3f])) 0)
                (reg:SI 115 [ prephitmp.568 ])))
        (set (reg:SI 302)
            (subreg:SI (lshiftrt:DI (reg:DI 300)
                    (const_int 63 [0x3f])) 0))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (lshiftrt:DI (reg:DI 300)
                        (const_int 63 [0x3f])) 0)
                (reg:SI 115 [ prephitmp.568 ])))
        (set (reg:SI 302)
            (subreg:SI (lshiftrt:DI (reg:DI 300)
                    (const_int 63 [0x3f])) 0))
    ])

Trying 147, 149 -> 150:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (zero_extract:DI (reg/v/f:DI 148 [ extImage ])
                        (const_int 1 [0x1])
                        (const_int 3 [0x3])) 0)
                (reg:SI 115 [ prephitmp.568 ])))
        (set (subreg:DI (reg:SI 302) 0)
            (zero_extract:DI (reg/v/f:DI 148 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (zero_extract:DI (reg/v/f:DI 148 [ extImage ])
                        (const_int 1 [0x1])
                        (const_int 3 [0x3])) 0)
                (reg:SI 115 [ prephitmp.568 ])))
        (set (subreg:DI (reg:SI 302) 0)
            (zero_extract:DI (reg/v/f:DI 148 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(set (subreg:DI (reg:SI 302) 0)
    (zero_extract:DI (reg/v/f:DI 148 [ extImage ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 150 -> 151:
Failed to match this instruction:
(set (reg:SI 238 [ prolog_loop_niters.630 ])
    (umin:SI (reg:SI 302)
        (reg:SI 115 [ prephitmp.568 ])))

Trying 149, 150 -> 151:
Failed to match this instruction:
(set (reg:SI 238 [ prolog_loop_niters.630 ])
    (umin:SI (subreg:SI (lshiftrt:DI (reg:DI 300)
                (const_int 63 [0x3f])) 0)
        (reg:SI 115 [ prephitmp.568 ])))

Trying 147, 149, 150 -> 151:
Failed to match this instruction:
(set (reg:SI 238 [ prolog_loop_niters.630 ])
    (umin:SI (subreg:SI (zero_extract:DI (reg/v/f:DI 148 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])) 0)
        (reg:SI 115 [ prephitmp.568 ])))

Trying 151 -> 152:
Failed to match this instruction:
(parallel [
        (set (reg:DI 239 [ prolog_loop_niters.631 ])
            (zero_extend:DI (if_then_else:SI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:SI 302)
                    (reg:SI 115 [ prephitmp.568 ]))))
        (set (reg:SI 238 [ prolog_loop_niters.630 ])
            (if_then_else:SI (leu (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:SI 302)
                (reg:SI 115 [ prephitmp.568 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 239 [ prolog_loop_niters.631 ])
            (zero_extend:DI (if_then_else:SI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:SI 302)
                    (reg:SI 115 [ prephitmp.568 ]))))
        (set (reg:SI 238 [ prolog_loop_niters.630 ])
            (if_then_else:SI (leu (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:SI 302)
                (reg:SI 115 [ prephitmp.568 ])))
    ])

Trying 150, 151 -> 152:
Failed to match this instruction:
(parallel [
        (set (reg:DI 239 [ prolog_loop_niters.631 ])
            (zero_extend:DI (umin:SI (reg:SI 302)
                    (reg:SI 115 [ prephitmp.568 ]))))
        (set (reg:SI 238 [ prolog_loop_niters.630 ])
            (umin:SI (reg:SI 302)
                (reg:SI 115 [ prephitmp.568 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 239 [ prolog_loop_niters.631 ])
            (zero_extend:DI (umin:SI (reg:SI 302)
                    (reg:SI 115 [ prephitmp.568 ]))))
        (set (reg:SI 238 [ prolog_loop_niters.630 ])
            (umin:SI (reg:SI 302)
                (reg:SI 115 [ prephitmp.568 ])))
    ])
Failed to match this instruction:
(set (reg:SI 238 [ prolog_loop_niters.630 ])
    (umin:SI (reg:SI 302)
        (reg:SI 115 [ prephitmp.568 ])))

Trying 153 -> 154:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 238 [ prolog_loop_niters.630 ])
            (const_int 0 [0]))
        (label_ref:DI 367)
        (pc)))

Trying 159 -> 160:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 115 [ prephitmp.568 ])
            (reg:SI 238 [ prolog_loop_niters.630 ]))
        (label_ref:DI 235)
        (pc)))

Trying 163 -> 164:
Failed to match this instruction:
(parallel [
        (set (reg:SI 248 [ bnd.635 ])
            (lshiftrt:SI (minus:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 238 [ prolog_loop_niters.630 ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 247 [ niters.634 ])
            (minus:SI (reg:SI 115 [ prephitmp.568 ])
                (reg:SI 238 [ prolog_loop_niters.630 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 248 [ bnd.635 ])
            (lshiftrt:SI (minus:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 238 [ prolog_loop_niters.630 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 247 [ niters.634 ])
            (minus:SI (reg:SI 115 [ prephitmp.568 ])
                (reg:SI 238 [ prolog_loop_niters.630 ])))
    ])

Trying 164 -> 165:
Failed to match this instruction:
(parallel [
        (set (reg:SI 249 [ ratio_mult_vf.636 ])
            (and:SI (reg:SI 247 [ niters.634 ])
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 248 [ bnd.635 ])
            (lshiftrt:SI (reg:SI 247 [ niters.634 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 249 [ ratio_mult_vf.636 ])
            (and:SI (reg:SI 247 [ niters.634 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 248 [ bnd.635 ])
            (lshiftrt:SI (reg:SI 247 [ niters.634 ])
                (const_int 2 [0x2])))
    ])

Trying 163, 164 -> 165:
Failed to match this instruction:
(parallel [
        (set (reg:SI 249 [ ratio_mult_vf.636 ])
            (and:SI (minus:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 238 [ prolog_loop_niters.630 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 248 [ bnd.635 ])
            (lshiftrt:SI (minus:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 238 [ prolog_loop_niters.630 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 247 [ niters.634 ])
            (minus:SI (reg:SI 115 [ prephitmp.568 ])
                (reg:SI 238 [ prolog_loop_niters.630 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 249 [ ratio_mult_vf.636 ])
            (and:SI (minus:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 238 [ prolog_loop_niters.630 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 248 [ bnd.635 ])
            (lshiftrt:SI (minus:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 238 [ prolog_loop_niters.630 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 247 [ niters.634 ])
            (minus:SI (reg:SI 115 [ prephitmp.568 ])
                (reg:SI 238 [ prolog_loop_niters.630 ])))
    ])

Trying 165 -> 166:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 248 [ bnd.635 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 249 [ ratio_mult_vf.636 ])
            (ashift:SI (reg:SI 248 [ bnd.635 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 248 [ bnd.635 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 249 [ ratio_mult_vf.636 ])
            (ashift:SI (reg:SI 248 [ bnd.635 ])
                (const_int 2 [0x2])))
    ])

Trying 164, 165 -> 166:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg:SI 247 [ niters.634 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 249 [ ratio_mult_vf.636 ])
            (and:SI (reg:SI 247 [ niters.634 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 248 [ bnd.635 ])
            (lshiftrt:SI (reg:SI 247 [ niters.634 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg:SI 247 [ niters.634 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 249 [ ratio_mult_vf.636 ])
            (and:SI (reg:SI 247 [ niters.634 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 248 [ bnd.635 ])
            (lshiftrt:SI (reg:SI 247 [ niters.634 ])
                (const_int 2 [0x2])))
    ])

Trying 163, 164, 165 -> 166:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (minus:SI (reg:SI 115 [ prephitmp.568 ])
                        (reg:SI 238 [ prolog_loop_niters.630 ]))
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 249 [ ratio_mult_vf.636 ])
            (and:SI (minus:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 238 [ prolog_loop_niters.630 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 248 [ bnd.635 ])
            (lshiftrt:SI (minus:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 238 [ prolog_loop_niters.630 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 247 [ niters.634 ])
            (minus:SI (reg:SI 115 [ prephitmp.568 ])
                (reg:SI 238 [ prolog_loop_niters.630 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (minus:SI (reg:SI 115 [ prephitmp.568 ])
                        (reg:SI 238 [ prolog_loop_niters.630 ]))
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 249 [ ratio_mult_vf.636 ])
            (and:SI (minus:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 238 [ prolog_loop_niters.630 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 248 [ bnd.635 ])
            (lshiftrt:SI (minus:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 238 [ prolog_loop_niters.630 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 247 [ niters.634 ])
            (minus:SI (reg:SI 115 [ prephitmp.568 ])
                (reg:SI 238 [ prolog_loop_niters.630 ])))
    ])

Trying 166 -> 167:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 249 [ ratio_mult_vf.636 ])
            (const_int 0 [0]))
        (label_ref 210)
        (pc)))

Trying 165, 166 -> 167:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 248 [ bnd.635 ])
                    (const_int 0 [0]))
                (label_ref 210)
                (pc)))
        (set (reg:SI 249 [ ratio_mult_vf.636 ])
            (ashift:SI (reg:SI 248 [ bnd.635 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 248 [ bnd.635 ])
                    (const_int 0 [0]))
                (label_ref 210)
                (pc)))
        (set (reg:SI 249 [ ratio_mult_vf.636 ])
            (ashift:SI (reg:SI 248 [ bnd.635 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:SI 249 [ ratio_mult_vf.636 ])
    (ashift:SI (reg:SI 248 [ bnd.635 ])
        (const_int 2 [0x2])))

Trying 164, 165, 166 -> 167:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg:SI 247 [ niters.634 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref 210)
                (pc)))
        (set (reg:SI 249 [ ratio_mult_vf.636 ])
            (and:SI (reg:SI 247 [ niters.634 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 248 [ bnd.635 ])
            (lshiftrt:SI (reg:SI 247 [ niters.634 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg:SI 247 [ niters.634 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref 210)
                (pc)))
        (set (reg:SI 249 [ ratio_mult_vf.636 ])
            (and:SI (reg:SI 247 [ niters.634 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 248 [ bnd.635 ])
            (lshiftrt:SI (reg:SI 247 [ niters.634 ])
                (const_int 2 [0x2])))
    ])

Trying 170 -> 172:
Failed to match this instruction:
(set (reg:V2SI 307)
    (vec_concat:V2SI (plus:SI (reg/v:SI 250 [ i ])
            (const_int 2 [0x2]))
        (reg:SI 306)))

Trying 171 -> 172:
Failed to match this instruction:
(set (reg:V2SI 307)
    (vec_concat:V2SI (reg:SI 305)
        (plus:SI (reg/v:SI 250 [ i ])
            (const_int 3 [0x3]))))

Trying 171, 170 -> 172:
Failed to match this instruction:
(set (reg:V2SI 307)
    (vec_concat:V2SI (plus:SI (reg/v:SI 250 [ i ])
            (const_int 2 [0x2]))
        (plus:SI (reg/v:SI 250 [ i ])
            (const_int 3 [0x3]))))
Successfully matched this instruction:
(set (reg:SI 306)
    (plus:SI (reg/v:SI 250 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V2SI 307)
    (vec_concat:V2SI (plus:SI (reg/v:SI 250 [ i ])
            (const_int 2 [0x2]))
        (reg:SI 306)))

Trying 169 -> 173:
Failed to match this instruction:
(set (reg:V2SI 308)
    (vec_concat:V2SI (reg/v:SI 250 [ i ])
        (plus:SI (reg/v:SI 250 [ i ])
            (const_int 1 [0x1]))))

Trying 172 -> 174:
Failed to match this instruction:
(set (reg:V4SI 260 [ vect_vec_iv_.641 ])
    (vec_concat:V4SI (reg:V2SI 308)
        (vec_concat:V2SI (reg:SI 305)
            (reg:SI 306))))

Trying 173 -> 174:
Failed to match this instruction:
(set (reg:V4SI 260 [ vect_vec_iv_.641 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 250 [ i ])
            (reg:SI 304))
        (reg:V2SI 307)))

Trying 170, 172 -> 174:
Failed to match this instruction:
(set (reg:V4SI 260 [ vect_vec_iv_.641 ])
    (vec_concat:V4SI (reg:V2SI 308)
        (vec_concat:V2SI (plus:SI (reg/v:SI 250 [ i ])
                (const_int 2 [0x2]))
            (reg:SI 306))))
Successfully matched this instruction:
(set (reg:SI 307)
    (plus:SI (reg/v:SI 250 [ i ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:V4SI 260 [ vect_vec_iv_.641 ])
    (vec_concat:V4SI (reg:V2SI 308)
        (vec_concat:V2SI (reg:SI 307)
            (reg:SI 306))))

Trying 171, 172 -> 174:
Failed to match this instruction:
(set (reg:V4SI 260 [ vect_vec_iv_.641 ])
    (vec_concat:V4SI (reg:V2SI 308)
        (vec_concat:V2SI (reg:SI 305)
            (plus:SI (reg/v:SI 250 [ i ])
                (const_int 3 [0x3])))))
Successfully matched this instruction:
(set (reg:SI 307)
    (plus:SI (reg/v:SI 250 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V4SI 260 [ vect_vec_iv_.641 ])
    (vec_concat:V4SI (reg:V2SI 308)
        (vec_concat:V2SI (reg:SI 305)
            (reg:SI 307))))

Trying 169, 173 -> 174:
Failed to match this instruction:
(set (reg:V4SI 260 [ vect_vec_iv_.641 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 250 [ i ])
            (plus:SI (reg/v:SI 250 [ i ])
                (const_int 1 [0x1])))
        (reg:V2SI 307)))
Successfully matched this instruction:
(set (reg:SI 308)
    (plus:SI (reg/v:SI 250 [ i ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:V4SI 260 [ vect_vec_iv_.641 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 250 [ i ])
            (reg:SI 308))
        (reg:V2SI 307)))

Trying 173, 172 -> 174:
Failed to match this instruction:
(set (reg:V4SI 260 [ vect_vec_iv_.641 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 250 [ i ])
            (reg:SI 304))
        (vec_concat:V2SI (reg:SI 305)
            (reg:SI 306))))
Successfully matched this instruction:
(set (reg:V2SI 308)
    (vec_concat:V2SI (reg:SI 305)
        (reg:SI 306)))
Failed to match this instruction:
(set (reg:V4SI 260 [ vect_vec_iv_.641 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 250 [ i ])
            (reg:SI 304))
        (reg:V2SI 308)))

Trying 171, 170, 172 -> 174:
Failed to match this instruction:
(set (reg:V4SI 260 [ vect_vec_iv_.641 ])
    (vec_concat:V4SI (reg:V2SI 308)
        (vec_concat:V2SI (plus:SI (reg/v:SI 250 [ i ])
                (const_int 2 [0x2]))
            (plus:SI (reg/v:SI 250 [ i ])
                (const_int 3 [0x3])))))
Successfully matched this instruction:
(set (reg:SI 307)
    (plus:SI (reg/v:SI 250 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V4SI 260 [ vect_vec_iv_.641 ])
    (vec_concat:V4SI (reg:V2SI 308)
        (vec_concat:V2SI (plus:SI (reg/v:SI 250 [ i ])
                (const_int 2 [0x2]))
            (reg:SI 307))))

Trying 176 -> 393:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 261 [ vect_cst_.640 ])
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
        (set (reg:V4SI 362)
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 261 [ vect_cst_.640 ])
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
        (set (reg:V4SI 362)
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
    ])

Trying 176 -> 393:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 261 [ vect_cst_.640 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (set (reg:V4SI 362)
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 261 [ vect_cst_.640 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (set (reg:V4SI 362)
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
    ])

Trying 181 -> 182:
Failed to match this instruction:
(parallel [
        (set (reg:DI 199 [ ivtmp.697 ])
            (plus:DI (mult:DI (reg:DI 239 [ prolog_loop_niters.631 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 148 [ extImage ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 199 [ ivtmp.697 ])
    (plus:DI (mult:DI (reg:DI 239 [ prolog_loop_niters.631 ])
            (const_int 8 [0x8]))
        (reg/v/f:DI 148 [ extImage ])))
deferring deletion of insn with uid = 181.
modifying insn i3   182 r199:DI=r239:DI*0x8+r148:DI
      REG_DEAD: r239:DI
deferring rescan insn with uid = 182.

Trying 185 -> 187:
Failed to match this instruction:
(set (reg:V4SI 265 [ vect_var_.644 ])
    (mult:V4SI (mult:V4SI (reg:V4SI 260 [ vect_vec_iv_.641 ])
            (reg:V4SI 263 [ vect_cst_.643 ]))
        (reg:V4SI 362)))

Trying 187 -> 190:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 317)
            (lt:V4SI (mult:V4SI (reg:V4SI 312)
                    (reg:V4SI 362))
                (reg:V4SI 375)))
        (set (reg:V4SI 265 [ vect_var_.644 ])
            (mult:V4SI (reg:V4SI 312)
                (reg:V4SI 362)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 317)
            (lt:V4SI (mult:V4SI (reg:V4SI 312)
                    (reg:V4SI 362))
                (reg:V4SI 375)))
        (set (reg:V4SI 265 [ vect_var_.644 ])
            (mult:V4SI (reg:V4SI 312)
                (reg:V4SI 362)))
    ])

Trying 185, 187 -> 190:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 317)
            (lt:V4SI (mult:V4SI (mult:V4SI (reg:V4SI 260 [ vect_vec_iv_.641 ])
                        (reg:V4SI 263 [ vect_cst_.643 ]))
                    (reg:V4SI 362))
                (reg:V4SI 375)))
        (set (reg:V4SI 265 [ vect_var_.644 ])
            (mult:V4SI (mult:V4SI (reg:V4SI 260 [ vect_vec_iv_.641 ])
                    (reg:V4SI 263 [ vect_cst_.643 ]))
                (reg:V4SI 362)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 317)
            (lt:V4SI (mult:V4SI (mult:V4SI (reg:V4SI 260 [ vect_vec_iv_.641 ])
                        (reg:V4SI 263 [ vect_cst_.643 ]))
                    (reg:V4SI 362))
                (reg:V4SI 375)))
        (set (reg:V4SI 265 [ vect_var_.644 ])
            (mult:V4SI (mult:V4SI (reg:V4SI 260 [ vect_vec_iv_.641 ])
                    (reg:V4SI 263 [ vect_cst_.643 ]))
                (reg:V4SI 362)))
    ])

Trying 187 -> 190:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 317)
            (lt:V4SI (mult:V4SI (reg:V4SI 312)
                    (const_vector:V4SI [
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                        ]))
                (reg:V4SI 375)))
        (set (reg:V4SI 265 [ vect_var_.644 ])
            (mult:V4SI (reg:V4SI 312)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 317)
            (lt:V4SI (mult:V4SI (reg:V4SI 312)
                    (const_vector:V4SI [
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                        ]))
                (reg:V4SI 375)))
        (set (reg:V4SI 265 [ vect_var_.644 ])
            (mult:V4SI (reg:V4SI 312)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ])))
    ])

Trying 190 -> 191:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 314) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                    (gt:V4SI (reg:V4SI 375)
                        (reg:V4SI 265 [ vect_var_.644 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 317)
            (gt:V4SI (reg:V4SI 375)
                (reg:V4SI 265 [ vect_var_.644 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 314) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                    (gt:V4SI (reg:V4SI 375)
                        (reg:V4SI 265 [ vect_var_.644 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 317)
            (gt:V4SI (reg:V4SI 375)
                (reg:V4SI 265 [ vect_var_.644 ])))
    ])

Trying 187, 190 -> 191:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 314) 0)
            (vec_select:V4SI (vec_concat:V8SI (mult:V4SI (reg:V4SI 312)
                        (reg:V4SI 362))
                    (lt:V4SI (mult:V4SI (reg:V4SI 312)
                            (reg:V4SI 362))
                        (reg:V4SI 375)))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 317)
            (lt:V4SI (mult:V4SI (reg:V4SI 312)
                    (reg:V4SI 362))
                (reg:V4SI 375)))
        (set (reg:V4SI 265 [ vect_var_.644 ])
            (mult:V4SI (reg:V4SI 312)
                (reg:V4SI 362)))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 314) 0)
            (vec_select:V4SI (vec_concat:V8SI (mult:V4SI (reg:V4SI 312)
                        (reg:V4SI 362))
                    (lt:V4SI (mult:V4SI (reg:V4SI 312)
                            (reg:V4SI 362))
                        (reg:V4SI 375)))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 317)
            (lt:V4SI (mult:V4SI (reg:V4SI 312)
                    (reg:V4SI 362))
                (reg:V4SI 375)))
        (set (reg:V4SI 265 [ vect_var_.644 ])
            (mult:V4SI (reg:V4SI 312)
                (reg:V4SI 362)))
    ])

Trying 190 -> 191:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 314) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                    (lt:V4SI (reg:V4SI 265 [ vect_var_.644 ])
                        (const_vector:V4SI [
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                            ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 317)
            (gt:V4SI (const_vector:V4SI [
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])
                (reg:V4SI 265 [ vect_var_.644 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 314) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                    (lt:V4SI (reg:V4SI 265 [ vect_var_.644 ])
                        (const_vector:V4SI [
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                            ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 317)
            (gt:V4SI (const_vector:V4SI [
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])
                (reg:V4SI 265 [ vect_var_.644 ])))
    ])

Trying 191 -> 192:
Failed to match this instruction:
(set (reg:V2DI 318)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                    (reg:V4SI 317))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 268 [ vect_cst_.648 ])))

Trying 190, 191 -> 192:
Failed to match this instruction:
(parallel [
        (set (reg:V2DI 318)
            (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                            (gt:V4SI (reg:V4SI 375)
                                (reg:V4SI 265 [ vect_var_.644 ])))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 4 [0x4])
                                (const_int 1 [0x1])
                                (const_int 5 [0x5])
                            ])) 0)
                (reg:V2DI 268 [ vect_cst_.648 ])))
        (set (reg:V4SI 317)
            (gt:V4SI (reg:V4SI 375)
                (reg:V4SI 265 [ vect_var_.644 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V2DI 318)
            (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                            (gt:V4SI (reg:V4SI 375)
                                (reg:V4SI 265 [ vect_var_.644 ])))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 4 [0x4])
                                (const_int 1 [0x1])
                                (const_int 5 [0x5])
                            ])) 0)
                (reg:V2DI 268 [ vect_cst_.648 ])))
        (set (reg:V4SI 317)
            (gt:V4SI (reg:V4SI 375)
                (reg:V4SI 265 [ vect_var_.644 ])))
    ])
Successfully matched this instruction:
(set (reg:V4SI 317)
    (gt:V4SI (reg:V4SI 375)
        (reg:V4SI 265 [ vect_var_.644 ])))
Failed to match this instruction:
(set (reg:V2DI 318)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                    (gt:V4SI (reg:V4SI 375)
                        (reg:V4SI 265 [ vect_var_.644 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 268 [ vect_cst_.648 ])))

Trying 192 -> 193:
Failed to match this instruction:
(set (mem:V2DI (reg:DI 199 [ ivtmp.697 ]) [2 MEM[base: D.8338_155, offset: 0B]+0 S16 A128])
    (plus:V2DI (reg:V2DI 268 [ vect_cst_.648 ])
        (reg:V2DI 314)))

Trying 191, 192 -> 193:
Failed to match this instruction:
(set (mem:V2DI (reg:DI 199 [ ivtmp.697 ]) [2 MEM[base: D.8338_155, offset: 0B]+0 S16 A128])
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                    (reg:V4SI 317))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 268 [ vect_cst_.648 ])))
Failed to match this instruction:
(set (reg:V8SI 318)
    (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
        (reg:V4SI 317)))

Trying 196 -> 197:
Failed to match this instruction:
(set (reg:V2DI 323)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                    (reg:V4SI 317))
                (parallel [
                        (const_int 2 [0x2])
                        (const_int 6 [0x6])
                        (const_int 3 [0x3])
                        (const_int 7 [0x7])
                    ])) 0)
        (reg:V2DI 268 [ vect_cst_.648 ])))

Trying 197 -> 198:
Failed to match this instruction:
(set (mem:V2DI (plus:DI (reg:DI 199 [ ivtmp.697 ])
            (const_int 16 [0x10])) [2 MEM[base: D.8338_155, offset: 16B]+0 S16 A128])
    (plus:V2DI (reg:V2DI 268 [ vect_cst_.648 ])
        (reg:V2DI 319)))

Trying 196, 197 -> 198:
Failed to match this instruction:
(set (mem:V2DI (plus:DI (reg:DI 199 [ ivtmp.697 ])
            (const_int 16 [0x10])) [2 MEM[base: D.8338_155, offset: 16B]+0 S16 A128])
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                    (reg:V4SI 317))
                (parallel [
                        (const_int 2 [0x2])
                        (const_int 6 [0x6])
                        (const_int 3 [0x3])
                        (const_int 7 [0x7])
                    ])) 0)
        (reg:V2DI 268 [ vect_cst_.648 ])))
Failed to match this instruction:
(set (reg:V8SI 323)
    (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
        (reg:V4SI 317)))

Trying 201 -> 204:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 142 [ ivtmp.695 ])
                    (const_int 1 [0x1]))
                (reg:SI 248 [ bnd.635 ])))
        (set (reg:SI 142 [ ivtmp.695 ])
            (plus:SI (reg:SI 142 [ ivtmp.695 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 142 [ ivtmp.695 ])
                    (const_int 1 [0x1]))
                (reg:SI 248 [ bnd.635 ])))
        (set (reg:SI 142 [ ivtmp.695 ])
            (plus:SI (reg:SI 142 [ ivtmp.695 ])
                (const_int 1 [0x1])))
    ])

Trying 204 -> 205:
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg:SI 142 [ ivtmp.695 ])
            (reg:SI 248 [ bnd.635 ]))
        (label_ref:DI 371)
        (pc)))

Trying 201, 204 -> 205:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 142 [ ivtmp.695 ])
                        (const_int 1 [0x1]))
                    (reg:SI 248 [ bnd.635 ]))
                (label_ref:DI 371)
                (pc)))
        (set (reg:SI 142 [ ivtmp.695 ])
            (plus:SI (reg:SI 142 [ ivtmp.695 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 142 [ ivtmp.695 ])
                        (const_int 1 [0x1]))
                    (reg:SI 248 [ bnd.635 ]))
                (label_ref:DI 371)
                (pc)))
        (set (reg:SI 142 [ ivtmp.695 ])
            (plus:SI (reg:SI 142 [ ivtmp.695 ])
                (const_int 1 [0x1])))
    ])

Trying 208 -> 209:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 247 [ niters.634 ])
            (reg:SI 249 [ ratio_mult_vf.636 ]))
        (label_ref:DI 235)
        (pc)))

Trying 212 -> 213:
Failed to match this instruction:
(set (reg:DI 171 [ D.8279 ])
    (sign_extend:DI (ashift:SI (reg:SI 116 [ prephitmp.568 ])
            (const_int 2 [0x2]))))

Trying 214 -> 215:
Failed to match this instruction:
(parallel [
        (set (reg:SI 326)
            (ashift:SI (mult:SI (reg:SI 116 [ prephitmp.568 ])
                    (reg/v:SI 250 [ i ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 326)
    (ashift:SI (mult:SI (reg:SI 116 [ prephitmp.568 ])
            (reg/v:SI 250 [ i ]))
        (const_int 2 [0x2])))

Trying 215 -> 216:
Failed to match this instruction:
(set (reg:DI 327)
    (sign_extend:DI (ashift:SI (reg:SI 325)
            (const_int 2 [0x2]))))

Trying 214, 215 -> 216:
Failed to match this instruction:
(set (reg:DI 327)
    (sign_extend:DI (ashift:SI (mult:SI (reg:SI 116 [ prephitmp.568 ])
                (reg/v:SI 250 [ i ]))
            (const_int 2 [0x2]))))
Successfully matched this instruction:
(set (reg:SI 326)
    (mult:SI (reg:SI 116 [ prephitmp.568 ])
        (reg/v:SI 250 [ i ])))
Failed to match this instruction:
(set (reg:DI 327)
    (sign_extend:DI (ashift:SI (reg:SI 326)
            (const_int 2 [0x2]))))

Trying 216 -> 217:
Failed to match this instruction:
(parallel [
        (set (reg:DI 226 [ ivtmp.660 ])
            (plus:DI (sign_extend:DI (reg:SI 326))
                (reg/v/f:DI 152 [ heap ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 226 [ ivtmp.660 ])
    (plus:DI (sign_extend:DI (reg:SI 326))
        (reg/v/f:DI 152 [ heap ])))

Trying 215, 216 -> 217:
Failed to match this instruction:
(parallel [
        (set (reg:DI 226 [ ivtmp.660 ])
            (plus:DI (sign_extend:DI (mult:SI (reg:SI 325)
                        (const_int 4 [0x4])))
                (reg/v/f:DI 152 [ heap ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 226 [ ivtmp.660 ])
    (plus:DI (sign_extend:DI (mult:SI (reg:SI 325)
                (const_int 4 [0x4])))
        (reg/v/f:DI 152 [ heap ])))
Successfully matched this instruction:
(set (reg:SI 327)
    (ashift:SI (reg:SI 325)
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:DI 226 [ ivtmp.660 ])
    (plus:DI (sign_extend:DI (reg:SI 327))
        (reg/v/f:DI 152 [ heap ])))

Trying 218 -> 219:
Failed to match this instruction:
(parallel [
        (set (reg:DI 329)
            (ashift:DI (sign_extend:DI (reg/v:SI 250 [ i ]))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 329)
    (ashift:DI (sign_extend:DI (reg/v:SI 250 [ i ]))
        (const_int 3 [0x3])))

Trying 219 -> 220:
Failed to match this instruction:
(parallel [
        (set (reg:DI 125 [ ivtmp.662 ])
            (plus:DI (mult:DI (reg:DI 328 [ i ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 148 [ extImage ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 125 [ ivtmp.662 ])
    (plus:DI (mult:DI (reg:DI 328 [ i ])
            (const_int 8 [0x8]))
        (reg/v/f:DI 148 [ extImage ])))
deferring deletion of insn with uid = 219.
modifying insn i3   220 r125:DI=r328:DI*0x8+r148:DI
      REG_DEAD: r328:DI
deferring rescan insn with uid = 220.

Trying 218 -> 220:
Failed to match this instruction:
(set (reg:DI 125 [ ivtmp.662 ])
    (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg/v:SI 250 [ i ]) 0)
                (const_int 4294967296 [0x100000000]))
            (const_int 29 [0x1d]))
        (reg/v/f:DI 148 [ extImage ])))

Trying 223 -> 229:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 250 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 115 [ prephitmp.568 ])))
        (set (reg/v:SI 250 [ i ])
            (plus:SI (reg/v:SI 250 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 250 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 115 [ prephitmp.568 ])))
        (set (reg/v:SI 250 [ i ])
            (plus:SI (reg/v:SI 250 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 229 -> 230:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:SI 115 [ prephitmp.568 ])
            (reg/v:SI 250 [ i ]))
        (label_ref:DI 228)
        (pc)))

Trying 223, 229 -> 230:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 250 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 115 [ prephitmp.568 ]))
                (label_ref:DI 228)
                (pc)))
        (set (reg/v:SI 250 [ i ])
            (plus:SI (reg/v:SI 250 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 250 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 115 [ prephitmp.568 ]))
                (label_ref:DI 228)
                (pc)))
        (set (reg/v:SI 250 [ i ])
            (plus:SI (reg/v:SI 250 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 237 -> 238:
Failed to match this instruction:
(set (mem/f:DI (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg:SI 115 [ prephitmp.568 ]) 0)
                    (const_int 4294967296 [0x100000000]))
                (const_int 29 [0x1d]))
            (reg/v/f:DI 148 [ extImage ])) [2 *D.8102_91+0 S8 A64])
    (reg/v/f:DI 152 [ heap ]))

Trying 245 -> 249:

Trying 246 -> 249:

Trying 247 -> 249:

Trying 248 -> 249:

Trying 246, 245 -> 249:

Trying 247, 245 -> 249:

Trying 248, 245 -> 249:

Trying 247, 246 -> 249:

Trying 248, 246 -> 249:

Trying 248, 247 -> 249:

Trying 255 -> 256:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 277 [ rows ])
            (const_int 0 [0]))
        (label_ref:DI 318)
        (pc)))

Trying 261 -> 265:
Failed to match this instruction:
(set (reg:V4SF 336)
    (float:V4SF (subreg:V4SI (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                            (reg:DI 203 [ ivtmp.682 ])) [5 MEM[base: pretmp.589_156, index: ivtmp.682_158, offset: 0B]+0 S16 A32])
                ] UNSPEC_MOVU) 0)))

Trying 265 -> 266:
Failed to match this instruction:
(parallel [
        (set (reg:V4SF 337)
            (lt:V4SF (float:V4SF (reg:V4SI 332))
                (reg:V4SF 372)))
        (set (reg:V4SF 336)
            (float:V4SF (reg:V4SI 332)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SF 337)
            (lt:V4SF (float:V4SF (reg:V4SI 332))
                (reg:V4SF 372)))
        (set (reg:V4SF 336)
            (float:V4SF (reg:V4SI 332)))
    ])

Trying 261, 265 -> 266:
Failed to match this instruction:
(parallel [
        (set (reg:V4SF 337)
            (lt:V4SF (float:V4SF (subreg:V4SI (unspec:V16QI [
                                (mem:V16QI (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                                        (reg:DI 203 [ ivtmp.682 ])) [5 MEM[base: pretmp.589_156, index: ivtmp.682_158, offset: 0B]+0 S16 A32])
                            ] UNSPEC_MOVU) 0))
                (reg:V4SF 372)))
        (set (reg:V4SF 336)
            (float:V4SF (subreg:V4SI (unspec:V16QI [
                            (mem:V16QI (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                                    (reg:DI 203 [ ivtmp.682 ])) [5 MEM[base: pretmp.589_156, index: ivtmp.682_158, offset: 0B]+0 S16 A32])
                        ] UNSPEC_MOVU) 0)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SF 337)
            (lt:V4SF (float:V4SF (subreg:V4SI (unspec:V16QI [
                                (mem:V16QI (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                                        (reg:DI 203 [ ivtmp.682 ])) [5 MEM[base: pretmp.589_156, index: ivtmp.682_158, offset: 0B]+0 S16 A32])
                            ] UNSPEC_MOVU) 0))
                (reg:V4SF 372)))
        (set (reg:V4SF 336)
            (float:V4SF (subreg:V4SI (unspec:V16QI [
                            (mem:V16QI (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                                    (reg:DI 203 [ ivtmp.682 ])) [5 MEM[base: pretmp.589_156, index: ivtmp.682_158, offset: 0B]+0 S16 A32])
                        ] UNSPEC_MOVU) 0)))
    ])
Failed to match this instruction:
(set (reg:V4SF 336)
    (float:V4SF (subreg:V4SI (unspec:V16QI [
                    (mem:V16QI (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                            (reg:DI 203 [ ivtmp.682 ])) [5 MEM[base: pretmp.589_156, index: ivtmp.682_158, offset: 0B]+0 S16 A32])
                ] UNSPEC_MOVU) 0)))

Trying 266 -> 267:
Failed to match this instruction:
(set (reg:V4SF 338)
    (and:V4SF (lt:V4SF (reg:V4SF 336)
            (reg:V4SF 372))
        (reg:V4SF 371)))

Trying 265, 266 -> 267:
Failed to match this instruction:
(parallel [
        (set (reg:V4SF 338)
            (and:V4SF (lt:V4SF (float:V4SF (reg:V4SI 332))
                    (reg:V4SF 372))
                (reg:V4SF 371)))
        (set (reg:V4SF 336)
            (float:V4SF (reg:V4SI 332)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SF 338)
            (and:V4SF (lt:V4SF (float:V4SF (reg:V4SI 332))
                    (reg:V4SF 372))
                (reg:V4SF 371)))
        (set (reg:V4SF 336)
            (float:V4SF (reg:V4SI 332)))
    ])
Successfully matched this instruction:
(set (reg:V4SF 336)
    (float:V4SF (reg:V4SI 332)))
Failed to match this instruction:
(set (reg:V4SF 338)
    (and:V4SF (lt:V4SF (float:V4SF (reg:V4SI 332))
            (reg:V4SF 372))
        (reg:V4SF 371)))

Trying 266 -> 267:
Failed to match this instruction:
(set (reg:V4SF 338)
    (and:V4SF (lt:V4SF (reg:V4SF 336)
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ]))
        (reg:V4SF 371)))

Trying 267 -> 268:
Failed to match this instruction:
(set (reg:V4SF 331)
    (plus:V4SF (and:V4SF (reg:V4SF 337)
            (reg:V4SF 371))
        (reg:V4SF 336)))

Trying 266, 267 -> 268:
Failed to match this instruction:
(set (reg:V4SF 331)
    (plus:V4SF (and:V4SF (lt:V4SF (reg:V4SF 336)
                (reg:V4SF 372))
            (reg:V4SF 371))
        (reg:V4SF 336)))
Failed to match this instruction:
(set (reg:V4SF 338)
    (and:V4SF (lt:V4SF (reg:V4SF 336)
            (reg:V4SF 372))
        (reg:V4SF 371)))

Trying 267 -> 268:
Failed to match this instruction:
(set (reg:V4SF 331)
    (plus:V4SF (and:V4SF (reg:V4SF 337)
            (const_vector:V4SF [
                    (const_double:SF 4.294967296e+9 [0x0.8p+33])
                    (const_double:SF 4.294967296e+9 [0x0.8p+33])
                    (const_double:SF 4.294967296e+9 [0x0.8p+33])
                    (const_double:SF 4.294967296e+9 [0x0.8p+33])
                ]))
        (reg:V4SF 336)))

Trying 268 -> 270:
Failed to match this instruction:
(parallel [
        (set (mem:V2SF (plus:DI (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                        (reg:DI 203 [ ivtmp.682 ]))
                    (const_int 32 [0x20])) [3 MEM[base: pretmp.584_150, index: ivtmp.682_158, offset: 32B]+0 S8 A32])
            (vec_select:V2SF (plus:V4SF (reg:V4SF 336)
                    (reg:V4SF 338))
                (parallel [
                        (const_int 0 [0])
                        (const_int 1 [0x1])
                    ])))
        (set (reg:V4SF 331)
            (plus:V4SF (reg:V4SF 336)
                (reg:V4SF 338)))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:V2SF (plus:DI (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                        (reg:DI 203 [ ivtmp.682 ]))
                    (const_int 32 [0x20])) [3 MEM[base: pretmp.584_150, index: ivtmp.682_158, offset: 32B]+0 S8 A32])
            (vec_select:V2SF (plus:V4SF (reg:V4SF 336)
                    (reg:V4SF 338))
                (parallel [
                        (const_int 0 [0])
                        (const_int 1 [0x1])
                    ])))
        (set (reg:V4SF 331)
            (plus:V4SF (reg:V4SF 336)
                (reg:V4SF 338)))
    ])

Trying 267, 268 -> 270:
Failed to match this instruction:
(parallel [
        (set (mem:V2SF (plus:DI (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                        (reg:DI 203 [ ivtmp.682 ]))
                    (const_int 32 [0x20])) [3 MEM[base: pretmp.584_150, index: ivtmp.682_158, offset: 32B]+0 S8 A32])
            (vec_select:V2SF (plus:V4SF (and:V4SF (reg:V4SF 337)
                        (reg:V4SF 371))
                    (reg:V4SF 336))
                (parallel [
                        (const_int 0 [0])
                        (const_int 1 [0x1])
                    ])))
        (set (reg:V4SF 331)
            (plus:V4SF (and:V4SF (reg:V4SF 337)
                    (reg:V4SF 371))
                (reg:V4SF 336)))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:V2SF (plus:DI (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                        (reg:DI 203 [ ivtmp.682 ]))
                    (const_int 32 [0x20])) [3 MEM[base: pretmp.584_150, index: ivtmp.682_158, offset: 32B]+0 S8 A32])
            (vec_select:V2SF (plus:V4SF (and:V4SF (reg:V4SF 337)
                        (reg:V4SF 371))
                    (reg:V4SF 336))
                (parallel [
                        (const_int 0 [0])
                        (const_int 1 [0x1])
                    ])))
        (set (reg:V4SF 331)
            (plus:V4SF (and:V4SF (reg:V4SF 337)
                    (reg:V4SF 371))
                (reg:V4SF 336)))
    ])
Failed to match this instruction:
(set (reg:V4SF 331)
    (plus:V4SF (and:V4SF (reg:V4SF 337)
            (reg:V4SF 371))
        (reg:V4SF 336)))

Trying 274 -> 277:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 210 [ ivtmp.679 ])
                    (const_int 1 [0x1]))
                (reg:SI 369 [ bnd.612 ])))
        (set (reg:SI 210 [ ivtmp.679 ])
            (plus:SI (reg:SI 210 [ ivtmp.679 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 210 [ ivtmp.679 ])
                    (const_int 1 [0x1]))
                (reg:SI 369 [ bnd.612 ])))
        (set (reg:SI 210 [ ivtmp.679 ])
            (plus:SI (reg:SI 210 [ ivtmp.679 ])
                (const_int 1 [0x1])))
    ])

Trying 277 -> 278:
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 369 [ bnd.612 ])
            (reg:SI 210 [ ivtmp.679 ]))
        (label_ref:DI 276)
        (pc)))

Trying 274, 277 -> 278:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 210 [ ivtmp.679 ])
                        (const_int 1 [0x1]))
                    (reg:SI 369 [ bnd.612 ]))
                (label_ref:DI 276)
                (pc)))
        (set (reg:SI 210 [ ivtmp.679 ])
            (plus:SI (reg:SI 210 [ ivtmp.679 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 210 [ ivtmp.679 ])
                        (const_int 1 [0x1]))
                    (reg:SI 369 [ bnd.612 ]))
                (label_ref:DI 276)
                (pc)))
        (set (reg:SI 210 [ ivtmp.679 ])
            (plus:SI (reg:SI 210 [ ivtmp.679 ])
                (const_int 1 [0x1])))
    ])

Trying 281 -> 282:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 276 [ cols ])
            (reg:SI 370 [ ratio_mult_vf.613 ]))
        (label_ref:DI 321)
        (pc)))

Trying 391 -> 286:
Failed to match this instruction:
(parallel [
        (set (reg:DI 365 [ D.8307 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 224 [ j ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 365 [ D.8307 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 224 [ j ]))
        (const_int 2 [0x2])))

Trying 286 -> 287:
Failed to match this instruction:
(parallel [
        (set (reg:DI 366)
            (plus:DI (mult:DI (reg:DI 364 [ j ])
                    (const_int 4 [0x4]))
                (reg/f:DI 200 [ pretmp.584 ])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 365 [ D.8307 ])
            (ashift:DI (reg:DI 364 [ j ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 366)
            (plus:DI (mult:DI (reg:DI 364 [ j ])
                    (const_int 4 [0x4]))
                (reg/f:DI 200 [ pretmp.584 ])))
        (set (reg:DI 365 [ D.8307 ])
            (ashift:DI (reg:DI 364 [ j ])
                (const_int 2 [0x2])))
    ])

Trying 391, 286 -> 287:
Failed to match this instruction:
(parallel [
        (set (reg:DI 366)
            (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg/v:SI 224 [ j ]) 0)
                        (const_int 4294967296 [0x100000000]))
                    (const_int 30 [0x1e]))
                (reg/f:DI 200 [ pretmp.584 ])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 365 [ D.8307 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 224 [ j ]))
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 366)
            (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg/v:SI 224 [ j ]) 0)
                        (const_int 4294967296 [0x100000000]))
                    (const_int 30 [0x1e]))
                (reg/f:DI 200 [ pretmp.584 ])))
        (set (reg:DI 365 [ D.8307 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 224 [ j ]))
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(set (reg:DI 365 [ D.8307 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 224 [ j ]))
        (const_int 2 [0x2])))

Trying 289 -> 292:
Failed to match this instruction:
(set (reg:SF 343)
    (float:SF (zero_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 240 [ ivtmp.672 ])
                        (const_int 4 [0x4]))
                    (reg:DI 367)) [5 MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B]+0 S4 A32]))))

Trying 292 -> 302:
Failed to match this instruction:
(set (mem:SF (plus:DI (plus:DI (mult:DI (reg:DI 240 [ ivtmp.672 ])
                    (const_int 4 [0x4]))
                (reg:DI 366))
            (const_int 32 [0x20])) [3 MEM[base: D.8311_219, index: ivtmp.672_220, step: 4, offset: 32B]+0 S4 A32])
    (float:SF (reg:DI 342 [ MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B] ])))

Trying 289, 292 -> 302:
Failed to match this instruction:
(set (mem:SF (plus:DI (plus:DI (mult:DI (reg:DI 240 [ ivtmp.672 ])
                    (const_int 4 [0x4]))
                (reg:DI 366))
            (const_int 32 [0x20])) [3 MEM[base: D.8311_219, index: ivtmp.672_220, step: 4, offset: 32B]+0 S4 A32])
    (float:SF (zero_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 240 [ ivtmp.672 ])
                        (const_int 4 [0x4]))
                    (reg:DI 367)) [5 MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B]+0 S4 A32]))))
Successfully matched this instruction:
(set (reg:DI 343)
    (zero_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 240 [ ivtmp.672 ])
                    (const_int 4 [0x4]))
                (reg:DI 367)) [5 MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B]+0 S4 A32])))
Failed to match this instruction:
(set (mem:SF (plus:DI (plus:DI (mult:DI (reg:DI 240 [ ivtmp.672 ])
                    (const_int 4 [0x4]))
                (reg:DI 366))
            (const_int 32 [0x20])) [3 MEM[base: D.8311_219, index: ivtmp.672_220, step: 4, offset: 32B]+0 S4 A32])
    (float:SF (reg:DI 343)))

Trying 305 -> 306:
Failed to match this instruction:
(parallel [
        (set (reg:SI 157 [ D.8314 ])
            (plus:SI (plus:SI (reg/v:SI 224 [ j ])
                    (subreg:SI (reg:DI 240 [ ivtmp.672 ]) 0))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 240 [ ivtmp.672 ])
            (plus:DI (reg:DI 240 [ ivtmp.672 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 157 [ D.8314 ])
            (plus:SI (plus:SI (reg/v:SI 224 [ j ])
                    (subreg:SI (reg:DI 240 [ ivtmp.672 ]) 0))
                (const_int 1 [0x1])))
        (set (reg:DI 240 [ ivtmp.672 ])
            (plus:DI (reg:DI 240 [ ivtmp.672 ])
                (const_int 1 [0x1])))
    ])

Trying 306 -> 308:
Failed to match this instruction:
(set (reg:CCGC 17 flags)
    (compare:CCGC (plus:SI (reg/v:SI 224 [ j ])
            (subreg:SI (reg:DI 240 [ ivtmp.672 ]) 0))
        (reg/v:SI 276 [ cols ])))

Trying 305, 306 -> 308:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (subreg:SI (plus:DI (reg:DI 240 [ ivtmp.672 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 224 [ j ]))
                (reg/v:SI 276 [ cols ])))
        (set (reg:DI 240 [ ivtmp.672 ])
            (plus:DI (reg:DI 240 [ ivtmp.672 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (subreg:SI (plus:DI (reg:DI 240 [ ivtmp.672 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 224 [ j ]))
                (reg/v:SI 276 [ cols ])))
        (set (reg:DI 240 [ ivtmp.672 ])
            (plus:DI (reg:DI 240 [ ivtmp.672 ])
                (const_int 1 [0x1])))
    ])

Trying 308 -> 309:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 276 [ cols ])
            (reg:SI 157 [ D.8314 ]))
        (label_ref:DI 307)
        (pc)))

Trying 306, 308 -> 309:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (plus:SI (reg/v:SI 224 [ j ])
                (subreg:SI (reg:DI 240 [ ivtmp.672 ]) 0))
            (reg/v:SI 276 [ cols ]))
        (label_ref:DI 307)
        (pc)))

Trying 315 -> 316:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (subreg:SI (plus:DI (reg:DI 230 [ ivtmp.689 ])
                        (const_int 1 [0x1])) 0)
                (reg/v:SI 277 [ rows ])))
        (set (reg:DI 230 [ ivtmp.689 ])
            (plus:DI (reg:DI 230 [ ivtmp.689 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (subreg:SI (plus:DI (reg:DI 230 [ ivtmp.689 ])
                        (const_int 1 [0x1])) 0)
                (reg/v:SI 277 [ rows ])))
        (set (reg:DI 230 [ ivtmp.689 ])
            (plus:DI (reg:DI 230 [ ivtmp.689 ])
                (const_int 1 [0x1])))
    ])

Trying 316 -> 317:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 277 [ rows ])
            (subreg:SI (reg:DI 230 [ ivtmp.689 ]) 0))
        (label_ref 352)
        (pc)))

Trying 315, 316 -> 317:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (subreg:SI (plus:DI (reg:DI 230 [ ivtmp.689 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 277 [ rows ]))
                (label_ref 352)
                (pc)))
        (set (reg:DI 230 [ ivtmp.689 ])
            (plus:DI (reg:DI 230 [ ivtmp.689 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (subreg:SI (plus:DI (reg:DI 230 [ ivtmp.689 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 277 [ rows ]))
                (label_ref 352)
                (pc)))
        (set (reg:DI 230 [ ivtmp.689 ])
            (plus:DI (reg:DI 230 [ ivtmp.689 ])
                (const_int 1 [0x1])))
    ])

Trying 328 -> 329:
Failed to match this instruction:
(parallel [
        (set (reg:SI 370 [ ratio_mult_vf.613 ])
            (and:SI (reg/v:SI 276 [ cols ])
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 369 [ bnd.612 ])
            (lshiftrt:SI (reg/v:SI 276 [ cols ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 370 [ ratio_mult_vf.613 ])
            (and:SI (reg/v:SI 276 [ cols ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 369 [ bnd.612 ])
            (lshiftrt:SI (reg/v:SI 276 [ cols ])
                (const_int 2 [0x2])))
    ])

Trying 322 -> 323:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 276 [ cols ])
            (const_int 0 [0]))
        (label_ref 321)
        (pc)))

Trying 331 -> 332:
Failed to match this instruction:
(set (reg:QI 348)
    (eq:QI (reg:SI 370 [ ratio_mult_vf.613 ])
        (const_int 0 [0])))

Trying 332 -> 333:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (reg:CCZ 17 flags))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CCZ 17 flags)
            (const_int 0 [0]))
        (label_ref:DI 381)
        (pc)))
deferring deletion of insn with uid = 332.
modifying other_insn   334 pc={(flags:CCZ==0)?L381:pc}
      REG_DEAD: flags:CCZ
      REG_BR_PROB: 0
deferring rescan insn with uid = 334.
modifying insn i3   333 flags:CCZ=flags:CCZ
deferring rescan insn with uid = 333.

Trying 331 -> 333:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg:SI 370 [ ratio_mult_vf.613 ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 331.
modifying insn i3   333 flags:CCZ=cmp(r370:SI,0)
deferring rescan insn with uid = 333.

Trying 333 -> 334:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 370 [ ratio_mult_vf.613 ])
            (const_int 0 [0]))
        (label_ref:DI 381)
        (pc)))

Trying 335 -> 336:
Failed to match this instruction:
(set (reg:QI 350)
    (gtu:QI (reg/v:SI 276 [ cols ])
        (const_int 6 [0x6])))

Trying 337 -> 339:
Failed to match this instruction:
(set (reg:CC 17 flags)
    (compare:CC (plus:DI (reg/f:DI 202 [ pretmp.589 ])
            (const_int 16 [0x10]))
        (reg/f:DI 352)))

Trying 338 -> 339:
Failed to match this instruction:
(set (reg:CC 17 flags)
    (compare:CC (plus:DI (reg/f:DI 200 [ pretmp.584 ])
            (const_int 32 [0x20]))
        (reg/f:DI 351)))

Trying 338, 337 -> 339:
Failed to match this instruction:
(set (reg:CC 17 flags)
    (compare:CC (plus:DI (reg/f:DI 200 [ pretmp.584 ])
            (const_int 32 [0x20]))
        (plus:DI (reg/f:DI 202 [ pretmp.589 ])
            (const_int 16 [0x10]))))
Successfully matched this instruction:
(set (reg/f:DI 352)
    (plus:DI (reg/f:DI 202 [ pretmp.589 ])
        (const_int 16 [0x10])))
Failed to match this instruction:
(set (reg:CC 17 flags)
    (compare:CC (plus:DI (reg/f:DI 200 [ pretmp.584 ])
            (const_int 32 [0x20]))
        (reg/f:DI 352)))

Trying 339 -> 340:
Failed to match this instruction:
(set (reg:QI 354)
    (ltu:QI (reg/f:DI 351)
        (reg/f:DI 352)))

Trying 337, 339 -> 340:
Failed to match this instruction:
(set (reg:QI 354)
    (ltu:QI (plus:DI (reg/f:DI 202 [ pretmp.589 ])
            (const_int 16 [0x10]))
        (reg/f:DI 352)))

Trying 338, 339 -> 340:
Failed to match this instruction:
(set (reg:QI 354)
    (gtu:QI (plus:DI (reg/f:DI 200 [ pretmp.584 ])
            (const_int 32 [0x20]))
        (reg/f:DI 351)))

Trying 338, 337, 339 -> 340:
Failed to match this instruction:
(set (reg:QI 354)
    (gtu:QI (plus:DI (reg/f:DI 200 [ pretmp.584 ])
            (const_int 32 [0x20]))
        (plus:DI (reg/f:DI 202 [ pretmp.589 ])
            (const_int 16 [0x10]))))

Trying 341 -> 342:
Failed to match this instruction:
(set (reg:CC 17 flags)
    (compare:CC (plus:DI (reg/f:DI 200 [ pretmp.584 ])
            (const_int 48 [0x30]))
        (reg/f:DI 202 [ pretmp.589 ])))

Trying 342 -> 343:
Failed to match this instruction:
(set (reg:QI 357)
    (gtu:QI (reg/f:DI 202 [ pretmp.589 ])
        (reg/f:DI 355)))

Trying 341, 342 -> 343:
Failed to match this instruction:
(set (reg:QI 357)
    (ltu:QI (plus:DI (reg/f:DI 200 [ pretmp.584 ])
            (const_int 48 [0x30]))
        (reg/f:DI 202 [ pretmp.589 ])))

Trying 340 -> 344:

Trying 343 -> 344:
Failed to match this instruction:
(parallel [
        (set (reg:QI 358)
            (ior:QI (gtu:QI (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:QI 354)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:QI 358)
    (ior:QI (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))
        (reg:QI 354)))

Trying 339, 340 -> 344:

Trying 342, 343 -> 344:

Trying 343, 340 -> 344:

Trying 337, 339, 340 -> 344:

Trying 338, 339, 340 -> 344:

Trying 339, 343, 340 -> 344:

Trying 342, 343, 340 -> 344:

Trying 341, 342, 343 -> 344:

Trying 336 -> 345:

Trying 344 -> 345:
Failed to match this instruction:
(parallel [
        (set (reg:QI 359)
            (and:QI (ior:QI (reg:QI 354)
                    (reg:QI 357))
                (reg:QI 350)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:QI 359)
    (and:QI (ior:QI (reg:QI 354)
            (reg:QI 357))
        (reg:QI 350)))

Trying 335, 336 -> 345:

Trying 340, 344 -> 345:

Trying 343, 344 -> 345:
Failed to match this instruction:
(parallel [
        (set (reg:QI 359)
            (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:QI 354))
                (reg:QI 350)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:QI 359)
    (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:QI 354))
        (reg:QI 350)))
Successfully matched this instruction:
(set (reg:QI 358)
    (gtu:QI (reg:CC 17 flags)
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:QI 359)
    (and:QI (ior:QI (reg:QI 358)
            (reg:QI 354))
        (reg:QI 350)))

Trying 344, 336 -> 345:

Trying 335, 344, 336 -> 345:

Trying 340, 344, 336 -> 345:

Trying 343, 344, 336 -> 345:

Trying 343, 340, 344 -> 345:

Trying 345 -> 346:
Failed to match this instruction:
(parallel [
        (set (reg:QI 360)
            (xor:QI (and:QI (reg:QI 350)
                    (reg:QI 358))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:QI 360)
    (xor:QI (and:QI (reg:QI 350)
            (reg:QI 358))
        (const_int 1 [0x1])))

Trying 336, 345 -> 346:

Trying 344, 345 -> 346:
Failed to match this instruction:
(parallel [
        (set (reg:QI 360)
            (xor:QI (and:QI (ior:QI (reg:QI 354)
                        (reg:QI 357))
                    (reg:QI 350))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:QI 360)
    (xor:QI (and:QI (ior:QI (reg:QI 354)
                (reg:QI 357))
            (reg:QI 350))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:QI 359)
    (and:QI (ior:QI (reg:QI 354)
            (reg:QI 357))
        (reg:QI 350)))

Trying 335, 336, 345 -> 346:

Trying 344, 336, 345 -> 346:

Trying 340, 344, 345 -> 346:

Trying 343, 344, 345 -> 346:
Failed to match this instruction:
(parallel [
        (set (reg:QI 360)
            (xor:QI (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:QI 354))
                    (reg:QI 350))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:QI 360)
    (xor:QI (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:QI 354))
            (reg:QI 350))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:QI 359)
    (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:QI 354))
        (reg:QI 350)))

Trying 346 -> 347:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CCZ 17 flags)
            (const_int 0 [0]))
        (label_ref:DI 381)
        (pc)))
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg:QI 359)
        (const_int 0 [0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CCZ 17 flags)
            (const_int 0 [0]))
        (label_ref:DI 381)
        (pc)))
deferring deletion of insn with uid = 346.
modifying other_insn   348 pc={(flags:CCZ==0)?L381:pc}
      REG_DEAD: flags:CCZ
      REG_BR_PROB: 0
deferring rescan insn with uid = 348.
modifying insn i3   347 flags:CCZ=cmp(r359:QI,0)
      REG_DEAD: r359:QI
deferring rescan insn with uid = 347.

Trying 345 -> 347:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (and:QI (reg:QI 350)
            (reg:QI 358))
        (const_int 0 [0])))
deferring deletion of insn with uid = 345.
modifying insn i3   347 flags:CCZ=cmp(r350:QI&r358:QI,0)
      REG_DEAD: r350:QI
      REG_DEAD: r358:QI
deferring rescan insn with uid = 347.

Trying 344 -> 347:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (and:QI (ior:QI (reg:QI 354)
                (reg:QI 357))
            (reg:QI 350))
        (const_int 0 [0])))

Trying 336 -> 347:

Trying 340, 344 -> 347:

Trying 343, 344 -> 347:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:QI 354))
            (reg:QI 350))
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:QI 358)
    (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:QI 354))
        (reg:QI 350)))

Trying 335, 336 -> 347:

Trying 336, 344 -> 347:

Trying 339, 340, 344 -> 347:

Trying 343, 340, 344 -> 347:

Trying 342, 343, 344 -> 347:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (and:QI (ior:QI (gtu:QI (reg/f:DI 202 [ pretmp.589 ])
                    (reg/f:DI 355))
                (reg:QI 354))
            (reg:QI 350))
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:QI 358)
    (and:QI (ior:QI (gtu:QI (reg/f:DI 202 [ pretmp.589 ])
                (reg/f:DI 355))
            (reg:QI 354))
        (reg:QI 350)))

Trying 340, 336, 344 -> 347:

Trying 343, 336, 344 -> 347:

Trying 335, 336, 344 -> 347:

Trying 347 -> 348:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:QI (reg:QI 350)
                (reg:QI 358))
            (const_int 0 [0]))
        (label_ref:DI 381)
        (pc)))

Trying 344, 347 -> 348:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:QI (ior:QI (reg:QI 354)
                    (reg:QI 357))
                (reg:QI 350))
            (const_int 0 [0]))
        (label_ref:DI 381)
        (pc)))

Trying 336, 347 -> 348:

Trying 340, 344, 347 -> 348:

Trying 343, 344, 347 -> 348:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:QI 354))
                (reg:QI 350))
            (const_int 0 [0]))
        (label_ref:DI 381)
        (pc)))

Trying 336, 344, 347 -> 348:

Trying 335, 336, 347 -> 348:


izp_extendImage

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={10d,7u} r1={7d,2u} r2={6d,1u} r4={11d,6u} r5={11d,6u} r6={1d,34u} r7={1d,39u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,33u} r17={83d,26u} r18={5d} r19={5d} r20={1d,34u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d,1u} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r115={3d,13u} r116={3d,7u} r125={2d,2u} r142={2d,2u} r148={2d,9u} r152={1d,6u} r157={1d,1u} r171={1d,1u} r199={2d,3u} r200={1d,5u} r202={1d,4u} r203={2d,4u} r210={2d,2u} r224={2d,2u} r226={2d,2u} r230={2d,4u} r238={1d,4u} r239={1d,1u} r240={2d,4u} r247={1d,2u} r248={1d,2u} r249={1d,3u} r250={4d,10u} r260={2d,2u,1e} r261={1d,1u} r262={1d,1u} r263={1d,1u} r265={1d,3u,1e} r268={1d,2u} r275={1d,1u} r276={1d,6u,1e} r277={1d,3u} r278={1d,5u,1e} r279={1d,4u,1e} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r296={1d,1u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,2u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r311={1d,1u} r312={1d,1u,1e} r314={1d,1u} r317={1d,2u} r318={1d,1u} r319={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,2u} r332={1d,1u} r336={1d,2u,1e} r337={1d,1u,1e} r338={1d,1u} r342={1d,1u} r343={1d,1u} r348={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r354={1d,1u} r355={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r362={1d,2u} r364={1d,1u} r365={1d,2u} r366={1d,1u} r367={1d,1u} r369={1d,2u} r370={1d,3u} r371={1d,1u} r372={1d,1u} r375={1d,1u} 
;;    total ref usage 842{449d,385u,8e} in 200{195 regular + 5 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 17 [flags] 115 116 275 276 277 278 279 280 281
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; live  gen 	 17 [flags] 115 116 275 276 277 278 279 280 281
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 71 0 55 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 55 71 56 2 (set (reg/v/f:DI 275 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:519 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ image ])
        (nil)))

(insn 56 55 57 2 (set (reg/v:SI 276 [ cols ])
        (reg:SI 4 si [ cols ])) ../src/izp-gaussian.c:519 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ cols ])
        (nil)))

(insn 57 56 58 2 (set (reg/v:SI 277 [ rows ])
        (reg:SI 1 dx [ rows ])) ../src/izp-gaussian.c:519 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ rows ])
        (nil)))

(insn 58 57 59 2 (set (reg/v/f:DI 278 [ newCols ])
        (reg:DI 2 cx [ newCols ])) ../src/izp-gaussian.c:519 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ newCols ])
        (nil)))

(insn 59 58 60 2 (set (reg/v/f:DI 279 [ newRows ])
        (reg:DI 37 r8 [ newRows ])) ../src/izp-gaussian.c:519 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [ newRows ])
        (nil)))

(note 60 59 73 2 NOTE_INSN_FUNCTION_BEG)

(insn 73 60 74 2 (parallel [
            (set (reg:SI 280)
                (plus:SI (reg/v:SI 276 [ cols ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:521 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 74 73 75 2 (set (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
        (reg:SI 280)) ../src/izp-gaussian.c:521 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 280)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 276 [ cols ])
                (const_int 16 [0x10]))
            (nil))))

(insn 75 74 76 2 (parallel [
            (set (reg:SI 115 [ prephitmp.568 ])
                (plus:SI (reg/v:SI 277 [ rows ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:522 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 76 75 77 2 (set (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
        (reg:SI 115 [ prephitmp.568 ])) ../src/izp-gaussian.c:522 64 {*movsi_internal}
     (nil))

(insn 77 76 78 2 (set (reg:SI 116 [ prephitmp.568 ])
        (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])) ../src/izp-gaussian.c:524 64 {*movsi_internal}
     (nil))

(note 78 77 79 2 NOTE_INSN_DELETED)

(insn 79 78 80 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (zero_extract:SI (subreg:DI (reg:SI 116 [ prephitmp.568 ]) 0)
                (const_int 2 [0x2])
                (const_int 0 [0]))
            (const_int 0 [0]))) ../src/izp-gaussian.c:524 378 {*testqi_ext_3}
     (nil))

(jump_insn 80 79 81 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) ../src/izp-gaussian.c:524 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 92)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279


;; Succ edge  3 [29.0%]  (fallthru)
;; Succ edge  4 [71.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 278 279
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 115 116 282 283
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; live  gen 	 0 [ax] 4 [si] 5 [di] 115 116 282 283
;; live  kill	 17 [flags]

;; Pred edge  2 [29.0%]  (fallthru)
(note 81 80 82 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(debug_insn 82 81 83 3 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2ae345ba6c80 *.LC1>)) ../src/izp-gaussian.c:525 -1
     (nil))

(insn 83 82 84 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2ae345ba6c80 *.LC1>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 84 83 85 3 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 85 84 86 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 86 85 87 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(insn 87 86 88 3 (set (reg:SI 283 [ *newCols_5(D) ])
        (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])) ../src/izp-gaussian.c:526 64 {*movsi_internal}
     (nil))

(insn 88 87 89 3 (parallel [
            (set (reg:SI 282)
                (plus:SI (reg:SI 283 [ *newCols_5(D) ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:526 252 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 283 [ *newCols_5(D) ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
                    (const_int 4 [0x4]))
                (nil)))))

(insn 89 88 90 3 (parallel [
            (set (reg:SI 116 [ prephitmp.568 ])
                (and:SI (reg:SI 282)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:526 380 {*andsi_1}
     (expr_list:REG_DEAD (reg:SI 282)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 90 89 91 3 (set (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
        (reg:SI 116 [ prephitmp.568 ])) ../src/izp-gaussian.c:526 64 {*movsi_internal}
     (nil))

(insn 91 90 92 3 (set (reg:SI 115 [ prephitmp.568 ])
        (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])) ../src/izp-gaussian.c:526 64 {*movsi_internal}
     (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115
;; lr  def 	 17 [flags] 284
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  gen 	 17 [flags] 284
;; live  kill	 17 [flags]

;; Pred edge  2 [71.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 92 91 93 4 15 "" [1 uses])

(note 93 92 94 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 94 93 95 4 NOTE_INSN_DELETED)

(insn 95 94 96 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (zero_extract:SI (subreg:DI (reg:SI 115 [ prephitmp.568 ]) 0)
                (const_int 2 [0x2])
                (const_int 0 [0]))
            (const_int 0 [0]))) ../src/izp-gaussian.c:529 378 {*testqi_ext_3}
     (nil))

(jump_insn 96 95 97 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 108)
            (pc))) ../src/izp-gaussian.c:529 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 108)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279


;; Succ edge  5 [29.0%]  (fallthru)
;; Succ edge  6 [71.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 278 279
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 115 116 285 286
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; live  gen 	 0 [ax] 4 [si] 5 [di] 115 116 285 286
;; live  kill	 17 [flags]

;; Pred edge  4 [29.0%]  (fallthru)
(note 97 96 98 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 98 97 99 5 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2ae345ba6d20 *.LC2>)) ../src/izp-gaussian.c:530 -1
     (nil))

(insn 99 98 100 5 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2ae345ba6d20 *.LC2>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 100 99 101 5 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 101 100 102 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 102 101 103 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(insn 103 102 104 5 (set (reg:SI 286 [ *newRows_8(D) ])
        (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])) ../src/izp-gaussian.c:531 64 {*movsi_internal}
     (nil))

(insn 104 103 105 5 (parallel [
            (set (reg:SI 285)
                (plus:SI (reg:SI 286 [ *newRows_8(D) ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:531 252 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 286 [ *newRows_8(D) ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
                    (const_int 4 [0x4]))
                (nil)))))

(insn 105 104 106 5 (parallel [
            (set (reg:SI 115 [ prephitmp.568 ])
                (and:SI (reg:SI 285)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:531 380 {*andsi_1}
     (expr_list:REG_DEAD (reg:SI 285)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 106 105 107 5 (set (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
        (reg:SI 115 [ prephitmp.568 ])) ../src/izp-gaussian.c:531 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 279 [ newRows ])
        (nil)))

(insn 107 106 108 5 (set (reg:SI 116 [ prephitmp.568 ])
        (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])) ../src/izp-gaussian.c:531 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 278 [ newCols ])
        (nil)))
;; End of basic block 5 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u57(6){ }u58(7){ }u59(16){ }u60(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 148 152 287 288 289 291 292 293 296
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 148 152 287 288 289 291 292 293 296
;; live  kill	 17 [flags]

;; Pred edge  4 [71.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 108 107 109 6 16 "" [1 uses])

(note 109 108 110 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 110 109 111 6 (var_location:SI width (reg:SI 116 [ prephitmp.568 ])) ../src/izp-gaussian.c:535 -1
     (nil))

(debug_insn 111 110 112 6 (var_location:SI height (reg:SI 115 [ prephitmp.568 ])) ../src/izp-gaussian.c:535 -1
     (nil))

(debug_insn 112 111 113 6 (var_location:SI size (const_int 4 [0x4])) -1
     (nil))

(insn 113 112 114 6 (parallel [
            (set (reg:SI 287)
                (plus:SI (reg:SI 115 [ prephitmp.568 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 114 113 115 6 (set (reg:DI 288)
        (sign_extend:DI (reg:SI 287))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 287)
        (nil)))

(insn 115 114 116 6 (parallel [
            (set (reg:DI 289)
                (ashift:DI (reg:DI 288)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 288)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 116 115 117 6 (set (reg:DI 4 si)
        (reg:DI 289)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 289)
        (nil)))

(insn 117 116 118 6 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 118 117 119 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 119 118 121 6 (set (reg/v/f:DI 148 [ extImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 290)
            (nil))))

(debug_insn 121 119 122 6 (var_location:DI idx (reg/v/f:DI 148 [ extImage ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 122 121 123 6 (parallel [
            (set (reg:SI 291)
                (mult:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 116 [ prephitmp.568 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 123 122 124 6 (parallel [
            (set (reg:SI 292)
                (ashift:SI (reg:SI 291)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 291)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 124 123 125 6 (set (reg:DI 293)
        (sign_extend:DI (reg:SI 292))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 292)
        (nil)))

(insn 125 124 126 6 (set (reg:DI 4 si)
        (reg:DI 293)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 293)
        (nil)))

(insn 126 125 127 6 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 127 126 128 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 128 127 130 6 (set (reg/v/f:DI 152 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 294)
            (nil))))

(debug_insn 130 128 131 6 (var_location:DI heap (reg/v/f:DI 152 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(note 131 130 132 6 NOTE_INSN_DELETED)

(note 132 131 133 6 NOTE_INSN_DELETED)

(insn 133 132 134 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 152 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 134 133 382 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 241)
;; End of basic block 6 -> ( 21 7)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277


;; Succ edge  21 [4.3%] 
;; Succ edge  7 [95.7%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u86(6){ }u87(7){ }u88(16){ }u89(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  def 	 17 [flags] 298
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  gen 	 17 [flags] 298
;; live  kill	

;; Pred edge  6 [95.7%]  (fallthru)
(note 382 134 135 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 135 382 136 7 NOTE_INSN_DELETED)

(note 136 135 137 7 NOTE_INSN_DELETED)

(insn 137 136 138 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 148 [ extImage ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 138 137 139 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 241)
;; End of basic block 7 -> ( 8 21)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277


;; Succ edge  8 [95.7%]  (fallthru)
;; Succ edge  21 [4.3%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u94(6){ }u95(7){ }u96(16){ }u97(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  7 [95.7%]  (fallthru)
(note 139 138 140 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(debug_insn 140 139 141 8 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 141 140 142 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 115 [ prephitmp.568 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 142 141 143 8 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 235)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 235)
;; End of basic block 8 -> ( 9 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277


;; Succ edge  9 [91.0%]  (fallthru)
;; Succ edge  20 [9.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u100(6){ }u101(7){ }u102(16){ }u103(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148
;; lr  def 	 17 [flags] 238 239 299 300 301 302
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  gen 	 17 [flags] 238 239 299 300 301 302
;; live  kill	 17 [flags]

;; Pred edge  8 [91.0%]  (fallthru)
(note 143 142 146 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 146 143 147 9 NOTE_INSN_DELETED)

(insn 147 146 148 9 (parallel [
            (set (reg:DI 300)
                (ashift:DI (reg/v/f:DI 148 [ extImage ])
                    (const_int 60 [0x3c])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 498 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 148 147 149 9 NOTE_INSN_DELETED)

(insn 149 148 150 9 (parallel [
            (set (subreg:DI (reg:SI 302) 0)
                (lshiftrt:DI (reg:DI 300)
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 533 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 300)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 150 149 151 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 302)
            (reg:SI 115 [ prephitmp.568 ]))) ../src/izp-gaussian.c:518 6 {*cmpsi_1}
     (nil))

(insn 151 150 152 9 (set (reg:SI 238 [ prolog_loop_niters.630 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 302)
            (reg:SI 115 [ prephitmp.568 ]))) ../src/izp-gaussian.c:518 885 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 302)
        (expr_list:REG_DEAD (reg:CC 17 flags)
            (nil))))

(insn 152 151 153 9 (set (reg:DI 239 [ prolog_loop_niters.631 ])
        (zero_extend:DI (reg:SI 238 [ prolog_loop_niters.630 ]))) ../src/izp-gaussian.c:518 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 153 152 154 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 238 [ prolog_loop_niters.630 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 154 153 155 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 367)
            (pc))) ../src/izp-gaussian.c:518 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 367)
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  12

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u116(6){ }u117(7){ }u118(16){ }u119(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152 238
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
(note 155 154 156 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 156 155 158 10 (set (mem/f:DI (reg/v/f:DI 148 [ extImage ]) [2 MEM[base: D.8297_44, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 152 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 158 156 159 10 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 159 158 160 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 115 [ prephitmp.568 ])
            (reg:SI 238 [ prolog_loop_niters.630 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 160 159 363 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 235)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 235)
;; End of basic block 10 -> ( 11 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277


;; Succ edge  11 [100.0%]  (fallthru)
;; Succ edge  20

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u125(6){ }u126(7){ }u127(16){ }u128(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  gen 	 250
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
(note 363 160 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 61 363 367 11 (set (reg/v:SI 250 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 11 -> ( 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u129(6){ }u130(7){ }u131(16){ }u132(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  gen 	 250
;; live  kill	

;; Pred edge  9
(code_label 367 61 366 12 35 "" [1 uses])

(note 366 367 62 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 62 366 161 12 (set (reg/v:SI 250 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 64 {*movsi_internal}
     (nil))
;; End of basic block 12 -> ( 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u133(6){ }u134(7){ }u135(16){ }u136(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 238
;; lr  def 	 17 [flags] 247 248 249
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; live  gen 	 17 [flags] 247 248 249
;; live  kill	 17 [flags]

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 161 62 162 13 19 "" [0 uses])

(note 162 161 163 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 163 162 164 13 (parallel [
            (set (reg:SI 247 [ niters.634 ])
                (minus:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 238 [ prolog_loop_niters.630 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 238 [ prolog_loop_niters.630 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 164 163 165 13 (parallel [
            (set (reg:SI 248 [ bnd.635 ])
                (lshiftrt:SI (reg:SI 247 [ niters.634 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 165 164 166 13 (parallel [
            (set (reg:SI 249 [ ratio_mult_vf.636 ])
                (ashift:SI (reg:SI 248 [ bnd.635 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 166 165 167 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 249 [ ratio_mult_vf.636 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 167 166 168 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 210)
;; End of basic block 13 -> ( 14 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  18

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u143(6){ }u144(7){ }u145(16){ }u146(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 148 152 239 250
;; lr  def 	 17 [flags] 142 199 260 261 263 268 304 305 306 307 308 311 362 375
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
;; live  gen 	 142 199 260 261 263 268 304 305 306 307 308 311 362 375
;; live  kill	 17 [flags]

;; Pred edge  13 [100.0%]  (fallthru)
(note 168 167 169 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 14 (parallel [
            (set (reg:SI 304)
                (plus:SI (reg/v:SI 250 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 170 169 171 14 (parallel [
            (set (reg:SI 305)
                (plus:SI (reg/v:SI 250 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 171 170 172 14 (parallel [
            (set (reg:SI 306)
                (plus:SI (reg/v:SI 250 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 172 171 173 14 (set (reg:V2SI 307)
        (vec_concat:V2SI (reg:SI 305)
            (reg:SI 306))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 306)
        (expr_list:REG_DEAD (reg:SI 305)
            (nil))))

(insn 173 172 174 14 (set (reg:V2SI 308)
        (vec_concat:V2SI (reg/v:SI 250 [ i ])
            (reg:SI 304))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 304)
        (nil)))

(insn 174 173 176 14 (set (reg:V4SI 260 [ vect_vec_iv_.641 ])
        (vec_concat:V4SI (reg:V2SI 308)
            (reg:V2SI 307))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (expr_list:REG_DEAD (reg:V2SI 308)
        (expr_list:REG_DEAD (reg:V2SI 307)
            (nil))))

(insn 176 174 393 14 (set (reg:V4SI 362)
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 393 176 177 14 (set (reg:V4SI 261 [ vect_cst_.640 ])
        (reg:V4SI 362)) ../src/izp-gaussian.c:588 -1
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 177 393 179 14 (set (reg:V4SI 263 [ vect_cst_.643 ])
        (vec_duplicate:V4SI (reg:SI 116 [ prephitmp.568 ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 179 177 181 14 (set (reg:V2DI 268 [ vect_cst_.648 ])
        (vec_duplicate:V2DI (reg/v/f:DI 152 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(note 181 179 182 14 NOTE_INSN_DELETED)

(insn 182 181 64 14 (set (reg:DI 199 [ ivtmp.697 ])
        (plus:DI (mult:DI (reg:DI 239 [ prolog_loop_niters.631 ])
                (const_int 8 [0x8]))
            (reg/v/f:DI 148 [ extImage ]))) ../src/izp-gaussian.c:588 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 239 [ prolog_loop_niters.631 ])
        (nil)))

(insn 64 182 189 14 (set (reg:SI 142 [ ivtmp.695 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))

(insn 189 64 371 14 (set (reg:V4SI 375)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 14 -> ( 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u162(6){ }u163(7){ }u164(16){ }u165(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277 362 375
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 262
;; lr  def 	 260
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277 362 375
;; live  gen 	 260
;; live  kill	

;; Pred edge  16 [91.0%] 
(code_label 371 189 370 15 36 "" [1 uses])

(note 370 371 63 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 63 370 203 15 (set (reg:V4SI 260 [ vect_vec_iv_.641 ])
        (reg:V4SI 262 [ vect_vec_iv_.641 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 262 [ vect_vec_iv_.641 ])
        (nil)))
;; End of basic block 15 -> ( 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375


;; Succ edge  16 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 15 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u167(6){ }u168(7){ }u169(16){ }u170(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 142 199 248 260 261 263 268 362 375
;; lr  def 	 17 [flags] 142 199 262 265 312 314 317 318 319 323
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; live  gen 	 17 [flags] 142 199 262 265 312 314 317 318 319 323
;; live  kill	 17 [flags]

;; Pred edge  15 [100.0%]  (fallthru,dfs_back)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 203 63 183 16 22 "" [0 uses])

(note 183 203 184 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 184 183 185 16 (set (reg:V4SI 262 [ vect_vec_iv_.641 ])
        (plus:V4SI (reg:V4SI 260 [ vect_vec_iv_.641 ])
            (reg:V4SI 261 [ vect_cst_.640 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (expr_list:REG_EQUAL (plus:V4SI (reg:V4SI 260 [ vect_vec_iv_.641 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (nil)))

(insn 185 184 187 16 (set (reg:V4SI 312)
        (mult:V4SI (reg:V4SI 260 [ vect_vec_iv_.641 ])
            (reg:V4SI 263 [ vect_cst_.643 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 260 [ vect_vec_iv_.641 ])
        (nil)))

(insn 187 185 190 16 (set (reg:V4SI 265 [ vect_var_.644 ])
        (mult:V4SI (reg:V4SI 312)
            (reg:V4SI 362))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 312)
        (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 312)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ]))
            (nil))))

(insn 190 187 191 16 (set (reg:V4SI 317)
        (gt:V4SI (reg:V4SI 375)
            (reg:V4SI 265 [ vect_var_.644 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (expr_list:REG_EQUAL (gt:V4SI (const_vector:V4SI [
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ])
            (reg:V4SI 265 [ vect_var_.644 ]))
        (nil)))

(insn 191 190 192 16 (set (subreg:V4SI (reg:V2DI 314) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                (reg:V4SI 317))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 192 191 193 16 (set (reg:V2DI 318)
        (plus:V2DI (reg:V2DI 268 [ vect_cst_.648 ])
            (reg:V2DI 314))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 314)
        (nil)))

(insn 193 192 196 16 (set (mem:V2DI (reg:DI 199 [ ivtmp.697 ]) [2 MEM[base: D.8338_155, offset: 0B]+0 S16 A128])
        (reg:V2DI 318)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 318)
        (nil)))

(insn 196 193 197 16 (set (subreg:V4SI (reg:V2DI 319) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                (reg:V4SI 317))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (expr_list:REG_DEAD (reg:V4SI 317)
        (expr_list:REG_DEAD (reg:V4SI 265 [ vect_var_.644 ])
            (nil))))

(insn 197 196 198 16 (set (reg:V2DI 323)
        (plus:V2DI (reg:V2DI 268 [ vect_cst_.648 ])
            (reg:V2DI 319))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 319)
        (nil)))

(insn 198 197 200 16 (set (mem:V2DI (plus:DI (reg:DI 199 [ ivtmp.697 ])
                (const_int 16 [0x10])) [2 MEM[base: D.8338_155, offset: 16B]+0 S16 A128])
        (reg:V2DI 323)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 323)
        (nil)))

(debug_insn 200 198 201 16 (var_location:SI i (debug_expr:SI D#4)) -1
     (nil))

(insn 201 200 202 16 (parallel [
            (set (reg:SI 142 [ ivtmp.695 ])
                (plus:SI (reg:SI 142 [ ivtmp.695 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 202 201 204 16 (parallel [
            (set (reg:DI 199 [ ivtmp.697 ])
                (plus:DI (reg:DI 199 [ ivtmp.697 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 204 202 205 16 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 142 [ ivtmp.695 ])
            (reg:SI 248 [ bnd.635 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 205 204 206 16 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 371)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 371)
;; End of basic block 16 -> ( 15 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277 362 375
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277 362 375


;; Succ edge  15 [91.0%] 
;; Succ edge  17 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u199(6){ }u200(7){ }u201(16){ }u202(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 247 249 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 247 249 250
;; lr  def 	 17 [flags] 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 247 249 250 275 276 277
;; live  gen 	 17 [flags] 250
;; live  kill	 17 [flags]

;; Pred edge  16 [9.0%]  (fallthru,loop_exit)
(note 206 205 207 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 207 206 208 17 (parallel [
            (set (reg/v:SI 250 [ i ])
                (plus:SI (reg/v:SI 250 [ i ])
                    (reg:SI 249 [ ratio_mult_vf.636 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 208 207 209 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 247 [ niters.634 ])
            (reg:SI 249 [ ratio_mult_vf.636 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 249 [ ratio_mult_vf.636 ])
        (expr_list:REG_DEAD (reg:SI 247 [ niters.634 ])
            (nil))))

(jump_insn 209 208 210 17 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 235)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 235)
;; End of basic block 17 -> ( 18 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277


;; Succ edge  18 [100.0%]  (fallthru)
;; Succ edge  20

;; Start of basic block ( 17 13) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u208(6){ }u209(7){ }u210(16){ }u211(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 148 152 250
;; lr  def 	 17 [flags] 125 171 226 324 325 326 327 328 329
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
;; live  gen 	 125 171 226 324 325 326 327 328 329
;; live  kill	 17 [flags]

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  13
(code_label 210 209 211 18 21 "" [1 uses])

(note 211 210 212 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 212 211 213 18 (parallel [
            (set (reg:SI 324)
                (ashift:SI (reg:SI 116 [ prephitmp.568 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 213 212 214 18 (set (reg:DI 171 [ D.8279 ])
        (sign_extend:DI (reg:SI 324))) ../src/izp-gaussian.c:518 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 324)
        (nil)))

(insn 214 213 215 18 (parallel [
            (set (reg:SI 325)
                (mult:SI (reg:SI 116 [ prephitmp.568 ])
                    (reg/v:SI 250 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 333 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 116 [ prephitmp.568 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 215 214 216 18 (parallel [
            (set (reg:SI 326)
                (ashift:SI (reg:SI 325)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 325)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 216 215 217 18 (set (reg:DI 327)
        (sign_extend:DI (reg:SI 326))) ../src/izp-gaussian.c:518 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 326)
        (nil)))

(insn 217 216 218 18 (parallel [
            (set (reg:DI 226 [ ivtmp.660 ])
                (plus:DI (reg/v/f:DI 152 [ heap ])
                    (reg:DI 327)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 327)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 218 217 219 18 (set (reg:DI 328 [ i ])
        (sign_extend:DI (reg/v:SI 250 [ i ]))) ../src/izp-gaussian.c:518 126 {*extendsidi2_rex64}
     (nil))

(note 219 218 220 18 NOTE_INSN_DELETED)

(insn 220 219 228 18 (set (reg:DI 125 [ ivtmp.662 ])
        (plus:DI (mult:DI (reg:DI 328 [ i ])
                (const_int 8 [0x8]))
            (reg/v/f:DI 148 [ extImage ]))) ../src/izp-gaussian.c:518 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 328 [ i ])
        (nil)))
;; End of basic block 18 -> ( 19)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 19 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u224(6){ }u225(7){ }u226(16){ }u227(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 171 226 250
;; lr  def 	 17 [flags] 125 226 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; live  gen 	 17 [flags] 125 226 250
;; live  kill	 17 [flags]

;; Pred edge  19 [91.0%]  (dfs_back)
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 228 220 221 19 24 "" [1 uses])

(note 221 228 222 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 222 221 223 19 (set (mem/f:DI (reg:DI 125 [ ivtmp.662 ]) [2 MEM[base: D.8287_35, offset: 0B]+0 S8 A64])
        (reg:DI 226 [ ivtmp.660 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 223 222 225 19 (parallel [
            (set (reg/v:SI 250 [ i ])
                (plus:SI (reg/v:SI 250 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 225 223 226 19 (var_location:SI i (reg/v:SI 250 [ i ])) -1
     (nil))

(insn 226 225 227 19 (parallel [
            (set (reg:DI 226 [ ivtmp.660 ])
                (plus:DI (reg:DI 226 [ ivtmp.660 ])
                    (reg:DI 171 [ D.8279 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 227 226 229 19 (parallel [
            (set (reg:DI 125 [ ivtmp.662 ])
                (plus:DI (reg:DI 125 [ ivtmp.662 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 229 227 230 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 115 [ prephitmp.568 ])
            (reg/v:SI 250 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 230 229 235 19 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 228)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 228)
;; End of basic block 19 -> ( 19 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277


;; Succ edge  19 [91.0%]  (dfs_back)
;; Succ edge  20 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 19 8 10 17) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u238(6){ }u239(7){ }u240(16){ }u241(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152
;; lr  def 	 330
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152 275 276 277
;; live  gen 	 330
;; live  kill	

;; Pred edge  19 [9.0%]  (fallthru,loop_exit)
;; Pred edge  8 [9.0%] 
;; Pred edge  10
;; Pred edge  17
(code_label 235 230 236 20 18 "" [3 uses])

(note 236 235 237 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 237 236 238 20 (set (reg:DI 330 [ prephitmp.568 ])
        (sign_extend:DI (reg:SI 115 [ prephitmp.568 ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 115 [ prephitmp.568 ])
        (nil)))

(insn 238 237 241 20 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 330 [ prephitmp.568 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 148 [ extImage ])) [2 *D.8102_91+0 S8 A64])
        (reg/v/f:DI 152 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 330 [ prephitmp.568 ])
        (expr_list:REG_DEAD (reg/v/f:DI 152 [ heap ])
            (nil))))
;; End of basic block 20 -> ( 22)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 7 6) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u246(6){ }u247(7){ }u248(16){ }u249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 148
;; live  kill	

;; Pred edge  7 [4.3%] 
;; Pred edge  6 [4.3%] 
(code_label 241 238 242 21 17 "" [2 uses])

(note 242 241 243 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(debug_insn 243 242 244 21 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 244 243 245 21 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 245 244 246 21 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 246 245 247 21 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 247 246 248 21 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 248 247 249 21 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 249 248 65 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 65 249 250 21 (set (reg/v/f:DI 148 [ extImage ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 20 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u255(6){ }u256(7){ }u257(16){ }u258(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 277
;; lr  def 	 17 [flags] 230
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; live  gen 	 17 [flags] 230
;; live  kill	

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 250 65 251 22 25 "" [0 uses])

(note 251 250 252 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(debug_insn 252 251 254 22 (var_location:DI extImage (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:535 -1
     (nil))

(debug_insn 254 252 70 22 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 70 254 255 22 (set (reg:DI 230 [ ivtmp.689 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:539 62 {*movdi_internal_rex64}
     (nil))

(insn 255 70 256 22 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 277 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:539 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 256 255 276 22 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 318)
            (pc))) ../src/izp-gaussian.c:539 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 318)
;; End of basic block 22 -> ( 29 34)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277


;; Succ edge  29 [91.0%] 
;; Succ edge  34 [9.0%]  (fallthru)

;; Start of basic block ( 23 33) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u261(6){ }u262(7){ }u263(16){ }u264(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 200 202 203 210 369 371 372
;; lr  def 	 17 [flags] 203 210 331 332 336 337 338
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 203 210 331 332 336 337 338
;; live  kill	 17 [flags]

;; Pred edge  23 [91.0%]  (dfs_back)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 276 256 260 23 28 "" [1 uses])

(note 260 276 261 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 261 260 265 23 (set (subreg:V16QI (reg:V4SI 332) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                        (reg:DI 203 [ ivtmp.682 ])) [5 MEM[base: pretmp.589_156, index: ivtmp.682_158, offset: 0B]+0 S16 A32])
            ] UNSPEC_MOVU)) ../src/izp-gaussian.c:542 1138 {*sse2_movdqu}
     (nil))

(insn 265 261 266 23 (set (reg:V4SF 336)
        (float:V4SF (reg:V4SI 332))) ../src/izp-gaussian.c:542 1427 {sse2_cvtdq2ps}
     (expr_list:REG_DEAD (reg:V4SI 332)
        (nil)))

(insn 266 265 267 23 (set (reg:V4SF 337)
        (lt:V4SF (reg:V4SF 336)
            (reg:V4SF 372))) ../src/izp-gaussian.c:542 1290 {sse_maskcmpv4sf3}
     (expr_list:REG_EQUAL (lt:V4SF (reg:V4SF 336)
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ]))
        (nil)))

(insn 267 266 268 23 (set (reg:V4SF 338)
        (and:V4SF (reg:V4SF 337)
            (reg:V4SF 371))) ../src/izp-gaussian.c:542 1318 {*andv4sf3}
     (expr_list:REG_DEAD (reg:V4SF 337)
        (expr_list:REG_EQUAL (and:V4SF (reg:V4SF 337)
                (const_vector:V4SF [
                        (const_double:SF 4.294967296e+9 [0x0.8p+33])
                        (const_double:SF 4.294967296e+9 [0x0.8p+33])
                        (const_double:SF 4.294967296e+9 [0x0.8p+33])
                        (const_double:SF 4.294967296e+9 [0x0.8p+33])
                    ]))
            (nil))))

(insn 268 267 270 23 (set (reg:V4SF 331)
        (plus:V4SF (reg:V4SF 336)
            (reg:V4SF 338))) ../src/izp-gaussian.c:542 1166 {*addv4sf3}
     (expr_list:REG_DEAD (reg:V4SF 338)
        (expr_list:REG_DEAD (reg:V4SF 336)
            (nil))))

(insn 270 268 271 23 (set (mem:V2SF (plus:DI (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (reg:DI 203 [ ivtmp.682 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.584_150, index: ivtmp.682_158, offset: 32B]+0 S8 A32])
        (vec_select:V2SF (reg:V4SF 331)
            (parallel [
                    (const_int 0 [0])
                    (const_int 1 [0x1])
                ]))) ../src/izp-gaussian.c:541 1486 {sse_storelps}
     (nil))

(insn 271 270 273 23 (set (mem:V2SF (plus:DI (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (reg:DI 203 [ ivtmp.682 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.584_150, index: ivtmp.682_158, offset: 32B]+8 S8 A32])
        (vec_select:V2SF (reg:V4SF 331)
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 3 [0x3])
                ]))) ../src/izp-gaussian.c:541 1482 {sse_storehps}
     (expr_list:REG_DEAD (reg:V4SF 331)
        (nil)))

(debug_insn 273 271 274 23 (var_location:SI j (debug_expr:SI D#5)) -1
     (nil))

(insn 274 273 275 23 (parallel [
            (set (reg:SI 210 [ ivtmp.679 ])
                (plus:SI (reg:SI 210 [ ivtmp.679 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:541 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 275 274 277 23 (parallel [
            (set (reg:DI 203 [ ivtmp.682 ])
                (plus:DI (reg:DI 203 [ ivtmp.682 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:541 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 277 275 278 23 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 369 [ bnd.612 ])
            (reg:SI 210 [ ivtmp.679 ]))) ../src/izp-gaussian.c:541 6 {*cmpsi_1}
     (nil))

(jump_insn 278 277 279 23 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 276)
            (pc))) ../src/izp-gaussian.c:541 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 276)
;; End of basic block 23 -> ( 23 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372


;; Succ edge  23 [91.0%]  (dfs_back)
;; Succ edge  24 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u287(6){ }u288(7){ }u289(16){ }u290(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 276 370
;; lr  def 	 17 [flags] 224
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 224
;; live  kill	

;; Pred edge  23 [9.0%]  (fallthru,loop_exit)
(note 279 278 411 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 411 279 281 24 (set (reg/v:SI 224 [ j ])
        (reg:SI 370 [ ratio_mult_vf.613 ])) ../src/izp-gaussian.c:541 64 {*movsi_internal}
     (nil))

(insn 281 411 282 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 276 [ cols ])
            (reg:SI 370 [ ratio_mult_vf.613 ]))) ../src/izp-gaussian.c:541 6 {*cmpsi_1}
     (nil))

(jump_insn 282 281 381 24 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 321)
            (pc))) ../src/izp-gaussian.c:541 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 321)
;; End of basic block 24 -> ( 26 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372


;; Succ edge  26 [100.0%]  (fallthru)
;; Succ edge  28

;; Start of basic block ( 32 31) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u295(6){ }u296(7){ }u297(16){ }u298(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 224
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  gen 	 224
;; live  kill	

;; Pred edge  32
;; Pred edge  31
(code_label 381 282 380 25 38 "" [2 uses])

(note 380 381 68 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 68 380 330 25 (set (reg/v:SI 224 [ j ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 64 {*movsi_internal}
     (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u299(6){ }u300(7){ }u301(16){ }u302(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 200 202 224
;; lr  def 	 17 [flags] 240 364 365 366 367
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; live  gen 	 240 364 365 366 367
;; live  kill	 17 [flags]

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 330 68 283 26 34 "" [0 uses])

(note 283 330 69 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 69 283 391 26 (set (reg:DI 240 [ ivtmp.672 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 62 {*movdi_internal_rex64}
     (nil))

(insn 391 69 286 26 (set (reg:DI 364 [ j ])
        (sign_extend:DI (reg/v:SI 224 [ j ]))) 126 {*extendsidi2_rex64}
     (nil))

(insn 286 391 287 26 (parallel [
            (set (reg:DI 365 [ D.8307 ])
                (ashift:DI (reg:DI 364 [ j ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 364 [ j ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 287 286 288 26 (parallel [
            (set (reg:DI 366)
                (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (reg:DI 365 [ D.8307 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 200 [ pretmp.584 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 288 287 307 26 (parallel [
            (set (reg:DI 367)
                (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                    (reg:DI 365 [ D.8307 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 365 [ D.8307 ])
        (expr_list:REG_DEAD (reg/f:DI 202 [ pretmp.589 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;; End of basic block 26 -> ( 27)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 27 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 240 276 366 367
;; lr  def 	 17 [flags] 157 240 342 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; live  gen 	 17 [flags] 157 240 342 343
;; live  kill	 17 [flags]

;; Pred edge  27 [91.0%]  (dfs_back)
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 307 288 284 27 32 "" [1 uses])

(note 284 307 289 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 289 284 292 27 (set (reg:DI 342 [ MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B] ])
        (zero_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 240 [ ivtmp.672 ])
                        (const_int 4 [0x4]))
                    (reg:DI 367)) [5 MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B]+0 S4 A32]))) ../src/izp-gaussian.c:542 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 292 289 302 27 (set (reg:SF 343)
        (float:SF (reg:DI 342 [ MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B] ]))) ../src/izp-gaussian.c:542 219 {*floatdisf2_sse_interunit}
     (expr_list:REG_DEAD (reg:DI 342 [ MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B] ])
        (nil)))

(insn 302 292 304 27 (set (mem:SF (plus:DI (plus:DI (mult:DI (reg:DI 240 [ ivtmp.672 ])
                        (const_int 4 [0x4]))
                    (reg:DI 366))
                (const_int 32 [0x20])) [3 MEM[base: D.8311_219, index: ivtmp.672_220, step: 4, offset: 32B]+0 S4 A32])
        (reg:SF 343)) ../src/izp-gaussian.c:542 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 343)
        (nil)))

(debug_insn 304 302 305 27 (var_location:SI j (debug_expr:SI D#6)) -1
     (nil))

(insn 305 304 306 27 (parallel [
            (set (reg:DI 240 [ ivtmp.672 ])
                (plus:DI (reg:DI 240 [ ivtmp.672 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:541 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 306 305 308 27 (parallel [
            (set (reg:SI 157 [ D.8314 ])
                (plus:SI (reg/v:SI 224 [ j ])
                    (subreg:SI (reg:DI 240 [ ivtmp.672 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 308 306 309 27 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 276 [ cols ])
            (reg:SI 157 [ D.8314 ]))) ../src/izp-gaussian.c:540 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 157 [ D.8314 ])
        (nil)))

(jump_insn 309 308 321 27 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 307)
            (pc))) ../src/izp-gaussian.c:540 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 307)
;; End of basic block 27 -> ( 27 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372


;; Succ edge  27 [91.0%]  (dfs_back)
;; Succ edge  28 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 27 30 24) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u325(6){ }u326(7){ }u327(16){ }u328(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 277
;; lr  def 	 17 [flags] 230
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 230
;; live  kill	 17 [flags]

;; Pred edge  27 [9.0%]  (fallthru,loop_exit)
;; Pred edge  30 [9.0%] 
;; Pred edge  24
(code_label 321 309 312 28 33 "" [2 uses])

(note 312 321 314 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(debug_insn 314 312 315 28 (var_location:SI i (debug_expr:SI D#7)) -1
     (nil))

(insn 315 314 316 28 (parallel [
            (set (reg:DI 230 [ ivtmp.689 ])
                (plus:DI (reg:DI 230 [ ivtmp.689 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:540 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 316 315 317 28 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 277 [ rows ])
            (subreg:SI (reg:DI 230 [ ivtmp.689 ]) 0))) ../src/izp-gaussian.c:539 6 {*cmpsi_1}
     (nil))

(jump_insn 317 316 318 28 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 352)
            (pc))) ../src/izp-gaussian.c:539 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 352)
;; End of basic block 28 -> ( 30 34)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372


;; Succ edge  30 [91.0%]  (fallthru,dfs_back)
;; Succ edge  34 [9.0%]  (loop_exit)

;; Start of basic block ( 22) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u333(6){ }u334(7){ }u335(16){ }u336(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 276
;; lr  def 	 17 [flags] 369 370 371 372
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; live  gen 	 369 370 371 372
;; live  kill	 17 [flags]

;; Pred edge  22 [91.0%] 
(code_label 318 317 319 29 26 "" [1 uses])

(note 319 318 328 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 328 319 329 29 (parallel [
            (set (reg:SI 369 [ bnd.612 ])
                (lshiftrt:SI (reg/v:SI 276 [ cols ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 329 328 392 29 (parallel [
            (set (reg:SI 370 [ ratio_mult_vf.613 ])
                (ashift:SI (reg:SI 369 [ bnd.612 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 392 329 263 29 (set (reg:V4SF 371)
        (mem/u/c/i:V4SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [3 S16 A128])) 1126 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF 4.294967296e+9 [0x0.8p+33])
                (const_double:SF 4.294967296e+9 [0x0.8p+33])
                (const_double:SF 4.294967296e+9 [0x0.8p+33])
                (const_double:SF 4.294967296e+9 [0x0.8p+33])
            ])
        (nil)))

(insn 263 392 394 29 (set (reg:V4SF 372)
        (const_vector:V4SF [
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])) ../src/izp-gaussian.c:542 1126 {*movv4sf_internal}
     (nil))
;; End of basic block 29 -> ( 30)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 29 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u339(6){ }u340(7){ }u341(16){ }u342(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 276
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  28 [91.0%]  (fallthru,dfs_back)
(note 394 263 320 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(debug_insn 320 394 322 30 (var_location:SI j (const_int 0 [0])) -1
     (nil))

(insn 322 320 323 30 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 276 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:540 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 323 322 324 30 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 321)
            (pc))) ../src/izp-gaussian.c:540 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 321)
;; End of basic block 30 -> ( 31 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372


;; Succ edge  31 [91.0%]  (fallthru)
;; Succ edge  28 [9.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u345(6){ }u346(7){ }u347(16){ }u348(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 370
;; lr  def 	 17 [flags] 200 202 348
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 200 202 348
;; live  kill	

;; Pred edge  30 [91.0%]  (fallthru)
(note 324 323 325 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 325 324 326 31 (set (reg/f:DI 200 [ pretmp.584 ])
        (mem/f:DI (plus:DI (plus:DI (mult:DI (reg:DI 230 [ ivtmp.689 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 148 [ extImage ]))
                (const_int 64 [0x40])) [2 MEM[base: extImage_93, index: ivtmp.689_201, step: 8, offset: 64B]+0 S8 A64])) ../src/izp-gaussian.c:540 62 {*movdi_internal_rex64}
     (nil))

(insn 326 325 331 31 (set (reg/f:DI 202 [ pretmp.589 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 230 [ ivtmp.689 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 275 [ image ])) [2 MEM[base: image_39(D), index: ivtmp.689_201, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:540 62 {*movdi_internal_rex64}
     (nil))

(note 331 326 332 31 NOTE_INSN_DELETED)

(note 332 331 333 31 NOTE_INSN_DELETED)

(insn 333 332 334 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 370 [ ratio_mult_vf.613 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 334 333 386 31 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 381)
            (pc))) ../src/izp-gaussian.c:518 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 381)
;; End of basic block 31 -> ( 25 32)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372


;; Succ edge  25
;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u357(6){ }u358(7){ }u359(16){ }u360(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 200 202 276
;; lr  def 	 17 [flags] 350 351 352 354 355 357 358 359 360
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 350 351 352 354 355 357 358 359 360
;; live  kill	 17 [flags]

;; Pred edge  31 [100.0%]  (fallthru)
(note 386 334 335 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 335 386 336 32 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 276 [ cols ])
            (const_int 6 [0x6]))) ../src/izp-gaussian.c:518 6 {*cmpsi_1}
     (nil))

(insn 336 335 337 32 (set (reg:QI 350)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))

(insn 337 336 338 32 (parallel [
            (set (reg/f:DI 351)
                (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 338 337 339 32 (parallel [
            (set (reg/f:DI 352)
                (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 339 338 340 32 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 351)
            (reg/f:DI 352))) ../src/izp-gaussian.c:518 7 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 352)
        (expr_list:REG_DEAD (reg/f:DI 351)
            (nil))))

(insn 340 339 341 32 (set (reg:QI 354)
        (ltu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))

(insn 341 340 342 32 (parallel [
            (set (reg/f:DI 355)
                (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (const_int 48 [0x30])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 342 341 343 32 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 202 [ pretmp.589 ])
            (reg/f:DI 355))) ../src/izp-gaussian.c:518 7 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 355)
        (nil)))

(insn 343 342 344 32 (set (reg:QI 357)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))

(insn 344 343 345 32 (parallel [
            (set (reg:QI 358)
                (ior:QI (reg:QI 354)
                    (reg:QI 357)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 403 {*iorqi_1}
     (expr_list:REG_DEAD (reg:QI 357)
        (expr_list:REG_DEAD (reg:QI 354)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(note 345 344 346 32 NOTE_INSN_DELETED)

(note 346 345 347 32 NOTE_INSN_DELETED)

(insn 347 346 348 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (reg:QI 350)
                (reg:QI 358))
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 369 {*testqi_1_maybe_si}
     (expr_list:REG_DEAD (reg:QI 350)
        (expr_list:REG_DEAD (reg:QI 358)
            (nil))))

(jump_insn 348 347 351 32 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 381)
            (pc))) ../src/izp-gaussian.c:518 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 381)
;; End of basic block 32 -> ( 33 25)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372


;; Succ edge  33 [100.0%]  (fallthru)
;; Succ edge  25

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u379(6){ }u380(7){ }u381(16){ }u382(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 203 210
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  gen 	 203 210
;; live  kill	

;; Pred edge  32 [100.0%]  (fallthru)
(note 351 348 66 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 66 351 67 33 (set (reg:DI 203 [ ivtmp.682 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 62 {*movdi_internal_rex64}
     (nil))

(insn 67 66 352 33 (set (reg:SI 210 [ ivtmp.679 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 64 {*movsi_internal}
     (nil))
;; End of basic block 33 -> ( 23)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 28 22) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u383(6){ }u384(7){ }u385(16){ }u386(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  28 [9.0%]  (loop_exit)
;; Pred edge  22 [9.0%]  (fallthru)
(code_label 352 67 353 34 27 "" [1 uses])

(note 353 352 358 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 358 353 361 34 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 148 [ extImage ])) ../src/izp-gaussian.c:547 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 148 [ extImage ])
        (nil)))

(insn 361 358 0 34 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:547 -1
     (nil))
;; End of basic block 34 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 78.
deleting insn with uid = 94.
deleting insn with uid = 131.
deleting insn with uid = 132.
deleting insn with uid = 135.
deleting insn with uid = 136.
deleting insn with uid = 146.
deleting insn with uid = 148.
deleting insn with uid = 181.
deleting insn with uid = 219.
deleting insn with uid = 331.
deleting insn with uid = 332.
deleting insn with uid = 345.
deleting insn with uid = 346.
rescanning insn with uid = 79.
deleting insn with uid = 79.
rescanning insn with uid = 95.
deleting insn with uid = 95.
rescanning insn with uid = 133.
deleting insn with uid = 133.
rescanning insn with uid = 137.
deleting insn with uid = 137.
rescanning insn with uid = 147.
deleting insn with uid = 147.
rescanning insn with uid = 149.
deleting insn with uid = 149.
rescanning insn with uid = 182.
deleting insn with uid = 182.
rescanning insn with uid = 220.
deleting insn with uid = 220.
rescanning insn with uid = 333.
deleting insn with uid = 333.
rescanning insn with uid = 334.
deleting insn with uid = 334.
rescanning insn with uid = 347.
deleting insn with uid = 347.
rescanning insn with uid = 348.
deleting insn with uid = 348.
ending the processing of deferred insns

;; Function izp_transpose (izp_transpose)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 18: 0
insn_cost 19: 0
insn_cost 20: 0
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 0
insn_cost 27: 4
insn_cost 29: 0
insn_cost 30: 12
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 0
insn_cost 36: 4
insn_cost 38: 0
insn_cost 39: 4
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 0
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 4
insn_cost 46: 0
insn_cost 48: 0
insn_cost 49: 4
insn_cost 50: 0
insn_cost 54: 4
insn_cost 55: 4
insn_cost 56: 4
insn_cost 57: 4
insn_cost 58: 4
insn_cost 59: 8
insn_cost 60: 1
insn_cost 61: 4
insn_cost 62: 0
insn_cost 64: 4
insn_cost 66: 0
insn_cost 67: 4
insn_cost 68: 0
insn_cost 9: 4
insn_cost 10: 4
insn_cost 71: 4
insn_cost 72: 4
insn_cost 73: 4
insn_cost 74: 4
insn_cost 75: 0
insn_cost 77: 4
insn_cost 78: 4
insn_cost 79: 4
insn_cost 80: 4
insn_cost 81: 4
insn_cost 82: 4
insn_cost 84: 4
insn_cost 221: 4
insn_cost 85: 4
insn_cost 87: 4
insn_cost 89: 4
insn_cost 90: 4
insn_cost 12: 4
insn_cost 97: 4
insn_cost 11: 4
insn_cost 92: 4
insn_cost 93: 8
insn_cost 95: 8
insn_cost 98: 4
insn_cost 99: 4
insn_cost 100: 4
insn_cost 101: 4
insn_cost 104: 4
insn_cost 105: 4
insn_cost 106: 4
insn_cost 108: 0
insn_cost 109: 4
insn_cost 110: 4
insn_cost 112: 4
insn_cost 113: 0
insn_cost 115: 4
insn_cost 116: 4
insn_cost 117: 0
insn_cost 120: 4
insn_cost 121: 4
insn_cost 122: 12
insn_cost 123: 4
insn_cost 124: 4
insn_cost 125: 4
insn_cost 126: 4
insn_cost 127: 4
insn_cost 128: 4
insn_cost 130: 4
insn_cost 131: 4
insn_cost 133: 0
insn_cost 134: 4
insn_cost 135: 4
insn_cost 137: 4
insn_cost 138: 0
insn_cost 145: 4
insn_cost 146: 4
insn_cost 151: 0
insn_cost 152: 0
insn_cost 153: 4
insn_cost 154: 4
insn_cost 155: 4
insn_cost 156: 4
insn_cost 157: 0
insn_cost 13: 4
insn_cost 160: 0
insn_cost 162: 0
insn_cost 163: 4
insn_cost 164: 0
insn_cost 166: 6
insn_cost 167: 1
insn_cost 168: 4
insn_cost 169: 4
insn_cost 15: 4
insn_cost 173: 9
insn_cost 174: 9
insn_cost 175: 4
insn_cost 177: 0
insn_cost 178: 4
insn_cost 180: 4
insn_cost 181: 0
insn_cost 184: 0
insn_cost 185: 4
insn_cost 186: 4
insn_cost 187: 0
insn_cost 190: 0
insn_cost 192: 4
insn_cost 193: 0
insn_cost 195: 9
insn_cost 14: 4
insn_cost 204: 4
insn_cost 207: 0

Trying 21 -> 22:
Failed to match this instruction:
(set (reg:DI 174)
    (sign_extend:DI (plus:SI (reg/v:SI 171 [ cols ])
            (const_int 1 [0x1]))))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:DI 175)
            (ashift:DI (sign_extend:DI (reg:SI 173))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 175)
    (ashift:DI (sign_extend:DI (reg:SI 173))
        (const_int 3 [0x3])))

Trying 21, 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:DI 175)
            (ashift:DI (sign_extend:DI (plus:SI (reg/v:SI 171 [ cols ])
                        (const_int 1 [0x1])))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 175)
    (ashift:DI (sign_extend:DI (plus:SI (reg/v:SI 171 [ cols ])
                (const_int 1 [0x1])))
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:SI 174)
    (plus:SI (reg/v:SI 171 [ cols ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:DI 175)
    (ashift:DI (sign_extend:DI (reg:SI 174))
        (const_int 3 [0x3])))

Trying 25 -> 26:

Trying 30 -> 31:
Failed to match this instruction:
(parallel [
        (set (reg:SI 178)
            (ashift:SI (mult:SI (reg/v:SI 172 [ rows ])
                    (reg/v:SI 171 [ cols ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 178)
    (ashift:SI (mult:SI (reg/v:SI 172 [ rows ])
            (reg/v:SI 171 [ cols ]))
        (const_int 2 [0x2])))

Trying 31 -> 32:
Failed to match this instruction:
(set (reg:DI 179)
    (sign_extend:DI (ashift:SI (reg:SI 177)
            (const_int 2 [0x2]))))

Trying 30, 31 -> 32:
Failed to match this instruction:
(set (reg:DI 179)
    (sign_extend:DI (ashift:SI (mult:SI (reg/v:SI 172 [ rows ])
                (reg/v:SI 171 [ cols ]))
            (const_int 2 [0x2]))))
Successfully matched this instruction:
(set (reg:SI 178)
    (mult:SI (reg/v:SI 172 [ rows ])
        (reg/v:SI 171 [ cols ])))
Failed to match this instruction:
(set (reg:DI 179)
    (sign_extend:DI (ashift:SI (reg:SI 178)
            (const_int 2 [0x2]))))

Trying 34 -> 35:

Trying 39 -> 40:
Failed to match this instruction:
(set (reg:QI 182)
    (ne:QI (reg/v/f:DI 90 [ heap ])
        (const_int 0 [0])))

Trying 40 -> 41:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (reg:CCZ 17 flags))
deferring deletion of insn with uid = 40.
modifying insn i3    41 flags:CCZ=flags:CCZ
deferring rescan insn with uid = 41.

Trying 39 -> 41:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg/v/f:DI 90 [ heap ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 39.
modifying insn i3    41 flags:CCZ=cmp(r90:DI,0)
deferring rescan insn with uid = 41.

Trying 41 -> 42:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:DI 90 [ heap ])
            (const_int 0 [0]))
        (label_ref 149)
        (pc)))

Trying 43 -> 44:
Failed to match this instruction:
(set (reg:QI 184)
    (ne:QI (reg/v/f:DI 86 [ extImage ])
        (const_int 0 [0])))

Trying 44 -> 45:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (reg:CCZ 17 flags))
deferring deletion of insn with uid = 44.
modifying insn i3    45 flags:CCZ=flags:CCZ
deferring rescan insn with uid = 45.

Trying 43 -> 45:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg/v/f:DI 86 [ extImage ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 43.
modifying insn i3    45 flags:CCZ=cmp(r86:DI,0)
deferring rescan insn with uid = 45.

Trying 45 -> 46:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:DI 86 [ extImage ])
            (const_int 0 [0]))
        (label_ref 149)
        (pc)))

Trying 49 -> 50:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 171 [ cols ])
            (const_int 0 [0]))
        (label_ref 143)
        (pc)))

Trying 54 -> 55:
Failed to match this instruction:
(parallel [
        (set (reg:DI 186)
            (zero_extract:DI (reg/v/f:DI 86 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 186)
    (zero_extract:DI (reg/v/f:DI 86 [ extImage ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 55 -> 56:
Failed to match this instruction:
(parallel [
        (set (reg:DI 187)
            (sign_extract:DI (subreg:SI (reg:DI 185) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 187)
    (sign_extract:DI (subreg:SI (reg:DI 185) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 54, 55 -> 56:
Failed to match this instruction:
(parallel [
        (set (reg:DI 187)
            (sign_extract:DI (subreg:SI (reg/v/f:DI 86 [ extImage ]) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 187)
    (sign_extract:DI (subreg:SI (reg/v/f:DI 86 [ extImage ]) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:DI 186)
    (ashift:DI (reg/v/f:DI 86 [ extImage ])
        (const_int 60 [0x3c])))
Successfully matched this instruction:
(set (reg:DI 187)
    (ashiftrt:DI (reg:DI 186)
        (const_int 63 [0x3f])))
deferring deletion of insn with uid = 54.
modifying insn i2    55 {r186:DI=r86:DI<<0x3c;clobber flags:CC;}
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 55.
modifying insn i3    56 {r187:DI=r186:DI>>0x3f;clobber flags:CC;}
      REG_UNUSED: flags:CC
      REG_DEAD: r186:DI
deferring rescan insn with uid = 56.

Trying 55 -> 56:
Failed to match this instruction:
(parallel [
        (set (reg:DI 187)
            (sign_extract:DI (subreg:SI (reg/v/f:DI 86 [ extImage ]) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 187)
    (sign_extract:DI (subreg:SI (reg/v/f:DI 86 [ extImage ]) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 56 -> 57:
Successfully matched this instruction:
(parallel [
        (set (subreg:DI (reg:SI 188) 0)
            (lshiftrt:DI (reg:DI 186)
                (const_int 63 [0x3f])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 56.
modifying insn i3    57 {r188:SI#0=r186:DI 0>>0x3f;clobber flags:CC;}
      REG_DEAD: r186:DI
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 57.

Trying 55 -> 57:
Failed to match this instruction:
(parallel [
        (set (subreg:DI (reg:SI 188) 0)
            (zero_extract:DI (reg/v/f:DI 86 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (subreg:DI (reg:SI 188) 0)
    (zero_extract:DI (reg/v/f:DI 86 [ extImage ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 57 -> 58:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (lshiftrt:DI (reg:DI 186)
                        (const_int 63 [0x3f])) 0)
                (reg/v:SI 171 [ cols ])))
        (set (reg:SI 188)
            (subreg:SI (lshiftrt:DI (reg:DI 186)
                    (const_int 63 [0x3f])) 0))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (lshiftrt:DI (reg:DI 186)
                        (const_int 63 [0x3f])) 0)
                (reg/v:SI 171 [ cols ])))
        (set (reg:SI 188)
            (subreg:SI (lshiftrt:DI (reg:DI 186)
                    (const_int 63 [0x3f])) 0))
    ])

Trying 55, 57 -> 58:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (zero_extract:DI (reg/v/f:DI 86 [ extImage ])
                        (const_int 1 [0x1])
                        (const_int 3 [0x3])) 0)
                (reg/v:SI 171 [ cols ])))
        (set (subreg:DI (reg:SI 188) 0)
            (zero_extract:DI (reg/v/f:DI 86 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (zero_extract:DI (reg/v/f:DI 86 [ extImage ])
                        (const_int 1 [0x1])
                        (const_int 3 [0x3])) 0)
                (reg/v:SI 171 [ cols ])))
        (set (subreg:DI (reg:SI 188) 0)
            (zero_extract:DI (reg/v/f:DI 86 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(set (subreg:DI (reg:SI 188) 0)
    (zero_extract:DI (reg/v/f:DI 86 [ extImage ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 58 -> 59:
Failed to match this instruction:
(set (reg:SI 128 [ prolog_loop_niters.741 ])
    (umin:SI (reg:SI 188)
        (reg/v:SI 171 [ cols ])))

Trying 57, 58 -> 59:
Failed to match this instruction:
(set (reg:SI 128 [ prolog_loop_niters.741 ])
    (umin:SI (subreg:SI (lshiftrt:DI (reg:DI 186)
                (const_int 63 [0x3f])) 0)
        (reg/v:SI 171 [ cols ])))

Trying 55, 57, 58 -> 59:
Failed to match this instruction:
(set (reg:SI 128 [ prolog_loop_niters.741 ])
    (umin:SI (subreg:SI (zero_extract:DI (reg/v/f:DI 86 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])) 0)
        (reg/v:SI 171 [ cols ])))

Trying 59 -> 60:
Failed to match this instruction:
(parallel [
        (set (reg:DI 122 [ prolog_loop_niters.742 ])
            (zero_extend:DI (if_then_else:SI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:SI 188)
                    (reg/v:SI 171 [ cols ]))))
        (set (reg:SI 128 [ prolog_loop_niters.741 ])
            (if_then_else:SI (leu (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:SI 188)
                (reg/v:SI 171 [ cols ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 122 [ prolog_loop_niters.742 ])
            (zero_extend:DI (if_then_else:SI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:SI 188)
                    (reg/v:SI 171 [ cols ]))))
        (set (reg:SI 128 [ prolog_loop_niters.741 ])
            (if_then_else:SI (leu (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:SI 188)
                (reg/v:SI 171 [ cols ])))
    ])

Trying 58, 59 -> 60:
Failed to match this instruction:
(parallel [
        (set (reg:DI 122 [ prolog_loop_niters.742 ])
            (zero_extend:DI (umin:SI (reg:SI 188)
                    (reg/v:SI 171 [ cols ]))))
        (set (reg:SI 128 [ prolog_loop_niters.741 ])
            (umin:SI (reg:SI 188)
                (reg/v:SI 171 [ cols ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 122 [ prolog_loop_niters.742 ])
            (zero_extend:DI (umin:SI (reg:SI 188)
                    (reg/v:SI 171 [ cols ]))))
        (set (reg:SI 128 [ prolog_loop_niters.741 ])
            (umin:SI (reg:SI 188)
                (reg/v:SI 171 [ cols ])))
    ])
Failed to match this instruction:
(set (reg:SI 128 [ prolog_loop_niters.741 ])
    (umin:SI (reg:SI 188)
        (reg/v:SI 171 [ cols ])))

Trying 61 -> 62:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 128 [ prolog_loop_niters.741 ])
            (const_int 0 [0]))
        (label_ref:DI 213)
        (pc)))

Trying 67 -> 68:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 171 [ cols ])
            (reg:SI 128 [ prolog_loop_niters.741 ]))
        (label_ref:DI 143)
        (pc)))

Trying 71 -> 72:
Failed to match this instruction:
(parallel [
        (set (reg:SI 145 [ bnd.746 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 171 [ cols ])
                    (reg:SI 128 [ prolog_loop_niters.741 ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 144 [ niters.745 ])
            (minus:SI (reg/v:SI 171 [ cols ])
                (reg:SI 128 [ prolog_loop_niters.741 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 145 [ bnd.746 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 171 [ cols ])
                    (reg:SI 128 [ prolog_loop_niters.741 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 144 [ niters.745 ])
            (minus:SI (reg/v:SI 171 [ cols ])
                (reg:SI 128 [ prolog_loop_niters.741 ])))
    ])

Trying 72 -> 73:
Failed to match this instruction:
(parallel [
        (set (reg:SI 146 [ ratio_mult_vf.747 ])
            (and:SI (reg:SI 144 [ niters.745 ])
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 145 [ bnd.746 ])
            (lshiftrt:SI (reg:SI 144 [ niters.745 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 146 [ ratio_mult_vf.747 ])
            (and:SI (reg:SI 144 [ niters.745 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 145 [ bnd.746 ])
            (lshiftrt:SI (reg:SI 144 [ niters.745 ])
                (const_int 2 [0x2])))
    ])

Trying 71, 72 -> 73:
Failed to match this instruction:
(parallel [
        (set (reg:SI 146 [ ratio_mult_vf.747 ])
            (and:SI (minus:SI (reg/v:SI 171 [ cols ])
                    (reg:SI 128 [ prolog_loop_niters.741 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 145 [ bnd.746 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 171 [ cols ])
                    (reg:SI 128 [ prolog_loop_niters.741 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 144 [ niters.745 ])
            (minus:SI (reg/v:SI 171 [ cols ])
                (reg:SI 128 [ prolog_loop_niters.741 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 146 [ ratio_mult_vf.747 ])
            (and:SI (minus:SI (reg/v:SI 171 [ cols ])
                    (reg:SI 128 [ prolog_loop_niters.741 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 145 [ bnd.746 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 171 [ cols ])
                    (reg:SI 128 [ prolog_loop_niters.741 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 144 [ niters.745 ])
            (minus:SI (reg/v:SI 171 [ cols ])
                (reg:SI 128 [ prolog_loop_niters.741 ])))
    ])

Trying 73 -> 74:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 145 [ bnd.746 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 146 [ ratio_mult_vf.747 ])
            (ashift:SI (reg:SI 145 [ bnd.746 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 145 [ bnd.746 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 146 [ ratio_mult_vf.747 ])
            (ashift:SI (reg:SI 145 [ bnd.746 ])
                (const_int 2 [0x2])))
    ])

Trying 72, 73 -> 74:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg:SI 144 [ niters.745 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 146 [ ratio_mult_vf.747 ])
            (and:SI (reg:SI 144 [ niters.745 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 145 [ bnd.746 ])
            (lshiftrt:SI (reg:SI 144 [ niters.745 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg:SI 144 [ niters.745 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 146 [ ratio_mult_vf.747 ])
            (and:SI (reg:SI 144 [ niters.745 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 145 [ bnd.746 ])
            (lshiftrt:SI (reg:SI 144 [ niters.745 ])
                (const_int 2 [0x2])))
    ])

Trying 71, 72, 73 -> 74:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (minus:SI (reg/v:SI 171 [ cols ])
                        (reg:SI 128 [ prolog_loop_niters.741 ]))
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 146 [ ratio_mult_vf.747 ])
            (and:SI (minus:SI (reg/v:SI 171 [ cols ])
                    (reg:SI 128 [ prolog_loop_niters.741 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 145 [ bnd.746 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 171 [ cols ])
                    (reg:SI 128 [ prolog_loop_niters.741 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 144 [ niters.745 ])
            (minus:SI (reg/v:SI 171 [ cols ])
                (reg:SI 128 [ prolog_loop_niters.741 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (minus:SI (reg/v:SI 171 [ cols ])
                        (reg:SI 128 [ prolog_loop_niters.741 ]))
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 146 [ ratio_mult_vf.747 ])
            (and:SI (minus:SI (reg/v:SI 171 [ cols ])
                    (reg:SI 128 [ prolog_loop_niters.741 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 145 [ bnd.746 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 171 [ cols ])
                    (reg:SI 128 [ prolog_loop_niters.741 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 144 [ niters.745 ])
            (minus:SI (reg/v:SI 171 [ cols ])
                (reg:SI 128 [ prolog_loop_niters.741 ])))
    ])

Trying 74 -> 75:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 146 [ ratio_mult_vf.747 ])
            (const_int 0 [0]))
        (label_ref 118)
        (pc)))

Trying 73, 74 -> 75:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 145 [ bnd.746 ])
                    (const_int 0 [0]))
                (label_ref 118)
                (pc)))
        (set (reg:SI 146 [ ratio_mult_vf.747 ])
            (ashift:SI (reg:SI 145 [ bnd.746 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 145 [ bnd.746 ])
                    (const_int 0 [0]))
                (label_ref 118)
                (pc)))
        (set (reg:SI 146 [ ratio_mult_vf.747 ])
            (ashift:SI (reg:SI 145 [ bnd.746 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:SI 146 [ ratio_mult_vf.747 ])
    (ashift:SI (reg:SI 145 [ bnd.746 ])
        (const_int 2 [0x2])))

Trying 72, 73, 74 -> 75:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg:SI 144 [ niters.745 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref 118)
                (pc)))
        (set (reg:SI 146 [ ratio_mult_vf.747 ])
            (and:SI (reg:SI 144 [ niters.745 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 145 [ bnd.746 ])
            (lshiftrt:SI (reg:SI 144 [ niters.745 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg:SI 144 [ niters.745 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref 118)
                (pc)))
        (set (reg:SI 146 [ ratio_mult_vf.747 ])
            (and:SI (reg:SI 144 [ niters.745 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 145 [ bnd.746 ])
            (lshiftrt:SI (reg:SI 144 [ niters.745 ])
                (const_int 2 [0x2])))
    ])

Trying 78 -> 80:
Failed to match this instruction:
(set (reg:V2SI 193)
    (vec_concat:V2SI (plus:SI (reg/v:SI 147 [ i ])
            (const_int 2 [0x2]))
        (reg:SI 192)))

Trying 79 -> 80:
Failed to match this instruction:
(set (reg:V2SI 193)
    (vec_concat:V2SI (reg:SI 191)
        (plus:SI (reg/v:SI 147 [ i ])
            (const_int 3 [0x3]))))

Trying 79, 78 -> 80:
Failed to match this instruction:
(set (reg:V2SI 193)
    (vec_concat:V2SI (plus:SI (reg/v:SI 147 [ i ])
            (const_int 2 [0x2]))
        (plus:SI (reg/v:SI 147 [ i ])
            (const_int 3 [0x3]))))
Successfully matched this instruction:
(set (reg:SI 192)
    (plus:SI (reg/v:SI 147 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V2SI 193)
    (vec_concat:V2SI (plus:SI (reg/v:SI 147 [ i ])
            (const_int 2 [0x2]))
        (reg:SI 192)))

Trying 77 -> 81:
Failed to match this instruction:
(set (reg:V2SI 194)
    (vec_concat:V2SI (reg/v:SI 147 [ i ])
        (plus:SI (reg/v:SI 147 [ i ])
            (const_int 1 [0x1]))))

Trying 80 -> 82:
Failed to match this instruction:
(set (reg:V4SI 156 [ vect_vec_iv_.752 ])
    (vec_concat:V4SI (reg:V2SI 194)
        (vec_concat:V2SI (reg:SI 191)
            (reg:SI 192))))

Trying 81 -> 82:
Failed to match this instruction:
(set (reg:V4SI 156 [ vect_vec_iv_.752 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 147 [ i ])
            (reg:SI 190))
        (reg:V2SI 193)))

Trying 78, 80 -> 82:
Failed to match this instruction:
(set (reg:V4SI 156 [ vect_vec_iv_.752 ])
    (vec_concat:V4SI (reg:V2SI 194)
        (vec_concat:V2SI (plus:SI (reg/v:SI 147 [ i ])
                (const_int 2 [0x2]))
            (reg:SI 192))))
Successfully matched this instruction:
(set (reg:SI 193)
    (plus:SI (reg/v:SI 147 [ i ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:V4SI 156 [ vect_vec_iv_.752 ])
    (vec_concat:V4SI (reg:V2SI 194)
        (vec_concat:V2SI (reg:SI 193)
            (reg:SI 192))))

Trying 79, 80 -> 82:
Failed to match this instruction:
(set (reg:V4SI 156 [ vect_vec_iv_.752 ])
    (vec_concat:V4SI (reg:V2SI 194)
        (vec_concat:V2SI (reg:SI 191)
            (plus:SI (reg/v:SI 147 [ i ])
                (const_int 3 [0x3])))))
Successfully matched this instruction:
(set (reg:SI 193)
    (plus:SI (reg/v:SI 147 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V4SI 156 [ vect_vec_iv_.752 ])
    (vec_concat:V4SI (reg:V2SI 194)
        (vec_concat:V2SI (reg:SI 191)
            (reg:SI 193))))

Trying 77, 81 -> 82:
Failed to match this instruction:
(set (reg:V4SI 156 [ vect_vec_iv_.752 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 147 [ i ])
            (plus:SI (reg/v:SI 147 [ i ])
                (const_int 1 [0x1])))
        (reg:V2SI 193)))
Successfully matched this instruction:
(set (reg:SI 194)
    (plus:SI (reg/v:SI 147 [ i ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:V4SI 156 [ vect_vec_iv_.752 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 147 [ i ])
            (reg:SI 194))
        (reg:V2SI 193)))

Trying 81, 80 -> 82:
Failed to match this instruction:
(set (reg:V4SI 156 [ vect_vec_iv_.752 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 147 [ i ])
            (reg:SI 190))
        (vec_concat:V2SI (reg:SI 191)
            (reg:SI 192))))
Successfully matched this instruction:
(set (reg:V2SI 194)
    (vec_concat:V2SI (reg:SI 191)
        (reg:SI 192)))
Failed to match this instruction:
(set (reg:V4SI 156 [ vect_vec_iv_.752 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 147 [ i ])
            (reg:SI 190))
        (reg:V2SI 194)))

Trying 79, 78, 80 -> 82:
Failed to match this instruction:
(set (reg:V4SI 156 [ vect_vec_iv_.752 ])
    (vec_concat:V4SI (reg:V2SI 194)
        (vec_concat:V2SI (plus:SI (reg/v:SI 147 [ i ])
                (const_int 2 [0x2]))
            (plus:SI (reg/v:SI 147 [ i ])
                (const_int 3 [0x3])))))
Successfully matched this instruction:
(set (reg:SI 193)
    (plus:SI (reg/v:SI 147 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V4SI 156 [ vect_vec_iv_.752 ])
    (vec_concat:V4SI (reg:V2SI 194)
        (vec_concat:V2SI (plus:SI (reg/v:SI 147 [ i ])
                (const_int 2 [0x2]))
            (reg:SI 193))))

Trying 84 -> 221:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 157 [ vect_cst_.751 ])
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
        (set (reg:V4SI 222)
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 157 [ vect_cst_.751 ])
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
        (set (reg:V4SI 222)
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
    ])

Trying 84 -> 221:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 157 [ vect_cst_.751 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (set (reg:V4SI 222)
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 157 [ vect_cst_.751 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (set (reg:V4SI 222)
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
    ])

Trying 89 -> 90:
Failed to match this instruction:
(parallel [
        (set (reg:DI 120 [ ivtmp.797 ])
            (plus:DI (mult:DI (reg:DI 122 [ prolog_loop_niters.742 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 86 [ extImage ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 120 [ ivtmp.797 ])
    (plus:DI (mult:DI (reg:DI 122 [ prolog_loop_niters.742 ])
            (const_int 8 [0x8]))
        (reg/v/f:DI 86 [ extImage ])))
deferring deletion of insn with uid = 89.
modifying insn i3    90 r120:DI=r122:DI*0x8+r86:DI
      REG_DEAD: r122:DI
deferring rescan insn with uid = 90.

Trying 93 -> 95:
Failed to match this instruction:
(set (reg:V4SI 161 [ vect_var_.755 ])
    (mult:V4SI (mult:V4SI (reg:V4SI 159 [ vect_cst_.754 ])
            (reg:V4SI 156 [ vect_vec_iv_.752 ]))
        (reg:V4SI 222)))

Trying 95 -> 98:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 203)
            (lt:V4SI (mult:V4SI (reg:V4SI 198)
                    (reg:V4SI 222))
                (reg:V4SI 223)))
        (set (reg:V4SI 161 [ vect_var_.755 ])
            (mult:V4SI (reg:V4SI 198)
                (reg:V4SI 222)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 203)
            (lt:V4SI (mult:V4SI (reg:V4SI 198)
                    (reg:V4SI 222))
                (reg:V4SI 223)))
        (set (reg:V4SI 161 [ vect_var_.755 ])
            (mult:V4SI (reg:V4SI 198)
                (reg:V4SI 222)))
    ])

Trying 93, 95 -> 98:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 203)
            (lt:V4SI (mult:V4SI (mult:V4SI (reg:V4SI 159 [ vect_cst_.754 ])
                        (reg:V4SI 156 [ vect_vec_iv_.752 ]))
                    (reg:V4SI 222))
                (reg:V4SI 223)))
        (set (reg:V4SI 161 [ vect_var_.755 ])
            (mult:V4SI (mult:V4SI (reg:V4SI 159 [ vect_cst_.754 ])
                    (reg:V4SI 156 [ vect_vec_iv_.752 ]))
                (reg:V4SI 222)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 203)
            (lt:V4SI (mult:V4SI (mult:V4SI (reg:V4SI 159 [ vect_cst_.754 ])
                        (reg:V4SI 156 [ vect_vec_iv_.752 ]))
                    (reg:V4SI 222))
                (reg:V4SI 223)))
        (set (reg:V4SI 161 [ vect_var_.755 ])
            (mult:V4SI (mult:V4SI (reg:V4SI 159 [ vect_cst_.754 ])
                    (reg:V4SI 156 [ vect_vec_iv_.752 ]))
                (reg:V4SI 222)))
    ])

Trying 95 -> 98:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 203)
            (lt:V4SI (mult:V4SI (reg:V4SI 198)
                    (const_vector:V4SI [
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                        ]))
                (reg:V4SI 223)))
        (set (reg:V4SI 161 [ vect_var_.755 ])
            (mult:V4SI (reg:V4SI 198)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 203)
            (lt:V4SI (mult:V4SI (reg:V4SI 198)
                    (const_vector:V4SI [
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                        ]))
                (reg:V4SI 223)))
        (set (reg:V4SI 161 [ vect_var_.755 ])
            (mult:V4SI (reg:V4SI 198)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ])))
    ])

Trying 98 -> 99:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 200) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                    (gt:V4SI (reg:V4SI 223)
                        (reg:V4SI 161 [ vect_var_.755 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 203)
            (gt:V4SI (reg:V4SI 223)
                (reg:V4SI 161 [ vect_var_.755 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 200) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                    (gt:V4SI (reg:V4SI 223)
                        (reg:V4SI 161 [ vect_var_.755 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 203)
            (gt:V4SI (reg:V4SI 223)
                (reg:V4SI 161 [ vect_var_.755 ])))
    ])

Trying 95, 98 -> 99:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 200) 0)
            (vec_select:V4SI (vec_concat:V8SI (mult:V4SI (reg:V4SI 198)
                        (reg:V4SI 222))
                    (lt:V4SI (mult:V4SI (reg:V4SI 198)
                            (reg:V4SI 222))
                        (reg:V4SI 223)))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 203)
            (lt:V4SI (mult:V4SI (reg:V4SI 198)
                    (reg:V4SI 222))
                (reg:V4SI 223)))
        (set (reg:V4SI 161 [ vect_var_.755 ])
            (mult:V4SI (reg:V4SI 198)
                (reg:V4SI 222)))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 200) 0)
            (vec_select:V4SI (vec_concat:V8SI (mult:V4SI (reg:V4SI 198)
                        (reg:V4SI 222))
                    (lt:V4SI (mult:V4SI (reg:V4SI 198)
                            (reg:V4SI 222))
                        (reg:V4SI 223)))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 203)
            (lt:V4SI (mult:V4SI (reg:V4SI 198)
                    (reg:V4SI 222))
                (reg:V4SI 223)))
        (set (reg:V4SI 161 [ vect_var_.755 ])
            (mult:V4SI (reg:V4SI 198)
                (reg:V4SI 222)))
    ])

Trying 98 -> 99:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 200) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                    (lt:V4SI (reg:V4SI 161 [ vect_var_.755 ])
                        (const_vector:V4SI [
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                            ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 203)
            (gt:V4SI (const_vector:V4SI [
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])
                (reg:V4SI 161 [ vect_var_.755 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 200) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                    (lt:V4SI (reg:V4SI 161 [ vect_var_.755 ])
                        (const_vector:V4SI [
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                            ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 203)
            (gt:V4SI (const_vector:V4SI [
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])
                (reg:V4SI 161 [ vect_var_.755 ])))
    ])

Trying 99 -> 100:
Failed to match this instruction:
(set (reg:V2DI 204)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                    (reg:V4SI 203))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 164 [ vect_cst_.759 ])))

Trying 98, 99 -> 100:
Failed to match this instruction:
(parallel [
        (set (reg:V2DI 204)
            (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                            (gt:V4SI (reg:V4SI 223)
                                (reg:V4SI 161 [ vect_var_.755 ])))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 4 [0x4])
                                (const_int 1 [0x1])
                                (const_int 5 [0x5])
                            ])) 0)
                (reg:V2DI 164 [ vect_cst_.759 ])))
        (set (reg:V4SI 203)
            (gt:V4SI (reg:V4SI 223)
                (reg:V4SI 161 [ vect_var_.755 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V2DI 204)
            (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                            (gt:V4SI (reg:V4SI 223)
                                (reg:V4SI 161 [ vect_var_.755 ])))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 4 [0x4])
                                (const_int 1 [0x1])
                                (const_int 5 [0x5])
                            ])) 0)
                (reg:V2DI 164 [ vect_cst_.759 ])))
        (set (reg:V4SI 203)
            (gt:V4SI (reg:V4SI 223)
                (reg:V4SI 161 [ vect_var_.755 ])))
    ])
Successfully matched this instruction:
(set (reg:V4SI 203)
    (gt:V4SI (reg:V4SI 223)
        (reg:V4SI 161 [ vect_var_.755 ])))
Failed to match this instruction:
(set (reg:V2DI 204)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                    (gt:V4SI (reg:V4SI 223)
                        (reg:V4SI 161 [ vect_var_.755 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 164 [ vect_cst_.759 ])))

Trying 100 -> 101:
Failed to match this instruction:
(set (mem:V2DI (reg:DI 120 [ ivtmp.797 ]) [2 MEM[base: D.8532_112, offset: 0B]+0 S16 A128])
    (plus:V2DI (reg:V2DI 164 [ vect_cst_.759 ])
        (reg:V2DI 200)))

Trying 99, 100 -> 101:
Failed to match this instruction:
(set (mem:V2DI (reg:DI 120 [ ivtmp.797 ]) [2 MEM[base: D.8532_112, offset: 0B]+0 S16 A128])
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                    (reg:V4SI 203))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 164 [ vect_cst_.759 ])))
Failed to match this instruction:
(set (reg:V8SI 204)
    (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
        (reg:V4SI 203)))

Trying 104 -> 105:
Failed to match this instruction:
(set (reg:V2DI 209)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                    (reg:V4SI 203))
                (parallel [
                        (const_int 2 [0x2])
                        (const_int 6 [0x6])
                        (const_int 3 [0x3])
                        (const_int 7 [0x7])
                    ])) 0)
        (reg:V2DI 164 [ vect_cst_.759 ])))

Trying 105 -> 106:
Failed to match this instruction:
(set (mem:V2DI (plus:DI (reg:DI 120 [ ivtmp.797 ])
            (const_int 16 [0x10])) [2 MEM[base: D.8532_112, offset: 16B]+0 S16 A128])
    (plus:V2DI (reg:V2DI 164 [ vect_cst_.759 ])
        (reg:V2DI 205)))

Trying 104, 105 -> 106:
Failed to match this instruction:
(set (mem:V2DI (plus:DI (reg:DI 120 [ ivtmp.797 ])
            (const_int 16 [0x10])) [2 MEM[base: D.8532_112, offset: 16B]+0 S16 A128])
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                    (reg:V4SI 203))
                (parallel [
                        (const_int 2 [0x2])
                        (const_int 6 [0x6])
                        (const_int 3 [0x3])
                        (const_int 7 [0x7])
                    ])) 0)
        (reg:V2DI 164 [ vect_cst_.759 ])))
Failed to match this instruction:
(set (reg:V8SI 209)
    (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
        (reg:V4SI 203)))

Trying 109 -> 112:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 80 [ ivtmp.795 ])
                    (const_int 1 [0x1]))
                (reg:SI 145 [ bnd.746 ])))
        (set (reg:SI 80 [ ivtmp.795 ])
            (plus:SI (reg:SI 80 [ ivtmp.795 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 80 [ ivtmp.795 ])
                    (const_int 1 [0x1]))
                (reg:SI 145 [ bnd.746 ])))
        (set (reg:SI 80 [ ivtmp.795 ])
            (plus:SI (reg:SI 80 [ ivtmp.795 ])
                (const_int 1 [0x1])))
    ])

Trying 112 -> 113:
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg:SI 80 [ ivtmp.795 ])
            (reg:SI 145 [ bnd.746 ]))
        (label_ref:DI 217)
        (pc)))

Trying 109, 112 -> 113:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 80 [ ivtmp.795 ])
                        (const_int 1 [0x1]))
                    (reg:SI 145 [ bnd.746 ]))
                (label_ref:DI 217)
                (pc)))
        (set (reg:SI 80 [ ivtmp.795 ])
            (plus:SI (reg:SI 80 [ ivtmp.795 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 80 [ ivtmp.795 ])
                        (const_int 1 [0x1]))
                    (reg:SI 145 [ bnd.746 ]))
                (label_ref:DI 217)
                (pc)))
        (set (reg:SI 80 [ ivtmp.795 ])
            (plus:SI (reg:SI 80 [ ivtmp.795 ])
                (const_int 1 [0x1])))
    ])

Trying 116 -> 117:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 144 [ niters.745 ])
            (reg:SI 146 [ ratio_mult_vf.747 ]))
        (label_ref:DI 143)
        (pc)))

Trying 120 -> 121:
Failed to match this instruction:
(set (reg:DI 150 [ D.8488 ])
    (sign_extend:DI (ashift:SI (reg/v:SI 172 [ rows ])
            (const_int 2 [0x2]))))

Trying 122 -> 123:
Failed to match this instruction:
(parallel [
        (set (reg:SI 212)
            (ashift:SI (mult:SI (reg/v:SI 172 [ rows ])
                    (reg/v:SI 147 [ i ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 212)
    (ashift:SI (mult:SI (reg/v:SI 172 [ rows ])
            (reg/v:SI 147 [ i ]))
        (const_int 2 [0x2])))

Trying 123 -> 124:
Failed to match this instruction:
(set (reg:DI 213)
    (sign_extend:DI (ashift:SI (reg:SI 211)
            (const_int 2 [0x2]))))

Trying 122, 123 -> 124:
Failed to match this instruction:
(set (reg:DI 213)
    (sign_extend:DI (ashift:SI (mult:SI (reg/v:SI 172 [ rows ])
                (reg/v:SI 147 [ i ]))
            (const_int 2 [0x2]))))
Successfully matched this instruction:
(set (reg:SI 212)
    (mult:SI (reg/v:SI 172 [ rows ])
        (reg/v:SI 147 [ i ])))
Failed to match this instruction:
(set (reg:DI 213)
    (sign_extend:DI (ashift:SI (reg:SI 212)
            (const_int 2 [0x2]))))

Trying 124 -> 125:
Failed to match this instruction:
(parallel [
        (set (reg:DI 69 [ ivtmp.771 ])
            (plus:DI (sign_extend:DI (reg:SI 212))
                (reg/v/f:DI 90 [ heap ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 69 [ ivtmp.771 ])
    (plus:DI (sign_extend:DI (reg:SI 212))
        (reg/v/f:DI 90 [ heap ])))

Trying 123, 124 -> 125:
Failed to match this instruction:
(parallel [
        (set (reg:DI 69 [ ivtmp.771 ])
            (plus:DI (sign_extend:DI (mult:SI (reg:SI 211)
                        (const_int 4 [0x4])))
                (reg/v/f:DI 90 [ heap ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 69 [ ivtmp.771 ])
    (plus:DI (sign_extend:DI (mult:SI (reg:SI 211)
                (const_int 4 [0x4])))
        (reg/v/f:DI 90 [ heap ])))
Successfully matched this instruction:
(set (reg:SI 213)
    (ashift:SI (reg:SI 211)
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:DI 69 [ ivtmp.771 ])
    (plus:DI (sign_extend:DI (reg:SI 213))
        (reg/v/f:DI 90 [ heap ])))

Trying 126 -> 127:
Failed to match this instruction:
(parallel [
        (set (reg:DI 215)
            (ashift:DI (sign_extend:DI (reg/v:SI 147 [ i ]))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 215)
    (ashift:DI (sign_extend:DI (reg/v:SI 147 [ i ]))
        (const_int 3 [0x3])))

Trying 127 -> 128:
Failed to match this instruction:
(parallel [
        (set (reg:DI 95 [ ivtmp.773 ])
            (plus:DI (mult:DI (reg:DI 214 [ i ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 86 [ extImage ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 95 [ ivtmp.773 ])
    (plus:DI (mult:DI (reg:DI 214 [ i ])
            (const_int 8 [0x8]))
        (reg/v/f:DI 86 [ extImage ])))
deferring deletion of insn with uid = 127.
modifying insn i3   128 r95:DI=r214:DI*0x8+r86:DI
      REG_DEAD: r214:DI
deferring rescan insn with uid = 128.

Trying 126 -> 128:
Failed to match this instruction:
(set (reg:DI 95 [ ivtmp.773 ])
    (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg/v:SI 147 [ i ]) 0)
                (const_int 4294967296 [0x100000000]))
            (const_int 29 [0x1d]))
        (reg/v/f:DI 86 [ extImage ])))

Trying 131 -> 137:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 147 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 171 [ cols ])))
        (set (reg/v:SI 147 [ i ])
            (plus:SI (reg/v:SI 147 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 147 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 171 [ cols ])))
        (set (reg/v:SI 147 [ i ])
            (plus:SI (reg/v:SI 147 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 137 -> 138:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 171 [ cols ])
            (reg/v:SI 147 [ i ]))
        (label_ref:DI 136)
        (pc)))

Trying 131, 137 -> 138:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 147 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 171 [ cols ]))
                (label_ref:DI 136)
                (pc)))
        (set (reg/v:SI 147 [ i ])
            (plus:SI (reg/v:SI 147 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 147 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 171 [ cols ]))
                (label_ref:DI 136)
                (pc)))
        (set (reg/v:SI 147 [ i ])
            (plus:SI (reg/v:SI 147 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 145 -> 146:
Failed to match this instruction:
(set (mem/f:DI (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg/v:SI 171 [ cols ]) 0)
                    (const_int 4294967296 [0x100000000]))
                (const_int 29 [0x1d]))
            (reg/v/f:DI 86 [ extImage ])) [2 *D.8368_54+0 S8 A64])
    (reg/v/f:DI 90 [ heap ]))

Trying 153 -> 157:

Trying 154 -> 157:

Trying 155 -> 157:

Trying 156 -> 157:

Trying 154, 153 -> 157:

Trying 155, 153 -> 157:

Trying 156, 153 -> 157:

Trying 155, 154 -> 157:

Trying 156, 154 -> 157:

Trying 156, 155 -> 157:

Trying 163 -> 164:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 172 [ rows ])
            (const_int 0 [0]))
        (label_ref 198)
        (pc)))

Trying 166 -> 167:
Successfully matched this instruction:
(set (reg:DI 218)
    (zero_extend:DI (plus:SI (reg/v:SI 172 [ rows ])
            (const_int -1 [0xffffffffffffffff]))))
deferring deletion of insn with uid = 166.
modifying insn i3   167 {r218:DI=zero_extend(r172:SI-0x1);clobber flags:CC;}
      REG_UNUSED: flags:CC
      REG_DEAD: r172:SI
deferring rescan insn with uid = 167.

Trying 167 -> 168:
Failed to match this instruction:
(parallel [
        (set (reg:DI 219)
            (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 172 [ rows ])
                        (const_int -1 [0xffffffffffffffff])))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 219)
    (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 172 [ rows ])
                (const_int -1 [0xffffffffffffffff])))
        (const_int 1 [0x1])))

Trying 168 -> 169:
Failed to match this instruction:
(parallel [
        (set (reg:DI 67 [ D.8524 ])
            (plus:DI (mult:DI (reg:DI 218)
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 67 [ D.8524 ])
    (plus:DI (mult:DI (reg:DI 218)
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 168.
modifying insn i3   169 r67:DI=r218:DI*0x4+0x4
      REG_DEAD: r218:DI
deferring rescan insn with uid = 169.

Trying 167 -> 169:
Failed to match this instruction:
(set (reg:DI 67 [ D.8524 ])
    (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 172 [ rows ])
                        (const_int -1 [0xffffffffffffffff])) 0)
                (const_int 4 [0x4]))
            (const_int 17179869180 [0x3fffffffc]))
        (const_int 4 [0x4])))

Trying 173 -> 175:
Failed to match this instruction:
(set (mem:SF (plus:DI (reg/f:DI 220 [ MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B] ])
            (reg:DI 65 [ ivtmp.792 ])) [3 *D.6954_14+0 S4 A32])
    (mem:SF (plus:DI (mult:DI (reg:DI 94 [ ivtmp.783 ])
                (const_int 4 [0x4]))
            (reg/f:DI 121 [ pretmp.724 ])) [3 MEM[base: pretmp.724_90, index: ivtmp.783_111, step: 4, offset: 0B]+0 S4 A32]))

Trying 174 -> 175:
Failed to match this instruction:
(set (mem:SF (plus:DI (mem/f:DI (plus:DI (mult:DI (reg:DI 94 [ ivtmp.783 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 86 [ extImage ])) [2 MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B]+0 S8 A64])
            (reg:DI 65 [ ivtmp.792 ])) [3 *D.6954_14+0 S4 A32])
    (reg:SF 78 [ D.6960 ]))

Trying 174, 173 -> 175:
Failed to match this instruction:
(set (mem:SF (plus:DI (mem/f:DI (plus:DI (mult:DI (reg:DI 94 [ ivtmp.783 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 86 [ extImage ])) [2 MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B]+0 S8 A64])
            (reg:DI 65 [ ivtmp.792 ])) [3 *D.6954_14+0 S4 A32])
    (mem:SF (plus:DI (mult:DI (reg:DI 94 [ ivtmp.783 ])
                (const_int 4 [0x4]))
            (reg/f:DI 121 [ pretmp.724 ])) [3 MEM[base: pretmp.724_90, index: ivtmp.783_111, step: 4, offset: 0B]+0 S4 A32]))

Trying 178 -> 180:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (subreg:SI (plus:DI (reg:DI 94 [ ivtmp.783 ])
                        (const_int 1 [0x1])) 0)
                (reg/v:SI 171 [ cols ])))
        (set (reg:DI 94 [ ivtmp.783 ])
            (plus:DI (reg:DI 94 [ ivtmp.783 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (subreg:SI (plus:DI (reg:DI 94 [ ivtmp.783 ])
                        (const_int 1 [0x1])) 0)
                (reg/v:SI 171 [ cols ])))
        (set (reg:DI 94 [ ivtmp.783 ])
            (plus:DI (reg:DI 94 [ ivtmp.783 ])
                (const_int 1 [0x1])))
    ])

Trying 180 -> 181:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 171 [ cols ])
            (subreg:SI (reg:DI 94 [ ivtmp.783 ]) 0))
        (label_ref:DI 179)
        (pc)))

Trying 178, 180 -> 181:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (subreg:SI (plus:DI (reg:DI 94 [ ivtmp.783 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 171 [ cols ]))
                (label_ref:DI 179)
                (pc)))
        (set (reg:DI 94 [ ivtmp.783 ])
            (plus:DI (reg:DI 94 [ ivtmp.783 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (subreg:SI (plus:DI (reg:DI 94 [ ivtmp.783 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 171 [ cols ]))
                (label_ref:DI 179)
                (pc)))
        (set (reg:DI 94 [ ivtmp.783 ])
            (plus:DI (reg:DI 94 [ ivtmp.783 ])
                (const_int 1 [0x1])))
    ])

Trying 185 -> 186:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 65 [ ivtmp.792 ])
                    (const_int 4 [0x4]))
                (reg:DI 67 [ D.8524 ])))
        (set (reg:DI 65 [ ivtmp.792 ])
            (plus:DI (reg:DI 65 [ ivtmp.792 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 65 [ ivtmp.792 ])
                    (const_int 4 [0x4]))
                (reg:DI 67 [ D.8524 ])))
        (set (reg:DI 65 [ ivtmp.792 ])
            (plus:DI (reg:DI 65 [ ivtmp.792 ])
                (const_int 4 [0x4])))
    ])

Trying 186 -> 187:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:DI 65 [ ivtmp.792 ])
            (reg:DI 67 [ D.8524 ]))
        (label_ref 198)
        (pc)))

Trying 185, 186 -> 187:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 65 [ ivtmp.792 ])
                        (const_int 4 [0x4]))
                    (reg:DI 67 [ D.8524 ]))
                (label_ref 198)
                (pc)))
        (set (reg:DI 65 [ ivtmp.792 ])
            (plus:DI (reg:DI 65 [ ivtmp.792 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:DI (reg:DI 65 [ ivtmp.792 ])
                        (const_int 4 [0x4]))
                    (reg:DI 67 [ D.8524 ]))
                (label_ref 198)
                (pc)))
        (set (reg:DI 65 [ ivtmp.792 ])
            (plus:DI (reg:DI 65 [ ivtmp.792 ])
                (const_int 4 [0x4])))
    ])

Trying 192 -> 193:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 171 [ cols ])
            (const_int 0 [0]))
        (label_ref 191)
        (pc)))


izp_transpose

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,24u} r7={1d,27u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,23u} r17={52d,16u} r18={3d} r19={3d} r20={1d,24u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r65={2d,4u} r67={1d,1u} r69={2d,2u} r78={1d,1u} r80={2d,2u} r86={2d,9u} r90={1d,6u} r94={2d,4u} r95={2d,2u} r120={2d,3u} r121={1d,1u} r122={1d,1u} r128={1d,4u} r144={1d,2u} r145={1d,2u} r146={1d,3u} r147={4d,10u} r150={1d,1u} r156={2d,2u,1e} r157={1d,1u} r158={1d,1u} r159={1d,1u} r161={1d,3u,1e} r164={1d,2u} r170={1d,1u} r171={1d,12u} r172={1d,7u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,2u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r197={1d,1u} r198={1d,1u,1e} r200={1d,1u} r203={1d,2u} r204={1d,1u} r205={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,2u} r223={1d,1u} 
;;    total ref usage 544{284d,257u,3e} in 129{126 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86 90 170 171 172 173 174 175 177 178 179 182
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 86 90 170 171 172 173 174 175 177 178 179 182
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 16 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 5 16 6 2 (set (reg/v/f:DI 170 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:549 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ image ])
        (nil)))

(insn 6 5 7 2 (set (reg/v:SI 171 [ cols ])
        (reg:SI 4 si [ cols ])) ../src/izp-gaussian.c:549 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ cols ])
        (nil)))

(insn 7 6 8 2 (set (reg/v:SI 172 [ rows ])
        (reg:SI 1 dx [ rows ])) ../src/izp-gaussian.c:549 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ rows ])
        (nil)))

(note 8 7 18 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 18 8 19 2 (var_location:SI width (reg/v:SI 172 [ rows ])) -1
     (nil))

(debug_insn 19 18 20 2 (var_location:SI height (reg/v:SI 171 [ cols ])) -1
     (nil))

(debug_insn 20 19 21 2 (var_location:SI size (const_int 4 [0x4])) -1
     (nil))

(insn 21 20 22 2 (parallel [
            (set (reg:SI 173)
                (plus:SI (reg/v:SI 171 [ cols ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 22 21 23 2 (set (reg:DI 174)
        (sign_extend:DI (reg:SI 173))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(insn 23 22 24 2 (parallel [
            (set (reg:DI 175)
                (ashift:DI (reg:DI 174)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 174)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 24 23 25 2 (set (reg:DI 4 si)
        (reg:DI 175)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 175)
        (nil)))

(insn 25 24 26 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 26 25 27 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 27 26 29 2 (set (reg/v/f:DI 86 [ extImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 176)
            (nil))))

(debug_insn 29 27 30 2 (var_location:DI idx (reg/v/f:DI 86 [ extImage ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 30 29 31 2 (parallel [
            (set (reg:SI 177)
                (mult:SI (reg/v:SI 172 [ rows ])
                    (reg/v:SI 171 [ cols ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 31 30 32 2 (parallel [
            (set (reg:SI 178)
                (ashift:SI (reg:SI 177)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 32 31 33 2 (set (reg:DI 179)
        (sign_extend:DI (reg:SI 178))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))

(insn 33 32 34 2 (set (reg:DI 4 si)
        (reg:DI 179)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 179)
        (nil)))

(insn 34 33 35 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 35 34 36 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 36 35 38 2 (set (reg/v/f:DI 90 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 180)
            (nil))))

(debug_insn 38 36 39 2 (var_location:DI heap (reg/v/f:DI 90 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(note 39 38 40 2 NOTE_INSN_DELETED)

(note 40 39 41 2 NOTE_INSN_DELETED)

(insn 41 40 42 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 90 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 42 41 218 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 149)
;; End of basic block 2 -> ( 17 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172


;; Succ edge  17 [4.3%] 
;; Succ edge  3 [95.7%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 17 [flags] 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 17 [flags] 184
;; live  kill	

;; Pred edge  2 [95.7%]  (fallthru)
(note 218 42 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 43 218 44 3 NOTE_INSN_DELETED)

(note 44 43 45 3 NOTE_INSN_DELETED)

(insn 45 44 46 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 86 [ extImage ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 46 45 47 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 149)
;; End of basic block 3 -> ( 4 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172


;; Succ edge  4 [95.7%]  (fallthru)
;; Succ edge  17 [4.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  3 [95.7%]  (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 48 47 49 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 49 48 50 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 171 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 143)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 143)
;; End of basic block 4 -> ( 5 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172


;; Succ edge  5 [91.0%]  (fallthru)
;; Succ edge  16 [9.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 171
;; lr  def 	 17 [flags] 122 128 185 186 187 188
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 17 [flags] 122 128 185 186 187 188
;; live  kill	 17 [flags]

;; Pred edge  4 [91.0%]  (fallthru)
(note 51 50 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 54 51 55 5 NOTE_INSN_DELETED)

(insn 55 54 56 5 (parallel [
            (set (reg:DI 186)
                (ashift:DI (reg/v/f:DI 86 [ extImage ])
                    (const_int 60 [0x3c])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 498 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 56 55 57 5 NOTE_INSN_DELETED)

(insn 57 56 58 5 (parallel [
            (set (subreg:DI (reg:SI 188) 0)
                (lshiftrt:DI (reg:DI 186)
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 533 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 186)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 58 57 59 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 188)
            (reg/v:SI 171 [ cols ]))) ../src/izp-gaussian.c:549 6 {*cmpsi_1}
     (nil))

(insn 59 58 60 5 (set (reg:SI 128 [ prolog_loop_niters.741 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 188)
            (reg/v:SI 171 [ cols ]))) ../src/izp-gaussian.c:549 885 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:CC 17 flags)
            (nil))))

(insn 60 59 61 5 (set (reg:DI 122 [ prolog_loop_niters.742 ])
        (zero_extend:DI (reg:SI 128 [ prolog_loop_niters.741 ]))) ../src/izp-gaussian.c:549 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 61 60 62 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 128 [ prolog_loop_niters.741 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:549 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 62 61 63 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 213)
            (pc))) ../src/izp-gaussian.c:549 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 213)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  8

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u62(6){ }u63(7){ }u64(16){ }u65(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 128 171
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
(note 63 62 64 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 66 6 (set (mem/f:DI (reg/v/f:DI 86 [ extImage ]) [2 MEM[base: D.8506_51, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 90 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 66 64 67 6 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 67 66 68 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 171 [ cols ])
            (reg:SI 128 [ prolog_loop_niters.741 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 68 67 209 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 143)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 143)
;; End of basic block 6 -> ( 7 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172


;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(6){ }u72(7){ }u73(16){ }u74(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  gen 	 147
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
(note 209 68 9 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 9 209 213 7 (set (reg/v:SI 147 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  gen 	 147
;; live  kill	

;; Pred edge  5
(code_label 213 9 212 8 59 "" [1 uses])

(note 212 213 10 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 10 212 69 8 (set (reg/v:SI 147 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:549 64 {*movsi_internal}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(6){ }u80(7){ }u81(16){ }u82(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 128 171
;; lr  def 	 17 [flags] 144 145 146
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; live  gen 	 17 [flags] 144 145 146
;; live  kill	 17 [flags]

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 69 10 70 9 48 "" [0 uses])

(note 70 69 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 9 (parallel [
            (set (reg:SI 144 [ niters.745 ])
                (minus:SI (reg/v:SI 171 [ cols ])
                    (reg:SI 128 [ prolog_loop_niters.741 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 128 [ prolog_loop_niters.741 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 72 71 73 9 (parallel [
            (set (reg:SI 145 [ bnd.746 ])
                (lshiftrt:SI (reg:SI 144 [ niters.745 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 73 72 74 9 (parallel [
            (set (reg:SI 146 [ ratio_mult_vf.747 ])
                (ashift:SI (reg:SI 145 [ bnd.746 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 74 73 75 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 146 [ ratio_mult_vf.747 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 75 74 76 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 118)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 118)
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  14

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(6){ }u90(7){ }u91(16){ }u92(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 147 172
;; lr  def 	 17 [flags] 80 120 156 157 159 164 190 191 192 193 194 197 222 223
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
;; live  gen 	 80 120 156 157 159 164 190 191 192 193 194 197 222 223
;; live  kill	 17 [flags]

;; Pred edge  9 [100.0%]  (fallthru)
(note 76 75 77 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 10 (parallel [
            (set (reg:SI 190)
                (plus:SI (reg/v:SI 147 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 78 77 79 10 (parallel [
            (set (reg:SI 191)
                (plus:SI (reg/v:SI 147 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 79 78 80 10 (parallel [
            (set (reg:SI 192)
                (plus:SI (reg/v:SI 147 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 80 79 81 10 (set (reg:V2SI 193)
        (vec_concat:V2SI (reg:SI 191)
            (reg:SI 192))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_DEAD (reg:SI 191)
            (nil))))

(insn 81 80 82 10 (set (reg:V2SI 194)
        (vec_concat:V2SI (reg/v:SI 147 [ i ])
            (reg:SI 190))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))

(insn 82 81 84 10 (set (reg:V4SI 156 [ vect_vec_iv_.752 ])
        (vec_concat:V4SI (reg:V2SI 194)
            (reg:V2SI 193))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (expr_list:REG_DEAD (reg:V2SI 194)
        (expr_list:REG_DEAD (reg:V2SI 193)
            (nil))))

(insn 84 82 221 10 (set (reg:V4SI 222)
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 221 84 85 10 (set (reg:V4SI 157 [ vect_cst_.751 ])
        (reg:V4SI 222)) ../src/izp-gaussian.c:588 -1
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 85 221 87 10 (set (reg:V4SI 159 [ vect_cst_.754 ])
        (vec_duplicate:V4SI (reg/v:SI 172 [ rows ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 87 85 89 10 (set (reg:V2DI 164 [ vect_cst_.759 ])
        (vec_duplicate:V2DI (reg/v/f:DI 90 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(note 89 87 90 10 NOTE_INSN_DELETED)

(insn 90 89 12 10 (set (reg:DI 120 [ ivtmp.797 ])
        (plus:DI (mult:DI (reg:DI 122 [ prolog_loop_niters.742 ])
                (const_int 8 [0x8]))
            (reg/v/f:DI 86 [ extImage ]))) ../src/izp-gaussian.c:588 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 122 [ prolog_loop_niters.742 ])
        (nil)))

(insn 12 90 97 10 (set (reg:SI 80 [ ivtmp.795 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))

(insn 97 12 217 10 (set (reg:V4SI 223)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u108(6){ }u109(7){ }u110(16){ }u111(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172 222 223
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  def 	 156
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172 222 223
;; live  gen 	 156
;; live  kill	

;; Pred edge  12 [91.0%] 
(code_label 217 97 216 11 60 "" [1 uses])

(note 216 217 11 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 11 216 111 11 (set (reg:V4SI 156 [ vect_vec_iv_.752 ])
        (reg:V4SI 158 [ vect_vec_iv_.752 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 158 [ vect_vec_iv_.752 ])
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 120 145 156 157 159 164 222 223
;; lr  def 	 17 [flags] 80 120 158 161 198 200 203 204 205 209
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; live  gen 	 17 [flags] 80 120 158 161 198 200 203 204 205 209
;; live  kill	 17 [flags]

;; Pred edge  11 [100.0%]  (fallthru,dfs_back)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 111 11 91 12 51 "" [0 uses])

(note 91 111 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 12 (set (reg:V4SI 158 [ vect_vec_iv_.752 ])
        (plus:V4SI (reg:V4SI 156 [ vect_vec_iv_.752 ])
            (reg:V4SI 157 [ vect_cst_.751 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (expr_list:REG_EQUAL (plus:V4SI (reg:V4SI 156 [ vect_vec_iv_.752 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (nil)))

(insn 93 92 95 12 (set (reg:V4SI 198)
        (mult:V4SI (reg:V4SI 159 [ vect_cst_.754 ])
            (reg:V4SI 156 [ vect_vec_iv_.752 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 156 [ vect_vec_iv_.752 ])
        (nil)))

(insn 95 93 98 12 (set (reg:V4SI 161 [ vect_var_.755 ])
        (mult:V4SI (reg:V4SI 198)
            (reg:V4SI 222))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 198)
        (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 198)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ]))
            (nil))))

(insn 98 95 99 12 (set (reg:V4SI 203)
        (gt:V4SI (reg:V4SI 223)
            (reg:V4SI 161 [ vect_var_.755 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (expr_list:REG_EQUAL (gt:V4SI (const_vector:V4SI [
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ])
            (reg:V4SI 161 [ vect_var_.755 ]))
        (nil)))

(insn 99 98 100 12 (set (subreg:V4SI (reg:V2DI 200) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                (reg:V4SI 203))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 100 99 101 12 (set (reg:V2DI 204)
        (plus:V2DI (reg:V2DI 164 [ vect_cst_.759 ])
            (reg:V2DI 200))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 200)
        (nil)))

(insn 101 100 104 12 (set (mem:V2DI (reg:DI 120 [ ivtmp.797 ]) [2 MEM[base: D.8532_112, offset: 0B]+0 S16 A128])
        (reg:V2DI 204)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 204)
        (nil)))

(insn 104 101 105 12 (set (subreg:V4SI (reg:V2DI 205) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                (reg:V4SI 203))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (expr_list:REG_DEAD (reg:V4SI 203)
        (expr_list:REG_DEAD (reg:V4SI 161 [ vect_var_.755 ])
            (nil))))

(insn 105 104 106 12 (set (reg:V2DI 209)
        (plus:V2DI (reg:V2DI 164 [ vect_cst_.759 ])
            (reg:V2DI 205))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 205)
        (nil)))

(insn 106 105 108 12 (set (mem:V2DI (plus:DI (reg:DI 120 [ ivtmp.797 ])
                (const_int 16 [0x10])) [2 MEM[base: D.8532_112, offset: 16B]+0 S16 A128])
        (reg:V2DI 209)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 209)
        (nil)))

(debug_insn 108 106 109 12 (var_location:SI i (debug_expr:SI D#8)) -1
     (nil))

(insn 109 108 110 12 (parallel [
            (set (reg:SI 80 [ ivtmp.795 ])
                (plus:SI (reg:SI 80 [ ivtmp.795 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 110 109 112 12 (parallel [
            (set (reg:DI 120 [ ivtmp.797 ])
                (plus:DI (reg:DI 120 [ ivtmp.797 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 112 110 113 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ ivtmp.795 ])
            (reg:SI 145 [ bnd.746 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 113 112 114 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 217)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 217)
;; End of basic block 12 -> ( 11 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172 222 223
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172 222 223


;; Succ edge  11 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u145(6){ }u146(7){ }u147(16){ }u148(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 144 146 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 146 147
;; lr  def 	 17 [flags] 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 144 146 147 170 171 172
;; live  gen 	 17 [flags] 147
;; live  kill	 17 [flags]

;; Pred edge  12 [9.0%]  (fallthru,loop_exit)
(note 114 113 115 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 13 (parallel [
            (set (reg/v:SI 147 [ i ])
                (plus:SI (reg/v:SI 147 [ i ])
                    (reg:SI 146 [ ratio_mult_vf.747 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 116 115 117 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 144 [ niters.745 ])
            (reg:SI 146 [ ratio_mult_vf.747 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 146 [ ratio_mult_vf.747 ])
        (expr_list:REG_DEAD (reg:SI 144 [ niters.745 ])
            (nil))))

(jump_insn 117 116 118 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 143)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 143)
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 13 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u154(6){ }u155(7){ }u156(16){ }u157(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 172
;; lr  def 	 17 [flags] 69 95 150 210 211 212 213 214 215
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
;; live  gen 	 69 95 150 210 211 212 213 214 215
;; live  kill	 17 [flags]

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9
(code_label 118 117 119 14 50 "" [1 uses])

(note 119 118 120 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 120 119 121 14 (parallel [
            (set (reg:SI 210)
                (ashift:SI (reg/v:SI 172 [ rows ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 121 120 122 14 (set (reg:DI 150 [ D.8488 ])
        (sign_extend:DI (reg:SI 210))) ../src/izp-gaussian.c:549 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 122 121 123 14 (parallel [
            (set (reg:SI 211)
                (mult:SI (reg/v:SI 172 [ rows ])
                    (reg/v:SI 147 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 123 122 124 14 (parallel [
            (set (reg:SI 212)
                (ashift:SI (reg:SI 211)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 124 123 125 14 (set (reg:DI 213)
        (sign_extend:DI (reg:SI 212))) ../src/izp-gaussian.c:549 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 125 124 126 14 (parallel [
            (set (reg:DI 69 [ ivtmp.771 ])
                (plus:DI (reg/v/f:DI 90 [ heap ])
                    (reg:DI 213)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 213)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 126 125 127 14 (set (reg:DI 214 [ i ])
        (sign_extend:DI (reg/v:SI 147 [ i ]))) ../src/izp-gaussian.c:549 126 {*extendsidi2_rex64}
     (nil))

(note 127 126 128 14 NOTE_INSN_DELETED)

(insn 128 127 136 14 (set (reg:DI 95 [ ivtmp.773 ])
        (plus:DI (mult:DI (reg:DI 214 [ i ])
                (const_int 8 [0x8]))
            (reg/v/f:DI 86 [ extImage ]))) ../src/izp-gaussian.c:549 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 214 [ i ])
        (nil)))
;; End of basic block 14 -> ( 15)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u170(6){ }u171(7){ }u172(16){ }u173(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 95 147 150 171
;; lr  def 	 17 [flags] 69 95 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; live  gen 	 17 [flags] 69 95 147
;; live  kill	 17 [flags]

;; Pred edge  15 [91.0%]  (dfs_back)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 136 128 129 15 53 "" [1 uses])

(note 129 136 130 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 15 (set (mem/f:DI (reg:DI 95 [ ivtmp.773 ]) [2 MEM[base: D.8496_49, offset: 0B]+0 S8 A64])
        (reg:DI 69 [ ivtmp.771 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 131 130 133 15 (parallel [
            (set (reg/v:SI 147 [ i ])
                (plus:SI (reg/v:SI 147 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 133 131 134 15 (var_location:SI i (reg/v:SI 147 [ i ])) -1
     (nil))

(insn 134 133 135 15 (parallel [
            (set (reg:DI 69 [ ivtmp.771 ])
                (plus:DI (reg:DI 69 [ ivtmp.771 ])
                    (reg:DI 150 [ D.8488 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 135 134 137 15 (parallel [
            (set (reg:DI 95 [ ivtmp.773 ])
                (plus:DI (reg:DI 95 [ ivtmp.773 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 137 135 138 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 171 [ cols ])
            (reg/v:SI 147 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 138 137 143 15 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 136)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 136)
;; End of basic block 15 -> ( 15 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172


;; Succ edge  15 [91.0%]  (dfs_back)
;; Succ edge  16 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 15 4 6 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u184(6){ }u185(7){ }u186(16){ }u187(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 171
;; lr  def 	 216
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 216
;; live  kill	

;; Pred edge  15 [9.0%]  (fallthru,loop_exit)
;; Pred edge  4 [9.0%] 
;; Pred edge  6
;; Pred edge  13
(code_label 143 138 144 16 47 "" [3 uses])

(note 144 143 145 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 145 144 146 16 (set (reg:DI 216 [ cols ])
        (sign_extend:DI (reg/v:SI 171 [ cols ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (nil))

(insn 146 145 149 16 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 216 [ cols ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 86 [ extImage ])) [2 *D.8368_54+0 S8 A64])
        (reg/v/f:DI 90 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 216 [ cols ])
        (expr_list:REG_DEAD (reg/v/f:DI 90 [ heap ])
            (nil))))
;; End of basic block 16 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u192(6){ }u193(7){ }u194(16){ }u195(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 170 171 172
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 86
;; live  kill	

;; Pred edge  3 [4.3%] 
;; Pred edge  2 [4.3%] 
(code_label 149 146 150 17 46 "" [2 uses])

(note 150 149 151 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 151 150 152 17 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 152 151 153 17 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 153 152 154 17 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 154 153 155 17 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 155 154 156 17 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 156 155 157 17 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 157 156 13 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 13 157 158 17 (set (reg/v/f:DI 86 [ extImage ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(6){ }u202(7){ }u203(16){ }u204(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 172
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 158 13 159 18 54 "" [0 uses])

(note 159 158 160 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 160 159 162 18 (var_location:DI extImage (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:552 -1
     (nil))

(debug_insn 162 160 163 18 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 163 162 164 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 172 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:555 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 164 163 165 18 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 198)
            (pc))) ../src/izp-gaussian.c:555 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 198)
;; End of basic block 18 -> ( 19 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172


;; Succ edge  19 [91.0%]  (fallthru)
;; Succ edge  24 [9.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u207(6){ }u208(7){ }u209(16){ }u210(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 172
;; lr  def 	 17 [flags] 65 67 217 218 219
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  gen 	 65 67 217 218 219
;; live  kill	 17 [flags]

;; Pred edge  18 [91.0%]  (fallthru)
(note 165 164 166 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note 166 165 167 19 NOTE_INSN_DELETED)

(insn 167 166 168 19 (parallel [
            (set (reg:DI 218)
                (zero_extend:DI (plus:SI (reg/v:SI 172 [ rows ])
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 254 {*addsi_1_zext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg/v:SI 172 [ rows ])
            (nil))))

(note 168 167 169 19 NOTE_INSN_DELETED)

(insn 169 168 15 19 (set (reg:DI 67 [ D.8524 ])
        (plus:DI (mult:DI (reg:DI 218)
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) ../src/izp-gaussian.c:549 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 218)
        (nil)))

(insn 15 169 179 19 (set (reg:DI 65 [ ivtmp.792 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:549 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 19 -> ( 22)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 20 23) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u215(6){ }u216(7){ }u217(16){ }u218(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 86 94 121 171
;; lr  def 	 17 [flags] 78 94 220
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; live  gen 	 17 [flags] 78 94 220
;; live  kill	 17 [flags]

;; Pred edge  20 [91.0%]  (dfs_back)
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 179 15 172 20 57 "" [1 uses])

(note 172 179 173 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 173 172 174 20 (set (reg:SF 78 [ D.6960 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 94 [ ivtmp.783 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 121 [ pretmp.724 ])) [3 MEM[base: pretmp.724_90, index: ivtmp.783_111, step: 4, offset: 0B]+0 S4 A32])) ../src/izp-gaussian.c:557 110 {*movsf_internal}
     (nil))

(insn 174 173 175 20 (set (reg/f:DI 220 [ MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B] ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 94 [ ivtmp.783 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 86 [ extImage ])) [2 MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:557 62 {*movdi_internal_rex64}
     (nil))

(insn 175 174 177 20 (set (mem:SF (plus:DI (reg/f:DI 220 [ MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B] ])
                (reg:DI 65 [ ivtmp.792 ])) [3 *D.6954_14+0 S4 A32])
        (reg:SF 78 [ D.6960 ])) ../src/izp-gaussian.c:557 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 220 [ MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B] ])
        (expr_list:REG_DEAD (reg:SF 78 [ D.6960 ])
            (nil))))

(debug_insn 177 175 178 20 (var_location:SI j (debug_expr:SI D#9)) -1
     (nil))

(insn 178 177 180 20 (parallel [
            (set (reg:DI 94 [ ivtmp.783 ])
                (plus:DI (reg:DI 94 [ ivtmp.783 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:557 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 180 178 181 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 171 [ cols ])
            (subreg:SI (reg:DI 94 [ ivtmp.783 ]) 0))) ../src/izp-gaussian.c:556 6 {*cmpsi_1}
     (nil))

(jump_insn 181 180 191 20 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 179)
            (pc))) ../src/izp-gaussian.c:556 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 179)
;; End of basic block 20 -> ( 20 21)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171


;; Succ edge  20 [91.0%]  (dfs_back)
;; Succ edge  21 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 20 22) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u230(6){ }u231(7){ }u232(16){ }u233(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67
;; lr  def 	 17 [flags] 65
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  gen 	 17 [flags] 65
;; live  kill	 17 [flags]

;; Pred edge  20 [9.0%]  (fallthru,loop_exit)
;; Pred edge  22 [9.0%] 
(code_label 191 181 182 21 58 "" [1 uses])

(note 182 191 184 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(debug_insn 184 182 185 21 (var_location:SI i (debug_expr:SI D#10)) -1
     (nil))

(insn 185 184 186 21 (parallel [
            (set (reg:DI 65 [ ivtmp.792 ])
                (plus:DI (reg:DI 65 [ ivtmp.792 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:556 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 186 185 187 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 65 [ ivtmp.792 ])
            (reg:DI 67 [ D.8524 ]))) ../src/izp-gaussian.c:555 7 {*cmpdi_1}
     (nil))

(jump_insn 187 186 188 21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 198)
            (pc))) ../src/izp-gaussian.c:555 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 198)
;; End of basic block 21 -> ( 22 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171


;; Succ edge  22 [91.0%]  (fallthru,dfs_back)
;; Succ edge  24 [9.0%]  (loop_exit)

;; Start of basic block ( 21 19) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u238(6){ }u239(7){ }u240(16){ }u241(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  21 [91.0%]  (fallthru,dfs_back)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 188 187 189 22 56 "" [0 uses])

(note 189 188 190 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(debug_insn 190 189 192 22 (var_location:SI j (const_int 0 [0])) -1
     (nil))

(insn 192 190 193 22 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 171 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:556 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 193 192 194 22 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 191)
            (pc))) ../src/izp-gaussian.c:556 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 191)
;; End of basic block 22 -> ( 23 21)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171


;; Succ edge  23 [91.0%]  (fallthru)
;; Succ edge  21 [9.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u244(6){ }u245(7){ }u246(16){ }u247(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 170
;; lr  def 	 94 121
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  gen 	 94 121
;; live  kill	

;; Pred edge  22 [91.0%]  (fallthru)
(note 194 193 195 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 195 194 14 23 (set (reg/f:DI 121 [ pretmp.724 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 65 [ ivtmp.792 ])
                    (const_int 2 [0x2]))
                (reg/v/f:DI 170 [ image ])) [2 MEM[base: image_17(D), index: ivtmp.792_70, step: 2, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:556 62 {*movdi_internal_rex64}
     (nil))

(insn 14 195 198 23 (set (reg:DI 94 [ ivtmp.783 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:556 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 23 -> ( 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 21 18) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u250(6){ }u251(7){ }u252(16){ }u253(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  21 [9.0%]  (loop_exit)
;; Pred edge  18 [9.0%] 
(code_label 198 14 199 24 55 "" [2 uses])

(note 199 198 204 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 204 199 207 24 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 86 [ extImage ])) ../src/izp-gaussian.c:562 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 86 [ extImage ])
        (nil)))

(insn 207 204 0 24 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:562 -1
     (nil))
;; End of basic block 24 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 39.
deleting insn with uid = 40.
deleting insn with uid = 43.
deleting insn with uid = 44.
deleting insn with uid = 54.
deleting insn with uid = 56.
deleting insn with uid = 89.
deleting insn with uid = 127.
deleting insn with uid = 166.
deleting insn with uid = 168.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 45.
deleting insn with uid = 45.
rescanning insn with uid = 55.
deleting insn with uid = 55.
rescanning insn with uid = 57.
deleting insn with uid = 57.
rescanning insn with uid = 90.
deleting insn with uid = 90.
rescanning insn with uid = 128.
deleting insn with uid = 128.
rescanning insn with uid = 167.
deleting insn with uid = 167.
rescanning insn with uid = 169.
deleting insn with uid = 169.
ending the processing of deferred insns

;; Function izp_toUintArray (izp_toUintArray)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 21: 0
insn_cost 22: 0
insn_cost 23: 0
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 0
insn_cost 30: 4
insn_cost 32: 0
insn_cost 33: 12
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 4
insn_cost 38: 0
insn_cost 39: 4
insn_cost 41: 0
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 0
insn_cost 46: 4
insn_cost 47: 4
insn_cost 48: 4
insn_cost 49: 0
insn_cost 51: 0
insn_cost 52: 4
insn_cost 53: 0
insn_cost 57: 4
insn_cost 58: 4
insn_cost 59: 4
insn_cost 60: 4
insn_cost 61: 4
insn_cost 62: 8
insn_cost 63: 1
insn_cost 64: 4
insn_cost 65: 0
insn_cost 67: 4
insn_cost 69: 0
insn_cost 70: 4
insn_cost 71: 0
insn_cost 9: 4
insn_cost 10: 4
insn_cost 74: 4
insn_cost 75: 4
insn_cost 76: 4
insn_cost 77: 4
insn_cost 78: 0
insn_cost 80: 4
insn_cost 81: 4
insn_cost 82: 4
insn_cost 83: 4
insn_cost 84: 4
insn_cost 85: 4
insn_cost 87: 4
insn_cost 283: 4
insn_cost 88: 4
insn_cost 90: 4
insn_cost 92: 4
insn_cost 93: 4
insn_cost 12: 4
insn_cost 100: 4
insn_cost 11: 4
insn_cost 95: 4
insn_cost 96: 8
insn_cost 98: 8
insn_cost 101: 4
insn_cost 102: 4
insn_cost 103: 4
insn_cost 104: 4
insn_cost 107: 4
insn_cost 108: 4
insn_cost 109: 4
insn_cost 111: 0
insn_cost 112: 4
insn_cost 113: 4
insn_cost 115: 4
insn_cost 116: 0
insn_cost 118: 4
insn_cost 119: 4
insn_cost 120: 0
insn_cost 123: 4
insn_cost 124: 4
insn_cost 125: 12
insn_cost 126: 4
insn_cost 127: 4
insn_cost 128: 4
insn_cost 129: 4
insn_cost 130: 4
insn_cost 131: 4
insn_cost 133: 4
insn_cost 134: 4
insn_cost 136: 0
insn_cost 137: 4
insn_cost 138: 4
insn_cost 140: 4
insn_cost 141: 0
insn_cost 148: 4
insn_cost 149: 4
insn_cost 154: 0
insn_cost 155: 0
insn_cost 156: 4
insn_cost 157: 4
insn_cost 158: 4
insn_cost 159: 4
insn_cost 160: 0
insn_cost 13: 4
insn_cost 163: 0
insn_cost 165: 0
insn_cost 18: 4
insn_cost 166: 4
insn_cost 167: 0
insn_cost 173: 4
insn_cost 174: 4
insn_cost 176: 4
insn_cost 178: 4
insn_cost 180: 0
insn_cost 181: 4
insn_cost 182: 4
insn_cost 184: 4
insn_cost 185: 0
insn_cost 300: 4
insn_cost 188: 4
insn_cost 189: 0
insn_cost 16: 4
insn_cost 17: 4
insn_cost 282: 4
insn_cost 193: 4
insn_cost 194: 4
insn_cost 195: 4
insn_cost 196: 9
insn_cost 197: 4
insn_cost 198: 4
insn_cost 200: 0
insn_cost 201: 4
insn_cost 202: 4
insn_cost 204: 4
insn_cost 205: 0
insn_cost 210: 0
insn_cost 211: 4
insn_cost 212: 4
insn_cost 213: 0
insn_cost 224: 4
insn_cost 225: 4
insn_cost 172: 8
insn_cost 216: 0
insn_cost 218: 4
insn_cost 219: 0
insn_cost 221: 9
insn_cost 222: 9
insn_cost 227: 4
insn_cost 228: 4
insn_cost 229: 4
insn_cost 230: 0
insn_cost 231: 4
insn_cost 232: 4
insn_cost 233: 4
insn_cost 234: 4
insn_cost 235: 4
insn_cost 236: 4
insn_cost 237: 4
insn_cost 238: 4
insn_cost 239: 4
insn_cost 240: 4
insn_cost 241: 4
insn_cost 242: 4
insn_cost 243: 0
insn_cost 14: 4
insn_cost 15: 4
insn_cost 253: 4
insn_cost 256: 0

Trying 24 -> 25:
Failed to match this instruction:
(set (reg:DI 199)
    (sign_extend:DI (plus:SI (reg/v:SI 197 [ rows ])
            (const_int 1 [0x1]))))

Trying 25 -> 26:
Failed to match this instruction:
(parallel [
        (set (reg:DI 200)
            (ashift:DI (sign_extend:DI (reg:SI 198))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 200)
    (ashift:DI (sign_extend:DI (reg:SI 198))
        (const_int 3 [0x3])))

Trying 24, 25 -> 26:
Failed to match this instruction:
(parallel [
        (set (reg:DI 200)
            (ashift:DI (sign_extend:DI (plus:SI (reg/v:SI 197 [ rows ])
                        (const_int 1 [0x1])))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 200)
    (ashift:DI (sign_extend:DI (plus:SI (reg/v:SI 197 [ rows ])
                (const_int 1 [0x1])))
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:SI 199)
    (plus:SI (reg/v:SI 197 [ rows ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:DI 200)
    (ashift:DI (sign_extend:DI (reg:SI 199))
        (const_int 3 [0x3])))

Trying 28 -> 29:

Trying 33 -> 34:
Failed to match this instruction:
(parallel [
        (set (reg:SI 203)
            (ashift:SI (mult:SI (reg/v:SI 196 [ cols ])
                    (reg/v:SI 197 [ rows ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 203)
    (ashift:SI (mult:SI (reg/v:SI 196 [ cols ])
            (reg/v:SI 197 [ rows ]))
        (const_int 2 [0x2])))

Trying 34 -> 35:
Failed to match this instruction:
(set (reg:DI 204)
    (sign_extend:DI (ashift:SI (reg:SI 202)
            (const_int 2 [0x2]))))

Trying 33, 34 -> 35:
Failed to match this instruction:
(set (reg:DI 204)
    (sign_extend:DI (ashift:SI (mult:SI (reg/v:SI 196 [ cols ])
                (reg/v:SI 197 [ rows ]))
            (const_int 2 [0x2]))))
Successfully matched this instruction:
(set (reg:SI 203)
    (mult:SI (reg/v:SI 196 [ cols ])
        (reg/v:SI 197 [ rows ])))
Failed to match this instruction:
(set (reg:DI 204)
    (sign_extend:DI (ashift:SI (reg:SI 203)
            (const_int 2 [0x2]))))

Trying 37 -> 38:

Trying 42 -> 43:
Failed to match this instruction:
(set (reg:QI 207)
    (ne:QI (reg/v/f:DI 85 [ heap ])
        (const_int 0 [0])))

Trying 43 -> 44:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (reg:CCZ 17 flags))
deferring deletion of insn with uid = 43.
modifying insn i3    44 flags:CCZ=flags:CCZ
deferring rescan insn with uid = 44.

Trying 42 -> 44:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg/v/f:DI 85 [ heap ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 42.
modifying insn i3    44 flags:CCZ=cmp(r85:DI,0)
deferring rescan insn with uid = 44.

Trying 44 -> 45:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:DI 85 [ heap ])
            (const_int 0 [0]))
        (label_ref 152)
        (pc)))

Trying 46 -> 47:
Failed to match this instruction:
(set (reg:QI 209)
    (ne:QI (reg/v/f:DI 81 [ extImage ])
        (const_int 0 [0])))

Trying 47 -> 48:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (reg:CCZ 17 flags))
deferring deletion of insn with uid = 47.
modifying insn i3    48 flags:CCZ=flags:CCZ
deferring rescan insn with uid = 48.

Trying 46 -> 48:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg/v/f:DI 81 [ extImage ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 46.
modifying insn i3    48 flags:CCZ=cmp(r81:DI,0)
deferring rescan insn with uid = 48.

Trying 48 -> 49:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:DI 81 [ extImage ])
            (const_int 0 [0]))
        (label_ref 152)
        (pc)))

Trying 52 -> 53:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 197 [ rows ])
            (const_int 0 [0]))
        (label_ref 146)
        (pc)))

Trying 57 -> 58:
Failed to match this instruction:
(parallel [
        (set (reg:DI 211)
            (zero_extract:DI (reg/v/f:DI 81 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 211)
    (zero_extract:DI (reg/v/f:DI 81 [ extImage ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 58 -> 59:
Failed to match this instruction:
(parallel [
        (set (reg:DI 212)
            (sign_extract:DI (subreg:SI (reg:DI 210) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 212)
    (sign_extract:DI (subreg:SI (reg:DI 210) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 57, 58 -> 59:
Failed to match this instruction:
(parallel [
        (set (reg:DI 212)
            (sign_extract:DI (subreg:SI (reg/v/f:DI 81 [ extImage ]) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 212)
    (sign_extract:DI (subreg:SI (reg/v/f:DI 81 [ extImage ]) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:DI 211)
    (ashift:DI (reg/v/f:DI 81 [ extImage ])
        (const_int 60 [0x3c])))
Successfully matched this instruction:
(set (reg:DI 212)
    (ashiftrt:DI (reg:DI 211)
        (const_int 63 [0x3f])))
deferring deletion of insn with uid = 57.
modifying insn i2    58 {r211:DI=r81:DI<<0x3c;clobber flags:CC;}
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 58.
modifying insn i3    59 {r212:DI=r211:DI>>0x3f;clobber flags:CC;}
      REG_UNUSED: flags:CC
      REG_DEAD: r211:DI
deferring rescan insn with uid = 59.

Trying 58 -> 59:
Failed to match this instruction:
(parallel [
        (set (reg:DI 212)
            (sign_extract:DI (subreg:SI (reg/v/f:DI 81 [ extImage ]) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 212)
    (sign_extract:DI (subreg:SI (reg/v/f:DI 81 [ extImage ]) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 59 -> 60:
Successfully matched this instruction:
(parallel [
        (set (subreg:DI (reg:SI 213) 0)
            (lshiftrt:DI (reg:DI 211)
                (const_int 63 [0x3f])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 59.
modifying insn i3    60 {r213:SI#0=r211:DI 0>>0x3f;clobber flags:CC;}
      REG_DEAD: r211:DI
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 60.

Trying 58 -> 60:
Failed to match this instruction:
(parallel [
        (set (subreg:DI (reg:SI 213) 0)
            (zero_extract:DI (reg/v/f:DI 81 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (subreg:DI (reg:SI 213) 0)
    (zero_extract:DI (reg/v/f:DI 81 [ extImage ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 60 -> 61:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (lshiftrt:DI (reg:DI 211)
                        (const_int 63 [0x3f])) 0)
                (reg/v:SI 197 [ rows ])))
        (set (reg:SI 213)
            (subreg:SI (lshiftrt:DI (reg:DI 211)
                    (const_int 63 [0x3f])) 0))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (lshiftrt:DI (reg:DI 211)
                        (const_int 63 [0x3f])) 0)
                (reg/v:SI 197 [ rows ])))
        (set (reg:SI 213)
            (subreg:SI (lshiftrt:DI (reg:DI 211)
                    (const_int 63 [0x3f])) 0))
    ])

Trying 58, 60 -> 61:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (zero_extract:DI (reg/v/f:DI 81 [ extImage ])
                        (const_int 1 [0x1])
                        (const_int 3 [0x3])) 0)
                (reg/v:SI 197 [ rows ])))
        (set (subreg:DI (reg:SI 213) 0)
            (zero_extract:DI (reg/v/f:DI 81 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (zero_extract:DI (reg/v/f:DI 81 [ extImage ])
                        (const_int 1 [0x1])
                        (const_int 3 [0x3])) 0)
                (reg/v:SI 197 [ rows ])))
        (set (subreg:DI (reg:SI 213) 0)
            (zero_extract:DI (reg/v/f:DI 81 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(set (subreg:DI (reg:SI 213) 0)
    (zero_extract:DI (reg/v/f:DI 81 [ extImage ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 61 -> 62:
Failed to match this instruction:
(set (reg:SI 158 [ prolog_loop_niters.868 ])
    (umin:SI (reg:SI 213)
        (reg/v:SI 197 [ rows ])))

Trying 60, 61 -> 62:
Failed to match this instruction:
(set (reg:SI 158 [ prolog_loop_niters.868 ])
    (umin:SI (subreg:SI (lshiftrt:DI (reg:DI 211)
                (const_int 63 [0x3f])) 0)
        (reg/v:SI 197 [ rows ])))

Trying 58, 60, 61 -> 62:
Failed to match this instruction:
(set (reg:SI 158 [ prolog_loop_niters.868 ])
    (umin:SI (subreg:SI (zero_extract:DI (reg/v/f:DI 81 [ extImage ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])) 0)
        (reg/v:SI 197 [ rows ])))

Trying 62 -> 63:
Failed to match this instruction:
(parallel [
        (set (reg:DI 159 [ prolog_loop_niters.869 ])
            (zero_extend:DI (if_then_else:SI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:SI 213)
                    (reg/v:SI 197 [ rows ]))))
        (set (reg:SI 158 [ prolog_loop_niters.868 ])
            (if_then_else:SI (leu (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:SI 213)
                (reg/v:SI 197 [ rows ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 159 [ prolog_loop_niters.869 ])
            (zero_extend:DI (if_then_else:SI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:SI 213)
                    (reg/v:SI 197 [ rows ]))))
        (set (reg:SI 158 [ prolog_loop_niters.868 ])
            (if_then_else:SI (leu (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:SI 213)
                (reg/v:SI 197 [ rows ])))
    ])

Trying 61, 62 -> 63:
Failed to match this instruction:
(parallel [
        (set (reg:DI 159 [ prolog_loop_niters.869 ])
            (zero_extend:DI (umin:SI (reg:SI 213)
                    (reg/v:SI 197 [ rows ]))))
        (set (reg:SI 158 [ prolog_loop_niters.868 ])
            (umin:SI (reg:SI 213)
                (reg/v:SI 197 [ rows ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 159 [ prolog_loop_niters.869 ])
            (zero_extend:DI (umin:SI (reg:SI 213)
                    (reg/v:SI 197 [ rows ]))))
        (set (reg:SI 158 [ prolog_loop_niters.868 ])
            (umin:SI (reg:SI 213)
                (reg/v:SI 197 [ rows ])))
    ])
Failed to match this instruction:
(set (reg:SI 158 [ prolog_loop_niters.868 ])
    (umin:SI (reg:SI 213)
        (reg/v:SI 197 [ rows ])))

Trying 64 -> 65:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 158 [ prolog_loop_niters.868 ])
            (const_int 0 [0]))
        (label_ref:DI 262)
        (pc)))

Trying 70 -> 71:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 197 [ rows ])
            (reg:SI 158 [ prolog_loop_niters.868 ]))
        (label_ref:DI 146)
        (pc)))

Trying 74 -> 75:
Failed to match this instruction:
(parallel [
        (set (reg:SI 168 [ bnd.873 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 197 [ rows ])
                    (reg:SI 158 [ prolog_loop_niters.868 ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 167 [ niters.872 ])
            (minus:SI (reg/v:SI 197 [ rows ])
                (reg:SI 158 [ prolog_loop_niters.868 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 168 [ bnd.873 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 197 [ rows ])
                    (reg:SI 158 [ prolog_loop_niters.868 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 167 [ niters.872 ])
            (minus:SI (reg/v:SI 197 [ rows ])
                (reg:SI 158 [ prolog_loop_niters.868 ])))
    ])

Trying 75 -> 76:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169 [ ratio_mult_vf.874 ])
            (and:SI (reg:SI 167 [ niters.872 ])
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 168 [ bnd.873 ])
            (lshiftrt:SI (reg:SI 167 [ niters.872 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 169 [ ratio_mult_vf.874 ])
            (and:SI (reg:SI 167 [ niters.872 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 168 [ bnd.873 ])
            (lshiftrt:SI (reg:SI 167 [ niters.872 ])
                (const_int 2 [0x2])))
    ])

Trying 74, 75 -> 76:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169 [ ratio_mult_vf.874 ])
            (and:SI (minus:SI (reg/v:SI 197 [ rows ])
                    (reg:SI 158 [ prolog_loop_niters.868 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 168 [ bnd.873 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 197 [ rows ])
                    (reg:SI 158 [ prolog_loop_niters.868 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 167 [ niters.872 ])
            (minus:SI (reg/v:SI 197 [ rows ])
                (reg:SI 158 [ prolog_loop_niters.868 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 169 [ ratio_mult_vf.874 ])
            (and:SI (minus:SI (reg/v:SI 197 [ rows ])
                    (reg:SI 158 [ prolog_loop_niters.868 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 168 [ bnd.873 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 197 [ rows ])
                    (reg:SI 158 [ prolog_loop_niters.868 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 167 [ niters.872 ])
            (minus:SI (reg/v:SI 197 [ rows ])
                (reg:SI 158 [ prolog_loop_niters.868 ])))
    ])

Trying 76 -> 77:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 168 [ bnd.873 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 169 [ ratio_mult_vf.874 ])
            (ashift:SI (reg:SI 168 [ bnd.873 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 168 [ bnd.873 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 169 [ ratio_mult_vf.874 ])
            (ashift:SI (reg:SI 168 [ bnd.873 ])
                (const_int 2 [0x2])))
    ])

Trying 75, 76 -> 77:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg:SI 167 [ niters.872 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 169 [ ratio_mult_vf.874 ])
            (and:SI (reg:SI 167 [ niters.872 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 168 [ bnd.873 ])
            (lshiftrt:SI (reg:SI 167 [ niters.872 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg:SI 167 [ niters.872 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 169 [ ratio_mult_vf.874 ])
            (and:SI (reg:SI 167 [ niters.872 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 168 [ bnd.873 ])
            (lshiftrt:SI (reg:SI 167 [ niters.872 ])
                (const_int 2 [0x2])))
    ])

Trying 74, 75, 76 -> 77:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (minus:SI (reg/v:SI 197 [ rows ])
                        (reg:SI 158 [ prolog_loop_niters.868 ]))
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 169 [ ratio_mult_vf.874 ])
            (and:SI (minus:SI (reg/v:SI 197 [ rows ])
                    (reg:SI 158 [ prolog_loop_niters.868 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 168 [ bnd.873 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 197 [ rows ])
                    (reg:SI 158 [ prolog_loop_niters.868 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 167 [ niters.872 ])
            (minus:SI (reg/v:SI 197 [ rows ])
                (reg:SI 158 [ prolog_loop_niters.868 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (minus:SI (reg/v:SI 197 [ rows ])
                        (reg:SI 158 [ prolog_loop_niters.868 ]))
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 169 [ ratio_mult_vf.874 ])
            (and:SI (minus:SI (reg/v:SI 197 [ rows ])
                    (reg:SI 158 [ prolog_loop_niters.868 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 168 [ bnd.873 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 197 [ rows ])
                    (reg:SI 158 [ prolog_loop_niters.868 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 167 [ niters.872 ])
            (minus:SI (reg/v:SI 197 [ rows ])
                (reg:SI 158 [ prolog_loop_niters.868 ])))
    ])

Trying 77 -> 78:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 169 [ ratio_mult_vf.874 ])
            (const_int 0 [0]))
        (label_ref 121)
        (pc)))

Trying 76, 77 -> 78:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 168 [ bnd.873 ])
                    (const_int 0 [0]))
                (label_ref 121)
                (pc)))
        (set (reg:SI 169 [ ratio_mult_vf.874 ])
            (ashift:SI (reg:SI 168 [ bnd.873 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 168 [ bnd.873 ])
                    (const_int 0 [0]))
                (label_ref 121)
                (pc)))
        (set (reg:SI 169 [ ratio_mult_vf.874 ])
            (ashift:SI (reg:SI 168 [ bnd.873 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:SI 169 [ ratio_mult_vf.874 ])
    (ashift:SI (reg:SI 168 [ bnd.873 ])
        (const_int 2 [0x2])))

Trying 75, 76, 77 -> 78:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg:SI 167 [ niters.872 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref 121)
                (pc)))
        (set (reg:SI 169 [ ratio_mult_vf.874 ])
            (and:SI (reg:SI 167 [ niters.872 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 168 [ bnd.873 ])
            (lshiftrt:SI (reg:SI 167 [ niters.872 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg:SI 167 [ niters.872 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref 121)
                (pc)))
        (set (reg:SI 169 [ ratio_mult_vf.874 ])
            (and:SI (reg:SI 167 [ niters.872 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 168 [ bnd.873 ])
            (lshiftrt:SI (reg:SI 167 [ niters.872 ])
                (const_int 2 [0x2])))
    ])

Trying 81 -> 83:
Failed to match this instruction:
(set (reg:V2SI 218)
    (vec_concat:V2SI (plus:SI (reg/v:SI 170 [ i ])
            (const_int 2 [0x2]))
        (reg:SI 217)))

Trying 82 -> 83:
Failed to match this instruction:
(set (reg:V2SI 218)
    (vec_concat:V2SI (reg:SI 216)
        (plus:SI (reg/v:SI 170 [ i ])
            (const_int 3 [0x3]))))

Trying 82, 81 -> 83:
Failed to match this instruction:
(set (reg:V2SI 218)
    (vec_concat:V2SI (plus:SI (reg/v:SI 170 [ i ])
            (const_int 2 [0x2]))
        (plus:SI (reg/v:SI 170 [ i ])
            (const_int 3 [0x3]))))
Successfully matched this instruction:
(set (reg:SI 217)
    (plus:SI (reg/v:SI 170 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V2SI 218)
    (vec_concat:V2SI (plus:SI (reg/v:SI 170 [ i ])
            (const_int 2 [0x2]))
        (reg:SI 217)))

Trying 80 -> 84:
Failed to match this instruction:
(set (reg:V2SI 219)
    (vec_concat:V2SI (reg/v:SI 170 [ i ])
        (plus:SI (reg/v:SI 170 [ i ])
            (const_int 1 [0x1]))))

Trying 83 -> 85:
Failed to match this instruction:
(set (reg:V4SI 180 [ vect_vec_iv_.879 ])
    (vec_concat:V4SI (reg:V2SI 219)
        (vec_concat:V2SI (reg:SI 216)
            (reg:SI 217))))

Trying 84 -> 85:
Failed to match this instruction:
(set (reg:V4SI 180 [ vect_vec_iv_.879 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 170 [ i ])
            (reg:SI 215))
        (reg:V2SI 218)))

Trying 81, 83 -> 85:
Failed to match this instruction:
(set (reg:V4SI 180 [ vect_vec_iv_.879 ])
    (vec_concat:V4SI (reg:V2SI 219)
        (vec_concat:V2SI (plus:SI (reg/v:SI 170 [ i ])
                (const_int 2 [0x2]))
            (reg:SI 217))))
Successfully matched this instruction:
(set (reg:SI 218)
    (plus:SI (reg/v:SI 170 [ i ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:V4SI 180 [ vect_vec_iv_.879 ])
    (vec_concat:V4SI (reg:V2SI 219)
        (vec_concat:V2SI (reg:SI 218)
            (reg:SI 217))))

Trying 82, 83 -> 85:
Failed to match this instruction:
(set (reg:V4SI 180 [ vect_vec_iv_.879 ])
    (vec_concat:V4SI (reg:V2SI 219)
        (vec_concat:V2SI (reg:SI 216)
            (plus:SI (reg/v:SI 170 [ i ])
                (const_int 3 [0x3])))))
Successfully matched this instruction:
(set (reg:SI 218)
    (plus:SI (reg/v:SI 170 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V4SI 180 [ vect_vec_iv_.879 ])
    (vec_concat:V4SI (reg:V2SI 219)
        (vec_concat:V2SI (reg:SI 216)
            (reg:SI 218))))

Trying 80, 84 -> 85:
Failed to match this instruction:
(set (reg:V4SI 180 [ vect_vec_iv_.879 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 170 [ i ])
            (plus:SI (reg/v:SI 170 [ i ])
                (const_int 1 [0x1])))
        (reg:V2SI 218)))
Successfully matched this instruction:
(set (reg:SI 219)
    (plus:SI (reg/v:SI 170 [ i ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:V4SI 180 [ vect_vec_iv_.879 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 170 [ i ])
            (reg:SI 219))
        (reg:V2SI 218)))

Trying 84, 83 -> 85:
Failed to match this instruction:
(set (reg:V4SI 180 [ vect_vec_iv_.879 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 170 [ i ])
            (reg:SI 215))
        (vec_concat:V2SI (reg:SI 216)
            (reg:SI 217))))
Successfully matched this instruction:
(set (reg:V2SI 219)
    (vec_concat:V2SI (reg:SI 216)
        (reg:SI 217)))
Failed to match this instruction:
(set (reg:V4SI 180 [ vect_vec_iv_.879 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 170 [ i ])
            (reg:SI 215))
        (reg:V2SI 219)))

Trying 82, 81, 83 -> 85:
Failed to match this instruction:
(set (reg:V4SI 180 [ vect_vec_iv_.879 ])
    (vec_concat:V4SI (reg:V2SI 219)
        (vec_concat:V2SI (plus:SI (reg/v:SI 170 [ i ])
                (const_int 2 [0x2]))
            (plus:SI (reg/v:SI 170 [ i ])
                (const_int 3 [0x3])))))
Successfully matched this instruction:
(set (reg:SI 218)
    (plus:SI (reg/v:SI 170 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V4SI 180 [ vect_vec_iv_.879 ])
    (vec_concat:V4SI (reg:V2SI 219)
        (vec_concat:V2SI (plus:SI (reg/v:SI 170 [ i ])
                (const_int 2 [0x2]))
            (reg:SI 218))))

Trying 87 -> 283:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 181 [ vect_cst_.878 ])
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
        (set (reg:V4SI 265)
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 181 [ vect_cst_.878 ])
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
        (set (reg:V4SI 265)
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
    ])

Trying 87 -> 283:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 181 [ vect_cst_.878 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (set (reg:V4SI 265)
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 181 [ vect_cst_.878 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (set (reg:V4SI 265)
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
    ])

Trying 92 -> 93:
Failed to match this instruction:
(parallel [
        (set (reg:DI 115 [ ivtmp.932 ])
            (plus:DI (mult:DI (reg:DI 159 [ prolog_loop_niters.869 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 81 [ extImage ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 115 [ ivtmp.932 ])
    (plus:DI (mult:DI (reg:DI 159 [ prolog_loop_niters.869 ])
            (const_int 8 [0x8]))
        (reg/v/f:DI 81 [ extImage ])))
deferring deletion of insn with uid = 92.
modifying insn i3    93 r115:DI=r159:DI*0x8+r81:DI
      REG_DEAD: r159:DI
deferring rescan insn with uid = 93.

Trying 96 -> 98:
Failed to match this instruction:
(set (reg:V4SI 185 [ vect_var_.882 ])
    (mult:V4SI (mult:V4SI (reg:V4SI 183 [ vect_cst_.881 ])
            (reg:V4SI 180 [ vect_vec_iv_.879 ]))
        (reg:V4SI 265)))

Trying 98 -> 101:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 228)
            (lt:V4SI (mult:V4SI (reg:V4SI 223)
                    (reg:V4SI 265))
                (reg:V4SI 275)))
        (set (reg:V4SI 185 [ vect_var_.882 ])
            (mult:V4SI (reg:V4SI 223)
                (reg:V4SI 265)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 228)
            (lt:V4SI (mult:V4SI (reg:V4SI 223)
                    (reg:V4SI 265))
                (reg:V4SI 275)))
        (set (reg:V4SI 185 [ vect_var_.882 ])
            (mult:V4SI (reg:V4SI 223)
                (reg:V4SI 265)))
    ])

Trying 96, 98 -> 101:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 228)
            (lt:V4SI (mult:V4SI (mult:V4SI (reg:V4SI 183 [ vect_cst_.881 ])
                        (reg:V4SI 180 [ vect_vec_iv_.879 ]))
                    (reg:V4SI 265))
                (reg:V4SI 275)))
        (set (reg:V4SI 185 [ vect_var_.882 ])
            (mult:V4SI (mult:V4SI (reg:V4SI 183 [ vect_cst_.881 ])
                    (reg:V4SI 180 [ vect_vec_iv_.879 ]))
                (reg:V4SI 265)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 228)
            (lt:V4SI (mult:V4SI (mult:V4SI (reg:V4SI 183 [ vect_cst_.881 ])
                        (reg:V4SI 180 [ vect_vec_iv_.879 ]))
                    (reg:V4SI 265))
                (reg:V4SI 275)))
        (set (reg:V4SI 185 [ vect_var_.882 ])
            (mult:V4SI (mult:V4SI (reg:V4SI 183 [ vect_cst_.881 ])
                    (reg:V4SI 180 [ vect_vec_iv_.879 ]))
                (reg:V4SI 265)))
    ])

Trying 98 -> 101:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 228)
            (lt:V4SI (mult:V4SI (reg:V4SI 223)
                    (const_vector:V4SI [
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                        ]))
                (reg:V4SI 275)))
        (set (reg:V4SI 185 [ vect_var_.882 ])
            (mult:V4SI (reg:V4SI 223)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 228)
            (lt:V4SI (mult:V4SI (reg:V4SI 223)
                    (const_vector:V4SI [
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                        ]))
                (reg:V4SI 275)))
        (set (reg:V4SI 185 [ vect_var_.882 ])
            (mult:V4SI (reg:V4SI 223)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ])))
    ])

Trying 101 -> 102:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 225) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                    (gt:V4SI (reg:V4SI 275)
                        (reg:V4SI 185 [ vect_var_.882 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 228)
            (gt:V4SI (reg:V4SI 275)
                (reg:V4SI 185 [ vect_var_.882 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 225) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                    (gt:V4SI (reg:V4SI 275)
                        (reg:V4SI 185 [ vect_var_.882 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 228)
            (gt:V4SI (reg:V4SI 275)
                (reg:V4SI 185 [ vect_var_.882 ])))
    ])

Trying 98, 101 -> 102:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 225) 0)
            (vec_select:V4SI (vec_concat:V8SI (mult:V4SI (reg:V4SI 223)
                        (reg:V4SI 265))
                    (lt:V4SI (mult:V4SI (reg:V4SI 223)
                            (reg:V4SI 265))
                        (reg:V4SI 275)))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 228)
            (lt:V4SI (mult:V4SI (reg:V4SI 223)
                    (reg:V4SI 265))
                (reg:V4SI 275)))
        (set (reg:V4SI 185 [ vect_var_.882 ])
            (mult:V4SI (reg:V4SI 223)
                (reg:V4SI 265)))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 225) 0)
            (vec_select:V4SI (vec_concat:V8SI (mult:V4SI (reg:V4SI 223)
                        (reg:V4SI 265))
                    (lt:V4SI (mult:V4SI (reg:V4SI 223)
                            (reg:V4SI 265))
                        (reg:V4SI 275)))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 228)
            (lt:V4SI (mult:V4SI (reg:V4SI 223)
                    (reg:V4SI 265))
                (reg:V4SI 275)))
        (set (reg:V4SI 185 [ vect_var_.882 ])
            (mult:V4SI (reg:V4SI 223)
                (reg:V4SI 265)))
    ])

Trying 101 -> 102:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 225) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                    (lt:V4SI (reg:V4SI 185 [ vect_var_.882 ])
                        (const_vector:V4SI [
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                            ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 228)
            (gt:V4SI (const_vector:V4SI [
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])
                (reg:V4SI 185 [ vect_var_.882 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 225) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                    (lt:V4SI (reg:V4SI 185 [ vect_var_.882 ])
                        (const_vector:V4SI [
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                            ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 228)
            (gt:V4SI (const_vector:V4SI [
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])
                (reg:V4SI 185 [ vect_var_.882 ])))
    ])

Trying 102 -> 103:
Failed to match this instruction:
(set (reg:V2DI 229)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                    (reg:V4SI 228))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 188 [ vect_cst_.886 ])))

Trying 101, 102 -> 103:
Failed to match this instruction:
(parallel [
        (set (reg:V2DI 229)
            (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                            (gt:V4SI (reg:V4SI 275)
                                (reg:V4SI 185 [ vect_var_.882 ])))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 4 [0x4])
                                (const_int 1 [0x1])
                                (const_int 5 [0x5])
                            ])) 0)
                (reg:V2DI 188 [ vect_cst_.886 ])))
        (set (reg:V4SI 228)
            (gt:V4SI (reg:V4SI 275)
                (reg:V4SI 185 [ vect_var_.882 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V2DI 229)
            (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                            (gt:V4SI (reg:V4SI 275)
                                (reg:V4SI 185 [ vect_var_.882 ])))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 4 [0x4])
                                (const_int 1 [0x1])
                                (const_int 5 [0x5])
                            ])) 0)
                (reg:V2DI 188 [ vect_cst_.886 ])))
        (set (reg:V4SI 228)
            (gt:V4SI (reg:V4SI 275)
                (reg:V4SI 185 [ vect_var_.882 ])))
    ])
Successfully matched this instruction:
(set (reg:V4SI 228)
    (gt:V4SI (reg:V4SI 275)
        (reg:V4SI 185 [ vect_var_.882 ])))
Failed to match this instruction:
(set (reg:V2DI 229)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                    (gt:V4SI (reg:V4SI 275)
                        (reg:V4SI 185 [ vect_var_.882 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 188 [ vect_cst_.886 ])))

Trying 103 -> 104:
Failed to match this instruction:
(set (mem:V2DI (reg:DI 115 [ ivtmp.932 ]) [2 MEM[base: D.8774_27, offset: 0B]+0 S16 A128])
    (plus:V2DI (reg:V2DI 188 [ vect_cst_.886 ])
        (reg:V2DI 225)))

Trying 102, 103 -> 104:
Failed to match this instruction:
(set (mem:V2DI (reg:DI 115 [ ivtmp.932 ]) [2 MEM[base: D.8774_27, offset: 0B]+0 S16 A128])
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                    (reg:V4SI 228))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 188 [ vect_cst_.886 ])))
Failed to match this instruction:
(set (reg:V8SI 229)
    (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
        (reg:V4SI 228)))

Trying 107 -> 108:
Failed to match this instruction:
(set (reg:V2DI 234)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                    (reg:V4SI 228))
                (parallel [
                        (const_int 2 [0x2])
                        (const_int 6 [0x6])
                        (const_int 3 [0x3])
                        (const_int 7 [0x7])
                    ])) 0)
        (reg:V2DI 188 [ vect_cst_.886 ])))

Trying 108 -> 109:
Failed to match this instruction:
(set (mem:V2DI (plus:DI (reg:DI 115 [ ivtmp.932 ])
            (const_int 16 [0x10])) [2 MEM[base: D.8774_27, offset: 16B]+0 S16 A128])
    (plus:V2DI (reg:V2DI 188 [ vect_cst_.886 ])
        (reg:V2DI 230)))

Trying 107, 108 -> 109:
Failed to match this instruction:
(set (mem:V2DI (plus:DI (reg:DI 115 [ ivtmp.932 ])
            (const_int 16 [0x10])) [2 MEM[base: D.8774_27, offset: 16B]+0 S16 A128])
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                    (reg:V4SI 228))
                (parallel [
                        (const_int 2 [0x2])
                        (const_int 6 [0x6])
                        (const_int 3 [0x3])
                        (const_int 7 [0x7])
                    ])) 0)
        (reg:V2DI 188 [ vect_cst_.886 ])))
Failed to match this instruction:
(set (reg:V8SI 234)
    (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
        (reg:V4SI 228)))

Trying 112 -> 115:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 96 [ ivtmp.930 ])
                    (const_int 1 [0x1]))
                (reg:SI 168 [ bnd.873 ])))
        (set (reg:SI 96 [ ivtmp.930 ])
            (plus:SI (reg:SI 96 [ ivtmp.930 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 96 [ ivtmp.930 ])
                    (const_int 1 [0x1]))
                (reg:SI 168 [ bnd.873 ])))
        (set (reg:SI 96 [ ivtmp.930 ])
            (plus:SI (reg:SI 96 [ ivtmp.930 ])
                (const_int 1 [0x1])))
    ])

Trying 115 -> 116:
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg:SI 96 [ ivtmp.930 ])
            (reg:SI 168 [ bnd.873 ]))
        (label_ref:DI 266)
        (pc)))

Trying 112, 115 -> 116:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 96 [ ivtmp.930 ])
                        (const_int 1 [0x1]))
                    (reg:SI 168 [ bnd.873 ]))
                (label_ref:DI 266)
                (pc)))
        (set (reg:SI 96 [ ivtmp.930 ])
            (plus:SI (reg:SI 96 [ ivtmp.930 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 96 [ ivtmp.930 ])
                        (const_int 1 [0x1]))
                    (reg:SI 168 [ bnd.873 ]))
                (label_ref:DI 266)
                (pc)))
        (set (reg:SI 96 [ ivtmp.930 ])
            (plus:SI (reg:SI 96 [ ivtmp.930 ])
                (const_int 1 [0x1])))
    ])

Trying 119 -> 120:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 167 [ niters.872 ])
            (reg:SI 169 [ ratio_mult_vf.874 ]))
        (label_ref:DI 146)
        (pc)))

Trying 123 -> 124:
Failed to match this instruction:
(set (reg:DI 101 [ D.8718 ])
    (sign_extend:DI (ashift:SI (reg/v:SI 196 [ cols ])
            (const_int 2 [0x2]))))

Trying 125 -> 126:
Failed to match this instruction:
(parallel [
        (set (reg:SI 237)
            (ashift:SI (mult:SI (reg/v:SI 196 [ cols ])
                    (reg/v:SI 170 [ i ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 237)
    (ashift:SI (mult:SI (reg/v:SI 196 [ cols ])
            (reg/v:SI 170 [ i ]))
        (const_int 2 [0x2])))

Trying 126 -> 127:
Failed to match this instruction:
(set (reg:DI 238)
    (sign_extend:DI (ashift:SI (reg:SI 236)
            (const_int 2 [0x2]))))

Trying 125, 126 -> 127:
Failed to match this instruction:
(set (reg:DI 238)
    (sign_extend:DI (ashift:SI (mult:SI (reg/v:SI 196 [ cols ])
                (reg/v:SI 170 [ i ]))
            (const_int 2 [0x2]))))
Successfully matched this instruction:
(set (reg:SI 237)
    (mult:SI (reg/v:SI 196 [ cols ])
        (reg/v:SI 170 [ i ])))
Failed to match this instruction:
(set (reg:DI 238)
    (sign_extend:DI (ashift:SI (reg:SI 237)
            (const_int 2 [0x2]))))

Trying 127 -> 128:
Failed to match this instruction:
(parallel [
        (set (reg:DI 145 [ ivtmp.898 ])
            (plus:DI (sign_extend:DI (reg:SI 237))
                (reg/v/f:DI 85 [ heap ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 145 [ ivtmp.898 ])
    (plus:DI (sign_extend:DI (reg:SI 237))
        (reg/v/f:DI 85 [ heap ])))

Trying 126, 127 -> 128:
Failed to match this instruction:
(parallel [
        (set (reg:DI 145 [ ivtmp.898 ])
            (plus:DI (sign_extend:DI (mult:SI (reg:SI 236)
                        (const_int 4 [0x4])))
                (reg/v/f:DI 85 [ heap ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 145 [ ivtmp.898 ])
    (plus:DI (sign_extend:DI (mult:SI (reg:SI 236)
                (const_int 4 [0x4])))
        (reg/v/f:DI 85 [ heap ])))
Successfully matched this instruction:
(set (reg:SI 238)
    (ashift:SI (reg:SI 236)
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:DI 145 [ ivtmp.898 ])
    (plus:DI (sign_extend:DI (reg:SI 238))
        (reg/v/f:DI 85 [ heap ])))

Trying 129 -> 130:
Failed to match this instruction:
(parallel [
        (set (reg:DI 240)
            (ashift:DI (sign_extend:DI (reg/v:SI 170 [ i ]))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 240)
    (ashift:DI (sign_extend:DI (reg/v:SI 170 [ i ]))
        (const_int 3 [0x3])))

Trying 130 -> 131:
Failed to match this instruction:
(parallel [
        (set (reg:DI 65 [ ivtmp.900 ])
            (plus:DI (mult:DI (reg:DI 239 [ i ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 81 [ extImage ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 65 [ ivtmp.900 ])
    (plus:DI (mult:DI (reg:DI 239 [ i ])
            (const_int 8 [0x8]))
        (reg/v/f:DI 81 [ extImage ])))
deferring deletion of insn with uid = 130.
modifying insn i3   131 r65:DI=r239:DI*0x8+r81:DI
      REG_DEAD: r239:DI
deferring rescan insn with uid = 131.

Trying 129 -> 131:
Failed to match this instruction:
(set (reg:DI 65 [ ivtmp.900 ])
    (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg/v:SI 170 [ i ]) 0)
                (const_int 4294967296 [0x100000000]))
            (const_int 29 [0x1d]))
        (reg/v/f:DI 81 [ extImage ])))

Trying 134 -> 140:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 170 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 197 [ rows ])))
        (set (reg/v:SI 170 [ i ])
            (plus:SI (reg/v:SI 170 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 170 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 197 [ rows ])))
        (set (reg/v:SI 170 [ i ])
            (plus:SI (reg/v:SI 170 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 140 -> 141:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 197 [ rows ])
            (reg/v:SI 170 [ i ]))
        (label_ref:DI 139)
        (pc)))

Trying 134, 140 -> 141:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 170 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 197 [ rows ]))
                (label_ref:DI 139)
                (pc)))
        (set (reg/v:SI 170 [ i ])
            (plus:SI (reg/v:SI 170 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 170 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 197 [ rows ]))
                (label_ref:DI 139)
                (pc)))
        (set (reg/v:SI 170 [ i ])
            (plus:SI (reg/v:SI 170 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 148 -> 149:
Failed to match this instruction:
(set (mem/f:DI (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg/v:SI 197 [ rows ]) 0)
                    (const_int 4294967296 [0x100000000]))
                (const_int 29 [0x1d]))
            (reg/v/f:DI 81 [ extImage ])) [2 *D.8559_56+0 S8 A64])
    (reg/v/f:DI 85 [ heap ]))

Trying 156 -> 160:

Trying 157 -> 160:

Trying 158 -> 160:

Trying 159 -> 160:

Trying 157, 156 -> 160:

Trying 158, 156 -> 160:

Trying 159, 156 -> 160:

Trying 158, 157 -> 160:

Trying 159, 157 -> 160:

Trying 159, 158 -> 160:

Trying 166 -> 167:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 197 [ rows ])
            (const_int 0 [0]))
        (label_ref:DI 214)
        (pc)))

Trying 173 -> 174:
Failed to match this instruction:
(set (reg:V4SF 243)
    (vec_concat:V4SF (vec_select:V2SF (vec_concat:V4SF (mem:V2SF (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                        (reg:DI 136 [ ivtmp.919 ])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+0 S8 A32])
                (vec_select:V2SF (reg:V4SF 272)
                    (parallel [
                            (const_int 2 [0x2])
                            (const_int 3 [0x3])
                        ])))
            (parallel [
                    (const_int 0 [0])
                    (const_int 1 [0x1])
                ]))
        (mem:V2SF (plus:DI (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                    (reg:DI 136 [ ivtmp.919 ]))
                (const_int 8 [0x8])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+8 S8 A32])))

Trying 173 -> 174:
Failed to match this instruction:
(set (reg:V4SF 243)
    (vec_concat:V4SF (vec_select:V2SF (vec_concat:V4SF (mem:V2SF (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                        (reg:DI 136 [ ivtmp.919 ])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+0 S8 A32])
                (const_vector:V2SF [
                        (const_double:SF 0.0 [0x0.0p+0])
                        (const_double:SF 0.0 [0x0.0p+0])
                    ]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 1 [0x1])
                ]))
        (mem:V2SF (plus:DI (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                    (reg:DI 136 [ ivtmp.919 ]))
                (const_int 8 [0x8])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+8 S8 A32])))

Trying 174 -> 176:
Failed to match this instruction:
(set (reg:V4SI 242)
    (fix:V4SI (vec_concat:V4SF (vec_select:V2SF (reg:V4SF 243)
                (parallel [
                        (const_int 0 [0])
                        (const_int 1 [0x1])
                    ]))
            (mem:V2SF (plus:DI (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                        (reg:DI 136 [ ivtmp.919 ]))
                    (const_int 8 [0x8])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+8 S8 A32]))))

Trying 173, 174 -> 176:
Failed to match this instruction:
(set (reg:V4SI 242)
    (fix:V4SI (vec_concat:V4SF (vec_select:V2SF (vec_concat:V4SF (mem:V2SF (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                            (reg:DI 136 [ ivtmp.919 ])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+0 S8 A32])
                    (vec_select:V2SF (reg:V4SF 272)
                        (parallel [
                                (const_int 2 [0x2])
                                (const_int 3 [0x3])
                            ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 1 [0x1])
                    ]))
            (mem:V2SF (plus:DI (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                        (reg:DI 136 [ ivtmp.919 ]))
                    (const_int 8 [0x8])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+8 S8 A32]))))

Trying 176 -> 178:
Failed to match this instruction:
(set (mem:V16QI (plus:DI (reg/f:DI 116 [ pretmp.826 ])
            (reg:DI 136 [ ivtmp.919 ])) [5 MEM[base: pretmp.826_89, index: ivtmp.919_113, offset: 0B]+0 S16 A32])
    (unspec:V16QI [
            (subreg:V16QI (fix:V4SI (reg:V4SF 243)) 0)
        ] UNSPEC_MOVU))

Trying 174, 176 -> 178:
Failed to match this instruction:
(set (mem:V16QI (plus:DI (reg/f:DI 116 [ pretmp.826 ])
            (reg:DI 136 [ ivtmp.919 ])) [5 MEM[base: pretmp.826_89, index: ivtmp.919_113, offset: 0B]+0 S16 A32])
    (unspec:V16QI [
            (subreg:V16QI (fix:V4SI (vec_concat:V4SF (vec_select:V2SF (reg:V4SF 243)
                            (parallel [
                                    (const_int 0 [0])
                                    (const_int 1 [0x1])
                                ]))
                        (mem:V2SF (plus:DI (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                                    (reg:DI 136 [ ivtmp.919 ]))
                                (const_int 8 [0x8])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+8 S8 A32]))) 0)
        ] UNSPEC_MOVU))

Trying 181 -> 184:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 100 [ ivtmp.916 ])
                    (const_int 1 [0x1]))
                (reg:SI 270 [ bnd.849 ])))
        (set (reg:SI 100 [ ivtmp.916 ])
            (plus:SI (reg:SI 100 [ ivtmp.916 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 100 [ ivtmp.916 ])
                    (const_int 1 [0x1]))
                (reg:SI 270 [ bnd.849 ])))
        (set (reg:SI 100 [ ivtmp.916 ])
            (plus:SI (reg:SI 100 [ ivtmp.916 ])
                (const_int 1 [0x1])))
    ])

Trying 184 -> 185:
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 270 [ bnd.849 ])
            (reg:SI 100 [ ivtmp.916 ]))
        (label_ref:DI 183)
        (pc)))

Trying 181, 184 -> 185:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 100 [ ivtmp.916 ])
                        (const_int 1 [0x1]))
                    (reg:SI 270 [ bnd.849 ]))
                (label_ref:DI 183)
                (pc)))
        (set (reg:SI 100 [ ivtmp.916 ])
            (plus:SI (reg:SI 100 [ ivtmp.916 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 100 [ ivtmp.916 ])
                        (const_int 1 [0x1]))
                    (reg:SI 270 [ bnd.849 ]))
                (label_ref:DI 183)
                (pc)))
        (set (reg:SI 100 [ ivtmp.916 ])
            (plus:SI (reg:SI 100 [ ivtmp.916 ])
                (const_int 1 [0x1])))
    ])

Trying 188 -> 189:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 196 [ cols ])
            (reg:SI 271 [ ratio_mult_vf.850 ]))
        (label_ref:DI 217)
        (pc)))

Trying 282 -> 193:
Failed to match this instruction:
(parallel [
        (set (reg:DI 266 [ D.8745 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 143 [ j ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 266 [ D.8745 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 143 [ j ]))
        (const_int 2 [0x2])))

Trying 193 -> 194:
Failed to match this instruction:
(parallel [
        (set (reg:DI 267)
            (plus:DI (mult:DI (reg:DI 264 [ j ])
                    (const_int 4 [0x4]))
                (reg/f:DI 116 [ pretmp.826 ])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 266 [ D.8745 ])
            (ashift:DI (reg:DI 264 [ j ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 267)
            (plus:DI (mult:DI (reg:DI 264 [ j ])
                    (const_int 4 [0x4]))
                (reg/f:DI 116 [ pretmp.826 ])))
        (set (reg:DI 266 [ D.8745 ])
            (ashift:DI (reg:DI 264 [ j ])
                (const_int 2 [0x2])))
    ])

Trying 282, 193 -> 194:
Failed to match this instruction:
(parallel [
        (set (reg:DI 267)
            (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg/v:SI 143 [ j ]) 0)
                        (const_int 4294967296 [0x100000000]))
                    (const_int 30 [0x1e]))
                (reg/f:DI 116 [ pretmp.826 ])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 266 [ D.8745 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 143 [ j ]))
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 267)
            (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg/v:SI 143 [ j ]) 0)
                        (const_int 4294967296 [0x100000000]))
                    (const_int 30 [0x1e]))
                (reg/f:DI 116 [ pretmp.826 ])))
        (set (reg:DI 266 [ D.8745 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 143 [ j ]))
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(set (reg:DI 266 [ D.8745 ])
    (ashift:DI (sign_extend:DI (reg/v:SI 143 [ j ]))
        (const_int 2 [0x2])))

Trying 196 -> 197:
Successfully matched this instruction:
(set (reg:SI 249)
    (fix:SI (mem:SF (plus:DI (mult:DI (reg:DI 160 [ ivtmp.910 ])
                    (const_int 4 [0x4]))
                (reg:DI 268)) [3 MEM[base: D.8746_158, index: ivtmp.910_160, step: 4, offset: 0B]+0 S4 A32])))
deferring deletion of insn with uid = 196.
modifying insn i3   197 r249:SI=fix([r160:DI*0x4+r268:DI])
deferring rescan insn with uid = 197.

Trying 197 -> 198:
Failed to match this instruction:
(set (mem:SI (plus:DI (mult:DI (reg:DI 160 [ ivtmp.910 ])
                (const_int 4 [0x4]))
            (reg:DI 267)) [5 MEM[base: D.8749_159, index: ivtmp.910_160, step: 4, offset: 0B]+0 S4 A32])
    (fix:SI (mem:SF (plus:DI (mult:DI (reg:DI 160 [ ivtmp.910 ])
                    (const_int 4 [0x4]))
                (reg:DI 268)) [3 MEM[base: D.8746_158, index: ivtmp.910_160, step: 4, offset: 0B]+0 S4 A32])))

Trying 201 -> 202:
Failed to match this instruction:
(parallel [
        (set (reg:SI 91 [ D.8752 ])
            (plus:SI (plus:SI (reg/v:SI 143 [ j ])
                    (subreg:SI (reg:DI 160 [ ivtmp.910 ]) 0))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 160 [ ivtmp.910 ])
            (plus:DI (reg:DI 160 [ ivtmp.910 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 91 [ D.8752 ])
            (plus:SI (plus:SI (reg/v:SI 143 [ j ])
                    (subreg:SI (reg:DI 160 [ ivtmp.910 ]) 0))
                (const_int 1 [0x1])))
        (set (reg:DI 160 [ ivtmp.910 ])
            (plus:DI (reg:DI 160 [ ivtmp.910 ])
                (const_int 1 [0x1])))
    ])

Trying 202 -> 204:
Failed to match this instruction:
(set (reg:CCGC 17 flags)
    (compare:CCGC (plus:SI (reg/v:SI 143 [ j ])
            (subreg:SI (reg:DI 160 [ ivtmp.910 ]) 0))
        (reg/v:SI 196 [ cols ])))

Trying 201, 202 -> 204:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (subreg:SI (plus:DI (reg:DI 160 [ ivtmp.910 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 143 [ j ]))
                (reg/v:SI 196 [ cols ])))
        (set (reg:DI 160 [ ivtmp.910 ])
            (plus:DI (reg:DI 160 [ ivtmp.910 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (subreg:SI (plus:DI (reg:DI 160 [ ivtmp.910 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 143 [ j ]))
                (reg/v:SI 196 [ cols ])))
        (set (reg:DI 160 [ ivtmp.910 ])
            (plus:DI (reg:DI 160 [ ivtmp.910 ])
                (const_int 1 [0x1])))
    ])

Trying 204 -> 205:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 196 [ cols ])
            (reg:SI 91 [ D.8752 ]))
        (label_ref:DI 203)
        (pc)))

Trying 202, 204 -> 205:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (plus:SI (reg/v:SI 143 [ j ])
                (subreg:SI (reg:DI 160 [ ivtmp.910 ]) 0))
            (reg/v:SI 196 [ cols ]))
        (label_ref:DI 203)
        (pc)))

Trying 211 -> 212:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (subreg:SI (plus:DI (reg:DI 150 [ ivtmp.925 ])
                        (const_int 1 [0x1])) 0)
                (reg/v:SI 197 [ rows ])))
        (set (reg:DI 150 [ ivtmp.925 ])
            (plus:DI (reg:DI 150 [ ivtmp.925 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (subreg:SI (plus:DI (reg:DI 150 [ ivtmp.925 ])
                        (const_int 1 [0x1])) 0)
                (reg/v:SI 197 [ rows ])))
        (set (reg:DI 150 [ ivtmp.925 ])
            (plus:DI (reg:DI 150 [ ivtmp.925 ])
                (const_int 1 [0x1])))
    ])

Trying 212 -> 213:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 197 [ rows ])
            (subreg:SI (reg:DI 150 [ ivtmp.925 ]) 0))
        (label_ref 247)
        (pc)))

Trying 211, 212 -> 213:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (subreg:SI (plus:DI (reg:DI 150 [ ivtmp.925 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 197 [ rows ]))
                (label_ref 247)
                (pc)))
        (set (reg:DI 150 [ ivtmp.925 ])
            (plus:DI (reg:DI 150 [ ivtmp.925 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (subreg:SI (plus:DI (reg:DI 150 [ ivtmp.925 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 197 [ rows ]))
                (label_ref 247)
                (pc)))
        (set (reg:DI 150 [ ivtmp.925 ])
            (plus:DI (reg:DI 150 [ ivtmp.925 ])
                (const_int 1 [0x1])))
    ])

Trying 224 -> 225:
Failed to match this instruction:
(parallel [
        (set (reg:SI 271 [ ratio_mult_vf.850 ])
            (and:SI (reg/v:SI 196 [ cols ])
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 270 [ bnd.849 ])
            (lshiftrt:SI (reg/v:SI 196 [ cols ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 271 [ ratio_mult_vf.850 ])
            (and:SI (reg/v:SI 196 [ cols ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 270 [ bnd.849 ])
            (lshiftrt:SI (reg/v:SI 196 [ cols ])
                (const_int 2 [0x2])))
    ])

Trying 218 -> 219:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 196 [ cols ])
            (const_int 0 [0]))
        (label_ref 217)
        (pc)))

Trying 227 -> 228:
Failed to match this instruction:
(set (reg:QI 251)
    (eq:QI (reg:SI 271 [ ratio_mult_vf.850 ])
        (const_int 0 [0])))

Trying 228 -> 229:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (reg:CCZ 17 flags))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CCZ 17 flags)
            (const_int 0 [0]))
        (label_ref:DI 276)
        (pc)))
deferring deletion of insn with uid = 228.
modifying other_insn   230 pc={(flags:CCZ==0)?L276:pc}
      REG_DEAD: flags:CCZ
      REG_BR_PROB: 0
deferring rescan insn with uid = 230.
modifying insn i3   229 flags:CCZ=flags:CCZ
deferring rescan insn with uid = 229.

Trying 227 -> 229:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg:SI 271 [ ratio_mult_vf.850 ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 227.
modifying insn i3   229 flags:CCZ=cmp(r271:SI,0)
deferring rescan insn with uid = 229.

Trying 229 -> 230:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 271 [ ratio_mult_vf.850 ])
            (const_int 0 [0]))
        (label_ref:DI 276)
        (pc)))

Trying 231 -> 232:
Failed to match this instruction:
(set (reg:QI 253)
    (gtu:QI (reg/v:SI 196 [ cols ])
        (const_int 5 [0x5])))

Trying 233 -> 234:
Failed to match this instruction:
(set (reg:CC 17 flags)
    (compare:CC (plus:DI (reg/f:DI 116 [ pretmp.826 ])
            (const_int 16 [0x10]))
        (reg/f:DI 119 [ pretmp.829 ])))

Trying 234 -> 235:
Failed to match this instruction:
(set (reg:QI 256)
    (gtu:QI (reg/f:DI 119 [ pretmp.829 ])
        (reg/f:DI 254)))

Trying 233, 234 -> 235:
Failed to match this instruction:
(set (reg:QI 256)
    (ltu:QI (plus:DI (reg/f:DI 116 [ pretmp.826 ])
            (const_int 16 [0x10]))
        (reg/f:DI 119 [ pretmp.829 ])))

Trying 236 -> 237:
Failed to match this instruction:
(set (reg:CC 17 flags)
    (compare:CC (plus:DI (reg/f:DI 119 [ pretmp.829 ])
            (const_int 16 [0x10]))
        (reg/f:DI 116 [ pretmp.826 ])))

Trying 237 -> 238:
Failed to match this instruction:
(set (reg:QI 259)
    (gtu:QI (reg/f:DI 116 [ pretmp.826 ])
        (reg/f:DI 257)))

Trying 236, 237 -> 238:
Failed to match this instruction:
(set (reg:QI 259)
    (ltu:QI (plus:DI (reg/f:DI 119 [ pretmp.829 ])
            (const_int 16 [0x10]))
        (reg/f:DI 116 [ pretmp.826 ])))

Trying 235 -> 239:

Trying 238 -> 239:
Failed to match this instruction:
(parallel [
        (set (reg:QI 260)
            (ior:QI (gtu:QI (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:QI 256)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:QI 260)
    (ior:QI (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))
        (reg:QI 256)))

Trying 234, 235 -> 239:

Trying 237, 238 -> 239:

Trying 238, 235 -> 239:

Trying 233, 234, 235 -> 239:

Trying 234, 238, 235 -> 239:

Trying 237, 238, 235 -> 239:

Trying 236, 237, 238 -> 239:

Trying 232 -> 240:

Trying 239 -> 240:
Failed to match this instruction:
(parallel [
        (set (reg:QI 261)
            (and:QI (ior:QI (reg:QI 256)
                    (reg:QI 259))
                (reg:QI 253)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:QI 261)
    (and:QI (ior:QI (reg:QI 256)
            (reg:QI 259))
        (reg:QI 253)))

Trying 231, 232 -> 240:

Trying 235, 239 -> 240:

Trying 238, 239 -> 240:
Failed to match this instruction:
(parallel [
        (set (reg:QI 261)
            (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:QI 256))
                (reg:QI 253)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:QI 261)
    (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:QI 256))
        (reg:QI 253)))
Successfully matched this instruction:
(set (reg:QI 260)
    (gtu:QI (reg:CC 17 flags)
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:QI 261)
    (and:QI (ior:QI (reg:QI 260)
            (reg:QI 256))
        (reg:QI 253)))

Trying 239, 232 -> 240:

Trying 231, 239, 232 -> 240:

Trying 235, 239, 232 -> 240:

Trying 238, 239, 232 -> 240:

Trying 238, 235, 239 -> 240:

Trying 240 -> 241:
Failed to match this instruction:
(parallel [
        (set (reg:QI 262)
            (xor:QI (and:QI (reg:QI 253)
                    (reg:QI 260))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:QI 262)
    (xor:QI (and:QI (reg:QI 253)
            (reg:QI 260))
        (const_int 1 [0x1])))

Trying 232, 240 -> 241:

Trying 239, 240 -> 241:
Failed to match this instruction:
(parallel [
        (set (reg:QI 262)
            (xor:QI (and:QI (ior:QI (reg:QI 256)
                        (reg:QI 259))
                    (reg:QI 253))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:QI 262)
    (xor:QI (and:QI (ior:QI (reg:QI 256)
                (reg:QI 259))
            (reg:QI 253))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:QI 261)
    (and:QI (ior:QI (reg:QI 256)
            (reg:QI 259))
        (reg:QI 253)))

Trying 231, 232, 240 -> 241:

Trying 239, 232, 240 -> 241:

Trying 235, 239, 240 -> 241:

Trying 238, 239, 240 -> 241:
Failed to match this instruction:
(parallel [
        (set (reg:QI 262)
            (xor:QI (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:QI 256))
                    (reg:QI 253))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:QI 262)
    (xor:QI (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:QI 256))
            (reg:QI 253))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:QI 261)
    (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:QI 256))
        (reg:QI 253)))

Trying 241 -> 242:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CCZ 17 flags)
            (const_int 0 [0]))
        (label_ref:DI 276)
        (pc)))
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg:QI 261)
        (const_int 0 [0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CCZ 17 flags)
            (const_int 0 [0]))
        (label_ref:DI 276)
        (pc)))
deferring deletion of insn with uid = 241.
modifying other_insn   243 pc={(flags:CCZ==0)?L276:pc}
      REG_DEAD: flags:CCZ
      REG_BR_PROB: 0
deferring rescan insn with uid = 243.
modifying insn i3   242 flags:CCZ=cmp(r261:QI,0)
      REG_DEAD: r261:QI
deferring rescan insn with uid = 242.

Trying 240 -> 242:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (and:QI (reg:QI 253)
            (reg:QI 260))
        (const_int 0 [0])))
deferring deletion of insn with uid = 240.
modifying insn i3   242 flags:CCZ=cmp(r253:QI&r260:QI,0)
      REG_DEAD: r253:QI
      REG_DEAD: r260:QI
deferring rescan insn with uid = 242.

Trying 239 -> 242:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (and:QI (ior:QI (reg:QI 256)
                (reg:QI 259))
            (reg:QI 253))
        (const_int 0 [0])))

Trying 232 -> 242:

Trying 235, 239 -> 242:

Trying 238, 239 -> 242:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:QI 256))
            (reg:QI 253))
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:QI 260)
    (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:QI 256))
        (reg:QI 253)))

Trying 231, 232 -> 242:

Trying 232, 239 -> 242:

Trying 234, 235, 239 -> 242:

Trying 238, 235, 239 -> 242:

Trying 237, 238, 239 -> 242:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (and:QI (ior:QI (gtu:QI (reg/f:DI 116 [ pretmp.826 ])
                    (reg/f:DI 257))
                (reg:QI 256))
            (reg:QI 253))
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:QI 260)
    (and:QI (ior:QI (gtu:QI (reg/f:DI 116 [ pretmp.826 ])
                (reg/f:DI 257))
            (reg:QI 256))
        (reg:QI 253)))

Trying 235, 232, 239 -> 242:

Trying 238, 232, 239 -> 242:

Trying 231, 232, 239 -> 242:

Trying 242 -> 243:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:QI (reg:QI 253)
                (reg:QI 260))
            (const_int 0 [0]))
        (label_ref:DI 276)
        (pc)))

Trying 239, 242 -> 243:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:QI (ior:QI (reg:QI 256)
                    (reg:QI 259))
                (reg:QI 253))
            (const_int 0 [0]))
        (label_ref:DI 276)
        (pc)))

Trying 232, 242 -> 243:

Trying 235, 239, 242 -> 243:

Trying 238, 239, 242 -> 243:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:QI (ior:QI (gtu:QI (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:QI 256))
                (reg:QI 253))
            (const_int 0 [0]))
        (label_ref:DI 276)
        (pc)))

Trying 232, 239, 242 -> 243:

Trying 231, 232, 242 -> 243:


izp_toUintArray

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,30u} r7={1d,33u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,29u} r17={70d,24u} r18={3d} r19={3d} r20={1d,30u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r65={2d,2u} r81={2d,9u} r85={1d,6u} r91={1d,1u} r96={2d,2u} r100={2d,2u} r101={1d,1u} r115={2d,3u} r116={1d,4u} r119={1d,5u,1e} r136={2d,4u,1e} r143={2d,2u} r145={2d,2u} r150={2d,4u} r158={1d,4u} r159={1d,1u} r160={2d,4u} r167={1d,2u} r168={1d,2u} r169={1d,3u} r170={4d,10u} r180={2d,2u,1e} r181={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,3u,1e} r188={1d,2u} r195={1d,1u} r196={1d,10u} r197={1d,12u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,2u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r222={1d,1u} r223={1d,1u,1e} r225={1d,1u} r228={1d,2u} r229={1d,1u} r230={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={2d,2u} r248={1d,1u,1e} r249={1d,1u} r251={1d,1u} r253={1d,1u} r254={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r264={1d,1u} r265={1d,2u} r266={1d,2u} r267={1d,1u} r268={1d,1u} r270={1d,2u} r271={1d,3u} r272={1d,1u} r275={1d,1u} 
;;    total ref usage 659{325d,328u,6e} in 163{160 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 81 85 195 196 197 198 199 200 202 203 204 207
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 81 85 195 196 197 198 199 200 202 203 204 207
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 19 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 5 19 6 2 (set (reg/v/f:DI 195 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:565 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ image ])
        (nil)))

(insn 6 5 7 2 (set (reg/v:SI 196 [ cols ])
        (reg:SI 4 si [ cols ])) ../src/izp-gaussian.c:565 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ cols ])
        (nil)))

(insn 7 6 8 2 (set (reg/v:SI 197 [ rows ])
        (reg:SI 1 dx [ rows ])) ../src/izp-gaussian.c:565 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ rows ])
        (nil)))

(note 8 7 21 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 21 8 22 2 (var_location:SI width (reg/v:SI 196 [ cols ])) -1
     (nil))

(debug_insn 22 21 23 2 (var_location:SI height (reg/v:SI 197 [ rows ])) -1
     (nil))

(debug_insn 23 22 24 2 (var_location:SI size (const_int 4 [0x4])) -1
     (nil))

(insn 24 23 25 2 (parallel [
            (set (reg:SI 198)
                (plus:SI (reg/v:SI 197 [ rows ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 25 24 26 2 (set (reg:DI 199)
        (sign_extend:DI (reg:SI 198))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 198)
        (nil)))

(insn 26 25 27 2 (parallel [
            (set (reg:DI 200)
                (ashift:DI (reg:DI 199)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 199)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 27 26 28 2 (set (reg:DI 4 si)
        (reg:DI 200)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 200)
        (nil)))

(insn 28 27 29 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 29 28 30 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 30 29 32 2 (set (reg/v/f:DI 81 [ extImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 201)
            (nil))))

(debug_insn 32 30 33 2 (var_location:DI idx (reg/v/f:DI 81 [ extImage ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 33 32 34 2 (parallel [
            (set (reg:SI 202)
                (mult:SI (reg/v:SI 196 [ cols ])
                    (reg/v:SI 197 [ rows ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 34 33 35 2 (parallel [
            (set (reg:SI 203)
                (ashift:SI (reg:SI 202)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 202)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 35 34 36 2 (set (reg:DI 204)
        (sign_extend:DI (reg:SI 203))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))

(insn 36 35 37 2 (set (reg:DI 4 si)
        (reg:DI 204)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 204)
        (nil)))

(insn 37 36 38 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 38 37 39 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 39 38 41 2 (set (reg/v/f:DI 85 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 205)
            (nil))))

(debug_insn 41 39 42 2 (var_location:DI heap (reg/v/f:DI 85 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(note 42 41 43 2 NOTE_INSN_DELETED)

(note 43 42 44 2 NOTE_INSN_DELETED)

(insn 44 43 45 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 85 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 45 44 277 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 152)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 152)
;; End of basic block 2 -> ( 17 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197


;; Succ edge  17 [4.3%] 
;; Succ edge  3 [95.7%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  def 	 17 [flags] 209
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 17 [flags] 209
;; live  kill	

;; Pred edge  2 [95.7%]  (fallthru)
(note 277 45 46 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 46 277 47 3 NOTE_INSN_DELETED)

(note 47 46 48 3 NOTE_INSN_DELETED)

(insn 48 47 49 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 81 [ extImage ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 49 48 50 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 152)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 152)
;; End of basic block 3 -> ( 4 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197


;; Succ edge  4 [95.7%]  (fallthru)
;; Succ edge  17 [4.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 197
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  3 [95.7%]  (fallthru)
(note 50 49 51 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 51 50 52 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 52 51 53 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 197 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 146)
;; End of basic block 4 -> ( 5 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197


;; Succ edge  5 [91.0%]  (fallthru)
;; Succ edge  16 [9.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 197
;; lr  def 	 17 [flags] 158 159 210 211 212 213
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 17 [flags] 158 159 210 211 212 213
;; live  kill	 17 [flags]

;; Pred edge  4 [91.0%]  (fallthru)
(note 54 53 57 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 57 54 58 5 NOTE_INSN_DELETED)

(insn 58 57 59 5 (parallel [
            (set (reg:DI 211)
                (ashift:DI (reg/v/f:DI 81 [ extImage ])
                    (const_int 60 [0x3c])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 498 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 59 58 60 5 NOTE_INSN_DELETED)

(insn 60 59 61 5 (parallel [
            (set (subreg:DI (reg:SI 213) 0)
                (lshiftrt:DI (reg:DI 211)
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 533 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 211)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 61 60 62 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 213)
            (reg/v:SI 197 [ rows ]))) ../src/izp-gaussian.c:564 6 {*cmpsi_1}
     (nil))

(insn 62 61 63 5 (set (reg:SI 158 [ prolog_loop_niters.868 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 213)
            (reg/v:SI 197 [ rows ]))) ../src/izp-gaussian.c:564 885 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 213)
        (expr_list:REG_DEAD (reg:CC 17 flags)
            (nil))))

(insn 63 62 64 5 (set (reg:DI 159 [ prolog_loop_niters.869 ])
        (zero_extend:DI (reg:SI 158 [ prolog_loop_niters.868 ]))) ../src/izp-gaussian.c:564 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 64 63 65 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 158 [ prolog_loop_niters.868 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 65 64 66 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 262)
            (pc))) ../src/izp-gaussian.c:564 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 262)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  8

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u62(6){ }u63(7){ }u64(16){ }u65(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 197
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 69 6 (set (mem/f:DI (reg/v/f:DI 81 [ extImage ]) [2 MEM[base: D.8736_24, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 85 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 69 67 70 6 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 70 69 71 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 197 [ rows ])
            (reg:SI 158 [ prolog_loop_niters.868 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 71 70 258 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 146)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 146)
;; End of basic block 6 -> ( 7 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197


;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(6){ }u72(7){ }u73(16){ }u74(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  gen 	 170
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
(note 258 71 9 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 9 258 262 7 (set (reg/v:SI 170 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  gen 	 170
;; live  kill	

;; Pred edge  5
(code_label 262 9 261 8 80 "" [1 uses])

(note 261 262 10 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 10 261 72 8 (set (reg/v:SI 170 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 64 {*movsi_internal}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(6){ }u80(7){ }u81(16){ }u82(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158 197
;; lr  def 	 17 [flags] 167 168 169
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; live  gen 	 17 [flags] 167 168 169
;; live  kill	 17 [flags]

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 72 10 73 9 66 "" [0 uses])

(note 73 72 74 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 9 (parallel [
            (set (reg:SI 167 [ niters.872 ])
                (minus:SI (reg/v:SI 197 [ rows ])
                    (reg:SI 158 [ prolog_loop_niters.868 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 158 [ prolog_loop_niters.868 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 75 74 76 9 (parallel [
            (set (reg:SI 168 [ bnd.873 ])
                (lshiftrt:SI (reg:SI 167 [ niters.872 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 76 75 77 9 (parallel [
            (set (reg:SI 169 [ ratio_mult_vf.874 ])
                (ashift:SI (reg:SI 168 [ bnd.873 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 77 76 78 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 169 [ ratio_mult_vf.874 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 78 77 79 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 121)
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  14

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(6){ }u90(7){ }u91(16){ }u92(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 170 196
;; lr  def 	 17 [flags] 96 115 180 181 183 188 215 216 217 218 219 222 265 275
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
;; live  gen 	 96 115 180 181 183 188 215 216 217 218 219 222 265 275
;; live  kill	 17 [flags]

;; Pred edge  9 [100.0%]  (fallthru)
(note 79 78 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 10 (parallel [
            (set (reg:SI 215)
                (plus:SI (reg/v:SI 170 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 81 80 82 10 (parallel [
            (set (reg:SI 216)
                (plus:SI (reg/v:SI 170 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 82 81 83 10 (parallel [
            (set (reg:SI 217)
                (plus:SI (reg/v:SI 170 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 83 82 84 10 (set (reg:V2SI 218)
        (vec_concat:V2SI (reg:SI 216)
            (reg:SI 217))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 217)
        (expr_list:REG_DEAD (reg:SI 216)
            (nil))))

(insn 84 83 85 10 (set (reg:V2SI 219)
        (vec_concat:V2SI (reg/v:SI 170 [ i ])
            (reg:SI 215))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))

(insn 85 84 87 10 (set (reg:V4SI 180 [ vect_vec_iv_.879 ])
        (vec_concat:V4SI (reg:V2SI 219)
            (reg:V2SI 218))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (expr_list:REG_DEAD (reg:V2SI 219)
        (expr_list:REG_DEAD (reg:V2SI 218)
            (nil))))

(insn 87 85 283 10 (set (reg:V4SI 265)
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 283 87 88 10 (set (reg:V4SI 181 [ vect_cst_.878 ])
        (reg:V4SI 265)) ../src/izp-gaussian.c:588 -1
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 88 283 90 10 (set (reg:V4SI 183 [ vect_cst_.881 ])
        (vec_duplicate:V4SI (reg/v:SI 196 [ cols ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 90 88 92 10 (set (reg:V2DI 188 [ vect_cst_.886 ])
        (vec_duplicate:V2DI (reg/v/f:DI 85 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(note 92 90 93 10 NOTE_INSN_DELETED)

(insn 93 92 12 10 (set (reg:DI 115 [ ivtmp.932 ])
        (plus:DI (mult:DI (reg:DI 159 [ prolog_loop_niters.869 ])
                (const_int 8 [0x8]))
            (reg/v/f:DI 81 [ extImage ]))) ../src/izp-gaussian.c:588 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 159 [ prolog_loop_niters.869 ])
        (nil)))

(insn 12 93 100 10 (set (reg:SI 96 [ ivtmp.930 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))

(insn 100 12 266 10 (set (reg:V4SI 275)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u108(6){ }u109(7){ }u110(16){ }u111(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197 265 275
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 182
;; lr  def 	 180
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197 265 275
;; live  gen 	 180
;; live  kill	

;; Pred edge  12 [91.0%] 
(code_label 266 100 265 11 81 "" [1 uses])

(note 265 266 11 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 11 265 114 11 (set (reg:V4SI 180 [ vect_vec_iv_.879 ])
        (reg:V4SI 182 [ vect_vec_iv_.879 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 182 [ vect_vec_iv_.879 ])
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 115 168 180 181 183 188 265 275
;; lr  def 	 17 [flags] 96 115 182 185 223 225 228 229 230 234
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; live  gen 	 17 [flags] 96 115 182 185 223 225 228 229 230 234
;; live  kill	 17 [flags]

;; Pred edge  11 [100.0%]  (fallthru,dfs_back)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 114 11 94 12 69 "" [0 uses])

(note 94 114 95 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 12 (set (reg:V4SI 182 [ vect_vec_iv_.879 ])
        (plus:V4SI (reg:V4SI 180 [ vect_vec_iv_.879 ])
            (reg:V4SI 181 [ vect_cst_.878 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (expr_list:REG_EQUAL (plus:V4SI (reg:V4SI 180 [ vect_vec_iv_.879 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (nil)))

(insn 96 95 98 12 (set (reg:V4SI 223)
        (mult:V4SI (reg:V4SI 183 [ vect_cst_.881 ])
            (reg:V4SI 180 [ vect_vec_iv_.879 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 180 [ vect_vec_iv_.879 ])
        (nil)))

(insn 98 96 101 12 (set (reg:V4SI 185 [ vect_var_.882 ])
        (mult:V4SI (reg:V4SI 223)
            (reg:V4SI 265))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 223)
        (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 223)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ]))
            (nil))))

(insn 101 98 102 12 (set (reg:V4SI 228)
        (gt:V4SI (reg:V4SI 275)
            (reg:V4SI 185 [ vect_var_.882 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (expr_list:REG_EQUAL (gt:V4SI (const_vector:V4SI [
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ])
            (reg:V4SI 185 [ vect_var_.882 ]))
        (nil)))

(insn 102 101 103 12 (set (subreg:V4SI (reg:V2DI 225) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                (reg:V4SI 228))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 103 102 104 12 (set (reg:V2DI 229)
        (plus:V2DI (reg:V2DI 188 [ vect_cst_.886 ])
            (reg:V2DI 225))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 225)
        (nil)))

(insn 104 103 107 12 (set (mem:V2DI (reg:DI 115 [ ivtmp.932 ]) [2 MEM[base: D.8774_27, offset: 0B]+0 S16 A128])
        (reg:V2DI 229)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 229)
        (nil)))

(insn 107 104 108 12 (set (subreg:V4SI (reg:V2DI 230) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                (reg:V4SI 228))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (expr_list:REG_DEAD (reg:V4SI 228)
        (expr_list:REG_DEAD (reg:V4SI 185 [ vect_var_.882 ])
            (nil))))

(insn 108 107 109 12 (set (reg:V2DI 234)
        (plus:V2DI (reg:V2DI 188 [ vect_cst_.886 ])
            (reg:V2DI 230))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 230)
        (nil)))

(insn 109 108 111 12 (set (mem:V2DI (plus:DI (reg:DI 115 [ ivtmp.932 ])
                (const_int 16 [0x10])) [2 MEM[base: D.8774_27, offset: 16B]+0 S16 A128])
        (reg:V2DI 234)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 234)
        (nil)))

(debug_insn 111 109 112 12 (var_location:SI i (debug_expr:SI D#11)) -1
     (nil))

(insn 112 111 113 12 (parallel [
            (set (reg:SI 96 [ ivtmp.930 ])
                (plus:SI (reg:SI 96 [ ivtmp.930 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 113 112 115 12 (parallel [
            (set (reg:DI 115 [ ivtmp.932 ])
                (plus:DI (reg:DI 115 [ ivtmp.932 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 115 113 116 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 96 [ ivtmp.930 ])
            (reg:SI 168 [ bnd.873 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 116 115 117 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 266)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 266)
;; End of basic block 12 -> ( 11 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197 265 275
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197 265 275


;; Succ edge  11 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u145(6){ }u146(7){ }u147(16){ }u148(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 167 169 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 169 170
;; lr  def 	 17 [flags] 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 167 169 170 195 196 197
;; live  gen 	 17 [flags] 170
;; live  kill	 17 [flags]

;; Pred edge  12 [9.0%]  (fallthru,loop_exit)
(note 117 116 118 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 13 (parallel [
            (set (reg/v:SI 170 [ i ])
                (plus:SI (reg/v:SI 170 [ i ])
                    (reg:SI 169 [ ratio_mult_vf.874 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 119 118 120 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 167 [ niters.872 ])
            (reg:SI 169 [ ratio_mult_vf.874 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 169 [ ratio_mult_vf.874 ])
        (expr_list:REG_DEAD (reg:SI 167 [ niters.872 ])
            (nil))))

(jump_insn 120 119 121 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 146)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 146)
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 13 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u154(6){ }u155(7){ }u156(16){ }u157(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 196
;; lr  def 	 17 [flags] 65 101 145 235 236 237 238 239 240
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
;; live  gen 	 65 101 145 235 236 237 238 239 240
;; live  kill	 17 [flags]

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9
(code_label 121 120 122 14 68 "" [1 uses])

(note 122 121 123 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 14 (parallel [
            (set (reg:SI 235)
                (ashift:SI (reg/v:SI 196 [ cols ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 124 123 125 14 (set (reg:DI 101 [ D.8718 ])
        (sign_extend:DI (reg:SI 235))) ../src/izp-gaussian.c:564 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 235)
        (nil)))

(insn 125 124 126 14 (parallel [
            (set (reg:SI 236)
                (mult:SI (reg/v:SI 196 [ cols ])
                    (reg/v:SI 170 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 126 125 127 14 (parallel [
            (set (reg:SI 237)
                (ashift:SI (reg:SI 236)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 236)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 127 126 128 14 (set (reg:DI 238)
        (sign_extend:DI (reg:SI 237))) ../src/izp-gaussian.c:564 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 237)
        (nil)))

(insn 128 127 129 14 (parallel [
            (set (reg:DI 145 [ ivtmp.898 ])
                (plus:DI (reg/v/f:DI 85 [ heap ])
                    (reg:DI 238)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 238)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 129 128 130 14 (set (reg:DI 239 [ i ])
        (sign_extend:DI (reg/v:SI 170 [ i ]))) ../src/izp-gaussian.c:564 126 {*extendsidi2_rex64}
     (nil))

(note 130 129 131 14 NOTE_INSN_DELETED)

(insn 131 130 139 14 (set (reg:DI 65 [ ivtmp.900 ])
        (plus:DI (mult:DI (reg:DI 239 [ i ])
                (const_int 8 [0x8]))
            (reg/v/f:DI 81 [ extImage ]))) ../src/izp-gaussian.c:564 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 239 [ i ])
        (nil)))
;; End of basic block 14 -> ( 15)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u170(6){ }u171(7){ }u172(16){ }u173(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 101 145 170 197
;; lr  def 	 17 [flags] 65 145 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; live  gen 	 17 [flags] 65 145 170
;; live  kill	 17 [flags]

;; Pred edge  15 [91.0%]  (dfs_back)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 139 131 132 15 71 "" [1 uses])

(note 132 139 133 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 134 15 (set (mem/f:DI (reg:DI 65 [ ivtmp.900 ]) [2 MEM[base: D.8726_14, offset: 0B]+0 S8 A64])
        (reg:DI 145 [ ivtmp.898 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 134 133 136 15 (parallel [
            (set (reg/v:SI 170 [ i ])
                (plus:SI (reg/v:SI 170 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 136 134 137 15 (var_location:SI i (reg/v:SI 170 [ i ])) -1
     (nil))

(insn 137 136 138 15 (parallel [
            (set (reg:DI 145 [ ivtmp.898 ])
                (plus:DI (reg:DI 145 [ ivtmp.898 ])
                    (reg:DI 101 [ D.8718 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 138 137 140 15 (parallel [
            (set (reg:DI 65 [ ivtmp.900 ])
                (plus:DI (reg:DI 65 [ ivtmp.900 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 140 138 141 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 197 [ rows ])
            (reg/v:SI 170 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 141 140 146 15 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 139)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 139)
;; End of basic block 15 -> ( 15 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197


;; Succ edge  15 [91.0%]  (dfs_back)
;; Succ edge  16 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 15 4 6 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u184(6){ }u185(7){ }u186(16){ }u187(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 197
;; lr  def 	 241
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 241
;; live  kill	

;; Pred edge  15 [9.0%]  (fallthru,loop_exit)
;; Pred edge  4 [9.0%] 
;; Pred edge  6
;; Pred edge  13
(code_label 146 141 147 16 65 "" [3 uses])

(note 147 146 148 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 16 (set (reg:DI 241 [ rows ])
        (sign_extend:DI (reg/v:SI 197 [ rows ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (nil))

(insn 149 148 152 16 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 241 [ rows ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 81 [ extImage ])) [2 *D.8559_56+0 S8 A64])
        (reg/v/f:DI 85 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 241 [ rows ])
        (expr_list:REG_DEAD (reg/v/f:DI 85 [ heap ])
            (nil))))
;; End of basic block 16 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u192(6){ }u193(7){ }u194(16){ }u195(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 81
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 196 197
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 81
;; live  kill	

;; Pred edge  3 [4.3%] 
;; Pred edge  2 [4.3%] 
(code_label 152 149 153 17 64 "" [2 uses])

(note 153 152 154 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 154 153 155 17 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 155 154 156 17 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 156 155 157 17 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 157 156 158 17 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 158 157 159 17 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 159 158 160 17 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 160 159 13 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 13 160 161 17 (set (reg/v/f:DI 81 [ extImage ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(6){ }u202(7){ }u203(16){ }u204(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 197
;; lr  def 	 17 [flags] 150
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; live  gen 	 17 [flags] 150
;; live  kill	

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 161 13 162 18 72 "" [0 uses])

(note 162 161 163 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 163 162 165 18 (var_location:DI extImage (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:568 -1
     (nil))

(debug_insn 165 163 18 18 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 18 165 166 18 (set (reg:DI 150 [ ivtmp.925 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:572 62 {*movdi_internal_rex64}
     (nil))

(insn 166 18 167 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 197 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:572 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 167 166 183 18 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 214)
            (pc))) ../src/izp-gaussian.c:572 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 214)
;; End of basic block 18 -> ( 25 30)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197


;; Succ edge  25 [91.0%] 
;; Succ edge  30 [9.0%]  (fallthru)

;; Start of basic block ( 19 29) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u207(6){ }u208(7){ }u209(16){ }u210(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 116 119 136 270 272
;; lr  def 	 17 [flags] 100 136 242 243
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 100 136 242 243
;; live  kill	 17 [flags]

;; Pred edge  19 [91.0%]  (dfs_back)
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 183 167 171 19 75 "" [1 uses])

(note 171 183 173 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 173 171 174 19 (set (reg:V4SF 243)
        (vec_concat:V4SF (mem:V2SF (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                    (reg:DI 136 [ ivtmp.919 ])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+0 S8 A32])
            (vec_select:V2SF (reg:V4SF 272)
                (parallel [
                        (const_int 2 [0x2])
                        (const_int 3 [0x3])
                    ])))) ../src/izp-gaussian.c:574 1488 {sse_loadlps}
     (expr_list:REG_EQUAL (vec_concat:V4SF (mem:V2SF (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                    (reg:DI 136 [ ivtmp.919 ])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+0 S8 A32])
            (const_vector:V2SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ]))
        (nil)))

(insn 174 173 176 19 (set (reg:V4SF 243)
        (vec_concat:V4SF (vec_select:V2SF (reg:V4SF 243)
                (parallel [
                        (const_int 0 [0])
                        (const_int 1 [0x1])
                    ]))
            (mem:V2SF (plus:DI (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                        (reg:DI 136 [ ivtmp.919 ]))
                    (const_int 8 [0x8])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+8 S8 A32]))) ../src/izp-gaussian.c:574 1484 {sse_loadhps}
     (nil))

(insn 176 174 178 19 (set (reg:V4SI 242)
        (fix:V4SI (reg:V4SF 243))) ../src/izp-gaussian.c:574 1433 {sse2_cvttps2dq}
     (expr_list:REG_DEAD (reg:V4SF 243)
        (nil)))

(insn 178 176 180 19 (set (mem:V16QI (plus:DI (reg/f:DI 116 [ pretmp.826 ])
                (reg:DI 136 [ ivtmp.919 ])) [5 MEM[base: pretmp.826_89, index: ivtmp.919_113, offset: 0B]+0 S16 A32])
        (unspec:V16QI [
                (subreg:V16QI (reg:V4SI 242) 0)
            ] UNSPEC_MOVU)) ../src/izp-gaussian.c:574 1138 {*sse2_movdqu}
     (expr_list:REG_DEAD (reg:V4SI 242)
        (nil)))

(debug_insn 180 178 181 19 (var_location:SI j (debug_expr:SI D#12)) -1
     (nil))

(insn 181 180 182 19 (parallel [
            (set (reg:SI 100 [ ivtmp.916 ])
                (plus:SI (reg:SI 100 [ ivtmp.916 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:574 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 182 181 184 19 (parallel [
            (set (reg:DI 136 [ ivtmp.919 ])
                (plus:DI (reg:DI 136 [ ivtmp.919 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:574 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 184 182 185 19 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 270 [ bnd.849 ])
            (reg:SI 100 [ ivtmp.916 ]))) ../src/izp-gaussian.c:574 6 {*cmpsi_1}
     (nil))

(jump_insn 185 184 186 19 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 183)
            (pc))) ../src/izp-gaussian.c:574 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 183)
;; End of basic block 19 -> ( 19 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272


;; Succ edge  19 [91.0%]  (dfs_back)
;; Succ edge  20 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u228(6){ }u229(7){ }u230(16){ }u231(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 196 271
;; lr  def 	 17 [flags] 143
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 143
;; live  kill	

;; Pred edge  19 [9.0%]  (fallthru,loop_exit)
(note 186 185 300 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 300 186 188 20 (set (reg/v:SI 143 [ j ])
        (reg:SI 271 [ ratio_mult_vf.850 ])) ../src/izp-gaussian.c:574 64 {*movsi_internal}
     (nil))

(insn 188 300 189 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 196 [ cols ])
            (reg:SI 271 [ ratio_mult_vf.850 ]))) ../src/izp-gaussian.c:574 6 {*cmpsi_1}
     (nil))

(jump_insn 189 188 276 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 217)
            (pc))) ../src/izp-gaussian.c:574 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 217)
;; End of basic block 20 -> ( 22 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272


;; Succ edge  22 [100.0%]  (fallthru)
;; Succ edge  24

;; Start of basic block ( 28 27) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u236(6){ }u237(7){ }u238(16){ }u239(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 143
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  gen 	 143
;; live  kill	

;; Pred edge  28
;; Pred edge  27
(code_label 276 189 275 21 83 "" [2 uses])

(note 275 276 16 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 16 275 226 21 (set (reg/v:SI 143 [ j ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 64 {*movsi_internal}
     (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u240(6){ }u241(7){ }u242(16){ }u243(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 119 143
;; lr  def 	 17 [flags] 160 264 266 267 268
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; live  gen 	 160 264 266 267 268
;; live  kill	 17 [flags]

;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 226 16 190 22 79 "" [0 uses])

(note 190 226 17 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 17 190 282 22 (set (reg:DI 160 [ ivtmp.910 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 62 {*movdi_internal_rex64}
     (nil))

(insn 282 17 193 22 (set (reg:DI 264 [ j ])
        (sign_extend:DI (reg/v:SI 143 [ j ]))) 126 {*extendsidi2_rex64}
     (nil))

(insn 193 282 194 22 (parallel [
            (set (reg:DI 266 [ D.8745 ])
                (ashift:DI (reg:DI 264 [ j ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 264 [ j ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 194 193 195 22 (parallel [
            (set (reg:DI 267)
                (plus:DI (reg/f:DI 116 [ pretmp.826 ])
                    (reg:DI 266 [ D.8745 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 116 [ pretmp.826 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 195 194 203 22 (parallel [
            (set (reg:DI 268)
                (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                    (reg:DI 266 [ D.8745 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 266 [ D.8745 ])
        (expr_list:REG_DEAD (reg/f:DI 119 [ pretmp.829 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;; End of basic block 22 -> ( 23)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 23 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u250(6){ }u251(7){ }u252(16){ }u253(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 143 160 196 267 268
;; lr  def 	 17 [flags] 91 160 248 249
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; live  gen 	 17 [flags] 91 160 248 249
;; live  kill	 17 [flags]

;; Pred edge  23 [91.0%]  (dfs_back)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 203 195 191 23 77 "" [1 uses])

(note 191 203 196 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note 196 191 197 23 NOTE_INSN_DELETED)

(insn 197 196 198 23 (set (reg:SI 249)
        (fix:SI (mem:SF (plus:DI (mult:DI (reg:DI 160 [ ivtmp.910 ])
                        (const_int 4 [0x4]))
                    (reg:DI 268)) [3 MEM[base: D.8746_158, index: ivtmp.910_160, step: 4, offset: 0B]+0 S4 A32]))) ../src/izp-gaussian.c:574 156 {fix_truncsfsi_sse}
     (nil))

(insn 198 197 200 23 (set (mem:SI (plus:DI (mult:DI (reg:DI 160 [ ivtmp.910 ])
                    (const_int 4 [0x4]))
                (reg:DI 267)) [5 MEM[base: D.8749_159, index: ivtmp.910_160, step: 4, offset: 0B]+0 S4 A32])
        (reg:SI 249)) ../src/izp-gaussian.c:574 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_EQUAL (fix:SI (reg:SF 248 [ MEM[base: D.8746_158, index: ivtmp.910_160, step: 4, offset: 0B] ]))
            (nil))))

(debug_insn 200 198 201 23 (var_location:SI j (debug_expr:SI D#13)) -1
     (nil))

(insn 201 200 202 23 (parallel [
            (set (reg:DI 160 [ ivtmp.910 ])
                (plus:DI (reg:DI 160 [ ivtmp.910 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:574 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 202 201 204 23 (parallel [
            (set (reg:SI 91 [ D.8752 ])
                (plus:SI (reg/v:SI 143 [ j ])
                    (subreg:SI (reg:DI 160 [ ivtmp.910 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 204 202 205 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 196 [ cols ])
            (reg:SI 91 [ D.8752 ]))) ../src/izp-gaussian.c:573 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 91 [ D.8752 ])
        (nil)))

(jump_insn 205 204 217 23 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 203)
            (pc))) ../src/izp-gaussian.c:573 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 203)
;; End of basic block 23 -> ( 23 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272


;; Succ edge  23 [91.0%]  (dfs_back)
;; Succ edge  24 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 23 26 20) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u267(6){ }u268(7){ }u269(16){ }u270(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150 197
;; lr  def 	 17 [flags] 150
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 150
;; live  kill	 17 [flags]

;; Pred edge  23 [9.0%]  (fallthru,loop_exit)
;; Pred edge  26 [9.0%] 
;; Pred edge  20
(code_label 217 205 208 24 78 "" [2 uses])

(note 208 217 210 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(debug_insn 210 208 211 24 (var_location:SI i (debug_expr:SI D#14)) -1
     (nil))

(insn 211 210 212 24 (parallel [
            (set (reg:DI 150 [ ivtmp.925 ])
                (plus:DI (reg:DI 150 [ ivtmp.925 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:573 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 212 211 213 24 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 197 [ rows ])
            (subreg:SI (reg:DI 150 [ ivtmp.925 ]) 0))) ../src/izp-gaussian.c:572 6 {*cmpsi_1}
     (nil))

(jump_insn 213 212 214 24 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 247)
            (pc))) ../src/izp-gaussian.c:572 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 247)
;; End of basic block 24 -> ( 26 30)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272


;; Succ edge  26 [91.0%]  (fallthru,dfs_back)
;; Succ edge  30 [9.0%]  (loop_exit)

;; Start of basic block ( 18) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u275(6){ }u276(7){ }u277(16){ }u278(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 196
;; lr  def 	 17 [flags] 270 271 272
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; live  gen 	 270 271 272
;; live  kill	 17 [flags]

;; Pred edge  18 [91.0%] 
(code_label 214 213 215 25 73 "" [1 uses])

(note 215 214 224 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 224 215 225 25 (parallel [
            (set (reg:SI 270 [ bnd.849 ])
                (lshiftrt:SI (reg/v:SI 196 [ cols ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 225 224 172 25 (parallel [
            (set (reg:SI 271 [ ratio_mult_vf.850 ])
                (ashift:SI (reg:SI 270 [ bnd.849 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 172 225 284 25 (set (reg:V4SF 272)
        (const_vector:V4SF [
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])) ../src/izp-gaussian.c:574 1126 {*movv4sf_internal}
     (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u281(6){ }u282(7){ }u283(16){ }u284(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 196
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  24 [91.0%]  (fallthru,dfs_back)
(note 284 172 216 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(debug_insn 216 284 218 26 (var_location:SI j (const_int 0 [0])) -1
     (nil))

(insn 218 216 219 26 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 196 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:573 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 219 218 220 26 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 217)
            (pc))) ../src/izp-gaussian.c:573 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 217)
;; End of basic block 26 -> ( 27 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272


;; Succ edge  27 [91.0%]  (fallthru)
;; Succ edge  24 [9.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u287(6){ }u288(7){ }u289(16){ }u290(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 271
;; lr  def 	 17 [flags] 116 119 251
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 116 119 251
;; live  kill	

;; Pred edge  26 [91.0%]  (fallthru)
(note 220 219 221 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 27 (set (reg/f:DI 116 [ pretmp.826 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 150 [ ivtmp.925 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 81 [ extImage ])) [2 MEM[base: extImage_58, index: ivtmp.925_141, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:573 62 {*movdi_internal_rex64}
     (nil))

(insn 222 221 227 27 (set (reg/f:DI 119 [ pretmp.829 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 150 [ ivtmp.925 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 195 [ image ])) [2 MEM[base: image_17(D), index: ivtmp.925_141, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:573 62 {*movdi_internal_rex64}
     (nil))

(note 227 222 228 27 NOTE_INSN_DELETED)

(note 228 227 229 27 NOTE_INSN_DELETED)

(insn 229 228 230 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 271 [ ratio_mult_vf.850 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 230 229 278 27 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 276)
            (pc))) ../src/izp-gaussian.c:564 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 276)
;; End of basic block 27 -> ( 21 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272


;; Succ edge  21
;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u299(6){ }u300(7){ }u301(16){ }u302(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 119 196
;; lr  def 	 17 [flags] 253 254 256 257 259 260 261 262
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 253 254 256 257 259 260 261 262
;; live  kill	 17 [flags]

;; Pred edge  27 [100.0%]  (fallthru)
(note 278 230 231 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 231 278 232 28 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 196 [ cols ])
            (const_int 5 [0x5]))) ../src/izp-gaussian.c:564 6 {*cmpsi_1}
     (nil))

(insn 232 231 233 28 (set (reg:QI 253)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))

(insn 233 232 234 28 (parallel [
            (set (reg/f:DI 254)
                (plus:DI (reg/f:DI 116 [ pretmp.826 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 234 233 235 28 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 119 [ pretmp.829 ])
            (reg/f:DI 254))) ../src/izp-gaussian.c:564 7 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 254)
        (nil)))

(insn 235 234 236 28 (set (reg:QI 256)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))

(insn 236 235 237 28 (parallel [
            (set (reg/f:DI 257)
                (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 237 236 238 28 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 116 [ pretmp.826 ])
            (reg/f:DI 257))) ../src/izp-gaussian.c:564 7 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 257)
        (nil)))

(insn 238 237 239 28 (set (reg:QI 259)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))

(insn 239 238 240 28 (parallel [
            (set (reg:QI 260)
                (ior:QI (reg:QI 256)
                    (reg:QI 259)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 403 {*iorqi_1}
     (expr_list:REG_DEAD (reg:QI 259)
        (expr_list:REG_DEAD (reg:QI 256)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(note 240 239 241 28 NOTE_INSN_DELETED)

(note 241 240 242 28 NOTE_INSN_DELETED)

(insn 242 241 243 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (reg:QI 253)
                (reg:QI 260))
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 369 {*testqi_1_maybe_si}
     (expr_list:REG_DEAD (reg:QI 253)
        (expr_list:REG_DEAD (reg:QI 260)
            (nil))))

(jump_insn 243 242 246 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 276)
            (pc))) ../src/izp-gaussian.c:564 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 276)
;; End of basic block 28 -> ( 29 21)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272


;; Succ edge  29 [100.0%]  (fallthru)
;; Succ edge  21

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u320(6){ }u321(7){ }u322(16){ }u323(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 100 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  gen 	 100 136
;; live  kill	

;; Pred edge  28 [100.0%]  (fallthru)
(note 246 243 14 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 14 246 15 29 (set (reg:DI 136 [ ivtmp.919 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 62 {*movdi_internal_rex64}
     (nil))

(insn 15 14 247 29 (set (reg:SI 100 [ ivtmp.916 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 64 {*movsi_internal}
     (nil))
;; End of basic block 29 -> ( 19)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 24 18) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u324(6){ }u325(7){ }u326(16){ }u327(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  24 [9.0%]  (loop_exit)
;; Pred edge  18 [9.0%]  (fallthru)
(code_label 247 15 248 30 74 "" [1 uses])

(note 248 247 253 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 253 248 256 30 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 81 [ extImage ])) ../src/izp-gaussian.c:579 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 81 [ extImage ])
        (nil)))

(insn 256 253 0 30 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:579 -1
     (nil))
;; End of basic block 30 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 42.
deleting insn with uid = 43.
deleting insn with uid = 46.
deleting insn with uid = 47.
deleting insn with uid = 57.
deleting insn with uid = 59.
deleting insn with uid = 92.
deleting insn with uid = 130.
deleting insn with uid = 196.
deleting insn with uid = 227.
deleting insn with uid = 228.
deleting insn with uid = 240.
deleting insn with uid = 241.
rescanning insn with uid = 44.
deleting insn with uid = 44.
rescanning insn with uid = 48.
deleting insn with uid = 48.
rescanning insn with uid = 58.
deleting insn with uid = 58.
rescanning insn with uid = 60.
deleting insn with uid = 60.
rescanning insn with uid = 93.
deleting insn with uid = 93.
rescanning insn with uid = 131.
deleting insn with uid = 131.
rescanning insn with uid = 197.
deleting insn with uid = 197.
rescanning insn with uid = 229.
deleting insn with uid = 229.
rescanning insn with uid = 230.
deleting insn with uid = 230.
rescanning insn with uid = 242.
deleting insn with uid = 242.
rescanning insn with uid = 243.
deleting insn with uid = 243.
ending the processing of deferred insns

;; Function izp_allocarray (izp_allocarray)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 0
insn_cost 21: 4
insn_cost 23: 0
insn_cost 24: 12
insn_cost 25: 12
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 0
insn_cost 30: 4
insn_cost 32: 0
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 0
insn_cost 37: 4
insn_cost 38: 4
insn_cost 39: 4
insn_cost 40: 0
insn_cost 42: 0
insn_cost 43: 4
insn_cost 44: 0
insn_cost 48: 4
insn_cost 49: 4
insn_cost 50: 4
insn_cost 51: 4
insn_cost 52: 4
insn_cost 53: 8
insn_cost 54: 1
insn_cost 55: 4
insn_cost 56: 0
insn_cost 58: 4
insn_cost 60: 0
insn_cost 61: 4
insn_cost 62: 0
insn_cost 8: 4
insn_cost 9: 4
insn_cost 65: 4
insn_cost 66: 4
insn_cost 67: 4
insn_cost 68: 4
insn_cost 69: 0
insn_cost 71: 4
insn_cost 72: 4
insn_cost 73: 4
insn_cost 74: 4
insn_cost 75: 4
insn_cost 76: 4
insn_cost 78: 4
insn_cost 79: 4
insn_cost 81: 4
insn_cost 83: 4
insn_cost 85: 4
insn_cost 86: 4
insn_cost 11: 4
insn_cost 92: 4
insn_cost 10: 4
insn_cost 88: 4
insn_cost 89: 8
insn_cost 90: 8
insn_cost 93: 4
insn_cost 94: 4
insn_cost 95: 4
insn_cost 96: 4
insn_cost 99: 4
insn_cost 100: 4
insn_cost 101: 4
insn_cost 103: 0
insn_cost 104: 4
insn_cost 105: 4
insn_cost 107: 4
insn_cost 108: 0
insn_cost 110: 4
insn_cost 111: 4
insn_cost 112: 0
insn_cost 115: 12
insn_cost 116: 4
insn_cost 117: 12
insn_cost 118: 12
insn_cost 119: 4
insn_cost 120: 4
insn_cost 121: 4
insn_cost 122: 4
insn_cost 123: 4
insn_cost 125: 4
insn_cost 126: 4
insn_cost 128: 0
insn_cost 129: 4
insn_cost 130: 4
insn_cost 132: 4
insn_cost 133: 0
insn_cost 140: 4
insn_cost 141: 4
insn_cost 146: 0
insn_cost 147: 0
insn_cost 148: 4
insn_cost 149: 4
insn_cost 150: 4
insn_cost 151: 4
insn_cost 152: 0
insn_cost 12: 4
insn_cost 159: 4
insn_cost 162: 0

Trying 15 -> 16:
Failed to match this instruction:
(set (reg:DI 142)
    (sign_extend:DI (plus:SI (reg/v:SI 139 [ height ])
            (const_int 1 [0x1]))))

Trying 16 -> 17:
Failed to match this instruction:
(parallel [
        (set (reg:DI 143)
            (ashift:DI (sign_extend:DI (reg:SI 141))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 143)
    (ashift:DI (sign_extend:DI (reg:SI 141))
        (const_int 3 [0x3])))

Trying 15, 16 -> 17:
Failed to match this instruction:
(parallel [
        (set (reg:DI 143)
            (ashift:DI (sign_extend:DI (plus:SI (reg/v:SI 139 [ height ])
                        (const_int 1 [0x1])))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 143)
    (ashift:DI (sign_extend:DI (plus:SI (reg/v:SI 139 [ height ])
                (const_int 1 [0x1])))
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:SI 142)
    (plus:SI (reg/v:SI 139 [ height ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:DI 143)
    (ashift:DI (sign_extend:DI (reg:SI 142))
        (const_int 3 [0x3])))

Trying 19 -> 20:

Trying 24 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 146)
            (mult:SI (mult:SI (reg/v:SI 138 [ width ])
                    (reg/v:SI 139 [ height ]))
                (reg/v:SI 140 [ size ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 146)
    (mult:SI (mult:SI (reg/v:SI 138 [ width ])
            (reg/v:SI 139 [ height ]))
        (reg/v:SI 140 [ size ])))

Trying 25 -> 26:
Failed to match this instruction:
(set (reg:DI 147)
    (sign_extend:DI (mult:SI (reg:SI 145)
            (reg/v:SI 140 [ size ]))))

Trying 24, 25 -> 26:
Failed to match this instruction:
(set (reg:DI 147)
    (sign_extend:DI (mult:SI (mult:SI (reg/v:SI 138 [ width ])
                (reg/v:SI 139 [ height ]))
            (reg/v:SI 140 [ size ]))))
Successfully matched this instruction:
(set (reg:SI 146)
    (mult:SI (reg/v:SI 138 [ width ])
        (reg/v:SI 139 [ height ])))
Failed to match this instruction:
(set (reg:DI 147)
    (sign_extend:DI (mult:SI (reg:SI 146)
            (reg/v:SI 140 [ size ]))))

Trying 28 -> 29:

Trying 33 -> 34:
Failed to match this instruction:
(set (reg:QI 150)
    (ne:QI (reg/v/f:DI 69 [ heap ])
        (const_int 0 [0])))

Trying 34 -> 35:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (reg:CCZ 17 flags))
deferring deletion of insn with uid = 34.
modifying insn i3    35 flags:CCZ=flags:CCZ
deferring rescan insn with uid = 35.

Trying 33 -> 35:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg/v/f:DI 69 [ heap ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 33.
modifying insn i3    35 flags:CCZ=cmp(r69:DI,0)
deferring rescan insn with uid = 35.

Trying 35 -> 36:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:DI 69 [ heap ])
            (const_int 0 [0]))
        (label_ref 144)
        (pc)))

Trying 37 -> 38:
Failed to match this instruction:
(set (reg:QI 152)
    (ne:QI (reg/v/f:DI 62 [ idx ])
        (const_int 0 [0])))

Trying 38 -> 39:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (reg:CCZ 17 flags))
deferring deletion of insn with uid = 38.
modifying insn i3    39 flags:CCZ=flags:CCZ
deferring rescan insn with uid = 39.

Trying 37 -> 39:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg/v/f:DI 62 [ idx ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 37.
modifying insn i3    39 flags:CCZ=cmp(r62:DI,0)
deferring rescan insn with uid = 39.

Trying 39 -> 40:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:DI 62 [ idx ])
            (const_int 0 [0]))
        (label_ref 144)
        (pc)))

Trying 43 -> 44:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 139 [ height ])
            (const_int 0 [0]))
        (label_ref 138)
        (pc)))

Trying 48 -> 49:
Failed to match this instruction:
(parallel [
        (set (reg:DI 154)
            (zero_extract:DI (reg/v/f:DI 62 [ idx ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 154)
    (zero_extract:DI (reg/v/f:DI 62 [ idx ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 49 -> 50:
Failed to match this instruction:
(parallel [
        (set (reg:DI 155)
            (sign_extract:DI (subreg:SI (reg:DI 153) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 155)
    (sign_extract:DI (subreg:SI (reg:DI 153) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 48, 49 -> 50:
Failed to match this instruction:
(parallel [
        (set (reg:DI 155)
            (sign_extract:DI (subreg:SI (reg/v/f:DI 62 [ idx ]) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 155)
    (sign_extract:DI (subreg:SI (reg/v/f:DI 62 [ idx ]) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:DI 154)
    (ashift:DI (reg/v/f:DI 62 [ idx ])
        (const_int 60 [0x3c])))
Successfully matched this instruction:
(set (reg:DI 155)
    (ashiftrt:DI (reg:DI 154)
        (const_int 63 [0x3f])))
deferring deletion of insn with uid = 48.
modifying insn i2    49 {r154:DI=r62:DI<<0x3c;clobber flags:CC;}
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 49.
modifying insn i3    50 {r155:DI=r154:DI>>0x3f;clobber flags:CC;}
      REG_UNUSED: flags:CC
      REG_DEAD: r154:DI
deferring rescan insn with uid = 50.

Trying 49 -> 50:
Failed to match this instruction:
(parallel [
        (set (reg:DI 155)
            (sign_extract:DI (subreg:SI (reg/v/f:DI 62 [ idx ]) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 155)
    (sign_extract:DI (subreg:SI (reg/v/f:DI 62 [ idx ]) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 50 -> 51:
Successfully matched this instruction:
(parallel [
        (set (subreg:DI (reg:SI 156) 0)
            (lshiftrt:DI (reg:DI 154)
                (const_int 63 [0x3f])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 50.
modifying insn i3    51 {r156:SI#0=r154:DI 0>>0x3f;clobber flags:CC;}
      REG_DEAD: r154:DI
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 51.

Trying 49 -> 51:
Failed to match this instruction:
(parallel [
        (set (subreg:DI (reg:SI 156) 0)
            (zero_extract:DI (reg/v/f:DI 62 [ idx ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (subreg:DI (reg:SI 156) 0)
    (zero_extract:DI (reg/v/f:DI 62 [ idx ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 51 -> 52:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (lshiftrt:DI (reg:DI 154)
                        (const_int 63 [0x3f])) 0)
                (reg/v:SI 139 [ height ])))
        (set (reg:SI 156)
            (subreg:SI (lshiftrt:DI (reg:DI 154)
                    (const_int 63 [0x3f])) 0))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (lshiftrt:DI (reg:DI 154)
                        (const_int 63 [0x3f])) 0)
                (reg/v:SI 139 [ height ])))
        (set (reg:SI 156)
            (subreg:SI (lshiftrt:DI (reg:DI 154)
                    (const_int 63 [0x3f])) 0))
    ])

Trying 49, 51 -> 52:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (zero_extract:DI (reg/v/f:DI 62 [ idx ])
                        (const_int 1 [0x1])
                        (const_int 3 [0x3])) 0)
                (reg/v:SI 139 [ height ])))
        (set (subreg:DI (reg:SI 156) 0)
            (zero_extract:DI (reg/v/f:DI 62 [ idx ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (zero_extract:DI (reg/v/f:DI 62 [ idx ])
                        (const_int 1 [0x1])
                        (const_int 3 [0x3])) 0)
                (reg/v:SI 139 [ height ])))
        (set (subreg:DI (reg:SI 156) 0)
            (zero_extract:DI (reg/v/f:DI 62 [ idx ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(set (subreg:DI (reg:SI 156) 0)
    (zero_extract:DI (reg/v/f:DI 62 [ idx ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 52 -> 53:
Failed to match this instruction:
(set (reg:SI 101 [ prolog_loop_niters.955 ])
    (umin:SI (reg:SI 156)
        (reg/v:SI 139 [ height ])))

Trying 51, 52 -> 53:
Failed to match this instruction:
(set (reg:SI 101 [ prolog_loop_niters.955 ])
    (umin:SI (subreg:SI (lshiftrt:DI (reg:DI 154)
                (const_int 63 [0x3f])) 0)
        (reg/v:SI 139 [ height ])))

Trying 49, 51, 52 -> 53:
Failed to match this instruction:
(set (reg:SI 101 [ prolog_loop_niters.955 ])
    (umin:SI (subreg:SI (zero_extract:DI (reg/v/f:DI 62 [ idx ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])) 0)
        (reg/v:SI 139 [ height ])))

Trying 53 -> 54:
Failed to match this instruction:
(parallel [
        (set (reg:DI 102 [ prolog_loop_niters.956 ])
            (zero_extend:DI (if_then_else:SI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:SI 156)
                    (reg/v:SI 139 [ height ]))))
        (set (reg:SI 101 [ prolog_loop_niters.955 ])
            (if_then_else:SI (leu (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:SI 156)
                (reg/v:SI 139 [ height ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 102 [ prolog_loop_niters.956 ])
            (zero_extend:DI (if_then_else:SI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:SI 156)
                    (reg/v:SI 139 [ height ]))))
        (set (reg:SI 101 [ prolog_loop_niters.955 ])
            (if_then_else:SI (leu (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:SI 156)
                (reg/v:SI 139 [ height ])))
    ])

Trying 52, 53 -> 54:
Failed to match this instruction:
(parallel [
        (set (reg:DI 102 [ prolog_loop_niters.956 ])
            (zero_extend:DI (umin:SI (reg:SI 156)
                    (reg/v:SI 139 [ height ]))))
        (set (reg:SI 101 [ prolog_loop_niters.955 ])
            (umin:SI (reg:SI 156)
                (reg/v:SI 139 [ height ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 102 [ prolog_loop_niters.956 ])
            (zero_extend:DI (umin:SI (reg:SI 156)
                    (reg/v:SI 139 [ height ]))))
        (set (reg:SI 101 [ prolog_loop_niters.955 ])
            (umin:SI (reg:SI 156)
                (reg/v:SI 139 [ height ])))
    ])
Failed to match this instruction:
(set (reg:SI 101 [ prolog_loop_niters.955 ])
    (umin:SI (reg:SI 156)
        (reg/v:SI 139 [ height ])))

Trying 55 -> 56:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 101 [ prolog_loop_niters.955 ])
            (const_int 0 [0]))
        (label_ref:DI 168)
        (pc)))

Trying 61 -> 62:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 139 [ height ])
            (reg:SI 101 [ prolog_loop_niters.955 ]))
        (label_ref:DI 138)
        (pc)))

Trying 65 -> 66:
Failed to match this instruction:
(parallel [
        (set (reg:SI 111 [ bnd.960 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 139 [ height ])
                    (reg:SI 101 [ prolog_loop_niters.955 ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 110 [ niters.959 ])
            (minus:SI (reg/v:SI 139 [ height ])
                (reg:SI 101 [ prolog_loop_niters.955 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 111 [ bnd.960 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 139 [ height ])
                    (reg:SI 101 [ prolog_loop_niters.955 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 110 [ niters.959 ])
            (minus:SI (reg/v:SI 139 [ height ])
                (reg:SI 101 [ prolog_loop_niters.955 ])))
    ])

Trying 66 -> 67:
Failed to match this instruction:
(parallel [
        (set (reg:SI 112 [ ratio_mult_vf.961 ])
            (and:SI (reg:SI 110 [ niters.959 ])
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 111 [ bnd.960 ])
            (lshiftrt:SI (reg:SI 110 [ niters.959 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 112 [ ratio_mult_vf.961 ])
            (and:SI (reg:SI 110 [ niters.959 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 111 [ bnd.960 ])
            (lshiftrt:SI (reg:SI 110 [ niters.959 ])
                (const_int 2 [0x2])))
    ])

Trying 65, 66 -> 67:
Failed to match this instruction:
(parallel [
        (set (reg:SI 112 [ ratio_mult_vf.961 ])
            (and:SI (minus:SI (reg/v:SI 139 [ height ])
                    (reg:SI 101 [ prolog_loop_niters.955 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 111 [ bnd.960 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 139 [ height ])
                    (reg:SI 101 [ prolog_loop_niters.955 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 110 [ niters.959 ])
            (minus:SI (reg/v:SI 139 [ height ])
                (reg:SI 101 [ prolog_loop_niters.955 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 112 [ ratio_mult_vf.961 ])
            (and:SI (minus:SI (reg/v:SI 139 [ height ])
                    (reg:SI 101 [ prolog_loop_niters.955 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 111 [ bnd.960 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 139 [ height ])
                    (reg:SI 101 [ prolog_loop_niters.955 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 110 [ niters.959 ])
            (minus:SI (reg/v:SI 139 [ height ])
                (reg:SI 101 [ prolog_loop_niters.955 ])))
    ])

Trying 67 -> 68:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 111 [ bnd.960 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 112 [ ratio_mult_vf.961 ])
            (ashift:SI (reg:SI 111 [ bnd.960 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 111 [ bnd.960 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 112 [ ratio_mult_vf.961 ])
            (ashift:SI (reg:SI 111 [ bnd.960 ])
                (const_int 2 [0x2])))
    ])

Trying 66, 67 -> 68:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg:SI 110 [ niters.959 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 112 [ ratio_mult_vf.961 ])
            (and:SI (reg:SI 110 [ niters.959 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 111 [ bnd.960 ])
            (lshiftrt:SI (reg:SI 110 [ niters.959 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg:SI 110 [ niters.959 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 112 [ ratio_mult_vf.961 ])
            (and:SI (reg:SI 110 [ niters.959 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 111 [ bnd.960 ])
            (lshiftrt:SI (reg:SI 110 [ niters.959 ])
                (const_int 2 [0x2])))
    ])

Trying 65, 66, 67 -> 68:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (minus:SI (reg/v:SI 139 [ height ])
                        (reg:SI 101 [ prolog_loop_niters.955 ]))
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 112 [ ratio_mult_vf.961 ])
            (and:SI (minus:SI (reg/v:SI 139 [ height ])
                    (reg:SI 101 [ prolog_loop_niters.955 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 111 [ bnd.960 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 139 [ height ])
                    (reg:SI 101 [ prolog_loop_niters.955 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 110 [ niters.959 ])
            (minus:SI (reg/v:SI 139 [ height ])
                (reg:SI 101 [ prolog_loop_niters.955 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (minus:SI (reg/v:SI 139 [ height ])
                        (reg:SI 101 [ prolog_loop_niters.955 ]))
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 112 [ ratio_mult_vf.961 ])
            (and:SI (minus:SI (reg/v:SI 139 [ height ])
                    (reg:SI 101 [ prolog_loop_niters.955 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 111 [ bnd.960 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 139 [ height ])
                    (reg:SI 101 [ prolog_loop_niters.955 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 110 [ niters.959 ])
            (minus:SI (reg/v:SI 139 [ height ])
                (reg:SI 101 [ prolog_loop_niters.955 ])))
    ])

Trying 68 -> 69:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 112 [ ratio_mult_vf.961 ])
            (const_int 0 [0]))
        (label_ref 113)
        (pc)))

Trying 67, 68 -> 69:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 111 [ bnd.960 ])
                    (const_int 0 [0]))
                (label_ref 113)
                (pc)))
        (set (reg:SI 112 [ ratio_mult_vf.961 ])
            (ashift:SI (reg:SI 111 [ bnd.960 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 111 [ bnd.960 ])
                    (const_int 0 [0]))
                (label_ref 113)
                (pc)))
        (set (reg:SI 112 [ ratio_mult_vf.961 ])
            (ashift:SI (reg:SI 111 [ bnd.960 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:SI 112 [ ratio_mult_vf.961 ])
    (ashift:SI (reg:SI 111 [ bnd.960 ])
        (const_int 2 [0x2])))

Trying 66, 67, 68 -> 69:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg:SI 110 [ niters.959 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref 113)
                (pc)))
        (set (reg:SI 112 [ ratio_mult_vf.961 ])
            (and:SI (reg:SI 110 [ niters.959 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 111 [ bnd.960 ])
            (lshiftrt:SI (reg:SI 110 [ niters.959 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg:SI 110 [ niters.959 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref 113)
                (pc)))
        (set (reg:SI 112 [ ratio_mult_vf.961 ])
            (and:SI (reg:SI 110 [ niters.959 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 111 [ bnd.960 ])
            (lshiftrt:SI (reg:SI 110 [ niters.959 ])
                (const_int 2 [0x2])))
    ])

Trying 72 -> 74:
Failed to match this instruction:
(set (reg:V2SI 161)
    (vec_concat:V2SI (plus:SI (reg/v:SI 113 [ i ])
            (const_int 2 [0x2]))
        (reg:SI 160)))

Trying 73 -> 74:
Failed to match this instruction:
(set (reg:V2SI 161)
    (vec_concat:V2SI (reg:SI 159)
        (plus:SI (reg/v:SI 113 [ i ])
            (const_int 3 [0x3]))))

Trying 73, 72 -> 74:
Failed to match this instruction:
(set (reg:V2SI 161)
    (vec_concat:V2SI (plus:SI (reg/v:SI 113 [ i ])
            (const_int 2 [0x2]))
        (plus:SI (reg/v:SI 113 [ i ])
            (const_int 3 [0x3]))))
Successfully matched this instruction:
(set (reg:SI 160)
    (plus:SI (reg/v:SI 113 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V2SI 161)
    (vec_concat:V2SI (plus:SI (reg/v:SI 113 [ i ])
            (const_int 2 [0x2]))
        (reg:SI 160)))

Trying 71 -> 75:
Failed to match this instruction:
(set (reg:V2SI 162)
    (vec_concat:V2SI (reg/v:SI 113 [ i ])
        (plus:SI (reg/v:SI 113 [ i ])
            (const_int 1 [0x1]))))

Trying 74 -> 76:
Failed to match this instruction:
(set (reg:V4SI 122 [ vect_vec_iv_.966 ])
    (vec_concat:V4SI (reg:V2SI 162)
        (vec_concat:V2SI (reg:SI 159)
            (reg:SI 160))))

Trying 75 -> 76:
Failed to match this instruction:
(set (reg:V4SI 122 [ vect_vec_iv_.966 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 113 [ i ])
            (reg:SI 158))
        (reg:V2SI 161)))

Trying 72, 74 -> 76:
Failed to match this instruction:
(set (reg:V4SI 122 [ vect_vec_iv_.966 ])
    (vec_concat:V4SI (reg:V2SI 162)
        (vec_concat:V2SI (plus:SI (reg/v:SI 113 [ i ])
                (const_int 2 [0x2]))
            (reg:SI 160))))
Successfully matched this instruction:
(set (reg:SI 161)
    (plus:SI (reg/v:SI 113 [ i ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:V4SI 122 [ vect_vec_iv_.966 ])
    (vec_concat:V4SI (reg:V2SI 162)
        (vec_concat:V2SI (reg:SI 161)
            (reg:SI 160))))

Trying 73, 74 -> 76:
Failed to match this instruction:
(set (reg:V4SI 122 [ vect_vec_iv_.966 ])
    (vec_concat:V4SI (reg:V2SI 162)
        (vec_concat:V2SI (reg:SI 159)
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 3 [0x3])))))
Successfully matched this instruction:
(set (reg:SI 161)
    (plus:SI (reg/v:SI 113 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V4SI 122 [ vect_vec_iv_.966 ])
    (vec_concat:V4SI (reg:V2SI 162)
        (vec_concat:V2SI (reg:SI 159)
            (reg:SI 161))))

Trying 71, 75 -> 76:
Failed to match this instruction:
(set (reg:V4SI 122 [ vect_vec_iv_.966 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 113 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 1 [0x1])))
        (reg:V2SI 161)))
Successfully matched this instruction:
(set (reg:SI 162)
    (plus:SI (reg/v:SI 113 [ i ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:V4SI 122 [ vect_vec_iv_.966 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 113 [ i ])
            (reg:SI 162))
        (reg:V2SI 161)))

Trying 75, 74 -> 76:
Failed to match this instruction:
(set (reg:V4SI 122 [ vect_vec_iv_.966 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 113 [ i ])
            (reg:SI 158))
        (vec_concat:V2SI (reg:SI 159)
            (reg:SI 160))))
Successfully matched this instruction:
(set (reg:V2SI 162)
    (vec_concat:V2SI (reg:SI 159)
        (reg:SI 160)))
Failed to match this instruction:
(set (reg:V4SI 122 [ vect_vec_iv_.966 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 113 [ i ])
            (reg:SI 158))
        (reg:V2SI 162)))

Trying 73, 72, 74 -> 76:
Failed to match this instruction:
(set (reg:V4SI 122 [ vect_vec_iv_.966 ])
    (vec_concat:V4SI (reg:V2SI 162)
        (vec_concat:V2SI (plus:SI (reg/v:SI 113 [ i ])
                (const_int 2 [0x2]))
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 3 [0x3])))))
Successfully matched this instruction:
(set (reg:SI 161)
    (plus:SI (reg/v:SI 113 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V4SI 122 [ vect_vec_iv_.966 ])
    (vec_concat:V4SI (reg:V2SI 162)
        (vec_concat:V2SI (plus:SI (reg/v:SI 113 [ i ])
                (const_int 2 [0x2]))
            (reg:SI 161))))

Trying 85 -> 86:
Failed to match this instruction:
(parallel [
        (set (reg:DI 104 [ ivtmp.998 ])
            (plus:DI (mult:DI (reg:DI 102 [ prolog_loop_niters.956 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 62 [ idx ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 104 [ ivtmp.998 ])
    (plus:DI (mult:DI (reg:DI 102 [ prolog_loop_niters.956 ])
            (const_int 8 [0x8]))
        (reg/v/f:DI 62 [ idx ])))
deferring deletion of insn with uid = 85.
modifying insn i3    86 r104:DI=r102:DI*0x8+r62:DI
      REG_DEAD: r102:DI
deferring rescan insn with uid = 86.

Trying 89 -> 90:
Failed to match this instruction:
(set (reg:V4SI 128 [ vect_var_.969 ])
    (mult:V4SI (mult:V4SI (reg:V4SI 122 [ vect_vec_iv_.966 ])
            (reg:V4SI 125 [ vect_cst_.968 ]))
        (reg:V4SI 127 [ vect_cst_.970 ])))

Trying 90 -> 93:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 171)
            (lt:V4SI (mult:V4SI (reg:V4SI 167)
                    (reg:V4SI 127 [ vect_cst_.970 ]))
                (reg:V4SI 186)))
        (set (reg:V4SI 128 [ vect_var_.969 ])
            (mult:V4SI (reg:V4SI 167)
                (reg:V4SI 127 [ vect_cst_.970 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 171)
            (lt:V4SI (mult:V4SI (reg:V4SI 167)
                    (reg:V4SI 127 [ vect_cst_.970 ]))
                (reg:V4SI 186)))
        (set (reg:V4SI 128 [ vect_var_.969 ])
            (mult:V4SI (reg:V4SI 167)
                (reg:V4SI 127 [ vect_cst_.970 ])))
    ])

Trying 89, 90 -> 93:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 171)
            (lt:V4SI (mult:V4SI (mult:V4SI (reg:V4SI 122 [ vect_vec_iv_.966 ])
                        (reg:V4SI 125 [ vect_cst_.968 ]))
                    (reg:V4SI 127 [ vect_cst_.970 ]))
                (reg:V4SI 186)))
        (set (reg:V4SI 128 [ vect_var_.969 ])
            (mult:V4SI (mult:V4SI (reg:V4SI 122 [ vect_vec_iv_.966 ])
                    (reg:V4SI 125 [ vect_cst_.968 ]))
                (reg:V4SI 127 [ vect_cst_.970 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 171)
            (lt:V4SI (mult:V4SI (mult:V4SI (reg:V4SI 122 [ vect_vec_iv_.966 ])
                        (reg:V4SI 125 [ vect_cst_.968 ]))
                    (reg:V4SI 127 [ vect_cst_.970 ]))
                (reg:V4SI 186)))
        (set (reg:V4SI 128 [ vect_var_.969 ])
            (mult:V4SI (mult:V4SI (reg:V4SI 122 [ vect_vec_iv_.966 ])
                    (reg:V4SI 125 [ vect_cst_.968 ]))
                (reg:V4SI 127 [ vect_cst_.970 ])))
    ])

Trying 93 -> 94:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 168) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                    (gt:V4SI (reg:V4SI 186)
                        (reg:V4SI 128 [ vect_var_.969 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 171)
            (gt:V4SI (reg:V4SI 186)
                (reg:V4SI 128 [ vect_var_.969 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 168) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                    (gt:V4SI (reg:V4SI 186)
                        (reg:V4SI 128 [ vect_var_.969 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 171)
            (gt:V4SI (reg:V4SI 186)
                (reg:V4SI 128 [ vect_var_.969 ])))
    ])

Trying 90, 93 -> 94:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 168) 0)
            (vec_select:V4SI (vec_concat:V8SI (mult:V4SI (reg:V4SI 167)
                        (reg:V4SI 127 [ vect_cst_.970 ]))
                    (lt:V4SI (mult:V4SI (reg:V4SI 167)
                            (reg:V4SI 127 [ vect_cst_.970 ]))
                        (reg:V4SI 186)))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 171)
            (lt:V4SI (mult:V4SI (reg:V4SI 167)
                    (reg:V4SI 127 [ vect_cst_.970 ]))
                (reg:V4SI 186)))
        (set (reg:V4SI 128 [ vect_var_.969 ])
            (mult:V4SI (reg:V4SI 167)
                (reg:V4SI 127 [ vect_cst_.970 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 168) 0)
            (vec_select:V4SI (vec_concat:V8SI (mult:V4SI (reg:V4SI 167)
                        (reg:V4SI 127 [ vect_cst_.970 ]))
                    (lt:V4SI (mult:V4SI (reg:V4SI 167)
                            (reg:V4SI 127 [ vect_cst_.970 ]))
                        (reg:V4SI 186)))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 171)
            (lt:V4SI (mult:V4SI (reg:V4SI 167)
                    (reg:V4SI 127 [ vect_cst_.970 ]))
                (reg:V4SI 186)))
        (set (reg:V4SI 128 [ vect_var_.969 ])
            (mult:V4SI (reg:V4SI 167)
                (reg:V4SI 127 [ vect_cst_.970 ])))
    ])

Trying 93 -> 94:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 168) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                    (lt:V4SI (reg:V4SI 128 [ vect_var_.969 ])
                        (const_vector:V4SI [
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                            ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 171)
            (gt:V4SI (const_vector:V4SI [
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])
                (reg:V4SI 128 [ vect_var_.969 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 168) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                    (lt:V4SI (reg:V4SI 128 [ vect_var_.969 ])
                        (const_vector:V4SI [
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                            ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 171)
            (gt:V4SI (const_vector:V4SI [
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])
                (reg:V4SI 128 [ vect_var_.969 ])))
    ])

Trying 94 -> 95:
Failed to match this instruction:
(set (reg:V2DI 172)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                    (reg:V4SI 171))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 131 [ vect_cst_.973 ])))

Trying 93, 94 -> 95:
Failed to match this instruction:
(parallel [
        (set (reg:V2DI 172)
            (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                            (gt:V4SI (reg:V4SI 186)
                                (reg:V4SI 128 [ vect_var_.969 ])))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 4 [0x4])
                                (const_int 1 [0x1])
                                (const_int 5 [0x5])
                            ])) 0)
                (reg:V2DI 131 [ vect_cst_.973 ])))
        (set (reg:V4SI 171)
            (gt:V4SI (reg:V4SI 186)
                (reg:V4SI 128 [ vect_var_.969 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V2DI 172)
            (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                            (gt:V4SI (reg:V4SI 186)
                                (reg:V4SI 128 [ vect_var_.969 ])))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 4 [0x4])
                                (const_int 1 [0x1])
                                (const_int 5 [0x5])
                            ])) 0)
                (reg:V2DI 131 [ vect_cst_.973 ])))
        (set (reg:V4SI 171)
            (gt:V4SI (reg:V4SI 186)
                (reg:V4SI 128 [ vect_var_.969 ])))
    ])
Successfully matched this instruction:
(set (reg:V4SI 171)
    (gt:V4SI (reg:V4SI 186)
        (reg:V4SI 128 [ vect_var_.969 ])))
Failed to match this instruction:
(set (reg:V2DI 172)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                    (gt:V4SI (reg:V4SI 186)
                        (reg:V4SI 128 [ vect_var_.969 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 131 [ vect_cst_.973 ])))

Trying 95 -> 96:
Failed to match this instruction:
(set (mem:V2DI (reg:DI 104 [ ivtmp.998 ]) [2 MEM[base: D.8900_92, offset: 0B]+0 S16 A128])
    (plus:V2DI (reg:V2DI 131 [ vect_cst_.973 ])
        (reg:V2DI 168)))

Trying 94, 95 -> 96:
Failed to match this instruction:
(set (mem:V2DI (reg:DI 104 [ ivtmp.998 ]) [2 MEM[base: D.8900_92, offset: 0B]+0 S16 A128])
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                    (reg:V4SI 171))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 131 [ vect_cst_.973 ])))
Failed to match this instruction:
(set (reg:V8SI 172)
    (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
        (reg:V4SI 171)))

Trying 99 -> 100:
Failed to match this instruction:
(set (reg:V2DI 177)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                    (reg:V4SI 171))
                (parallel [
                        (const_int 2 [0x2])
                        (const_int 6 [0x6])
                        (const_int 3 [0x3])
                        (const_int 7 [0x7])
                    ])) 0)
        (reg:V2DI 131 [ vect_cst_.973 ])))

Trying 100 -> 101:
Failed to match this instruction:
(set (mem:V2DI (plus:DI (reg:DI 104 [ ivtmp.998 ])
            (const_int 16 [0x10])) [2 MEM[base: D.8900_92, offset: 16B]+0 S16 A128])
    (plus:V2DI (reg:V2DI 131 [ vect_cst_.973 ])
        (reg:V2DI 173)))

Trying 99, 100 -> 101:
Failed to match this instruction:
(set (mem:V2DI (plus:DI (reg:DI 104 [ ivtmp.998 ])
            (const_int 16 [0x10])) [2 MEM[base: D.8900_92, offset: 16B]+0 S16 A128])
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                    (reg:V4SI 171))
                (parallel [
                        (const_int 2 [0x2])
                        (const_int 6 [0x6])
                        (const_int 3 [0x3])
                        (const_int 7 [0x7])
                    ])) 0)
        (reg:V2DI 131 [ vect_cst_.973 ])))
Failed to match this instruction:
(set (reg:V8SI 177)
    (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
        (reg:V4SI 171)))

Trying 104 -> 107:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 103 [ ivtmp.996 ])
                    (const_int 1 [0x1]))
                (reg:SI 111 [ bnd.960 ])))
        (set (reg:SI 103 [ ivtmp.996 ])
            (plus:SI (reg:SI 103 [ ivtmp.996 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 103 [ ivtmp.996 ])
                    (const_int 1 [0x1]))
                (reg:SI 111 [ bnd.960 ])))
        (set (reg:SI 103 [ ivtmp.996 ])
            (plus:SI (reg:SI 103 [ ivtmp.996 ])
                (const_int 1 [0x1])))
    ])

Trying 107 -> 108:
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg:SI 103 [ ivtmp.996 ])
            (reg:SI 111 [ bnd.960 ]))
        (label_ref:DI 172)
        (pc)))

Trying 104, 107 -> 108:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 103 [ ivtmp.996 ])
                        (const_int 1 [0x1]))
                    (reg:SI 111 [ bnd.960 ]))
                (label_ref:DI 172)
                (pc)))
        (set (reg:SI 103 [ ivtmp.996 ])
            (plus:SI (reg:SI 103 [ ivtmp.996 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 103 [ ivtmp.996 ])
                        (const_int 1 [0x1]))
                    (reg:SI 111 [ bnd.960 ]))
                (label_ref:DI 172)
                (pc)))
        (set (reg:SI 103 [ ivtmp.996 ])
            (plus:SI (reg:SI 103 [ ivtmp.996 ])
                (const_int 1 [0x1])))
    ])

Trying 111 -> 112:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 110 [ niters.959 ])
            (reg:SI 112 [ ratio_mult_vf.961 ]))
        (label_ref:DI 138)
        (pc)))

Trying 115 -> 116:
Failed to match this instruction:
(set (reg:DI 88 [ D.8874 ])
    (sign_extend:DI (mult:SI (reg/v:SI 138 [ width ])
            (reg/v:SI 140 [ size ]))))

Trying 117 -> 118:
Failed to match this instruction:
(parallel [
        (set (reg:SI 180)
            (mult:SI (mult:SI (reg/v:SI 138 [ width ])
                    (reg/v:SI 113 [ i ]))
                (reg/v:SI 140 [ size ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 180)
    (mult:SI (mult:SI (reg/v:SI 138 [ width ])
            (reg/v:SI 113 [ i ]))
        (reg/v:SI 140 [ size ])))

Trying 118 -> 119:
Failed to match this instruction:
(set (reg:DI 181)
    (sign_extend:DI (mult:SI (reg:SI 179)
            (reg/v:SI 140 [ size ]))))

Trying 117, 118 -> 119:
Failed to match this instruction:
(set (reg:DI 181)
    (sign_extend:DI (mult:SI (mult:SI (reg/v:SI 138 [ width ])
                (reg/v:SI 113 [ i ]))
            (reg/v:SI 140 [ size ]))))
Successfully matched this instruction:
(set (reg:SI 180)
    (mult:SI (reg/v:SI 138 [ width ])
        (reg/v:SI 113 [ i ])))
Failed to match this instruction:
(set (reg:DI 181)
    (sign_extend:DI (mult:SI (reg:SI 180)
            (reg/v:SI 140 [ size ]))))

Trying 119 -> 120:
Failed to match this instruction:
(parallel [
        (set (reg:DI 117 [ ivtmp.985 ])
            (plus:DI (sign_extend:DI (reg:SI 180))
                (reg/v/f:DI 69 [ heap ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 117 [ ivtmp.985 ])
    (plus:DI (sign_extend:DI (reg:SI 180))
        (reg/v/f:DI 69 [ heap ])))

Trying 118, 119 -> 120:
Failed to match this instruction:
(parallel [
        (set (reg:DI 117 [ ivtmp.985 ])
            (plus:DI (sign_extend:DI (mult:SI (reg:SI 179)
                        (reg/v:SI 140 [ size ])))
                (reg/v/f:DI 69 [ heap ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 117 [ ivtmp.985 ])
    (plus:DI (sign_extend:DI (mult:SI (reg:SI 179)
                (reg/v:SI 140 [ size ])))
        (reg/v/f:DI 69 [ heap ])))
Successfully matched this instruction:
(set (reg:SI 181)
    (mult:SI (reg:SI 179)
        (reg/v:SI 140 [ size ])))
Failed to match this instruction:
(set (reg:DI 117 [ ivtmp.985 ])
    (plus:DI (sign_extend:DI (reg:SI 181))
        (reg/v/f:DI 69 [ heap ])))

Trying 121 -> 122:
Failed to match this instruction:
(parallel [
        (set (reg:DI 183)
            (ashift:DI (sign_extend:DI (reg/v:SI 113 [ i ]))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 183)
    (ashift:DI (sign_extend:DI (reg/v:SI 113 [ i ]))
        (const_int 3 [0x3])))

Trying 122 -> 123:
Failed to match this instruction:
(parallel [
        (set (reg:DI 74 [ ivtmp.987 ])
            (plus:DI (mult:DI (reg:DI 182 [ i ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 62 [ idx ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 74 [ ivtmp.987 ])
    (plus:DI (mult:DI (reg:DI 182 [ i ])
            (const_int 8 [0x8]))
        (reg/v/f:DI 62 [ idx ])))
deferring deletion of insn with uid = 122.
modifying insn i3   123 r74:DI=r182:DI*0x8+r62:DI
      REG_DEAD: r182:DI
deferring rescan insn with uid = 123.

Trying 121 -> 123:
Failed to match this instruction:
(set (reg:DI 74 [ ivtmp.987 ])
    (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg/v:SI 113 [ i ]) 0)
                (const_int 4294967296 [0x100000000]))
            (const_int 29 [0x1d]))
        (reg/v/f:DI 62 [ idx ])))

Trying 126 -> 132:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 139 [ height ])))
        (set (reg/v:SI 113 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 139 [ height ])))
        (set (reg/v:SI 113 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 132 -> 133:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 139 [ height ])
            (reg/v:SI 113 [ i ]))
        (label_ref:DI 131)
        (pc)))

Trying 126, 132 -> 133:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 113 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 139 [ height ]))
                (label_ref:DI 131)
                (pc)))
        (set (reg/v:SI 113 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 113 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 139 [ height ]))
                (label_ref:DI 131)
                (pc)))
        (set (reg/v:SI 113 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 140 -> 141:
Failed to match this instruction:
(set (mem/f:DI (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg/v:SI 139 [ height ]) 0)
                    (const_int 4294967296 [0x100000000]))
                (const_int 29 [0x1d]))
            (reg/v/f:DI 62 [ idx ])) [2 *D.6925_28+0 S8 A64])
    (reg/v/f:DI 69 [ heap ]))

Trying 148 -> 152:

Trying 149 -> 152:

Trying 150 -> 152:

Trying 151 -> 152:

Trying 149, 148 -> 152:

Trying 150, 148 -> 152:

Trying 151, 148 -> 152:

Trying 150, 149 -> 152:

Trying 151, 149 -> 152:

Trying 151, 150 -> 152:


izp_allocarray

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,18u} r7={1d,21u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,17u} r17={43d,12u} r18={3d} r19={3d} r20={1d,18u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r62={2d,8u} r69={1d,6u} r74={2d,2u} r88={1d,1u} r101={1d,4u} r102={1d,1u} r103={2d,2u} r104={2d,3u} r110={1d,2u} r111={1d,2u} r112={1d,3u} r113={4d,10u} r117={2d,2u} r122={2d,2u,1e} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,3u,1e} r131={1d,2u} r138={1d,4u} r139={1d,9u} r140={1d,4u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,2u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r171={1d,2u} r172={1d,1u} r173={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r186={1d,1u} 
;;    total ref usage 475{264d,209u,2e} in 103{100 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62 69 138 139 140 141 142 143 145 146 147 150
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 62 69 138 139 140 141 142 143 145 146 147 150
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 13 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 13 5 2 (set (reg/v:SI 138 [ width ])
        (reg:SI 5 di [ width ])) ../src/izp-gaussian.c:581 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ width ])
        (nil)))

(insn 5 4 6 2 (set (reg/v:SI 139 [ height ])
        (reg:SI 4 si [ height ])) ../src/izp-gaussian.c:581 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ height ])
        (nil)))

(insn 6 5 7 2 (set (reg/v:SI 140 [ size ])
        (reg:SI 1 dx [ size ])) ../src/izp-gaussian.c:581 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ size ])
        (nil)))

(note 7 6 15 2 NOTE_INSN_FUNCTION_BEG)

(insn 15 7 16 2 (parallel [
            (set (reg:SI 141)
                (plus:SI (reg/v:SI 139 [ height ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 16 15 17 2 (set (reg:DI 142)
        (sign_extend:DI (reg:SI 141))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(insn 17 16 18 2 (parallel [
            (set (reg:DI 143)
                (ashift:DI (reg:DI 142)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 142)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 18 17 19 2 (set (reg:DI 4 si)
        (reg:DI 143)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 143)
        (nil)))

(insn 19 18 20 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 20 19 21 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 21 20 23 2 (set (reg/v/f:DI 62 [ idx ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 144)
            (nil))))

(debug_insn 23 21 24 2 (var_location:DI idx (reg/v/f:DI 62 [ idx ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 24 23 25 2 (parallel [
            (set (reg:SI 145)
                (mult:SI (reg/v:SI 138 [ width ])
                    (reg/v:SI 139 [ height ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 25 24 26 2 (parallel [
            (set (reg:SI 146)
                (mult:SI (reg:SI 145)
                    (reg/v:SI 140 [ size ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 26 25 27 2 (set (reg:DI 147)
        (sign_extend:DI (reg:SI 146))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 27 26 28 2 (set (reg:DI 4 si)
        (reg:DI 147)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 147)
        (nil)))

(insn 28 27 29 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 29 28 30 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 30 29 32 2 (set (reg/v/f:DI 69 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 148)
            (nil))))

(debug_insn 32 30 33 2 (var_location:DI heap (reg/v/f:DI 69 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(note 33 32 34 2 NOTE_INSN_DELETED)

(note 34 33 35 2 NOTE_INSN_DELETED)

(insn 35 34 36 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 69 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 36 35 173 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 144)
;; End of basic block 2 -> ( 17 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140


;; Succ edge  17 [4.3%] 
;; Succ edge  3 [95.7%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u31(6){ }u32(7){ }u33(16){ }u34(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 17 [flags] 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  gen 	 17 [flags] 152
;; live  kill	

;; Pred edge  2 [95.7%]  (fallthru)
(note 173 36 37 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 37 173 38 3 NOTE_INSN_DELETED)

(note 38 37 39 3 NOTE_INSN_DELETED)

(insn 39 38 40 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 62 [ idx ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 40 39 41 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 144)
;; End of basic block 3 -> ( 4 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140


;; Succ edge  4 [95.7%]  (fallthru)
;; Succ edge  17 [4.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 139
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  3 [95.7%]  (fallthru)
(note 41 40 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 42 41 43 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 43 42 44 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 139 [ height ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 44 43 45 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 138)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 138)
;; End of basic block 4 -> ( 5 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140


;; Succ edge  5 [91.0%]  (fallthru)
;; Succ edge  16 [9.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 139
;; lr  def 	 17 [flags] 101 102 153 154 155 156
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  gen 	 17 [flags] 101 102 153 154 155 156
;; live  kill	 17 [flags]

;; Pred edge  4 [91.0%]  (fallthru)
(note 45 44 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 48 45 49 5 NOTE_INSN_DELETED)

(insn 49 48 50 5 (parallel [
            (set (reg:DI 154)
                (ashift:DI (reg/v/f:DI 62 [ idx ])
                    (const_int 60 [0x3c])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 498 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 50 49 51 5 NOTE_INSN_DELETED)

(insn 51 50 52 5 (parallel [
            (set (subreg:DI (reg:SI 156) 0)
                (lshiftrt:DI (reg:DI 154)
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 533 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 154)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 52 51 53 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 156)
            (reg/v:SI 139 [ height ]))) ../src/izp-gaussian.c:581 6 {*cmpsi_1}
     (nil))

(insn 53 52 54 5 (set (reg:SI 101 [ prolog_loop_niters.955 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 156)
            (reg/v:SI 139 [ height ]))) ../src/izp-gaussian.c:581 885 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:CC 17 flags)
            (nil))))

(insn 54 53 55 5 (set (reg:DI 102 [ prolog_loop_niters.956 ])
        (zero_extend:DI (reg:SI 101 [ prolog_loop_niters.955 ]))) ../src/izp-gaussian.c:581 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 55 54 56 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 101 [ prolog_loop_niters.955 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:581 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 56 55 57 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 168)
            (pc))) ../src/izp-gaussian.c:581 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 168)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  8

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 139
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
(note 57 56 58 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 60 6 (set (mem/f:DI (reg/v/f:DI 62 [ idx ]) [2 MEM[base: D.8892_146, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 69 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 60 58 61 6 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 61 60 62 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 139 [ height ])
            (reg:SI 101 [ prolog_loop_niters.955 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 62 61 164 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 138)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 138)
;; End of basic block 6 -> ( 7 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140


;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u70(6){ }u71(7){ }u72(16){ }u73(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  gen 	 113
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
(note 164 62 8 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 8 164 168 7 (set (reg/v:SI 113 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(6){ }u75(7){ }u76(16){ }u77(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  gen 	 113
;; live  kill	

;; Pred edge  5
(code_label 168 8 167 8 98 "" [1 uses])

(note 167 168 9 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 9 167 63 8 (set (reg/v:SI 113 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:581 64 {*movsi_internal}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u78(6){ }u79(7){ }u80(16){ }u81(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 139
;; lr  def 	 17 [flags] 110 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; live  gen 	 17 [flags] 110 111 112
;; live  kill	 17 [flags]

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 63 9 64 9 91 "" [0 uses])

(note 64 63 65 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 9 (parallel [
            (set (reg:SI 110 [ niters.959 ])
                (minus:SI (reg/v:SI 139 [ height ])
                    (reg:SI 101 [ prolog_loop_niters.955 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 101 [ prolog_loop_niters.955 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 66 65 67 9 (parallel [
            (set (reg:SI 111 [ bnd.960 ])
                (lshiftrt:SI (reg:SI 110 [ niters.959 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 67 66 68 9 (parallel [
            (set (reg:SI 112 [ ratio_mult_vf.961 ])
                (ashift:SI (reg:SI 111 [ bnd.960 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 68 67 69 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 112 [ ratio_mult_vf.961 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 69 68 70 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 113)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 113)
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  14

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u88(6){ }u89(7){ }u90(16){ }u91(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 113 138 140
;; lr  def 	 17 [flags] 103 104 122 123 125 127 131 158 159 160 161 162 166 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
;; live  gen 	 103 104 122 123 125 127 131 158 159 160 161 162 166 186
;; live  kill	 17 [flags]

;; Pred edge  9 [100.0%]  (fallthru)
(note 70 69 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 10 (parallel [
            (set (reg:SI 158)
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 72 71 73 10 (parallel [
            (set (reg:SI 159)
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 73 72 74 10 (parallel [
            (set (reg:SI 160)
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 74 73 75 10 (set (reg:V2SI 161)
        (vec_concat:V2SI (reg:SI 159)
            (reg:SI 160))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 159)
            (nil))))

(insn 75 74 76 10 (set (reg:V2SI 162)
        (vec_concat:V2SI (reg/v:SI 113 [ i ])
            (reg:SI 158))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 76 75 78 10 (set (reg:V4SI 122 [ vect_vec_iv_.966 ])
        (vec_concat:V4SI (reg:V2SI 162)
            (reg:V2SI 161))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (expr_list:REG_DEAD (reg:V2SI 162)
        (expr_list:REG_DEAD (reg:V2SI 161)
            (nil))))

(insn 78 76 79 10 (set (reg:V4SI 123 [ vect_cst_.965 ])
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 79 78 81 10 (set (reg:V4SI 125 [ vect_cst_.968 ])
        (vec_duplicate:V4SI (reg/v:SI 138 [ width ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 81 79 83 10 (set (reg:V4SI 127 [ vect_cst_.970 ])
        (vec_duplicate:V4SI (reg/v:SI 140 [ size ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 83 81 85 10 (set (reg:V2DI 131 [ vect_cst_.973 ])
        (vec_duplicate:V2DI (reg/v/f:DI 69 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(note 85 83 86 10 NOTE_INSN_DELETED)

(insn 86 85 11 10 (set (reg:DI 104 [ ivtmp.998 ])
        (plus:DI (mult:DI (reg:DI 102 [ prolog_loop_niters.956 ])
                (const_int 8 [0x8]))
            (reg/v/f:DI 62 [ idx ]))) ../src/izp-gaussian.c:588 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 102 [ prolog_loop_niters.956 ])
        (nil)))

(insn 11 86 92 10 (set (reg:SI 103 [ ivtmp.996 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))

(insn 92 11 172 10 (set (reg:V4SI 186)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u107(6){ }u108(7){ }u109(16){ }u110(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 122
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140 186
;; live  gen 	 122
;; live  kill	

;; Pred edge  12 [91.0%] 
(code_label 172 92 171 11 99 "" [1 uses])

(note 171 172 10 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 10 171 106 11 (set (reg:V4SI 122 [ vect_vec_iv_.966 ])
        (reg:V4SI 124 [ vect_vec_iv_.966 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 124 [ vect_vec_iv_.966 ])
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u112(6){ }u113(7){ }u114(16){ }u115(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 104 111 122 123 125 127 131 186
;; lr  def 	 17 [flags] 103 104 124 128 167 168 171 172 173 177
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; live  gen 	 17 [flags] 103 104 124 128 167 168 171 172 173 177
;; live  kill	 17 [flags]

;; Pred edge  11 [100.0%]  (fallthru,dfs_back)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 106 10 87 12 94 "" [0 uses])

(note 87 106 88 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 12 (set (reg:V4SI 124 [ vect_vec_iv_.966 ])
        (plus:V4SI (reg:V4SI 122 [ vect_vec_iv_.966 ])
            (reg:V4SI 123 [ vect_cst_.965 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (expr_list:REG_EQUAL (plus:V4SI (reg:V4SI 122 [ vect_vec_iv_.966 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (nil)))

(insn 89 88 90 12 (set (reg:V4SI 167)
        (mult:V4SI (reg:V4SI 122 [ vect_vec_iv_.966 ])
            (reg:V4SI 125 [ vect_cst_.968 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 122 [ vect_vec_iv_.966 ])
        (nil)))

(insn 90 89 93 12 (set (reg:V4SI 128 [ vect_var_.969 ])
        (mult:V4SI (reg:V4SI 167)
            (reg:V4SI 127 [ vect_cst_.970 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 167)
        (nil)))

(insn 93 90 94 12 (set (reg:V4SI 171)
        (gt:V4SI (reg:V4SI 186)
            (reg:V4SI 128 [ vect_var_.969 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (expr_list:REG_EQUAL (gt:V4SI (const_vector:V4SI [
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ])
            (reg:V4SI 128 [ vect_var_.969 ]))
        (nil)))

(insn 94 93 95 12 (set (subreg:V4SI (reg:V2DI 168) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                (reg:V4SI 171))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 95 94 96 12 (set (reg:V2DI 172)
        (plus:V2DI (reg:V2DI 131 [ vect_cst_.973 ])
            (reg:V2DI 168))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 168)
        (nil)))

(insn 96 95 99 12 (set (mem:V2DI (reg:DI 104 [ ivtmp.998 ]) [2 MEM[base: D.8900_92, offset: 0B]+0 S16 A128])
        (reg:V2DI 172)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 172)
        (nil)))

(insn 99 96 100 12 (set (subreg:V4SI (reg:V2DI 173) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                (reg:V4SI 171))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (expr_list:REG_DEAD (reg:V4SI 171)
        (expr_list:REG_DEAD (reg:V4SI 128 [ vect_var_.969 ])
            (nil))))

(insn 100 99 101 12 (set (reg:V2DI 177)
        (plus:V2DI (reg:V2DI 131 [ vect_cst_.973 ])
            (reg:V2DI 173))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 173)
        (nil)))

(insn 101 100 103 12 (set (mem:V2DI (plus:DI (reg:DI 104 [ ivtmp.998 ])
                (const_int 16 [0x10])) [2 MEM[base: D.8900_92, offset: 16B]+0 S16 A128])
        (reg:V2DI 177)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 177)
        (nil)))

(debug_insn 103 101 104 12 (var_location:SI i (debug_expr:SI D#15)) -1
     (nil))

(insn 104 103 105 12 (parallel [
            (set (reg:SI 103 [ ivtmp.996 ])
                (plus:SI (reg:SI 103 [ ivtmp.996 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 105 104 107 12 (parallel [
            (set (reg:DI 104 [ ivtmp.998 ])
                (plus:DI (reg:DI 104 [ ivtmp.998 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 107 105 108 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 103 [ ivtmp.996 ])
            (reg:SI 111 [ bnd.960 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 108 107 109 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 172)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 172)
;; End of basic block 12 -> ( 11 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140 186


;; Succ edge  11 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u143(6){ }u144(7){ }u145(16){ }u146(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 110 112 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 110 112 113
;; lr  def 	 17 [flags] 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 110 112 113 138 139 140
;; live  gen 	 17 [flags] 113
;; live  kill	 17 [flags]

;; Pred edge  12 [9.0%]  (fallthru,loop_exit)
(note 109 108 110 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 13 (parallel [
            (set (reg/v:SI 113 [ i ])
                (plus:SI (reg/v:SI 113 [ i ])
                    (reg:SI 112 [ ratio_mult_vf.961 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 111 110 112 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 110 [ niters.959 ])
            (reg:SI 112 [ ratio_mult_vf.961 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 112 [ ratio_mult_vf.961 ])
        (expr_list:REG_DEAD (reg:SI 110 [ niters.959 ])
            (nil))))

(jump_insn 112 111 113 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 138)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 138)
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 13 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u152(6){ }u153(7){ }u154(16){ }u155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 140
;; lr  def 	 17 [flags] 74 88 117 178 179 180 181 182 183
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
;; live  gen 	 74 88 117 178 179 180 181 182 183
;; live  kill	 17 [flags]

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9
(code_label 113 112 114 14 93 "" [1 uses])

(note 114 113 115 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 14 (parallel [
            (set (reg:SI 178)
                (mult:SI (reg/v:SI 138 [ width ])
                    (reg/v:SI 140 [ size ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 116 115 117 14 (set (reg:DI 88 [ D.8874 ])
        (sign_extend:DI (reg:SI 178))) ../src/izp-gaussian.c:581 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))

(insn 117 116 118 14 (parallel [
            (set (reg:SI 179)
                (mult:SI (reg/v:SI 138 [ width ])
                    (reg/v:SI 113 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 333 {*mulsi3_1}
     (expr_list:REG_DEAD (reg/v:SI 138 [ width ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 118 117 119 14 (parallel [
            (set (reg:SI 180)
                (mult:SI (reg:SI 179)
                    (reg/v:SI 140 [ size ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 333 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_DEAD (reg/v:SI 140 [ size ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 119 118 120 14 (set (reg:DI 181)
        (sign_extend:DI (reg:SI 180))) ../src/izp-gaussian.c:581 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))

(insn 120 119 121 14 (parallel [
            (set (reg:DI 117 [ ivtmp.985 ])
                (plus:DI (reg/v/f:DI 69 [ heap ])
                    (reg:DI 181)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 181)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 121 120 122 14 (set (reg:DI 182 [ i ])
        (sign_extend:DI (reg/v:SI 113 [ i ]))) ../src/izp-gaussian.c:581 126 {*extendsidi2_rex64}
     (nil))

(note 122 121 123 14 NOTE_INSN_DELETED)

(insn 123 122 131 14 (set (reg:DI 74 [ ivtmp.987 ])
        (plus:DI (mult:DI (reg:DI 182 [ i ])
                (const_int 8 [0x8]))
            (reg/v/f:DI 62 [ idx ]))) ../src/izp-gaussian.c:581 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 182 [ i ])
        (nil)))
;; End of basic block 14 -> ( 15)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u170(6){ }u171(7){ }u172(16){ }u173(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74 88 113 117 139
;; lr  def 	 17 [flags] 74 113 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; live  gen 	 17 [flags] 74 113 117
;; live  kill	 17 [flags]

;; Pred edge  15 [91.0%]  (dfs_back)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 131 123 124 15 96 "" [1 uses])

(note 124 131 125 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 15 (set (mem/f:DI (reg:DI 74 [ ivtmp.987 ]) [2 MEM[base: D.8882_24, offset: 0B]+0 S8 A64])
        (reg:DI 117 [ ivtmp.985 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 126 125 128 15 (parallel [
            (set (reg/v:SI 113 [ i ])
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 128 126 129 15 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))

(insn 129 128 130 15 (parallel [
            (set (reg:DI 117 [ ivtmp.985 ])
                (plus:DI (reg:DI 117 [ ivtmp.985 ])
                    (reg:DI 88 [ D.8874 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 130 129 132 15 (parallel [
            (set (reg:DI 74 [ ivtmp.987 ])
                (plus:DI (reg:DI 74 [ ivtmp.987 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 132 130 133 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 139 [ height ])
            (reg/v:SI 113 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 133 132 138 15 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 131)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 131)
;; End of basic block 15 -> ( 15 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139


;; Succ edge  15 [91.0%]  (dfs_back)
;; Succ edge  16 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 15 4 6 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u184(6){ }u185(7){ }u186(16){ }u187(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 139
;; lr  def 	 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 139
;; live  gen 	 184
;; live  kill	

;; Pred edge  15 [9.0%]  (fallthru,loop_exit)
;; Pred edge  4 [9.0%] 
;; Pred edge  6
;; Pred edge  13
(code_label 138 133 139 16 90 "" [3 uses])

(note 139 138 140 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 16 (set (reg:DI 184 [ height ])
        (sign_extend:DI (reg/v:SI 139 [ height ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 139 [ height ])
        (nil)))

(insn 141 140 144 16 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 184 [ height ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 62 [ idx ])) [2 *D.6925_28+0 S8 A64])
        (reg/v/f:DI 69 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 184 [ height ])
        (expr_list:REG_DEAD (reg/v/f:DI 69 [ heap ])
            (nil))))
;; End of basic block 16 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u192(6){ }u193(7){ }u194(16){ }u195(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 62
;; live  kill	

;; Pred edge  3 [4.3%] 
;; Pred edge  2 [4.3%] 
(code_label 144 141 145 17 89 "" [2 uses])

(note 145 144 146 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 146 145 147 17 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 147 146 148 17 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 148 147 149 17 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 149 148 150 17 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 150 149 151 17 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 151 150 152 17 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 152 151 12 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 12 152 153 17 (set (reg/v/f:DI 62 [ idx ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(6){ }u202(7){ }u203(16){ }u204(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 153 12 154 18 97 "" [0 uses])

(note 154 153 159 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 159 154 162 18 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 62 [ idx ])) ../src/izp-gaussian.c:596 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ idx ])
        (nil)))

(insn 162 159 0 18 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:596 -1
     (nil))
;; End of basic block 18 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 33.
deleting insn with uid = 34.
deleting insn with uid = 37.
deleting insn with uid = 38.
deleting insn with uid = 48.
deleting insn with uid = 50.
deleting insn with uid = 85.
deleting insn with uid = 122.
rescanning insn with uid = 35.
deleting insn with uid = 35.
rescanning insn with uid = 39.
deleting insn with uid = 39.
rescanning insn with uid = 49.
deleting insn with uid = 49.
rescanning insn with uid = 51.
deleting insn with uid = 51.
rescanning insn with uid = 86.
deleting insn with uid = 86.
rescanning insn with uid = 123.
deleting insn with uid = 123.
ending the processing of deferred insns

;; Function izp_gaussianMatrix (izp_gaussianMatrix)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 30: 0
insn_cost 31: 0
insn_cost 32: 0
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 4
insn_cost 38: 0
insn_cost 39: 4
insn_cost 41: 0
insn_cost 42: 12
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 4
insn_cost 46: 4
insn_cost 47: 0
insn_cost 48: 4
insn_cost 50: 0
insn_cost 51: 4
insn_cost 52: 4
insn_cost 53: 4
insn_cost 54: 0
insn_cost 55: 4
insn_cost 56: 4
insn_cost 57: 4
insn_cost 58: 0
insn_cost 60: 0
insn_cost 61: 4
insn_cost 62: 0
insn_cost 66: 4
insn_cost 67: 4
insn_cost 68: 4
insn_cost 69: 4
insn_cost 70: 4
insn_cost 71: 8
insn_cost 72: 1
insn_cost 73: 4
insn_cost 74: 0
insn_cost 76: 4
insn_cost 78: 0
insn_cost 79: 4
insn_cost 80: 0
insn_cost 15: 4
insn_cost 16: 4
insn_cost 83: 4
insn_cost 84: 4
insn_cost 85: 4
insn_cost 86: 4
insn_cost 87: 0
insn_cost 89: 4
insn_cost 90: 4
insn_cost 91: 4
insn_cost 92: 4
insn_cost 93: 4
insn_cost 94: 4
insn_cost 96: 4
insn_cost 374: 4
insn_cost 97: 4
insn_cost 99: 4
insn_cost 101: 4
insn_cost 102: 4
insn_cost 18: 4
insn_cost 109: 4
insn_cost 17: 4
insn_cost 104: 4
insn_cost 105: 8
insn_cost 107: 8
insn_cost 110: 4
insn_cost 111: 4
insn_cost 112: 4
insn_cost 113: 4
insn_cost 116: 4
insn_cost 117: 4
insn_cost 118: 4
insn_cost 120: 0
insn_cost 121: 4
insn_cost 122: 4
insn_cost 124: 4
insn_cost 125: 0
insn_cost 127: 4
insn_cost 128: 4
insn_cost 129: 0
insn_cost 132: 4
insn_cost 133: 4
insn_cost 134: 12
insn_cost 135: 4
insn_cost 136: 4
insn_cost 137: 4
insn_cost 138: 4
insn_cost 139: 4
insn_cost 140: 4
insn_cost 142: 4
insn_cost 143: 4
insn_cost 145: 0
insn_cost 146: 4
insn_cost 147: 4
insn_cost 149: 4
insn_cost 150: 0
insn_cost 157: 4
insn_cost 158: 4
insn_cost 163: 0
insn_cost 164: 0
insn_cost 165: 4
insn_cost 166: 4
insn_cost 167: 4
insn_cost 168: 4
insn_cost 169: 0
insn_cost 19: 4
insn_cost 172: 0
insn_cost 173: 0
insn_cost 174: 6
insn_cost 175: 4
insn_cost 176: 4
insn_cost 177: 4
insn_cost 179: 0
insn_cost 180: 6
insn_cost 181: 4
insn_cost 182: 4
insn_cost 183: 4
insn_cost 185: 0
insn_cost 186: 0
insn_cost 188: 0
insn_cost 189: 0
insn_cost 21: 4
insn_cost 22: 4
insn_cost 190: 4
insn_cost 191: 0
insn_cost 196: 4
insn_cost 198: 4
insn_cost 199: 4
insn_cost 200: 12
insn_cost 201: 4
insn_cost 202: 4
insn_cost 203: 80
insn_cost 204: 4
insn_cost 205: 4
insn_cost 206: 0
insn_cost 207: 4
insn_cost 208: 4
insn_cost 209: 0
insn_cost 210: 9
insn_cost 211: 4
insn_cost 212: 32
insn_cost 215: 0
insn_cost 216: 0
insn_cost 217: 4
insn_cost 219: 4
insn_cost 220: 0
insn_cost 223: 0
insn_cost 224: 0
insn_cost 225: 4
insn_cost 226: 4
insn_cost 227: 0
insn_cost 230: 0
insn_cost 231: 0
insn_cost 233: 4
insn_cost 234: 0
insn_cost 236: 4
insn_cost 238: 4
insn_cost 239: 4
insn_cost 240: 12
insn_cost 241: 32
insn_cost 242: 32
insn_cost 20: 4
insn_cost 247: 0
insn_cost 25: 4
insn_cost 336: 4
insn_cost 251: 8
insn_cost 252: 80
insn_cost 253: 4
insn_cost 255: 0
insn_cost 256: 4
insn_cost 257: 4
insn_cost 259: 4
insn_cost 260: 0
insn_cost 262: 4
insn_cost 263: 4
insn_cost 264: 0
insn_cost 266: 4
insn_cost 267: 4
insn_cost 268: 4
insn_cost 271: 4
insn_cost 272: 80
insn_cost 273: 4
insn_cost 274: 4
insn_cost 276: 0
insn_cost 277: 4
insn_cost 279: 4
insn_cost 280: 0
insn_cost 286: 0
insn_cost 287: 4
insn_cost 288: 4
insn_cost 289: 0
insn_cost 292: 0
insn_cost 294: 4
insn_cost 295: 0
insn_cost 297: 9
insn_cost 299: 4
insn_cost 300: 4
insn_cost 301: 4
insn_cost 302: 4
insn_cost 303: 4
insn_cost 304: 4
insn_cost 305: 8
insn_cost 306: 1
insn_cost 307: 4
insn_cost 308: 0
insn_cost 26: 4
insn_cost 311: 4
insn_cost 312: 80
insn_cost 313: 4
insn_cost 314: 4
insn_cost 316: 0
insn_cost 317: 4
insn_cost 319: 4
insn_cost 320: 0
insn_cost 323: 4
insn_cost 324: 0
insn_cost 27: 4
insn_cost 327: 4
insn_cost 328: 4
insn_cost 329: 4
insn_cost 331: 4
insn_cost 332: 0
insn_cost 334: 4
insn_cost 335: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 346: 4
insn_cost 349: 0

Trying 33 -> 34:
Failed to match this instruction:
(set (reg:DI 247)
    (sign_extend:DI (plus:SI (reg/v:SI 243 [ n ])
            (const_int 1 [0x1]))))

Trying 34 -> 35:
Failed to match this instruction:
(parallel [
        (set (reg:DI 248)
            (ashift:DI (sign_extend:DI (reg:SI 246))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 248)
    (ashift:DI (sign_extend:DI (reg:SI 246))
        (const_int 3 [0x3])))

Trying 33, 34 -> 35:
Failed to match this instruction:
(parallel [
        (set (reg:DI 248)
            (ashift:DI (sign_extend:DI (plus:SI (reg/v:SI 243 [ n ])
                        (const_int 1 [0x1])))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 248)
    (ashift:DI (sign_extend:DI (plus:SI (reg/v:SI 243 [ n ])
                (const_int 1 [0x1])))
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:SI 247)
    (plus:SI (reg/v:SI 243 [ n ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:DI 248)
    (ashift:DI (sign_extend:DI (reg:SI 247))
        (const_int 3 [0x3])))

Trying 37 -> 38:

Trying 42 -> 43:
Failed to match this instruction:
(parallel [
        (set (reg:SI 251)
            (ashift:SI (mult:SI (reg/v:SI 244 [ m ])
                    (reg/v:SI 243 [ n ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 251)
    (ashift:SI (mult:SI (reg/v:SI 244 [ m ])
            (reg/v:SI 243 [ n ]))
        (const_int 2 [0x2])))

Trying 43 -> 44:
Failed to match this instruction:
(set (reg:DI 252)
    (sign_extend:DI (ashift:SI (reg:SI 250)
            (const_int 2 [0x2]))))

Trying 42, 43 -> 44:
Failed to match this instruction:
(set (reg:DI 252)
    (sign_extend:DI (ashift:SI (mult:SI (reg/v:SI 244 [ m ])
                (reg/v:SI 243 [ n ]))
            (const_int 2 [0x2]))))
Successfully matched this instruction:
(set (reg:SI 251)
    (mult:SI (reg/v:SI 244 [ m ])
        (reg/v:SI 243 [ n ])))
Failed to match this instruction:
(set (reg:DI 252)
    (sign_extend:DI (ashift:SI (reg:SI 251)
            (const_int 2 [0x2]))))

Trying 46 -> 47:

Trying 51 -> 52:
Failed to match this instruction:
(set (reg:QI 255)
    (ne:QI (reg/v/f:DI 120 [ heap ])
        (const_int 0 [0])))

Trying 52 -> 53:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (reg:CCZ 17 flags))
deferring deletion of insn with uid = 52.
modifying insn i3    53 flags:CCZ=flags:CCZ
deferring rescan insn with uid = 53.

Trying 51 -> 53:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg/v/f:DI 120 [ heap ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 51.
modifying insn i3    53 flags:CCZ=cmp(r120:DI,0)
deferring rescan insn with uid = 53.

Trying 53 -> 54:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:DI 120 [ heap ])
            (const_int 0 [0]))
        (label_ref 161)
        (pc)))

Trying 55 -> 56:
Failed to match this instruction:
(set (reg:QI 257)
    (ne:QI (reg/v/f:DI 116 [ g ])
        (const_int 0 [0])))

Trying 56 -> 57:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (reg:CCZ 17 flags))
deferring deletion of insn with uid = 56.
modifying insn i3    57 flags:CCZ=flags:CCZ
deferring rescan insn with uid = 57.

Trying 55 -> 57:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg/v/f:DI 116 [ g ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 55.
modifying insn i3    57 flags:CCZ=cmp(r116:DI,0)
deferring rescan insn with uid = 57.

Trying 57 -> 58:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:DI 116 [ g ])
            (const_int 0 [0]))
        (label_ref 161)
        (pc)))

Trying 61 -> 62:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 243 [ n ])
            (const_int 0 [0]))
        (label_ref 155)
        (pc)))

Trying 66 -> 67:
Failed to match this instruction:
(parallel [
        (set (reg:DI 259)
            (zero_extract:DI (reg/v/f:DI 116 [ g ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 259)
    (zero_extract:DI (reg/v/f:DI 116 [ g ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 67 -> 68:
Failed to match this instruction:
(parallel [
        (set (reg:DI 260)
            (sign_extract:DI (subreg:SI (reg:DI 258) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 260)
    (sign_extract:DI (subreg:SI (reg:DI 258) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 66, 67 -> 68:
Failed to match this instruction:
(parallel [
        (set (reg:DI 260)
            (sign_extract:DI (subreg:SI (reg/v/f:DI 116 [ g ]) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 260)
    (sign_extract:DI (subreg:SI (reg/v/f:DI 116 [ g ]) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:DI 259)
    (ashift:DI (reg/v/f:DI 116 [ g ])
        (const_int 60 [0x3c])))
Successfully matched this instruction:
(set (reg:DI 260)
    (ashiftrt:DI (reg:DI 259)
        (const_int 63 [0x3f])))
deferring deletion of insn with uid = 66.
modifying insn i2    67 {r259:DI=r116:DI<<0x3c;clobber flags:CC;}
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 67.
modifying insn i3    68 {r260:DI=r259:DI>>0x3f;clobber flags:CC;}
      REG_UNUSED: flags:CC
      REG_DEAD: r259:DI
deferring rescan insn with uid = 68.

Trying 67 -> 68:
Failed to match this instruction:
(parallel [
        (set (reg:DI 260)
            (sign_extract:DI (subreg:SI (reg/v/f:DI 116 [ g ]) 0)
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 260)
    (sign_extract:DI (subreg:SI (reg/v/f:DI 116 [ g ]) 0)
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 68 -> 69:
Successfully matched this instruction:
(parallel [
        (set (subreg:DI (reg:SI 261) 0)
            (lshiftrt:DI (reg:DI 259)
                (const_int 63 [0x3f])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 68.
modifying insn i3    69 {r261:SI#0=r259:DI 0>>0x3f;clobber flags:CC;}
      REG_DEAD: r259:DI
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 69.

Trying 67 -> 69:
Failed to match this instruction:
(parallel [
        (set (subreg:DI (reg:SI 261) 0)
            (zero_extract:DI (reg/v/f:DI 116 [ g ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (subreg:DI (reg:SI 261) 0)
    (zero_extract:DI (reg/v/f:DI 116 [ g ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 69 -> 70:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (lshiftrt:DI (reg:DI 259)
                        (const_int 63 [0x3f])) 0)
                (reg/v:SI 243 [ n ])))
        (set (reg:SI 261)
            (subreg:SI (lshiftrt:DI (reg:DI 259)
                    (const_int 63 [0x3f])) 0))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (lshiftrt:DI (reg:DI 259)
                        (const_int 63 [0x3f])) 0)
                (reg/v:SI 243 [ n ])))
        (set (reg:SI 261)
            (subreg:SI (lshiftrt:DI (reg:DI 259)
                    (const_int 63 [0x3f])) 0))
    ])

Trying 67, 69 -> 70:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (zero_extract:DI (reg/v/f:DI 116 [ g ])
                        (const_int 1 [0x1])
                        (const_int 3 [0x3])) 0)
                (reg/v:SI 243 [ n ])))
        (set (subreg:DI (reg:SI 261) 0)
            (zero_extract:DI (reg/v/f:DI 116 [ g ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (subreg:SI (zero_extract:DI (reg/v/f:DI 116 [ g ])
                        (const_int 1 [0x1])
                        (const_int 3 [0x3])) 0)
                (reg/v:SI 243 [ n ])))
        (set (subreg:DI (reg:SI 261) 0)
            (zero_extract:DI (reg/v/f:DI 116 [ g ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(set (subreg:DI (reg:SI 261) 0)
    (zero_extract:DI (reg/v/f:DI 116 [ g ])
        (const_int 1 [0x1])
        (const_int 3 [0x3])))

Trying 70 -> 71:
Failed to match this instruction:
(set (reg:SI 204 [ prolog_loop_niters.1071 ])
    (umin:SI (reg:SI 261)
        (reg/v:SI 243 [ n ])))

Trying 69, 70 -> 71:
Failed to match this instruction:
(set (reg:SI 204 [ prolog_loop_niters.1071 ])
    (umin:SI (subreg:SI (lshiftrt:DI (reg:DI 259)
                (const_int 63 [0x3f])) 0)
        (reg/v:SI 243 [ n ])))

Trying 67, 69, 70 -> 71:
Failed to match this instruction:
(set (reg:SI 204 [ prolog_loop_niters.1071 ])
    (umin:SI (subreg:SI (zero_extract:DI (reg/v/f:DI 116 [ g ])
                (const_int 1 [0x1])
                (const_int 3 [0x3])) 0)
        (reg/v:SI 243 [ n ])))

Trying 71 -> 72:
Failed to match this instruction:
(parallel [
        (set (reg:DI 205 [ prolog_loop_niters.1072 ])
            (zero_extend:DI (if_then_else:SI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:SI 261)
                    (reg/v:SI 243 [ n ]))))
        (set (reg:SI 204 [ prolog_loop_niters.1071 ])
            (if_then_else:SI (leu (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:SI 261)
                (reg/v:SI 243 [ n ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 205 [ prolog_loop_niters.1072 ])
            (zero_extend:DI (if_then_else:SI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:SI 261)
                    (reg/v:SI 243 [ n ]))))
        (set (reg:SI 204 [ prolog_loop_niters.1071 ])
            (if_then_else:SI (leu (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:SI 261)
                (reg/v:SI 243 [ n ])))
    ])

Trying 70, 71 -> 72:
Failed to match this instruction:
(parallel [
        (set (reg:DI 205 [ prolog_loop_niters.1072 ])
            (zero_extend:DI (umin:SI (reg:SI 261)
                    (reg/v:SI 243 [ n ]))))
        (set (reg:SI 204 [ prolog_loop_niters.1071 ])
            (umin:SI (reg:SI 261)
                (reg/v:SI 243 [ n ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 205 [ prolog_loop_niters.1072 ])
            (zero_extend:DI (umin:SI (reg:SI 261)
                    (reg/v:SI 243 [ n ]))))
        (set (reg:SI 204 [ prolog_loop_niters.1071 ])
            (umin:SI (reg:SI 261)
                (reg/v:SI 243 [ n ])))
    ])
Failed to match this instruction:
(set (reg:SI 204 [ prolog_loop_niters.1071 ])
    (umin:SI (reg:SI 261)
        (reg/v:SI 243 [ n ])))

Trying 73 -> 74:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 204 [ prolog_loop_niters.1071 ])
            (const_int 0 [0]))
        (label_ref:DI 355)
        (pc)))

Trying 79 -> 80:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 243 [ n ])
            (reg:SI 204 [ prolog_loop_niters.1071 ]))
        (label_ref:DI 155)
        (pc)))

Trying 83 -> 84:
Failed to match this instruction:
(parallel [
        (set (reg:SI 215 [ bnd.1076 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 243 [ n ])
                    (reg:SI 204 [ prolog_loop_niters.1071 ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 214 [ niters.1075 ])
            (minus:SI (reg/v:SI 243 [ n ])
                (reg:SI 204 [ prolog_loop_niters.1071 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 215 [ bnd.1076 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 243 [ n ])
                    (reg:SI 204 [ prolog_loop_niters.1071 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 214 [ niters.1075 ])
            (minus:SI (reg/v:SI 243 [ n ])
                (reg:SI 204 [ prolog_loop_niters.1071 ])))
    ])

Trying 84 -> 85:
Failed to match this instruction:
(parallel [
        (set (reg:SI 216 [ ratio_mult_vf.1077 ])
            (and:SI (reg:SI 214 [ niters.1075 ])
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 215 [ bnd.1076 ])
            (lshiftrt:SI (reg:SI 214 [ niters.1075 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 216 [ ratio_mult_vf.1077 ])
            (and:SI (reg:SI 214 [ niters.1075 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 215 [ bnd.1076 ])
            (lshiftrt:SI (reg:SI 214 [ niters.1075 ])
                (const_int 2 [0x2])))
    ])

Trying 83, 84 -> 85:
Failed to match this instruction:
(parallel [
        (set (reg:SI 216 [ ratio_mult_vf.1077 ])
            (and:SI (minus:SI (reg/v:SI 243 [ n ])
                    (reg:SI 204 [ prolog_loop_niters.1071 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 215 [ bnd.1076 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 243 [ n ])
                    (reg:SI 204 [ prolog_loop_niters.1071 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 214 [ niters.1075 ])
            (minus:SI (reg/v:SI 243 [ n ])
                (reg:SI 204 [ prolog_loop_niters.1071 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 216 [ ratio_mult_vf.1077 ])
            (and:SI (minus:SI (reg/v:SI 243 [ n ])
                    (reg:SI 204 [ prolog_loop_niters.1071 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 215 [ bnd.1076 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 243 [ n ])
                    (reg:SI 204 [ prolog_loop_niters.1071 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 214 [ niters.1075 ])
            (minus:SI (reg/v:SI 243 [ n ])
                (reg:SI 204 [ prolog_loop_niters.1071 ])))
    ])

Trying 85 -> 86:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 215 [ bnd.1076 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 216 [ ratio_mult_vf.1077 ])
            (ashift:SI (reg:SI 215 [ bnd.1076 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 215 [ bnd.1076 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 216 [ ratio_mult_vf.1077 ])
            (ashift:SI (reg:SI 215 [ bnd.1076 ])
                (const_int 2 [0x2])))
    ])

Trying 84, 85 -> 86:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg:SI 214 [ niters.1075 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 216 [ ratio_mult_vf.1077 ])
            (and:SI (reg:SI 214 [ niters.1075 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 215 [ bnd.1076 ])
            (lshiftrt:SI (reg:SI 214 [ niters.1075 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg:SI 214 [ niters.1075 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 216 [ ratio_mult_vf.1077 ])
            (and:SI (reg:SI 214 [ niters.1075 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 215 [ bnd.1076 ])
            (lshiftrt:SI (reg:SI 214 [ niters.1075 ])
                (const_int 2 [0x2])))
    ])

Trying 83, 84, 85 -> 86:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (minus:SI (reg/v:SI 243 [ n ])
                        (reg:SI 204 [ prolog_loop_niters.1071 ]))
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 216 [ ratio_mult_vf.1077 ])
            (and:SI (minus:SI (reg/v:SI 243 [ n ])
                    (reg:SI 204 [ prolog_loop_niters.1071 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 215 [ bnd.1076 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 243 [ n ])
                    (reg:SI 204 [ prolog_loop_niters.1071 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 214 [ niters.1075 ])
            (minus:SI (reg/v:SI 243 [ n ])
                (reg:SI 204 [ prolog_loop_niters.1071 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (minus:SI (reg/v:SI 243 [ n ])
                        (reg:SI 204 [ prolog_loop_niters.1071 ]))
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 216 [ ratio_mult_vf.1077 ])
            (and:SI (minus:SI (reg/v:SI 243 [ n ])
                    (reg:SI 204 [ prolog_loop_niters.1071 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 215 [ bnd.1076 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 243 [ n ])
                    (reg:SI 204 [ prolog_loop_niters.1071 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 214 [ niters.1075 ])
            (minus:SI (reg/v:SI 243 [ n ])
                (reg:SI 204 [ prolog_loop_niters.1071 ])))
    ])

Trying 86 -> 87:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 216 [ ratio_mult_vf.1077 ])
            (const_int 0 [0]))
        (label_ref 130)
        (pc)))

Trying 85, 86 -> 87:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 215 [ bnd.1076 ])
                    (const_int 0 [0]))
                (label_ref 130)
                (pc)))
        (set (reg:SI 216 [ ratio_mult_vf.1077 ])
            (ashift:SI (reg:SI 215 [ bnd.1076 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 215 [ bnd.1076 ])
                    (const_int 0 [0]))
                (label_ref 130)
                (pc)))
        (set (reg:SI 216 [ ratio_mult_vf.1077 ])
            (ashift:SI (reg:SI 215 [ bnd.1076 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:SI 216 [ ratio_mult_vf.1077 ])
    (ashift:SI (reg:SI 215 [ bnd.1076 ])
        (const_int 2 [0x2])))

Trying 84, 85, 86 -> 87:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg:SI 214 [ niters.1075 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref 130)
                (pc)))
        (set (reg:SI 216 [ ratio_mult_vf.1077 ])
            (and:SI (reg:SI 214 [ niters.1075 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 215 [ bnd.1076 ])
            (lshiftrt:SI (reg:SI 214 [ niters.1075 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg:SI 214 [ niters.1075 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref 130)
                (pc)))
        (set (reg:SI 216 [ ratio_mult_vf.1077 ])
            (and:SI (reg:SI 214 [ niters.1075 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 215 [ bnd.1076 ])
            (lshiftrt:SI (reg:SI 214 [ niters.1075 ])
                (const_int 2 [0x2])))
    ])

Trying 90 -> 92:
Failed to match this instruction:
(set (reg:V2SI 266)
    (vec_concat:V2SI (plus:SI (reg/v:SI 217 [ i ])
            (const_int 2 [0x2]))
        (reg:SI 265)))

Trying 91 -> 92:
Failed to match this instruction:
(set (reg:V2SI 266)
    (vec_concat:V2SI (reg:SI 264)
        (plus:SI (reg/v:SI 217 [ i ])
            (const_int 3 [0x3]))))

Trying 91, 90 -> 92:
Failed to match this instruction:
(set (reg:V2SI 266)
    (vec_concat:V2SI (plus:SI (reg/v:SI 217 [ i ])
            (const_int 2 [0x2]))
        (plus:SI (reg/v:SI 217 [ i ])
            (const_int 3 [0x3]))))
Successfully matched this instruction:
(set (reg:SI 265)
    (plus:SI (reg/v:SI 217 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V2SI 266)
    (vec_concat:V2SI (plus:SI (reg/v:SI 217 [ i ])
            (const_int 2 [0x2]))
        (reg:SI 265)))

Trying 89 -> 93:
Failed to match this instruction:
(set (reg:V2SI 267)
    (vec_concat:V2SI (reg/v:SI 217 [ i ])
        (plus:SI (reg/v:SI 217 [ i ])
            (const_int 1 [0x1]))))

Trying 92 -> 94:
Failed to match this instruction:
(set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
    (vec_concat:V4SI (reg:V2SI 267)
        (vec_concat:V2SI (reg:SI 264)
            (reg:SI 265))))

Trying 93 -> 94:
Failed to match this instruction:
(set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 217 [ i ])
            (reg:SI 263))
        (reg:V2SI 266)))

Trying 90, 92 -> 94:
Failed to match this instruction:
(set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
    (vec_concat:V4SI (reg:V2SI 267)
        (vec_concat:V2SI (plus:SI (reg/v:SI 217 [ i ])
                (const_int 2 [0x2]))
            (reg:SI 265))))
Successfully matched this instruction:
(set (reg:SI 266)
    (plus:SI (reg/v:SI 217 [ i ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
    (vec_concat:V4SI (reg:V2SI 267)
        (vec_concat:V2SI (reg:SI 266)
            (reg:SI 265))))

Trying 91, 92 -> 94:
Failed to match this instruction:
(set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
    (vec_concat:V4SI (reg:V2SI 267)
        (vec_concat:V2SI (reg:SI 264)
            (plus:SI (reg/v:SI 217 [ i ])
                (const_int 3 [0x3])))))
Successfully matched this instruction:
(set (reg:SI 266)
    (plus:SI (reg/v:SI 217 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
    (vec_concat:V4SI (reg:V2SI 267)
        (vec_concat:V2SI (reg:SI 264)
            (reg:SI 266))))

Trying 89, 93 -> 94:
Failed to match this instruction:
(set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 217 [ i ])
            (plus:SI (reg/v:SI 217 [ i ])
                (const_int 1 [0x1])))
        (reg:V2SI 266)))
Successfully matched this instruction:
(set (reg:SI 267)
    (plus:SI (reg/v:SI 217 [ i ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 217 [ i ])
            (reg:SI 267))
        (reg:V2SI 266)))

Trying 93, 92 -> 94:
Failed to match this instruction:
(set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 217 [ i ])
            (reg:SI 263))
        (vec_concat:V2SI (reg:SI 264)
            (reg:SI 265))))
Successfully matched this instruction:
(set (reg:V2SI 267)
    (vec_concat:V2SI (reg:SI 264)
        (reg:SI 265)))
Failed to match this instruction:
(set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
    (vec_concat:V4SI (vec_concat:V2SI (reg/v:SI 217 [ i ])
            (reg:SI 263))
        (reg:V2SI 267)))

Trying 91, 90, 92 -> 94:
Failed to match this instruction:
(set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
    (vec_concat:V4SI (reg:V2SI 267)
        (vec_concat:V2SI (plus:SI (reg/v:SI 217 [ i ])
                (const_int 2 [0x2]))
            (plus:SI (reg/v:SI 217 [ i ])
                (const_int 3 [0x3])))))
Successfully matched this instruction:
(set (reg:SI 266)
    (plus:SI (reg/v:SI 217 [ i ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
    (vec_concat:V4SI (reg:V2SI 267)
        (vec_concat:V2SI (plus:SI (reg/v:SI 217 [ i ])
                (const_int 2 [0x2]))
            (reg:SI 266))))

Trying 96 -> 374:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 226 [ vect_cst_.1081 ])
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
        (set (reg:V4SI 324)
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 226 [ vect_cst_.1081 ])
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
        (set (reg:V4SI 324)
            (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128]))
    ])

Trying 96 -> 374:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 226 [ vect_cst_.1081 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (set (reg:V4SI 324)
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 226 [ vect_cst_.1081 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (set (reg:V4SI 324)
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
    ])

Trying 101 -> 102:
Failed to match this instruction:
(parallel [
        (set (reg:DI 149 [ ivtmp.1153 ])
            (plus:DI (mult:DI (reg:DI 205 [ prolog_loop_niters.1072 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 116 [ g ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 149 [ ivtmp.1153 ])
    (plus:DI (mult:DI (reg:DI 205 [ prolog_loop_niters.1072 ])
            (const_int 8 [0x8]))
        (reg/v/f:DI 116 [ g ])))
deferring deletion of insn with uid = 101.
modifying insn i3   102 r149:DI=r205:DI*0x8+r116:DI
      REG_DEAD: r205:DI
deferring rescan insn with uid = 102.

Trying 105 -> 107:
Failed to match this instruction:
(set (reg:V4SI 230 [ vect_var_.1085 ])
    (mult:V4SI (mult:V4SI (reg:V4SI 228 [ vect_cst_.1084 ])
            (reg:V4SI 225 [ vect_vec_iv_.1082 ]))
        (reg:V4SI 324)))

Trying 107 -> 110:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 276)
            (lt:V4SI (mult:V4SI (reg:V4SI 271)
                    (reg:V4SI 324))
                (reg:V4SI 326)))
        (set (reg:V4SI 230 [ vect_var_.1085 ])
            (mult:V4SI (reg:V4SI 271)
                (reg:V4SI 324)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 276)
            (lt:V4SI (mult:V4SI (reg:V4SI 271)
                    (reg:V4SI 324))
                (reg:V4SI 326)))
        (set (reg:V4SI 230 [ vect_var_.1085 ])
            (mult:V4SI (reg:V4SI 271)
                (reg:V4SI 324)))
    ])

Trying 105, 107 -> 110:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 276)
            (lt:V4SI (mult:V4SI (mult:V4SI (reg:V4SI 228 [ vect_cst_.1084 ])
                        (reg:V4SI 225 [ vect_vec_iv_.1082 ]))
                    (reg:V4SI 324))
                (reg:V4SI 326)))
        (set (reg:V4SI 230 [ vect_var_.1085 ])
            (mult:V4SI (mult:V4SI (reg:V4SI 228 [ vect_cst_.1084 ])
                    (reg:V4SI 225 [ vect_vec_iv_.1082 ]))
                (reg:V4SI 324)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 276)
            (lt:V4SI (mult:V4SI (mult:V4SI (reg:V4SI 228 [ vect_cst_.1084 ])
                        (reg:V4SI 225 [ vect_vec_iv_.1082 ]))
                    (reg:V4SI 324))
                (reg:V4SI 326)))
        (set (reg:V4SI 230 [ vect_var_.1085 ])
            (mult:V4SI (mult:V4SI (reg:V4SI 228 [ vect_cst_.1084 ])
                    (reg:V4SI 225 [ vect_vec_iv_.1082 ]))
                (reg:V4SI 324)))
    ])

Trying 107 -> 110:
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 276)
            (lt:V4SI (mult:V4SI (reg:V4SI 271)
                    (const_vector:V4SI [
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                        ]))
                (reg:V4SI 326)))
        (set (reg:V4SI 230 [ vect_var_.1085 ])
            (mult:V4SI (reg:V4SI 271)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 276)
            (lt:V4SI (mult:V4SI (reg:V4SI 271)
                    (const_vector:V4SI [
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4])
                        ]))
                (reg:V4SI 326)))
        (set (reg:V4SI 230 [ vect_var_.1085 ])
            (mult:V4SI (reg:V4SI 271)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ])))
    ])

Trying 110 -> 111:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 273) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                    (gt:V4SI (reg:V4SI 326)
                        (reg:V4SI 230 [ vect_var_.1085 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 276)
            (gt:V4SI (reg:V4SI 326)
                (reg:V4SI 230 [ vect_var_.1085 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 273) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                    (gt:V4SI (reg:V4SI 326)
                        (reg:V4SI 230 [ vect_var_.1085 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 276)
            (gt:V4SI (reg:V4SI 326)
                (reg:V4SI 230 [ vect_var_.1085 ])))
    ])

Trying 107, 110 -> 111:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 273) 0)
            (vec_select:V4SI (vec_concat:V8SI (mult:V4SI (reg:V4SI 271)
                        (reg:V4SI 324))
                    (lt:V4SI (mult:V4SI (reg:V4SI 271)
                            (reg:V4SI 324))
                        (reg:V4SI 326)))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 276)
            (lt:V4SI (mult:V4SI (reg:V4SI 271)
                    (reg:V4SI 324))
                (reg:V4SI 326)))
        (set (reg:V4SI 230 [ vect_var_.1085 ])
            (mult:V4SI (reg:V4SI 271)
                (reg:V4SI 324)))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 273) 0)
            (vec_select:V4SI (vec_concat:V8SI (mult:V4SI (reg:V4SI 271)
                        (reg:V4SI 324))
                    (lt:V4SI (mult:V4SI (reg:V4SI 271)
                            (reg:V4SI 324))
                        (reg:V4SI 326)))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 276)
            (lt:V4SI (mult:V4SI (reg:V4SI 271)
                    (reg:V4SI 324))
                (reg:V4SI 326)))
        (set (reg:V4SI 230 [ vect_var_.1085 ])
            (mult:V4SI (reg:V4SI 271)
                (reg:V4SI 324)))
    ])

Trying 110 -> 111:
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 273) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                    (lt:V4SI (reg:V4SI 230 [ vect_var_.1085 ])
                        (const_vector:V4SI [
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                            ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 276)
            (gt:V4SI (const_vector:V4SI [
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])
                (reg:V4SI 230 [ vect_var_.1085 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:V4SI (reg:V2DI 273) 0)
            (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                    (lt:V4SI (reg:V4SI 230 [ vect_var_.1085 ])
                        (const_vector:V4SI [
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                                (const_int 0 [0])
                            ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])))
        (set (reg:V4SI 276)
            (gt:V4SI (const_vector:V4SI [
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                        (const_int 0 [0])
                    ])
                (reg:V4SI 230 [ vect_var_.1085 ])))
    ])

Trying 111 -> 112:
Failed to match this instruction:
(set (reg:V2DI 277)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                    (reg:V4SI 276))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 233 [ vect_cst_.1089 ])))

Trying 110, 111 -> 112:
Failed to match this instruction:
(parallel [
        (set (reg:V2DI 277)
            (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                            (gt:V4SI (reg:V4SI 326)
                                (reg:V4SI 230 [ vect_var_.1085 ])))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 4 [0x4])
                                (const_int 1 [0x1])
                                (const_int 5 [0x5])
                            ])) 0)
                (reg:V2DI 233 [ vect_cst_.1089 ])))
        (set (reg:V4SI 276)
            (gt:V4SI (reg:V4SI 326)
                (reg:V4SI 230 [ vect_var_.1085 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V2DI 277)
            (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                            (gt:V4SI (reg:V4SI 326)
                                (reg:V4SI 230 [ vect_var_.1085 ])))
                        (parallel [
                                (const_int 0 [0])
                                (const_int 4 [0x4])
                                (const_int 1 [0x1])
                                (const_int 5 [0x5])
                            ])) 0)
                (reg:V2DI 233 [ vect_cst_.1089 ])))
        (set (reg:V4SI 276)
            (gt:V4SI (reg:V4SI 326)
                (reg:V4SI 230 [ vect_var_.1085 ])))
    ])
Successfully matched this instruction:
(set (reg:V4SI 276)
    (gt:V4SI (reg:V4SI 326)
        (reg:V4SI 230 [ vect_var_.1085 ])))
Failed to match this instruction:
(set (reg:V2DI 277)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                    (gt:V4SI (reg:V4SI 326)
                        (reg:V4SI 230 [ vect_var_.1085 ])))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 233 [ vect_cst_.1089 ])))

Trying 112 -> 113:
Failed to match this instruction:
(set (mem:V2DI (reg:DI 149 [ ivtmp.1153 ]) [2 MEM[base: D.9179_311, offset: 0B]+0 S16 A128])
    (plus:V2DI (reg:V2DI 233 [ vect_cst_.1089 ])
        (reg:V2DI 273)))

Trying 111, 112 -> 113:
Failed to match this instruction:
(set (mem:V2DI (reg:DI 149 [ ivtmp.1153 ]) [2 MEM[base: D.9179_311, offset: 0B]+0 S16 A128])
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                    (reg:V4SI 276))
                (parallel [
                        (const_int 0 [0])
                        (const_int 4 [0x4])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5])
                    ])) 0)
        (reg:V2DI 233 [ vect_cst_.1089 ])))
Failed to match this instruction:
(set (reg:V8SI 277)
    (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
        (reg:V4SI 276)))

Trying 116 -> 117:
Failed to match this instruction:
(set (reg:V2DI 282)
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                    (reg:V4SI 276))
                (parallel [
                        (const_int 2 [0x2])
                        (const_int 6 [0x6])
                        (const_int 3 [0x3])
                        (const_int 7 [0x7])
                    ])) 0)
        (reg:V2DI 233 [ vect_cst_.1089 ])))

Trying 117 -> 118:
Failed to match this instruction:
(set (mem:V2DI (plus:DI (reg:DI 149 [ ivtmp.1153 ])
            (const_int 16 [0x10])) [2 MEM[base: D.9179_311, offset: 16B]+0 S16 A128])
    (plus:V2DI (reg:V2DI 233 [ vect_cst_.1089 ])
        (reg:V2DI 278)))

Trying 116, 117 -> 118:
Failed to match this instruction:
(set (mem:V2DI (plus:DI (reg:DI 149 [ ivtmp.1153 ])
            (const_int 16 [0x10])) [2 MEM[base: D.9179_311, offset: 16B]+0 S16 A128])
    (plus:V2DI (subreg:V2DI (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                    (reg:V4SI 276))
                (parallel [
                        (const_int 2 [0x2])
                        (const_int 6 [0x6])
                        (const_int 3 [0x3])
                        (const_int 7 [0x7])
                    ])) 0)
        (reg:V2DI 233 [ vect_cst_.1089 ])))
Failed to match this instruction:
(set (reg:V8SI 282)
    (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
        (reg:V4SI 276)))

Trying 121 -> 124:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 124 [ ivtmp.1151 ])
                    (const_int 1 [0x1]))
                (reg:SI 215 [ bnd.1076 ])))
        (set (reg:SI 124 [ ivtmp.1151 ])
            (plus:SI (reg:SI 124 [ ivtmp.1151 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 124 [ ivtmp.1151 ])
                    (const_int 1 [0x1]))
                (reg:SI 215 [ bnd.1076 ])))
        (set (reg:SI 124 [ ivtmp.1151 ])
            (plus:SI (reg:SI 124 [ ivtmp.1151 ])
                (const_int 1 [0x1])))
    ])

Trying 124 -> 125:
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg:SI 124 [ ivtmp.1151 ])
            (reg:SI 215 [ bnd.1076 ]))
        (label_ref:DI 359)
        (pc)))

Trying 121, 124 -> 125:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 124 [ ivtmp.1151 ])
                        (const_int 1 [0x1]))
                    (reg:SI 215 [ bnd.1076 ]))
                (label_ref:DI 359)
                (pc)))
        (set (reg:SI 124 [ ivtmp.1151 ])
            (plus:SI (reg:SI 124 [ ivtmp.1151 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 124 [ ivtmp.1151 ])
                        (const_int 1 [0x1]))
                    (reg:SI 215 [ bnd.1076 ]))
                (label_ref:DI 359)
                (pc)))
        (set (reg:SI 124 [ ivtmp.1151 ])
            (plus:SI (reg:SI 124 [ ivtmp.1151 ])
                (const_int 1 [0x1])))
    ])

Trying 128 -> 129:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 214 [ niters.1075 ])
            (reg:SI 216 [ ratio_mult_vf.1077 ]))
        (label_ref:DI 155)
        (pc)))

Trying 132 -> 133:
Failed to match this instruction:
(set (reg:DI 186 [ D.9091 ])
    (sign_extend:DI (ashift:SI (reg/v:SI 244 [ m ])
            (const_int 2 [0x2]))))

Trying 134 -> 135:
Failed to match this instruction:
(parallel [
        (set (reg:SI 285)
            (ashift:SI (mult:SI (reg/v:SI 244 [ m ])
                    (reg/v:SI 217 [ i ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 285)
    (ashift:SI (mult:SI (reg/v:SI 244 [ m ])
            (reg/v:SI 217 [ i ]))
        (const_int 2 [0x2])))

Trying 135 -> 136:
Failed to match this instruction:
(set (reg:DI 286)
    (sign_extend:DI (ashift:SI (reg:SI 284)
            (const_int 2 [0x2]))))

Trying 134, 135 -> 136:
Failed to match this instruction:
(set (reg:DI 286)
    (sign_extend:DI (ashift:SI (mult:SI (reg/v:SI 244 [ m ])
                (reg/v:SI 217 [ i ]))
            (const_int 2 [0x2]))))
Successfully matched this instruction:
(set (reg:SI 285)
    (mult:SI (reg/v:SI 244 [ m ])
        (reg/v:SI 217 [ i ])))
Failed to match this instruction:
(set (reg:DI 286)
    (sign_extend:DI (ashift:SI (reg:SI 285)
            (const_int 2 [0x2]))))

Trying 136 -> 137:
Failed to match this instruction:
(parallel [
        (set (reg:DI 176 [ ivtmp.1101 ])
            (plus:DI (sign_extend:DI (reg:SI 285))
                (reg/v/f:DI 120 [ heap ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 176 [ ivtmp.1101 ])
    (plus:DI (sign_extend:DI (reg:SI 285))
        (reg/v/f:DI 120 [ heap ])))

Trying 135, 136 -> 137:
Failed to match this instruction:
(parallel [
        (set (reg:DI 176 [ ivtmp.1101 ])
            (plus:DI (sign_extend:DI (mult:SI (reg:SI 284)
                        (const_int 4 [0x4])))
                (reg/v/f:DI 120 [ heap ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 176 [ ivtmp.1101 ])
    (plus:DI (sign_extend:DI (mult:SI (reg:SI 284)
                (const_int 4 [0x4])))
        (reg/v/f:DI 120 [ heap ])))
Successfully matched this instruction:
(set (reg:SI 286)
    (ashift:SI (reg:SI 284)
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:DI 176 [ ivtmp.1101 ])
    (plus:DI (sign_extend:DI (reg:SI 286))
        (reg/v/f:DI 120 [ heap ])))

Trying 138 -> 139:
Failed to match this instruction:
(parallel [
        (set (reg:DI 288)
            (ashift:DI (sign_extend:DI (reg/v:SI 217 [ i ]))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 288)
    (ashift:DI (sign_extend:DI (reg/v:SI 217 [ i ]))
        (const_int 3 [0x3])))

Trying 139 -> 140:
Failed to match this instruction:
(parallel [
        (set (reg:DI 148 [ ivtmp.1103 ])
            (plus:DI (mult:DI (reg:DI 287 [ i ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 116 [ g ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 148 [ ivtmp.1103 ])
    (plus:DI (mult:DI (reg:DI 287 [ i ])
            (const_int 8 [0x8]))
        (reg/v/f:DI 116 [ g ])))
deferring deletion of insn with uid = 139.
modifying insn i3   140 r148:DI=r287:DI*0x8+r116:DI
      REG_DEAD: r287:DI
deferring rescan insn with uid = 140.

Trying 138 -> 140:
Failed to match this instruction:
(set (reg:DI 148 [ ivtmp.1103 ])
    (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg/v:SI 217 [ i ]) 0)
                (const_int 4294967296 [0x100000000]))
            (const_int 29 [0x1d]))
        (reg/v/f:DI 116 [ g ])))

Trying 143 -> 149:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 217 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 243 [ n ])))
        (set (reg/v:SI 217 [ i ])
            (plus:SI (reg/v:SI 217 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 217 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 243 [ n ])))
        (set (reg/v:SI 217 [ i ])
            (plus:SI (reg/v:SI 217 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 149 -> 150:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 243 [ n ])
            (reg/v:SI 217 [ i ]))
        (label_ref:DI 148)
        (pc)))

Trying 143, 149 -> 150:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 217 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 243 [ n ]))
                (label_ref:DI 148)
                (pc)))
        (set (reg/v:SI 217 [ i ])
            (plus:SI (reg/v:SI 217 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 217 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 243 [ n ]))
                (label_ref:DI 148)
                (pc)))
        (set (reg/v:SI 217 [ i ])
            (plus:SI (reg/v:SI 217 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 157 -> 158:
Failed to match this instruction:
(set (mem/f:DI (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg/v:SI 243 [ n ]) 0)
                    (const_int 4294967296 [0x100000000]))
                (const_int 29 [0x1d]))
            (reg/v/f:DI 116 [ g ])) [2 *D.8927_95+0 S8 A64])
    (reg/v/f:DI 120 [ heap ]))

Trying 165 -> 169:

Trying 166 -> 169:

Trying 167 -> 169:

Trying 168 -> 169:

Trying 166, 165 -> 169:

Trying 167, 165 -> 169:

Trying 168, 165 -> 169:

Trying 167, 166 -> 169:

Trying 168, 166 -> 169:

Trying 168, 167 -> 169:

Trying 174 -> 175:
Failed to match this instruction:
(parallel [
        (set (reg:SI 291)
            (lshiftrt:SI (plus:SI (reg/v:SI 243 [ n ])
                    (const_int -1 [0xffffffffffffffff]))
                (const_int 31 [0x1f])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 290)
            (plus:SI (reg/v:SI 243 [ n ])
                (const_int -1 [0xffffffffffffffff])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 291)
            (lshiftrt:SI (plus:SI (reg/v:SI 243 [ n ])
                    (const_int -1 [0xffffffffffffffff]))
                (const_int 31 [0x1f])))
        (set (reg:SI 290)
            (plus:SI (reg/v:SI 243 [ n ])
                (const_int -1 [0xffffffffffffffff])))
    ])

Trying 175 -> 176:
Failed to match this instruction:
(parallel [
        (set (reg:SI 292)
            (plus:SI (lshiftrt:SI (reg:SI 290)
                    (const_int 31 [0x1f]))
                (reg:SI 290)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 292)
    (plus:SI (lshiftrt:SI (reg:SI 290)
            (const_int 31 [0x1f]))
        (reg:SI 290)))

Trying 174, 175 -> 176:
Failed to match this instruction:
(parallel [
        (set (reg:SI 292)
            (plus:SI (plus:SI (lshiftrt:SI (plus:SI (reg/v:SI 243 [ n ])
                            (const_int -1 [0xffffffffffffffff]))
                        (const_int 31 [0x1f]))
                    (reg/v:SI 243 [ n ]))
                (const_int -1 [0xffffffffffffffff])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 292)
    (plus:SI (plus:SI (lshiftrt:SI (plus:SI (reg/v:SI 243 [ n ])
                    (const_int -1 [0xffffffffffffffff]))
                (const_int 31 [0x1f]))
            (reg/v:SI 243 [ n ]))
        (const_int -1 [0xffffffffffffffff])))
Successfully matched this instruction:
(set (reg:SI 291)
    (plus:SI (reg/v:SI 243 [ n ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:SI 292)
    (plus:SI (plus:SI (lshiftrt:SI (reg:SI 291)
                (const_int 31 [0x1f]))
            (reg/v:SI 243 [ n ]))
        (const_int -1 [0xffffffffffffffff])))

Trying 176 -> 177:
Failed to match this instruction:
(parallel [
        (set (reg:SI 293)
            (ashiftrt:SI (plus:SI (reg:SI 291)
                    (reg:SI 290))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 293)
    (ashiftrt:SI (plus:SI (reg:SI 291)
            (reg:SI 290))
        (const_int 1 [0x1])))

Trying 175, 176 -> 177:
Failed to match this instruction:
(parallel [
        (set (reg:SI 293)
            (ashiftrt:SI (plus:SI (lshiftrt:SI (reg:SI 290)
                        (const_int 31 [0x1f]))
                    (reg:SI 290))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 293)
    (ashiftrt:SI (plus:SI (lshiftrt:SI (reg:SI 290)
                (const_int 31 [0x1f]))
            (reg:SI 290))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 292)
    (lshiftrt:SI (reg:SI 290)
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 293)
    (ashiftrt:SI (plus:SI (reg:SI 292)
            (reg:SI 290))
        (const_int 1 [0x1])))

Trying 174, 175, 176 -> 177:
Failed to match this instruction:
(parallel [
        (set (reg:SI 293)
            (ashiftrt:SI (plus:SI (plus:SI (lshiftrt:SI (plus:SI (reg/v:SI 243 [ n ])
                                (const_int -1 [0xffffffffffffffff]))
                            (const_int 31 [0x1f]))
                        (reg/v:SI 243 [ n ]))
                    (const_int -1 [0xffffffffffffffff]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 293)
    (ashiftrt:SI (plus:SI (plus:SI (lshiftrt:SI (plus:SI (reg/v:SI 243 [ n ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 31 [0x1f]))
                (reg/v:SI 243 [ n ]))
            (const_int -1 [0xffffffffffffffff]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 292)
    (plus:SI (reg/v:SI 243 [ n ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:SI 293)
    (ashiftrt:SI (plus:SI (plus:SI (lshiftrt:SI (reg:SI 292)
                    (const_int 31 [0x1f]))
                (reg/v:SI 243 [ n ]))
            (const_int -1 [0xffffffffffffffff]))
        (const_int 1 [0x1])))

Trying 180 -> 181:
Failed to match this instruction:
(parallel [
        (set (reg:SI 295)
            (lshiftrt:SI (plus:SI (reg/v:SI 244 [ m ])
                    (const_int -1 [0xffffffffffffffff]))
                (const_int 31 [0x1f])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 294)
            (plus:SI (reg/v:SI 244 [ m ])
                (const_int -1 [0xffffffffffffffff])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 295)
            (lshiftrt:SI (plus:SI (reg/v:SI 244 [ m ])
                    (const_int -1 [0xffffffffffffffff]))
                (const_int 31 [0x1f])))
        (set (reg:SI 294)
            (plus:SI (reg/v:SI 244 [ m ])
                (const_int -1 [0xffffffffffffffff])))
    ])

Trying 181 -> 182:
Failed to match this instruction:
(parallel [
        (set (reg:SI 296)
            (plus:SI (lshiftrt:SI (reg:SI 294)
                    (const_int 31 [0x1f]))
                (reg:SI 294)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 296)
    (plus:SI (lshiftrt:SI (reg:SI 294)
            (const_int 31 [0x1f]))
        (reg:SI 294)))

Trying 180, 181 -> 182:
Failed to match this instruction:
(parallel [
        (set (reg:SI 296)
            (plus:SI (plus:SI (lshiftrt:SI (plus:SI (reg/v:SI 244 [ m ])
                            (const_int -1 [0xffffffffffffffff]))
                        (const_int 31 [0x1f]))
                    (reg/v:SI 244 [ m ]))
                (const_int -1 [0xffffffffffffffff])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 296)
    (plus:SI (plus:SI (lshiftrt:SI (plus:SI (reg/v:SI 244 [ m ])
                    (const_int -1 [0xffffffffffffffff]))
                (const_int 31 [0x1f]))
            (reg/v:SI 244 [ m ]))
        (const_int -1 [0xffffffffffffffff])))
Successfully matched this instruction:
(set (reg:SI 295)
    (plus:SI (reg/v:SI 244 [ m ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:SI 296)
    (plus:SI (plus:SI (lshiftrt:SI (reg:SI 295)
                (const_int 31 [0x1f]))
            (reg/v:SI 244 [ m ]))
        (const_int -1 [0xffffffffffffffff])))

Trying 182 -> 183:
Failed to match this instruction:
(parallel [
        (set (reg:SI 297)
            (ashiftrt:SI (plus:SI (reg:SI 295)
                    (reg:SI 294))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 297)
    (ashiftrt:SI (plus:SI (reg:SI 295)
            (reg:SI 294))
        (const_int 1 [0x1])))

Trying 181, 182 -> 183:
Failed to match this instruction:
(parallel [
        (set (reg:SI 297)
            (ashiftrt:SI (plus:SI (lshiftrt:SI (reg:SI 294)
                        (const_int 31 [0x1f]))
                    (reg:SI 294))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 297)
    (ashiftrt:SI (plus:SI (lshiftrt:SI (reg:SI 294)
                (const_int 31 [0x1f]))
            (reg:SI 294))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 296)
    (lshiftrt:SI (reg:SI 294)
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 297)
    (ashiftrt:SI (plus:SI (reg:SI 296)
            (reg:SI 294))
        (const_int 1 [0x1])))

Trying 180, 181, 182 -> 183:
Failed to match this instruction:
(parallel [
        (set (reg:SI 297)
            (ashiftrt:SI (plus:SI (plus:SI (lshiftrt:SI (plus:SI (reg/v:SI 244 [ m ])
                                (const_int -1 [0xffffffffffffffff]))
                            (const_int 31 [0x1f]))
                        (reg/v:SI 244 [ m ]))
                    (const_int -1 [0xffffffffffffffff]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 297)
    (ashiftrt:SI (plus:SI (plus:SI (lshiftrt:SI (plus:SI (reg/v:SI 244 [ m ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 31 [0x1f]))
                (reg/v:SI 244 [ m ]))
            (const_int -1 [0xffffffffffffffff]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 296)
    (plus:SI (reg/v:SI 244 [ m ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:SI 297)
    (ashiftrt:SI (plus:SI (plus:SI (lshiftrt:SI (reg:SI 296)
                    (const_int 31 [0x1f]))
                (reg/v:SI 244 [ m ]))
            (const_int -1 [0xffffffffffffffff]))
        (const_int 1 [0x1])))

Trying 190 -> 191:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 243 [ n ])
            (const_int 0 [0]))
        (label_ref:DI 390)
        (pc)))

Trying 196 -> 198:
Failed to match this instruction:
(parallel [
        (set (reg:SI 298)
            (minus:SI (subreg:SI (reg:DI 109 [ ivtmp.1137 ]) 0)
                (reg:SI 297)))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 162 [ D.9148 ])
            (subreg:SI (reg:DI 109 [ ivtmp.1137 ]) 0))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 298)
            (minus:SI (subreg:SI (reg:DI 109 [ ivtmp.1137 ]) 0)
                (reg:SI 297)))
        (set (reg:SI 162 [ D.9148 ])
            (subreg:SI (reg:DI 109 [ ivtmp.1137 ]) 0))
    ])

Trying 198 -> 200:
Failed to match this instruction:
(parallel [
        (set (reg:SI 300)
            (mult:SI (minus:SI (reg:SI 162 [ D.9148 ])
                    (reg:SI 297))
                (reg:SI 299)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 300)
    (mult:SI (minus:SI (reg:SI 162 [ D.9148 ])
            (reg:SI 297))
        (reg:SI 299)))

Trying 199 -> 200:
Failed to match this instruction:
(parallel [
        (set (reg:SI 300)
            (mult:SI (minus:SI (reg:SI 297)
                    (reg:SI 162 [ D.9148 ]))
                (reg:SI 298)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 300)
    (mult:SI (minus:SI (reg:SI 297)
            (reg:SI 162 [ D.9148 ]))
        (reg:SI 298)))

Trying 196, 198 -> 200:

Trying 199, 198 -> 200:
Failed to match this instruction:
(parallel [
        (set (reg:SI 300)
            (mult:SI (minus:SI (reg:SI 297)
                    (reg:SI 162 [ D.9148 ]))
                (minus:SI (reg:SI 162 [ D.9148 ])
                    (reg:SI 297))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 300)
    (mult:SI (minus:SI (reg:SI 297)
            (reg:SI 162 [ D.9148 ]))
        (minus:SI (reg:SI 162 [ D.9148 ])
            (reg:SI 297))))
Successfully matched this instruction:
(set (reg:SI 299)
    (minus:SI (reg:SI 162 [ D.9148 ])
        (reg:SI 297)))
Failed to match this instruction:
(set (reg:SI 300)
    (mult:SI (minus:SI (reg:SI 297)
            (reg:SI 162 [ D.9148 ]))
        (reg:SI 299)))

Trying 200 -> 201:
Failed to match this instruction:
(parallel [
        (set (reg:SI 301)
            (plus:SI (mult:SI (reg:SI 298)
                    (reg:SI 299))
                (reg:SI 135 [ pretmp.1020 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 301)
    (plus:SI (mult:SI (reg:SI 298)
            (reg:SI 299))
        (reg:SI 135 [ pretmp.1020 ])))

Trying 198, 200 -> 201:
Failed to match this instruction:
(parallel [
        (set (reg:SI 301)
            (plus:SI (mult:SI (minus:SI (reg:SI 162 [ D.9148 ])
                        (reg:SI 297))
                    (reg:SI 299))
                (reg:SI 135 [ pretmp.1020 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 301)
    (plus:SI (mult:SI (minus:SI (reg:SI 162 [ D.9148 ])
                (reg:SI 297))
            (reg:SI 299))
        (reg:SI 135 [ pretmp.1020 ])))
Successfully matched this instruction:
(set (reg:SI 300)
    (minus:SI (reg:SI 162 [ D.9148 ])
        (reg:SI 297)))
Failed to match this instruction:
(set (reg:SI 301)
    (plus:SI (mult:SI (reg:SI 300)
            (reg:SI 299))
        (reg:SI 135 [ pretmp.1020 ])))

Trying 199, 200 -> 201:
Failed to match this instruction:
(parallel [
        (set (reg:SI 301)
            (plus:SI (mult:SI (minus:SI (reg:SI 297)
                        (reg:SI 162 [ D.9148 ]))
                    (reg:SI 298))
                (reg:SI 135 [ pretmp.1020 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 301)
    (plus:SI (mult:SI (minus:SI (reg:SI 297)
                (reg:SI 162 [ D.9148 ]))
            (reg:SI 298))
        (reg:SI 135 [ pretmp.1020 ])))
Successfully matched this instruction:
(set (reg:SI 300)
    (minus:SI (reg:SI 297)
        (reg:SI 162 [ D.9148 ])))
Failed to match this instruction:
(set (reg:SI 301)
    (plus:SI (mult:SI (reg:SI 300)
            (reg:SI 298))
        (reg:SI 135 [ pretmp.1020 ])))

Trying 201 -> 202:
Failed to match this instruction:
(set (reg:SF 302)
    (float:SF (plus:SI (reg:SI 300)
            (reg:SI 135 [ pretmp.1020 ]))))

Trying 200, 201 -> 202:
Failed to match this instruction:
(set (reg:SF 302)
    (float:SF (plus:SI (mult:SI (reg:SI 298)
                (reg:SI 299))
            (reg:SI 135 [ pretmp.1020 ]))))
Failed to match this instruction:
(set (reg:SI 301)
    (plus:SI (mult:SI (reg:SI 298)
            (reg:SI 299))
        (reg:SI 135 [ pretmp.1020 ])))

Trying 202 -> 203:
Failed to match this instruction:
(set (reg:SF 303)
    (div:SF (float:SF (reg:SI 301))
        (reg:SF 86 [ D.6883 ])))

Trying 201, 202 -> 203:
Failed to match this instruction:
(set (reg:SF 303)
    (div:SF (float:SF (plus:SI (reg:SI 300)
                (reg:SI 135 [ pretmp.1020 ])))
        (reg:SF 86 [ D.6883 ])))
Successfully matched this instruction:
(set (reg:SI 302)
    (plus:SI (reg:SI 300)
        (reg:SI 135 [ pretmp.1020 ])))
Failed to match this instruction:
(set (reg:SF 303)
    (div:SF (float:SF (reg:SI 302))
        (reg:SF 86 [ D.6883 ])))

Trying 203 -> 204:
Failed to match this instruction:
(set (reg:DF 304)
    (float_extend:DF (div:SF (reg:SF 302)
            (reg:SF 86 [ D.6883 ]))))

Trying 202, 203 -> 204:
Failed to match this instruction:
(set (reg:DF 304)
    (float_extend:DF (div:SF (float:SF (reg:SI 301))
            (reg:SF 86 [ D.6883 ]))))
Successfully matched this instruction:
(set (reg:SF 303)
    (float:SF (reg:SI 301)))
Failed to match this instruction:
(set (reg:DF 304)
    (float_extend:DF (div:SF (reg:SF 303)
            (reg:SF 86 [ D.6883 ]))))

Trying 208 -> 211:
Failed to match this instruction:
(parallel [
        (set (mem:SF (plus:DI (mult:DI (reg:DI 109 [ ivtmp.1137 ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 305 [ MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B] ])) [3 *D.6893_39+0 S4 A32])
            (float_truncate:SF (reg:DF 89 [ D.6886 ])))
        (set (reg/v:SF 90 [ tmp ])
            (float_truncate:SF (reg:DF 89 [ D.6886 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SF (plus:DI (mult:DI (reg:DI 109 [ ivtmp.1137 ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 305 [ MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B] ])) [3 *D.6893_39+0 S4 A32])
            (float_truncate:SF (reg:DF 89 [ D.6886 ])))
        (set (reg/v:SF 90 [ tmp ])
            (float_truncate:SF (reg:DF 89 [ D.6886 ])))
    ])

Trying 210 -> 211:
Failed to match this instruction:
(set (mem:SF (plus:DI (mult:DI (reg:DI 109 [ ivtmp.1137 ])
                (const_int 4 [0x4]))
            (mem/f:DI (plus:DI (mult:DI (reg:DI 97 [ ivtmp.1144 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 116 [ g ])) [2 MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B]+0 S8 A64])) [3 *D.6893_39+0 S4 A32])
    (reg/v:SF 90 [ tmp ]))

Trying 210, 208 -> 211:
Failed to match this instruction:
(parallel [
        (set (mem:SF (plus:DI (mult:DI (reg:DI 109 [ ivtmp.1137 ])
                        (const_int 4 [0x4]))
                    (mem/f:DI (plus:DI (mult:DI (reg:DI 97 [ ivtmp.1144 ])
                                (const_int 8 [0x8]))
                            (reg/v/f:DI 116 [ g ])) [2 MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B]+0 S8 A64])) [3 *D.6893_39+0 S4 A32])
            (float_truncate:SF (reg:DF 89 [ D.6886 ])))
        (set (reg/v:SF 90 [ tmp ])
            (float_truncate:SF (reg:DF 89 [ D.6886 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SF (plus:DI (mult:DI (reg:DI 109 [ ivtmp.1137 ])
                        (const_int 4 [0x4]))
                    (mem/f:DI (plus:DI (mult:DI (reg:DI 97 [ ivtmp.1144 ])
                                (const_int 8 [0x8]))
                            (reg/v/f:DI 116 [ g ])) [2 MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B]+0 S8 A64])) [3 *D.6893_39+0 S4 A32])
            (float_truncate:SF (reg:DF 89 [ D.6886 ])))
        (set (reg/v:SF 90 [ tmp ])
            (float_truncate:SF (reg:DF 89 [ D.6886 ])))
    ])
Successfully matched this instruction:
(set (reg/v:SF 90 [ tmp ])
    (float_truncate:SF (reg:DF 89 [ D.6886 ])))
Failed to match this instruction:
(set (mem:SF (plus:DI (mult:DI (reg:DI 109 [ ivtmp.1137 ])
                (const_int 4 [0x4]))
            (mem/f:DI (plus:DI (mult:DI (reg:DI 97 [ ivtmp.1144 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 116 [ g ])) [2 MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B]+0 S8 A64])) [3 *D.6893_39+0 S4 A32])
    (float_truncate:SF (reg:DF 89 [ D.6886 ])))

Trying 217 -> 219:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (subreg:SI (plus:DI (reg:DI 109 [ ivtmp.1137 ])
                        (const_int 1 [0x1])) 0)
                (reg/v:SI 244 [ m ])))
        (set (reg:DI 109 [ ivtmp.1137 ])
            (plus:DI (reg:DI 109 [ ivtmp.1137 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (subreg:SI (plus:DI (reg:DI 109 [ ivtmp.1137 ])
                        (const_int 1 [0x1])) 0)
                (reg/v:SI 244 [ m ])))
        (set (reg:DI 109 [ ivtmp.1137 ])
            (plus:DI (reg:DI 109 [ ivtmp.1137 ])
                (const_int 1 [0x1])))
    ])

Trying 219 -> 220:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 244 [ m ])
            (subreg:SI (reg:DI 109 [ ivtmp.1137 ]) 0))
        (label_ref:DI 218)
        (pc)))

Trying 217, 219 -> 220:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (subreg:SI (plus:DI (reg:DI 109 [ ivtmp.1137 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 244 [ m ]))
                (label_ref:DI 218)
                (pc)))
        (set (reg:DI 109 [ ivtmp.1137 ])
            (plus:DI (reg:DI 109 [ ivtmp.1137 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (subreg:SI (plus:DI (reg:DI 109 [ ivtmp.1137 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 244 [ m ]))
                (label_ref:DI 218)
                (pc)))
        (set (reg:DI 109 [ ivtmp.1137 ])
            (plus:DI (reg:DI 109 [ ivtmp.1137 ])
                (const_int 1 [0x1])))
    ])

Trying 225 -> 226:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (subreg:SI (plus:DI (reg:DI 97 [ ivtmp.1144 ])
                        (const_int 1 [0x1])) 0)
                (reg/v:SI 243 [ n ])))
        (set (reg:DI 97 [ ivtmp.1144 ])
            (plus:DI (reg:DI 97 [ ivtmp.1144 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (subreg:SI (plus:DI (reg:DI 97 [ ivtmp.1144 ])
                        (const_int 1 [0x1])) 0)
                (reg/v:SI 243 [ n ])))
        (set (reg:DI 97 [ ivtmp.1144 ])
            (plus:DI (reg:DI 97 [ ivtmp.1144 ])
                (const_int 1 [0x1])))
    ])

Trying 226 -> 227:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 243 [ n ])
            (subreg:SI (reg:DI 97 [ ivtmp.1144 ]) 0))
        (label_ref 245)
        (pc)))

Trying 225, 226 -> 227:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (subreg:SI (plus:DI (reg:DI 97 [ ivtmp.1144 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 243 [ n ]))
                (label_ref 245)
                (pc)))
        (set (reg:DI 97 [ ivtmp.1144 ])
            (plus:DI (reg:DI 97 [ ivtmp.1144 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (subreg:SI (plus:DI (reg:DI 97 [ ivtmp.1144 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 243 [ n ]))
                (label_ref 245)
                (pc)))
        (set (reg:DI 97 [ ivtmp.1144 ])
            (plus:DI (reg:DI 97 [ ivtmp.1144 ])
                (const_int 1 [0x1])))
    ])

Trying 233 -> 234:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 244 [ m ])
            (const_int 0 [0]))
        (label_ref 232)
        (pc)))

Trying 236 -> 238:
Failed to match this instruction:
(parallel [
        (set (reg:SI 306)
            (minus:SI (reg:SI 293)
                (subreg:SI (reg:DI 97 [ ivtmp.1144 ]) 0)))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 105 [ D.9168 ])
            (subreg:SI (reg:DI 97 [ ivtmp.1144 ]) 0))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 306)
            (minus:SI (reg:SI 293)
                (subreg:SI (reg:DI 97 [ ivtmp.1144 ]) 0)))
        (set (reg:SI 105 [ D.9168 ])
            (subreg:SI (reg:DI 97 [ ivtmp.1144 ]) 0))
    ])

Trying 238 -> 240:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ pretmp.1020 ])
            (mult:SI (minus:SI (reg:SI 293)
                    (reg:SI 105 [ D.9168 ]))
                (reg:SI 307)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 135 [ pretmp.1020 ])
    (mult:SI (minus:SI (reg:SI 293)
            (reg:SI 105 [ D.9168 ]))
        (reg:SI 307)))

Trying 239 -> 240:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ pretmp.1020 ])
            (mult:SI (minus:SI (reg:SI 105 [ D.9168 ])
                    (reg:SI 293))
                (reg:SI 306)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 135 [ pretmp.1020 ])
    (mult:SI (minus:SI (reg:SI 105 [ D.9168 ])
            (reg:SI 293))
        (reg:SI 306)))

Trying 236, 238 -> 240:

Trying 239, 238 -> 240:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ pretmp.1020 ])
            (mult:SI (minus:SI (reg:SI 105 [ D.9168 ])
                    (reg:SI 293))
                (minus:SI (reg:SI 293)
                    (reg:SI 105 [ D.9168 ]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 135 [ pretmp.1020 ])
    (mult:SI (minus:SI (reg:SI 105 [ D.9168 ])
            (reg:SI 293))
        (minus:SI (reg:SI 293)
            (reg:SI 105 [ D.9168 ]))))
Successfully matched this instruction:
(set (reg:SI 307)
    (minus:SI (reg:SI 293)
        (reg:SI 105 [ D.9168 ])))
Failed to match this instruction:
(set (reg:SI 135 [ pretmp.1020 ])
    (mult:SI (minus:SI (reg:SI 105 [ D.9168 ])
            (reg:SI 293))
        (reg:SI 307)))

Trying 241 -> 242:
Failed to match this instruction:
(set (reg:SF 86 [ D.6883 ])
    (mult:SF (plus:SF (reg/v:SF 245 [ sigma ])
            (reg/v:SF 245 [ sigma ]))
        (reg/v:SF 245 [ sigma ])))

Trying 251 -> 252:
Failed to match this instruction:
(set (reg:V4SF 310)
    (div:V4SF (mem:V4SF (plus:DI (reg/f:DI 190 [ vect_p.1058 ])
                (reg:DI 166 [ ivtmp.1126 ])) [3 MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B]+0 S16 A128])
        (reg:V4SF 325 [ vect_cst_.1061 ])))

Trying 252 -> 253:
Failed to match this instruction:
(set (mem:V4SF (plus:DI (reg/f:DI 190 [ vect_p.1058 ])
            (reg:DI 166 [ ivtmp.1126 ])) [3 MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B]+0 S16 A128])
    (div:V4SF (reg:V4SF 309 [ MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B] ])
        (reg:V4SF 325 [ vect_cst_.1061 ])))

Trying 251, 252 -> 253:
Failed to match this instruction:
(set (mem:V4SF (plus:DI (reg/f:DI 190 [ vect_p.1058 ])
            (reg:DI 166 [ ivtmp.1126 ])) [3 MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B]+0 S16 A128])
    (div:V4SF (mem:V4SF (plus:DI (reg/f:DI 190 [ vect_p.1058 ])
                (reg:DI 166 [ ivtmp.1126 ])) [3 MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B]+0 S16 A128])
        (reg:V4SF 325 [ vect_cst_.1061 ])))
Successfully matched this instruction:
(set (reg:V4SF 310)
    (mem:V4SF (plus:DI (reg/f:DI 190 [ vect_p.1058 ])
            (reg:DI 166 [ ivtmp.1126 ])) [3 MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B]+0 S16 A128]))
Failed to match this instruction:
(set (mem:V4SF (plus:DI (reg/f:DI 190 [ vect_p.1058 ])
            (reg:DI 166 [ ivtmp.1126 ])) [3 MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B]+0 S16 A128])
    (div:V4SF (reg:V4SF 310)
        (reg:V4SF 325 [ vect_cst_.1061 ])))

Trying 256 -> 259:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 177 [ ivtmp.1123 ])
                    (const_int 1 [0x1]))
                (reg:SI 179 [ bnd.1052 ])))
        (set (reg:SI 177 [ ivtmp.1123 ])
            (plus:SI (reg:SI 177 [ ivtmp.1123 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg:SI 177 [ ivtmp.1123 ])
                    (const_int 1 [0x1]))
                (reg:SI 179 [ bnd.1052 ])))
        (set (reg:SI 177 [ ivtmp.1123 ])
            (plus:SI (reg:SI 177 [ ivtmp.1123 ])
                (const_int 1 [0x1])))
    ])

Trying 259 -> 260:
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg:SI 177 [ ivtmp.1123 ])
            (reg:SI 179 [ bnd.1052 ]))
        (label_ref:DI 258)
        (pc)))

Trying 256, 259 -> 260:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 177 [ ivtmp.1123 ])
                        (const_int 1 [0x1]))
                    (reg:SI 179 [ bnd.1052 ]))
                (label_ref:DI 258)
                (pc)))
        (set (reg:SI 177 [ ivtmp.1123 ])
            (plus:SI (reg:SI 177 [ ivtmp.1123 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg:SI 177 [ ivtmp.1123 ])
                        (const_int 1 [0x1]))
                    (reg:SI 179 [ bnd.1052 ]))
                (label_ref:DI 258)
                (pc)))
        (set (reg:SI 177 [ ivtmp.1123 ])
            (plus:SI (reg:SI 177 [ ivtmp.1123 ])
                (const_int 1 [0x1])))
    ])

Trying 263 -> 264:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 178 [ niters.1051 ])
            (reg:SI 180 [ ratio_mult_vf.1053 ]))
        (label_ref:DI 293)
        (pc)))

Trying 266 -> 267:
Failed to match this instruction:
(parallel [
        (set (reg:DI 312)
            (ashift:DI (sign_extend:DI (reg/v:SI 181 [ x ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 312)
    (ashift:DI (sign_extend:DI (reg/v:SI 181 [ x ]))
        (const_int 2 [0x2])))

Trying 267 -> 268:
Failed to match this instruction:
(parallel [
        (set (reg:DI 206 [ ivtmp.1116 ])
            (plus:DI (mult:DI (reg:DI 311 [ x ])
                    (const_int 4 [0x4]))
                (reg/f:DI 164 [ pretmp.1033 ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 206 [ ivtmp.1116 ])
    (plus:DI (mult:DI (reg:DI 311 [ x ])
            (const_int 4 [0x4]))
        (reg/f:DI 164 [ pretmp.1033 ])))
deferring deletion of insn with uid = 267.
modifying insn i3   268 r206:DI=r311:DI*0x4+r164:DI
      REG_DEAD: r311:DI
      REG_DEAD: r164:DI
deferring rescan insn with uid = 268.

Trying 266 -> 268:
Failed to match this instruction:
(set (reg:DI 206 [ ivtmp.1116 ])
    (plus:DI (ashiftrt:DI (mult:DI (subreg:DI (reg/v:SI 181 [ x ]) 0)
                (const_int 4294967296 [0x100000000]))
            (const_int 30 [0x1e]))
        (reg/f:DI 164 [ pretmp.1033 ])))

Trying 271 -> 272:
Failed to match this instruction:
(set (reg:SF 314)
    (div:SF (mem:SF (reg:DI 206 [ ivtmp.1116 ]) [3 MEM[base: D.9119_238, offset: 0B]+0 S4 A32])
        (reg/v:SF 96 [ sum ])))

Trying 272 -> 273:
Failed to match this instruction:
(set (mem:SF (reg:DI 206 [ ivtmp.1116 ]) [3 MEM[base: D.9119_238, offset: 0B]+0 S4 A32])
    (div:SF (reg:SF 313 [ MEM[base: D.9119_238, offset: 0B] ])
        (reg/v:SF 96 [ sum ])))

Trying 271, 272 -> 273:
Failed to match this instruction:
(set (mem:SF (reg:DI 206 [ ivtmp.1116 ]) [3 MEM[base: D.9119_238, offset: 0B]+0 S4 A32])
    (div:SF (mem:SF (reg:DI 206 [ ivtmp.1116 ]) [3 MEM[base: D.9119_238, offset: 0B]+0 S4 A32])
        (reg/v:SF 96 [ sum ])))
Successfully matched this instruction:
(set (reg:SF 314)
    (mem:SF (reg:DI 206 [ ivtmp.1116 ]) [3 MEM[base: D.9119_238, offset: 0B]+0 S4 A32]))
Failed to match this instruction:
(set (mem:SF (reg:DI 206 [ ivtmp.1116 ]) [3 MEM[base: D.9119_238, offset: 0B]+0 S4 A32])
    (div:SF (reg:SF 314)
        (reg/v:SF 96 [ sum ])))

Trying 274 -> 279:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 181 [ x ])
                    (const_int 1 [0x1]))
                (reg/v:SI 244 [ m ])))
        (set (reg/v:SI 181 [ x ])
            (plus:SI (reg/v:SI 181 [ x ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 181 [ x ])
                    (const_int 1 [0x1]))
                (reg/v:SI 244 [ m ])))
        (set (reg/v:SI 181 [ x ])
            (plus:SI (reg/v:SI 181 [ x ])
                (const_int 1 [0x1])))
    ])

Trying 279 -> 280:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 244 [ m ])
            (reg/v:SI 181 [ x ]))
        (label_ref:DI 278)
        (pc)))

Trying 274, 279 -> 280:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 181 [ x ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 244 [ m ]))
                (label_ref:DI 278)
                (pc)))
        (set (reg/v:SI 181 [ x ])
            (plus:SI (reg/v:SI 181 [ x ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (reg/v:SI 181 [ x ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 244 [ m ]))
                (label_ref:DI 278)
                (pc)))
        (set (reg/v:SI 181 [ x ])
            (plus:SI (reg/v:SI 181 [ x ])
                (const_int 1 [0x1])))
    ])

Trying 287 -> 288:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (subreg:SI (plus:DI (reg:DI 195 [ ivtmp.1132 ])
                        (const_int 1 [0x1])) 0)
                (reg/v:SI 243 [ n ])))
        (set (reg:DI 195 [ ivtmp.1132 ])
            (plus:DI (reg:DI 195 [ ivtmp.1132 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (subreg:SI (plus:DI (reg:DI 195 [ ivtmp.1132 ])
                        (const_int 1 [0x1])) 0)
                (reg/v:SI 243 [ n ])))
        (set (reg:DI 195 [ ivtmp.1132 ])
            (plus:DI (reg:DI 195 [ ivtmp.1132 ])
                (const_int 1 [0x1])))
    ])

Trying 288 -> 289:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 243 [ n ])
            (subreg:SI (reg:DI 195 [ ivtmp.1132 ]) 0))
        (label_ref 340)
        (pc)))

Trying 287, 288 -> 289:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (subreg:SI (plus:DI (reg:DI 195 [ ivtmp.1132 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 243 [ n ]))
                (label_ref 340)
                (pc)))
        (set (reg:DI 195 [ ivtmp.1132 ])
            (plus:DI (reg:DI 195 [ ivtmp.1132 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (subreg:SI (plus:DI (reg:DI 195 [ ivtmp.1132 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 243 [ n ]))
                (label_ref 340)
                (pc)))
        (set (reg:DI 195 [ ivtmp.1132 ])
            (plus:DI (reg:DI 195 [ ivtmp.1132 ])
                (const_int 1 [0x1])))
    ])

Trying 294 -> 295:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 244 [ m ])
            (const_int 0 [0]))
        (label_ref 293)
        (pc)))

Trying 297 -> 299:
Failed to match this instruction:
(parallel [
        (set (reg:DI 182 [ ivtmp.1121 ])
            (mem/f:DI (plus:DI (mult:DI (reg:DI 195 [ ivtmp.1132 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 116 [ g ])) [2 MEM[base: g_97, index: ivtmp.1132_217, step: 8, offset: 0B]+0 S8 A64]))
        (set (reg/f:DI 164 [ pretmp.1033 ])
            (mem/f:DI (plus:DI (mult:DI (reg:DI 195 [ ivtmp.1132 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 116 [ g ])) [2 MEM[base: g_97, index: ivtmp.1132_217, step: 8, offset: 0B]+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 182 [ ivtmp.1121 ])
            (mem/f:DI (plus:DI (mult:DI (reg:DI 195 [ ivtmp.1132 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 116 [ g ])) [2 MEM[base: g_97, index: ivtmp.1132_217, step: 8, offset: 0B]+0 S8 A64]))
        (set (reg/f:DI 164 [ pretmp.1033 ])
            (mem/f:DI (plus:DI (mult:DI (reg:DI 195 [ ivtmp.1132 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 116 [ g ])) [2 MEM[base: g_97, index: ivtmp.1132_217, step: 8, offset: 0B]+0 S8 A64]))
    ])

Trying 300 -> 301:
Failed to match this instruction:
(parallel [
        (set (reg:DI 316)
            (zero_extract:DI (reg/f:DI 164 [ pretmp.1033 ])
                (const_int 2 [0x2])
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 316)
    (zero_extract:DI (reg/f:DI 164 [ pretmp.1033 ])
        (const_int 2 [0x2])
        (const_int 2 [0x2])))

Trying 301 -> 302:
Failed to match this instruction:
(parallel [
        (set (reg:DI 317)
            (neg:DI (lshiftrt:DI (reg:DI 315)
                    (const_int 2 [0x2]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 317)
    (neg:DI (lshiftrt:DI (reg:DI 315)
            (const_int 2 [0x2]))))

Trying 300, 301 -> 302:
Failed to match this instruction:
(parallel [
        (set (reg:DI 317)
            (neg:DI (zero_extract:DI (reg/f:DI 164 [ pretmp.1033 ])
                    (const_int 2 [0x2])
                    (const_int 2 [0x2]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 317)
    (neg:DI (zero_extract:DI (reg/f:DI 164 [ pretmp.1033 ])
            (const_int 2 [0x2])
            (const_int 2 [0x2]))))
Failed to match this instruction:
(set (reg:DI 316)
    (zero_extract:DI (reg/f:DI 164 [ pretmp.1033 ])
        (const_int 2 [0x2])
        (const_int 2 [0x2])))

Trying 302 -> 303:
Failed to match this instruction:
(parallel [
        (set (reg:SI 318)
            (and:SI (neg:SI (subreg:SI (reg:DI 316) 0))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 318)
    (and:SI (neg:SI (subreg:SI (reg:DI 316) 0))
        (const_int 3 [0x3])))

Trying 301, 302 -> 303:
Failed to match this instruction:
(parallel [
        (set (reg:SI 318)
            (and:SI (neg:SI (subreg:SI (lshiftrt:DI (reg:DI 315)
                            (const_int 2 [0x2])) 0))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 318)
    (and:SI (neg:SI (subreg:SI (lshiftrt:DI (reg:DI 315)
                    (const_int 2 [0x2])) 0))
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:DI 317)
    (lshiftrt:DI (reg:DI 315)
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:SI 318)
    (and:SI (neg:SI (subreg:SI (reg:DI 317) 0))
        (const_int 3 [0x3])))

Trying 300, 301, 302 -> 303:
Failed to match this instruction:
(parallel [
        (set (reg:SI 318)
            (and:SI (neg:SI (subreg:SI (lshiftrt:DI (reg/f:DI 164 [ pretmp.1033 ])
                            (const_int 2 [0x2])) 0))
                (const_int 3 [0x3])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 318)
    (and:SI (neg:SI (subreg:SI (lshiftrt:DI (reg/f:DI 164 [ pretmp.1033 ])
                    (const_int 2 [0x2])) 0))
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:DI 317)
    (lshiftrt:DI (reg/f:DI 164 [ pretmp.1033 ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:SI 318)
    (and:SI (neg:SI (subreg:SI (reg:DI 317) 0))
        (const_int 3 [0x3])))

Trying 303 -> 304:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (and:SI (subreg:SI (reg:DI 317) 0)
                    (const_int 3 [0x3]))
                (reg/v:SI 244 [ m ])))
        (set (reg:SI 318)
            (and:SI (subreg:SI (reg:DI 317) 0)
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (and:SI (subreg:SI (reg:DI 317) 0)
                    (const_int 3 [0x3]))
                (reg/v:SI 244 [ m ])))
        (set (reg:SI 318)
            (and:SI (subreg:SI (reg:DI 317) 0)
                (const_int 3 [0x3])))
    ])

Trying 302, 303 -> 304:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (and:SI (neg:SI (subreg:SI (reg:DI 316) 0))
                    (const_int 3 [0x3]))
                (reg/v:SI 244 [ m ])))
        (set (reg:SI 318)
            (and:SI (neg:SI (subreg:SI (reg:DI 316) 0))
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (and:SI (neg:SI (subreg:SI (reg:DI 316) 0))
                    (const_int 3 [0x3]))
                (reg/v:SI 244 [ m ])))
        (set (reg:SI 318)
            (and:SI (neg:SI (subreg:SI (reg:DI 316) 0))
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(set (reg:SI 318)
    (and:SI (neg:SI (subreg:SI (reg:DI 316) 0))
        (const_int 3 [0x3])))

Trying 301, 302, 303 -> 304:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (and:SI (neg:SI (subreg:SI (lshiftrt:DI (reg:DI 315)
                                (const_int 2 [0x2])) 0))
                    (const_int 3 [0x3]))
                (reg/v:SI 244 [ m ])))
        (set (reg:SI 318)
            (and:SI (neg:SI (subreg:SI (lshiftrt:DI (reg:DI 315)
                            (const_int 2 [0x2])) 0))
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (and:SI (neg:SI (subreg:SI (lshiftrt:DI (reg:DI 315)
                                (const_int 2 [0x2])) 0))
                    (const_int 3 [0x3]))
                (reg/v:SI 244 [ m ])))
        (set (reg:SI 318)
            (and:SI (neg:SI (subreg:SI (lshiftrt:DI (reg:DI 315)
                            (const_int 2 [0x2])) 0))
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(set (reg:SI 318)
    (and:SI (neg:SI (subreg:SI (lshiftrt:DI (reg:DI 315)
                    (const_int 2 [0x2])) 0))
        (const_int 3 [0x3])))

Trying 304 -> 305:
Failed to match this instruction:
(set (reg:SI 102 [ prolog_loop_niters.1047 ])
    (umin:SI (reg:SI 318)
        (reg/v:SI 244 [ m ])))

Trying 303, 304 -> 305:
Failed to match this instruction:
(set (reg:SI 102 [ prolog_loop_niters.1047 ])
    (umin:SI (and:SI (subreg:SI (reg:DI 317) 0)
            (const_int 3 [0x3]))
        (reg/v:SI 244 [ m ])))

Trying 305 -> 306:
Failed to match this instruction:
(parallel [
        (set (reg:DI 169 [ prolog_loop_niters.1048 ])
            (zero_extend:DI (if_then_else:SI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:SI 318)
                    (reg/v:SI 244 [ m ]))))
        (set (reg:SI 102 [ prolog_loop_niters.1047 ])
            (if_then_else:SI (leu (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:SI 318)
                (reg/v:SI 244 [ m ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 169 [ prolog_loop_niters.1048 ])
            (zero_extend:DI (if_then_else:SI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:SI 318)
                    (reg/v:SI 244 [ m ]))))
        (set (reg:SI 102 [ prolog_loop_niters.1047 ])
            (if_then_else:SI (leu (reg:CC 17 flags)
                    (const_int 0 [0]))
                (reg:SI 318)
                (reg/v:SI 244 [ m ])))
    ])

Trying 304, 305 -> 306:
Failed to match this instruction:
(parallel [
        (set (reg:DI 169 [ prolog_loop_niters.1048 ])
            (zero_extend:DI (umin:SI (reg:SI 318)
                    (reg/v:SI 244 [ m ]))))
        (set (reg:SI 102 [ prolog_loop_niters.1047 ])
            (umin:SI (reg:SI 318)
                (reg/v:SI 244 [ m ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 169 [ prolog_loop_niters.1048 ])
            (zero_extend:DI (umin:SI (reg:SI 318)
                    (reg/v:SI 244 [ m ]))))
        (set (reg:SI 102 [ prolog_loop_niters.1047 ])
            (umin:SI (reg:SI 318)
                (reg/v:SI 244 [ m ])))
    ])
Failed to match this instruction:
(set (reg:SI 102 [ prolog_loop_niters.1047 ])
    (umin:SI (reg:SI 318)
        (reg/v:SI 244 [ m ])))

Trying 307 -> 308:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 102 [ prolog_loop_niters.1047 ])
            (const_int 0 [0]))
        (label_ref:DI 370)
        (pc)))

Trying 311 -> 312:
Failed to match this instruction:
(set (reg:SF 320)
    (div:SF (mem:SF (reg:DI 182 [ ivtmp.1121 ]) [3 MEM[base: D.9126_89, offset: 0B]+0 S4 A32])
        (reg/v:SF 96 [ sum ])))

Trying 312 -> 313:
Failed to match this instruction:
(set (mem:SF (reg:DI 182 [ ivtmp.1121 ]) [3 MEM[base: D.9126_89, offset: 0B]+0 S4 A32])
    (div:SF (reg:SF 319 [ MEM[base: D.9126_89, offset: 0B] ])
        (reg/v:SF 96 [ sum ])))

Trying 311, 312 -> 313:
Failed to match this instruction:
(set (mem:SF (reg:DI 182 [ ivtmp.1121 ]) [3 MEM[base: D.9126_89, offset: 0B]+0 S4 A32])
    (div:SF (mem:SF (reg:DI 182 [ ivtmp.1121 ]) [3 MEM[base: D.9126_89, offset: 0B]+0 S4 A32])
        (reg/v:SF 96 [ sum ])))
Successfully matched this instruction:
(set (reg:SF 320)
    (mem:SF (reg:DI 182 [ ivtmp.1121 ]) [3 MEM[base: D.9126_89, offset: 0B]+0 S4 A32]))
Failed to match this instruction:
(set (mem:SF (reg:DI 182 [ ivtmp.1121 ]) [3 MEM[base: D.9126_89, offset: 0B]+0 S4 A32])
    (div:SF (reg:SF 320)
        (reg/v:SF 96 [ sum ])))

Trying 314 -> 319:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 181 [ x ])
                    (const_int 1 [0x1]))
                (reg:SI 102 [ prolog_loop_niters.1047 ])))
        (set (reg/v:SI 181 [ x ])
            (plus:SI (reg/v:SI 181 [ x ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 181 [ x ])
                    (const_int 1 [0x1]))
                (reg:SI 102 [ prolog_loop_niters.1047 ])))
        (set (reg/v:SI 181 [ x ])
            (plus:SI (reg/v:SI 181 [ x ])
                (const_int 1 [0x1])))
    ])

Trying 319 -> 320:
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 102 [ prolog_loop_niters.1047 ])
            (reg/v:SI 181 [ x ]))
        (label_ref:DI 318)
        (pc)))

Trying 314, 319 -> 320:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg/v:SI 181 [ x ])
                        (const_int 1 [0x1]))
                    (reg:SI 102 [ prolog_loop_niters.1047 ]))
                (label_ref:DI 318)
                (pc)))
        (set (reg/v:SI 181 [ x ])
            (plus:SI (reg/v:SI 181 [ x ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg/v:SI 181 [ x ])
                        (const_int 1 [0x1]))
                    (reg:SI 102 [ prolog_loop_niters.1047 ]))
                (label_ref:DI 318)
                (pc)))
        (set (reg/v:SI 181 [ x ])
            (plus:SI (reg/v:SI 181 [ x ])
                (const_int 1 [0x1])))
    ])

Trying 323 -> 324:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 244 [ m ])
            (reg:SI 102 [ prolog_loop_niters.1047 ]))
        (label_ref:DI 293)
        (pc)))

Trying 327 -> 328:
Failed to match this instruction:
(parallel [
        (set (reg:SI 179 [ bnd.1052 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 244 [ m ])
                    (reg:SI 102 [ prolog_loop_niters.1047 ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 178 [ niters.1051 ])
            (minus:SI (reg/v:SI 244 [ m ])
                (reg:SI 102 [ prolog_loop_niters.1047 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 179 [ bnd.1052 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 244 [ m ])
                    (reg:SI 102 [ prolog_loop_niters.1047 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 178 [ niters.1051 ])
            (minus:SI (reg/v:SI 244 [ m ])
                (reg:SI 102 [ prolog_loop_niters.1047 ])))
    ])

Trying 328 -> 329:
Failed to match this instruction:
(parallel [
        (set (reg:SI 180 [ ratio_mult_vf.1053 ])
            (and:SI (reg:SI 178 [ niters.1051 ])
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 179 [ bnd.1052 ])
            (lshiftrt:SI (reg:SI 178 [ niters.1051 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 180 [ ratio_mult_vf.1053 ])
            (and:SI (reg:SI 178 [ niters.1051 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 179 [ bnd.1052 ])
            (lshiftrt:SI (reg:SI 178 [ niters.1051 ])
                (const_int 2 [0x2])))
    ])

Trying 327, 328 -> 329:
Failed to match this instruction:
(parallel [
        (set (reg:SI 180 [ ratio_mult_vf.1053 ])
            (and:SI (minus:SI (reg/v:SI 244 [ m ])
                    (reg:SI 102 [ prolog_loop_niters.1047 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 179 [ bnd.1052 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 244 [ m ])
                    (reg:SI 102 [ prolog_loop_niters.1047 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 178 [ niters.1051 ])
            (minus:SI (reg/v:SI 244 [ m ])
                (reg:SI 102 [ prolog_loop_niters.1047 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 180 [ ratio_mult_vf.1053 ])
            (and:SI (minus:SI (reg/v:SI 244 [ m ])
                    (reg:SI 102 [ prolog_loop_niters.1047 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 179 [ bnd.1052 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 244 [ m ])
                    (reg:SI 102 [ prolog_loop_niters.1047 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 178 [ niters.1051 ])
            (minus:SI (reg/v:SI 244 [ m ])
                (reg:SI 102 [ prolog_loop_niters.1047 ])))
    ])

Trying 329 -> 331:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 179 [ bnd.1052 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 180 [ ratio_mult_vf.1053 ])
            (ashift:SI (reg:SI 179 [ bnd.1052 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (ashift:SI (reg:SI 179 [ bnd.1052 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 180 [ ratio_mult_vf.1053 ])
            (ashift:SI (reg:SI 179 [ bnd.1052 ])
                (const_int 2 [0x2])))
    ])

Trying 328, 329 -> 331:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg:SI 178 [ niters.1051 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 180 [ ratio_mult_vf.1053 ])
            (and:SI (reg:SI 178 [ niters.1051 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 179 [ bnd.1052 ])
            (lshiftrt:SI (reg:SI 178 [ niters.1051 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (reg:SI 178 [ niters.1051 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 180 [ ratio_mult_vf.1053 ])
            (and:SI (reg:SI 178 [ niters.1051 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 179 [ bnd.1052 ])
            (lshiftrt:SI (reg:SI 178 [ niters.1051 ])
                (const_int 2 [0x2])))
    ])

Trying 327, 328, 329 -> 331:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (minus:SI (reg/v:SI 244 [ m ])
                        (reg:SI 102 [ prolog_loop_niters.1047 ]))
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 180 [ ratio_mult_vf.1053 ])
            (and:SI (minus:SI (reg/v:SI 244 [ m ])
                    (reg:SI 102 [ prolog_loop_niters.1047 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 179 [ bnd.1052 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 244 [ m ])
                    (reg:SI 102 [ prolog_loop_niters.1047 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 178 [ niters.1051 ])
            (minus:SI (reg/v:SI 244 [ m ])
                (reg:SI 102 [ prolog_loop_niters.1047 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (lshiftrt:SI (minus:SI (reg/v:SI 244 [ m ])
                        (reg:SI 102 [ prolog_loop_niters.1047 ]))
                    (const_int 2 [0x2]))
                (const_int 0 [0])))
        (set (reg:SI 180 [ ratio_mult_vf.1053 ])
            (and:SI (minus:SI (reg/v:SI 244 [ m ])
                    (reg:SI 102 [ prolog_loop_niters.1047 ]))
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 179 [ bnd.1052 ])
            (lshiftrt:SI (minus:SI (reg/v:SI 244 [ m ])
                    (reg:SI 102 [ prolog_loop_niters.1047 ]))
                (const_int 2 [0x2])))
        (set (reg:SI 178 [ niters.1051 ])
            (minus:SI (reg/v:SI 244 [ m ])
                (reg:SI 102 [ prolog_loop_niters.1047 ])))
    ])

Trying 331 -> 332:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 180 [ ratio_mult_vf.1053 ])
            (const_int 0 [0]))
        (label_ref 330)
        (pc)))

Trying 329, 331 -> 332:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 179 [ bnd.1052 ])
                    (const_int 0 [0]))
                (label_ref 330)
                (pc)))
        (set (reg:SI 180 [ ratio_mult_vf.1053 ])
            (ashift:SI (reg:SI 179 [ bnd.1052 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 179 [ bnd.1052 ])
                    (const_int 0 [0]))
                (label_ref 330)
                (pc)))
        (set (reg:SI 180 [ ratio_mult_vf.1053 ])
            (ashift:SI (reg:SI 179 [ bnd.1052 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:SI 180 [ ratio_mult_vf.1053 ])
    (ashift:SI (reg:SI 179 [ bnd.1052 ])
        (const_int 2 [0x2])))

Trying 328, 329, 331 -> 332:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg:SI 178 [ niters.1051 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref 330)
                (pc)))
        (set (reg:SI 180 [ ratio_mult_vf.1053 ])
            (and:SI (reg:SI 178 [ niters.1051 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 179 [ bnd.1052 ])
            (lshiftrt:SI (reg:SI 178 [ niters.1051 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg:SI 178 [ niters.1051 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0]))
                (label_ref 330)
                (pc)))
        (set (reg:SI 180 [ ratio_mult_vf.1053 ])
            (and:SI (reg:SI 178 [ niters.1051 ])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:SI 179 [ bnd.1052 ])
            (lshiftrt:SI (reg:SI 178 [ niters.1051 ])
                (const_int 2 [0x2])))
    ])

Trying 334 -> 335:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 190 [ vect_p.1058 ])
            (plus:DI (mult:DI (reg:DI 169 [ prolog_loop_niters.1048 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 164 [ pretmp.1033 ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg/f:DI 190 [ vect_p.1058 ])
    (plus:DI (mult:DI (reg:DI 169 [ prolog_loop_niters.1048 ])
            (const_int 4 [0x4]))
        (reg/f:DI 164 [ pretmp.1033 ])))
deferring deletion of insn with uid = 334.
modifying insn i3   335 r190:DI=r169:DI*0x4+r164:DI
      REG_DEAD: r169:DI
deferring rescan insn with uid = 335.


izp_gaussianMatrix

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={7d,5u} r1={6d,1u} r2={5d} r4={8d,4u} r5={8d,4u} r6={1d,37u} r7={1d,41u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,36u} r17={94d,26u} r18={4d} r19={4d} r20={1d,37u} r21={6d,3u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r86={1d,1u} r89={1d,1u} r90={1d,3u} r96={2d,7u} r97={2d,4u} r102={1d,5u} r105={1d,2u} r109={2d,4u} r116={2d,10u} r120={1d,6u} r124={2d,2u} r135={1d,1u} r148={2d,2u} r149={2d,3u} r162={1d,2u} r164={1d,4u} r166={2d,3u} r169={1d,1u} r176={2d,2u} r177={2d,2u} r178={1d,2u} r179={1d,2u} r180={1d,3u} r181={5d,8u} r182={2d,3u} r186={1d,1u} r190={1d,2u} r195={2d,3u} r204={1d,4u} r205={1d,1u} r206={2d,3u} r214={1d,2u} r215={1d,2u} r216={1d,3u} r217={4d,10u} r225={2d,2u,1e} r226={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,3u,1e} r233={1d,2u} r243={1d,14u} r244={1d,14u} r245={1d,3u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r255={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,2u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r270={1d,1u} r271={1d,1u,1e} r273={1d,1u} r276={1d,2u} r277={1d,1u} r278={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,2u,1e} r291={1d,1u} r292={1d,1u} r293={1d,3u} r294={1d,2u,1e} r295={1d,1u} r296={1d,1u} r297={1d,3u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,2u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r324={1d,2u} r325={1d,1u} r326={1d,1u} 
;;    total ref usage 856{426d,425u,5e} in 224{220 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 116 120 243 244 245 246 247 248 250 251 252 255
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 116 120 243 244 245 246 247 248 250 251 252 255
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 28 0 11 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 11 28 12 2 (set (reg/v:SI 243 [ n ])
        (reg:SI 5 di [ n ])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ n ])
        (nil)))

(insn 12 11 13 2 (set (reg/v:SI 244 [ m ])
        (reg:SI 4 si [ m ])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ m ])
        (nil)))

(insn 13 12 14 2 (set (reg/v:SF 245 [ sigma ])
        (reg:SF 21 xmm0 [ sigma ])) ../src/izp-gaussian.c:598 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ sigma ])
        (nil)))

(note 14 13 30 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 30 14 31 2 (var_location:SI width (reg/v:SI 244 [ m ])) -1
     (nil))

(debug_insn 31 30 32 2 (var_location:SI height (reg/v:SI 243 [ n ])) -1
     (nil))

(debug_insn 32 31 33 2 (var_location:SI size (const_int 4 [0x4])) -1
     (nil))

(insn 33 32 34 2 (parallel [
            (set (reg:SI 246)
                (plus:SI (reg/v:SI 243 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 34 33 35 2 (set (reg:DI 247)
        (sign_extend:DI (reg:SI 246))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))

(insn 35 34 36 2 (parallel [
            (set (reg:DI 248)
                (ashift:DI (reg:DI 247)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 247)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 36 35 37 2 (set (reg:DI 4 si)
        (reg:DI 248)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 248)
        (nil)))

(insn 37 36 38 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 38 37 39 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 39 38 41 2 (set (reg/v/f:DI 116 [ g ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 249)
            (nil))))

(debug_insn 41 39 42 2 (var_location:DI idx (reg/v/f:DI 116 [ g ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 42 41 43 2 (parallel [
            (set (reg:SI 250)
                (mult:SI (reg/v:SI 244 [ m ])
                    (reg/v:SI 243 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 43 42 44 2 (parallel [
            (set (reg:SI 251)
                (ashift:SI (reg:SI 250)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 250)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 44 43 45 2 (set (reg:DI 252)
        (sign_extend:DI (reg:SI 251))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 251)
        (nil)))

(insn 45 44 46 2 (set (reg:DI 4 si)
        (reg:DI 252)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 252)
        (nil)))

(insn 46 45 47 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 47 46 48 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 48 47 50 2 (set (reg/v/f:DI 120 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 253)
            (nil))))

(debug_insn 50 48 51 2 (var_location:DI heap (reg/v/f:DI 120 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(note 51 50 52 2 NOTE_INSN_DELETED)

(note 52 51 53 2 NOTE_INSN_DELETED)

(insn 53 52 54 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 120 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 54 53 371 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 161)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 161)
;; End of basic block 2 -> ( 17 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245


;; Succ edge  17 [4.3%] 
;; Succ edge  3 [95.7%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 17 [flags] 257
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 17 [flags] 257
;; live  kill	

;; Pred edge  2 [95.7%]  (fallthru)
(note 371 54 55 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 55 371 56 3 NOTE_INSN_DELETED)

(note 56 55 57 3 NOTE_INSN_DELETED)

(insn 57 56 58 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 116 [ g ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 58 57 59 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 161)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 161)
;; End of basic block 3 -> ( 4 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245


;; Succ edge  4 [95.7%]  (fallthru)
;; Succ edge  17 [4.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  3 [95.7%]  (fallthru)
(note 59 58 60 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 60 59 61 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 61 60 62 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 243 [ n ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 62 61 63 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 155)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 155)
;; End of basic block 4 -> ( 5 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245


;; Succ edge  5 [91.0%]  (fallthru)
;; Succ edge  16 [9.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243
;; lr  def 	 17 [flags] 204 205 258 259 260 261
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 17 [flags] 204 205 258 259 260 261
;; live  kill	 17 [flags]

;; Pred edge  4 [91.0%]  (fallthru)
(note 63 62 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 66 63 67 5 NOTE_INSN_DELETED)

(insn 67 66 68 5 (parallel [
            (set (reg:DI 259)
                (ashift:DI (reg/v/f:DI 116 [ g ])
                    (const_int 60 [0x3c])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 498 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 68 67 69 5 NOTE_INSN_DELETED)

(insn 69 68 70 5 (parallel [
            (set (subreg:DI (reg:SI 261) 0)
                (lshiftrt:DI (reg:DI 259)
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 533 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 259)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 70 69 71 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 261)
            (reg/v:SI 243 [ n ]))) ../src/izp-gaussian.c:598 6 {*cmpsi_1}
     (nil))

(insn 71 70 72 5 (set (reg:SI 204 [ prolog_loop_niters.1071 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 261)
            (reg/v:SI 243 [ n ]))) ../src/izp-gaussian.c:598 885 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 261)
        (expr_list:REG_DEAD (reg:CC 17 flags)
            (nil))))

(insn 72 71 73 5 (set (reg:DI 205 [ prolog_loop_niters.1072 ])
        (zero_extend:DI (reg:SI 204 [ prolog_loop_niters.1071 ]))) ../src/izp-gaussian.c:598 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 73 72 74 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 204 [ prolog_loop_niters.1071 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:598 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 74 73 75 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 355)
            (pc))) ../src/izp-gaussian.c:598 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 355)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  8

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u62(6){ }u63(7){ }u64(16){ }u65(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 243
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
(note 75 74 76 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 78 6 (set (mem/f:DI (reg/v/f:DI 116 [ g ]) [2 MEM[base: D.9109_87, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 120 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 78 76 79 6 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 79 78 80 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 243 [ n ])
            (reg:SI 204 [ prolog_loop_niters.1071 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 80 79 351 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 155)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 155)
;; End of basic block 6 -> ( 7 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245


;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(6){ }u72(7){ }u73(16){ }u74(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  gen 	 217
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
(note 351 80 15 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 15 351 355 7 (set (reg/v:SI 217 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  gen 	 217
;; live  kill	

;; Pred edge  5
(code_label 355 15 354 8 125 "" [1 uses])

(note 354 355 16 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 16 354 81 8 (set (reg/v:SI 217 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(6){ }u80(7){ }u81(16){ }u82(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204 243
;; lr  def 	 17 [flags] 214 215 216
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; live  gen 	 17 [flags] 214 215 216
;; live  kill	 17 [flags]

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 81 16 82 9 104 "" [0 uses])

(note 82 81 83 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 9 (parallel [
            (set (reg:SI 214 [ niters.1075 ])
                (minus:SI (reg/v:SI 243 [ n ])
                    (reg:SI 204 [ prolog_loop_niters.1071 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 204 [ prolog_loop_niters.1071 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 84 83 85 9 (parallel [
            (set (reg:SI 215 [ bnd.1076 ])
                (lshiftrt:SI (reg:SI 214 [ niters.1075 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 85 84 86 9 (parallel [
            (set (reg:SI 216 [ ratio_mult_vf.1077 ])
                (ashift:SI (reg:SI 215 [ bnd.1076 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 86 85 87 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 216 [ ratio_mult_vf.1077 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 87 86 88 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 130)
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  14

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(6){ }u90(7){ }u91(16){ }u92(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 217 244
;; lr  def 	 17 [flags] 124 149 225 226 228 233 263 264 265 266 267 270 324 326
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
;; live  gen 	 124 149 225 226 228 233 263 264 265 266 267 270 324 326
;; live  kill	 17 [flags]

;; Pred edge  9 [100.0%]  (fallthru)
(note 88 87 89 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 10 (parallel [
            (set (reg:SI 263)
                (plus:SI (reg/v:SI 217 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 90 89 91 10 (parallel [
            (set (reg:SI 264)
                (plus:SI (reg/v:SI 217 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 91 90 92 10 (parallel [
            (set (reg:SI 265)
                (plus:SI (reg/v:SI 217 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 92 91 93 10 (set (reg:V2SI 266)
        (vec_concat:V2SI (reg:SI 264)
            (reg:SI 265))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 265)
        (expr_list:REG_DEAD (reg:SI 264)
            (nil))))

(insn 93 92 94 10 (set (reg:V2SI 267)
        (vec_concat:V2SI (reg/v:SI 217 [ i ])
            (reg:SI 263))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 263)
        (nil)))

(insn 94 93 96 10 (set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
        (vec_concat:V4SI (reg:V2SI 267)
            (reg:V2SI 266))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (expr_list:REG_DEAD (reg:V2SI 267)
        (expr_list:REG_DEAD (reg:V2SI 266)
            (nil))))

(insn 96 94 374 10 (set (reg:V4SI 324)
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 374 96 97 10 (set (reg:V4SI 226 [ vect_cst_.1081 ])
        (reg:V4SI 324)) ../src/izp-gaussian.c:588 -1
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 97 374 99 10 (set (reg:V4SI 228 [ vect_cst_.1084 ])
        (vec_duplicate:V4SI (reg/v:SI 244 [ m ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 99 97 101 10 (set (reg:V2DI 233 [ vect_cst_.1089 ])
        (vec_duplicate:V2DI (reg/v/f:DI 120 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(note 101 99 102 10 NOTE_INSN_DELETED)

(insn 102 101 18 10 (set (reg:DI 149 [ ivtmp.1153 ])
        (plus:DI (mult:DI (reg:DI 205 [ prolog_loop_niters.1072 ])
                (const_int 8 [0x8]))
            (reg/v/f:DI 116 [ g ]))) ../src/izp-gaussian.c:588 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 205 [ prolog_loop_niters.1072 ])
        (nil)))

(insn 18 102 109 10 (set (reg:SI 124 [ ivtmp.1151 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))

(insn 109 18 359 10 (set (reg:V4SI 326)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u108(6){ }u109(7){ }u110(16){ }u111(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245 324 326
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 227
;; lr  def 	 225
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245 324 326
;; live  gen 	 225
;; live  kill	

;; Pred edge  12 [91.0%] 
(code_label 359 109 358 11 126 "" [1 uses])

(note 358 359 17 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 17 358 123 11 (set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
        (reg:V4SI 227 [ vect_vec_iv_.1082 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 227 [ vect_vec_iv_.1082 ])
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 149 215 225 226 228 233 324 326
;; lr  def 	 17 [flags] 124 149 227 230 271 273 276 277 278 282
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; live  gen 	 17 [flags] 124 149 227 230 271 273 276 277 278 282
;; live  kill	 17 [flags]

;; Pred edge  11 [100.0%]  (fallthru,dfs_back)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 123 17 103 12 107 "" [0 uses])

(note 103 123 104 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 104 103 105 12 (set (reg:V4SI 227 [ vect_vec_iv_.1082 ])
        (plus:V4SI (reg:V4SI 225 [ vect_vec_iv_.1082 ])
            (reg:V4SI 226 [ vect_cst_.1081 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (expr_list:REG_EQUAL (plus:V4SI (reg:V4SI 225 [ vect_vec_iv_.1082 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (nil)))

(insn 105 104 107 12 (set (reg:V4SI 271)
        (mult:V4SI (reg:V4SI 228 [ vect_cst_.1084 ])
            (reg:V4SI 225 [ vect_vec_iv_.1082 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 225 [ vect_vec_iv_.1082 ])
        (nil)))

(insn 107 105 110 12 (set (reg:V4SI 230 [ vect_var_.1085 ])
        (mult:V4SI (reg:V4SI 271)
            (reg:V4SI 324))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 271)
        (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 271)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ]))
            (nil))))

(insn 110 107 111 12 (set (reg:V4SI 276)
        (gt:V4SI (reg:V4SI 326)
            (reg:V4SI 230 [ vect_var_.1085 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (expr_list:REG_EQUAL (gt:V4SI (const_vector:V4SI [
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ])
            (reg:V4SI 230 [ vect_var_.1085 ]))
        (nil)))

(insn 111 110 112 12 (set (subreg:V4SI (reg:V2DI 273) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                (reg:V4SI 276))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 112 111 113 12 (set (reg:V2DI 277)
        (plus:V2DI (reg:V2DI 233 [ vect_cst_.1089 ])
            (reg:V2DI 273))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 273)
        (nil)))

(insn 113 112 116 12 (set (mem:V2DI (reg:DI 149 [ ivtmp.1153 ]) [2 MEM[base: D.9179_311, offset: 0B]+0 S16 A128])
        (reg:V2DI 277)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 277)
        (nil)))

(insn 116 113 117 12 (set (subreg:V4SI (reg:V2DI 278) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                (reg:V4SI 276))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (expr_list:REG_DEAD (reg:V4SI 276)
        (expr_list:REG_DEAD (reg:V4SI 230 [ vect_var_.1085 ])
            (nil))))

(insn 117 116 118 12 (set (reg:V2DI 282)
        (plus:V2DI (reg:V2DI 233 [ vect_cst_.1089 ])
            (reg:V2DI 278))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 278)
        (nil)))

(insn 118 117 120 12 (set (mem:V2DI (plus:DI (reg:DI 149 [ ivtmp.1153 ])
                (const_int 16 [0x10])) [2 MEM[base: D.9179_311, offset: 16B]+0 S16 A128])
        (reg:V2DI 282)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 282)
        (nil)))

(debug_insn 120 118 121 12 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))

(insn 121 120 122 12 (parallel [
            (set (reg:SI 124 [ ivtmp.1151 ])
                (plus:SI (reg:SI 124 [ ivtmp.1151 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 122 121 124 12 (parallel [
            (set (reg:DI 149 [ ivtmp.1153 ])
                (plus:DI (reg:DI 149 [ ivtmp.1153 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 124 122 125 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 124 [ ivtmp.1151 ])
            (reg:SI 215 [ bnd.1076 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 125 124 126 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 359)
;; End of basic block 12 -> ( 11 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245 324 326
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245 324 326


;; Succ edge  11 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u145(6){ }u146(7){ }u147(16){ }u148(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 214 216 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 214 216 217
;; lr  def 	 17 [flags] 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 214 216 217 243 244 245
;; live  gen 	 17 [flags] 217
;; live  kill	 17 [flags]

;; Pred edge  12 [9.0%]  (fallthru,loop_exit)
(note 126 125 127 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 13 (parallel [
            (set (reg/v:SI 217 [ i ])
                (plus:SI (reg/v:SI 217 [ i ])
                    (reg:SI 216 [ ratio_mult_vf.1077 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 128 127 129 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 214 [ niters.1075 ])
            (reg:SI 216 [ ratio_mult_vf.1077 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 216 [ ratio_mult_vf.1077 ])
        (expr_list:REG_DEAD (reg:SI 214 [ niters.1075 ])
            (nil))))

(jump_insn 129 128 130 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 155)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 155)
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 13 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u154(6){ }u155(7){ }u156(16){ }u157(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 244
;; lr  def 	 17 [flags] 148 176 186 283 284 285 286 287 288
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
;; live  gen 	 148 176 186 283 284 285 286 287 288
;; live  kill	 17 [flags]

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9
(code_label 130 129 131 14 106 "" [1 uses])

(note 131 130 132 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 14 (parallel [
            (set (reg:SI 283)
                (ashift:SI (reg/v:SI 244 [ m ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 133 132 134 14 (set (reg:DI 186 [ D.9091 ])
        (sign_extend:DI (reg:SI 283))) ../src/izp-gaussian.c:598 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 283)
        (nil)))

(insn 134 133 135 14 (parallel [
            (set (reg:SI 284)
                (mult:SI (reg/v:SI 244 [ m ])
                    (reg/v:SI 217 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 135 134 136 14 (parallel [
            (set (reg:SI 285)
                (ashift:SI (reg:SI 284)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 284)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 136 135 137 14 (set (reg:DI 286)
        (sign_extend:DI (reg:SI 285))) ../src/izp-gaussian.c:598 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 285)
        (nil)))

(insn 137 136 138 14 (parallel [
            (set (reg:DI 176 [ ivtmp.1101 ])
                (plus:DI (reg/v/f:DI 120 [ heap ])
                    (reg:DI 286)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 286)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 138 137 139 14 (set (reg:DI 287 [ i ])
        (sign_extend:DI (reg/v:SI 217 [ i ]))) ../src/izp-gaussian.c:598 126 {*extendsidi2_rex64}
     (nil))

(note 139 138 140 14 NOTE_INSN_DELETED)

(insn 140 139 148 14 (set (reg:DI 148 [ ivtmp.1103 ])
        (plus:DI (mult:DI (reg:DI 287 [ i ])
                (const_int 8 [0x8]))
            (reg/v/f:DI 116 [ g ]))) ../src/izp-gaussian.c:598 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 287 [ i ])
        (nil)))
;; End of basic block 14 -> ( 15)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u170(6){ }u171(7){ }u172(16){ }u173(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 176 186 217 243
;; lr  def 	 17 [flags] 148 176 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; live  gen 	 17 [flags] 148 176 217
;; live  kill	 17 [flags]

;; Pred edge  15 [91.0%]  (dfs_back)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 148 140 141 15 109 "" [1 uses])

(note 141 148 142 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 143 15 (set (mem/f:DI (reg:DI 148 [ ivtmp.1103 ]) [2 MEM[base: D.9099_302, offset: 0B]+0 S8 A64])
        (reg:DI 176 [ ivtmp.1101 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 143 142 145 15 (parallel [
            (set (reg/v:SI 217 [ i ])
                (plus:SI (reg/v:SI 217 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 145 143 146 15 (var_location:SI i (reg/v:SI 217 [ i ])) -1
     (nil))

(insn 146 145 147 15 (parallel [
            (set (reg:DI 176 [ ivtmp.1101 ])
                (plus:DI (reg:DI 176 [ ivtmp.1101 ])
                    (reg:DI 186 [ D.9091 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 147 146 149 15 (parallel [
            (set (reg:DI 148 [ ivtmp.1103 ])
                (plus:DI (reg:DI 148 [ ivtmp.1103 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 149 147 150 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 243 [ n ])
            (reg/v:SI 217 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 150 149 155 15 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 148)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 148)
;; End of basic block 15 -> ( 15 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245


;; Succ edge  15 [91.0%]  (dfs_back)
;; Succ edge  16 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 15 4 6 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u184(6){ }u185(7){ }u186(16){ }u187(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243
;; lr  def 	 289
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 289
;; live  kill	

;; Pred edge  15 [9.0%]  (fallthru,loop_exit)
;; Pred edge  4 [9.0%] 
;; Pred edge  6
;; Pred edge  13
(code_label 155 150 156 16 103 "" [3 uses])

(note 156 155 157 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 157 156 158 16 (set (reg:DI 289 [ n ])
        (sign_extend:DI (reg/v:SI 243 [ n ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (nil))

(insn 158 157 161 16 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 289 [ n ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 116 [ g ])) [2 *D.8927_95+0 S8 A64])
        (reg/v/f:DI 120 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 289 [ n ])
        (expr_list:REG_DEAD (reg/v/f:DI 120 [ heap ])
            (nil))))
;; End of basic block 16 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u192(6){ }u193(7){ }u194(16){ }u195(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243 244 245
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 116
;; live  kill	

;; Pred edge  3 [4.3%] 
;; Pred edge  2 [4.3%] 
(code_label 161 158 162 17 102 "" [2 uses])

(note 162 161 163 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 163 162 164 17 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 164 163 165 17 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 165 164 166 17 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 166 165 167 17 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 167 166 168 17 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 168 167 169 17 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 169 168 19 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 19 169 170 17 (set (reg/v/f:DI 116 [ g ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(6){ }u202(7){ }u203(16){ }u204(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243 244
;; lr  def 	 17 [flags] 96 97 290 291 292 293 294 295 296 297
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; live  gen 	 17 [flags] 96 97 290 291 292 293 294 295 296 297
;; live  kill	 17 [flags]

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 170 19 171 18 110 "" [0 uses])

(note 171 170 172 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 172 171 173 18 (var_location:DI g (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:600 -1
     (nil))

(debug_insn 173 172 174 18 (var_location:SF sum (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:601 -1
     (nil))

(insn 174 173 175 18 (parallel [
            (set (reg:SI 290)
                (plus:SI (reg/v:SI 243 [ n ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:602 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 175 174 176 18 (parallel [
            (set (reg:SI 291)
                (lshiftrt:SI (reg:SI 290)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:602 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 176 175 177 18 (parallel [
            (set (reg:SI 292)
                (plus:SI (reg:SI 291)
                    (reg:SI 290)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:602 252 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 291)
        (expr_list:REG_DEAD (reg:SI 290)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 177 176 179 18 (parallel [
            (set (reg:SI 293)
                (ashiftrt:SI (reg:SI 292)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:602 532 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 292)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:SI (reg:SI 290)
                    (const_int 2 [0x2]))
                (nil)))))

(debug_insn 179 177 180 18 (var_location:SI yoff (reg:SI 293)) ../src/izp-gaussian.c:602 -1
     (nil))

(insn 180 179 181 18 (parallel [
            (set (reg:SI 294)
                (plus:SI (reg/v:SI 244 [ m ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:603 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 181 180 182 18 (parallel [
            (set (reg:SI 295)
                (lshiftrt:SI (reg:SI 294)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:603 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 182 181 183 18 (parallel [
            (set (reg:SI 296)
                (plus:SI (reg:SI 295)
                    (reg:SI 294)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:603 252 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 295)
        (expr_list:REG_DEAD (reg:SI 294)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 183 182 185 18 (parallel [
            (set (reg:SI 297)
                (ashiftrt:SI (reg:SI 296)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:603 532 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 296)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:SI (reg:SI 294)
                    (const_int 2 [0x2]))
                (nil)))))

(debug_insn 185 183 186 18 (var_location:SI xoff (reg:SI 297)) ../src/izp-gaussian.c:603 -1
     (nil))

(debug_insn 186 185 188 18 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:605 -1
     (nil))

(debug_insn 188 186 189 18 (var_location:SI y (const_int 0 [0])) -1
     (nil))

(debug_insn 189 188 21 18 (var_location:SF sum (const_double:SF 0.0 [0x0.0p+0])) -1
     (nil))

(insn 21 189 22 18 (set (reg:DI 97 [ ivtmp.1144 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:606 62 {*movdi_internal_rex64}
     (nil))

(insn 22 21 190 18 (set (reg/v:SF 96 [ sum ])
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [3 S4 A32])) ../src/izp-gaussian.c:606 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))

(insn 190 22 191 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 243 [ n ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:606 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 191 190 218 18 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 390)
            (pc))) ../src/izp-gaussian.c:606 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 390)
;; End of basic block 18 -> ( 21 37)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297


;; Succ edge  21 [91.0%] 
;; Succ edge  37 [9.0%]  (fallthru)

;; Start of basic block ( 19 22) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u221(6){ }u222(7){ }u223(16){ }u224(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 244 297
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 89 90 96 109 162 298 299 300 301 302 303 304 305
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; live  gen 	 17 [flags] 21 [xmm0] 89 90 96 109 162 298 299 300 301 302 303 304 305
;; live  kill	 17 [flags]

;; Pred edge  19 [91.0%]  (dfs_back)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 218 191 195 19 113 "" [1 uses])

(note 195 218 196 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 198 19 (set (reg:SI 162 [ D.9148 ])
        (subreg:SI (reg:DI 109 [ ivtmp.1137 ]) 0)) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))

(insn 198 196 199 19 (parallel [
            (set (reg:SI 298)
                (minus:SI (reg:SI 162 [ D.9148 ])
                    (reg:SI 297)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 291 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 199 198 200 19 (parallel [
            (set (reg:SI 299)
                (minus:SI (reg:SI 297)
                    (reg:SI 162 [ D.9148 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 162 [ D.9148 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 200 199 201 19 (parallel [
            (set (reg:SI 300)
                (mult:SI (reg:SI 298)
                    (reg:SI 299)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:609 333 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 299)
        (expr_list:REG_DEAD (reg:SI 298)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 201 200 202 19 (parallel [
            (set (reg:SI 301)
                (plus:SI (reg:SI 300)
                    (reg:SI 135 [ pretmp.1020 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:609 252 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 300)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 202 201 203 19 (set (reg:SF 302)
        (float:SF (reg:SI 301))) ../src/izp-gaussian.c:610 217 {*floatsisf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 301)
        (nil)))

(insn 203 202 204 19 (set (reg:SF 303)
        (div:SF (reg:SF 302)
            (reg:SF 86 [ D.6883 ]))) ../src/izp-gaussian.c:610 740 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 302)
        (nil)))

(insn 204 203 205 19 (set (reg:DF 304)
        (float_extend:DF (reg:SF 303))) ../src/izp-gaussian.c:608 136 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 303)
        (nil)))

(insn 205 204 206 19 (set (reg:DF 21 xmm0)
        (reg:DF 304)) ../src/izp-gaussian.c:608 107 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 304)
        (nil)))

(call_insn 206 205 207 19 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x2ae34552ee00 exp>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:608 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn 207 206 208 19 (set (reg:DF 89 [ D.6886 ])
        (reg:DF 21 xmm0)) ../src/izp-gaussian.c:608 107 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn 208 207 209 19 (set (reg/v:SF 90 [ tmp ])
        (float_truncate:SF (reg:DF 89 [ D.6886 ]))) ../src/izp-gaussian.c:608 141 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 89 [ D.6886 ])
        (nil)))

(debug_insn 209 208 210 19 (var_location:SF tmp (reg/v:SF 90 [ tmp ])) ../src/izp-gaussian.c:608 -1
     (nil))

(insn 210 209 211 19 (set (reg/f:DI 305 [ MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B] ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 97 [ ivtmp.1144 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 116 [ g ])) [2 MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:611 62 {*movdi_internal_rex64}
     (nil))

(insn 211 210 212 19 (set (mem:SF (plus:DI (mult:DI (reg:DI 109 [ ivtmp.1137 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 305 [ MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B] ])) [3 *D.6893_39+0 S4 A32])
        (reg/v:SF 90 [ tmp ])) ../src/izp-gaussian.c:611 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 305 [ MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B] ])
        (nil)))

(insn 212 211 215 19 (set (reg/v:SF 96 [ sum ])
        (plus:SF (reg/v:SF 96 [ sum ])
            (reg/v:SF 90 [ tmp ]))) ../src/izp-gaussian.c:612 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg/v:SF 90 [ tmp ])
        (nil)))

(debug_insn 215 212 216 19 (var_location:SI x (debug_expr:SI D#19)) -1
     (nil))

(debug_insn 216 215 217 19 (var_location:SF sum (reg/v:SF 96 [ sum ])) -1
     (nil))

(insn 217 216 219 19 (parallel [
            (set (reg:DI 109 [ ivtmp.1137 ])
                (plus:DI (reg:DI 109 [ ivtmp.1137 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:612 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 219 217 220 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 244 [ m ])
            (subreg:SI (reg:DI 109 [ ivtmp.1137 ]) 0))) ../src/izp-gaussian.c:607 6 {*cmpsi_1}
     (nil))

(jump_insn 220 219 232 19 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 218)
            (pc))) ../src/izp-gaussian.c:607 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 218)
;; End of basic block 19 -> ( 19 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297


;; Succ edge  19 [91.0%]  (dfs_back)
;; Succ edge  20 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 19 21) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u256(6){ }u257(7){ }u258(16){ }u259(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 243
;; lr  def 	 17 [flags] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  gen 	 17 [flags] 97
;; live  kill	 17 [flags]

;; Pred edge  19 [9.0%]  (fallthru,loop_exit)
;; Pred edge  21 [9.0%] 
(code_label 232 220 221 20 115 "" [1 uses])

(note 221 232 223 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(debug_insn 223 221 224 20 (var_location:SI y (debug_expr:SI D#20)) -1
     (nil))

(debug_insn 224 223 225 20 (var_location:SF sum (reg/v:SF 96 [ sum ])) -1
     (nil))

(insn 225 224 226 20 (parallel [
            (set (reg:DI 97 [ ivtmp.1144 ])
                (plus:DI (reg:DI 97 [ ivtmp.1144 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:607 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 226 225 227 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 243 [ n ])
            (subreg:SI (reg:DI 97 [ ivtmp.1144 ]) 0))) ../src/izp-gaussian.c:606 6 {*cmpsi_1}
     (nil))

(jump_insn 227 226 390 20 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 245)
            (pc))) ../src/izp-gaussian.c:606 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 245)
;; End of basic block 20 -> ( 21 23)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297


;; Succ edge  21 [91.0%]  (fallthru,dfs_back)
;; Succ edge  23 [9.0%]  (loop_exit)

;; Start of basic block ( 18 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u265(6){ }u266(7){ }u267(16){ }u268(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  18 [91.0%] 
;; Pred edge  20 [91.0%]  (fallthru,dfs_back)
(code_label 390 227 375 21 134 "" [1 uses])

(note 375 390 230 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(debug_insn 230 375 231 21 (var_location:SI x (const_int 0 [0])) -1
     (nil))

(debug_insn 231 230 233 21 (var_location:SF sum (reg/v:SF 96 [ sum ])) -1
     (nil))

(insn 233 231 234 21 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 244 [ m ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:607 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 234 233 235 21 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 232)
            (pc))) ../src/izp-gaussian.c:607 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 232)
;; End of basic block 21 -> ( 22 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297


;; Succ edge  22 [91.0%]  (fallthru)
;; Succ edge  20 [9.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u272(6){ }u273(7){ }u274(16){ }u275(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 245 293
;; lr  def 	 17 [flags] 86 105 109 135 306 307 308
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  gen 	 86 105 109 135 306 307 308
;; live  kill	 17 [flags]

;; Pred edge  21 [91.0%]  (fallthru)
(note 235 234 236 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 236 235 238 22 (set (reg:SI 105 [ D.9168 ])
        (subreg:SI (reg:DI 97 [ ivtmp.1144 ]) 0)) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))

(insn 238 236 239 22 (parallel [
            (set (reg:SI 306)
                (minus:SI (reg:SI 293)
                    (reg:SI 105 [ D.9168 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 291 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 239 238 240 22 (parallel [
            (set (reg:SI 307)
                (minus:SI (reg:SI 105 [ D.9168 ])
                    (reg:SI 293)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 105 [ D.9168 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 240 239 241 22 (parallel [
            (set (reg:SI 135 [ pretmp.1020 ])
                (mult:SI (reg:SI 306)
                    (reg:SI 307)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 333 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 307)
        (expr_list:REG_DEAD (reg:SI 306)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 241 240 242 22 (set (reg:SF 308)
        (plus:SF (reg/v:SF 245 [ sigma ])
            (reg/v:SF 245 [ sigma ]))) ../src/izp-gaussian.c:610 729 {*fop_sf_comm_sse}
     (nil))

(insn 242 241 20 22 (set (reg:SF 86 [ D.6883 ])
        (mult:SF (reg:SF 308)
            (reg/v:SF 245 [ sigma ]))) ../src/izp-gaussian.c:610 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 308)
        (nil)))

(insn 20 242 245 22 (set (reg:DI 109 [ ivtmp.1137 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:610 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 22 -> ( 19)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u287(6){ }u288(7){ }u289(16){ }u290(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96
;; lr  def 	 195 325
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 243 244
;; live  gen 	 195 325
;; live  kill	

;; Pred edge  20 [9.0%]  (loop_exit)
(code_label 245 20 246 23 114 "" [1 uses])

(note 246 245 247 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(debug_insn 247 246 25 23 (var_location:SI y (const_int 0 [0])) -1
     (nil))

(insn 25 247 336 23 (set (reg:DI 195 [ ivtmp.1132 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:606 62 {*movdi_internal_rex64}
     (nil))

(insn 336 25 258 23 (set (reg:V4SF 325 [ vect_cst_.1061 ])
        (vec_duplicate:V4SF (reg/v:SF 96 [ sum ]))) ../src/izp-gaussian.c:618 1492 {*vec_dupv4sf}
     (nil))
;; End of basic block 23 -> ( 29)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 24 36) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u292(6){ }u293(7){ }u294(16){ }u295(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 166 177 179 190 325
;; lr  def 	 17 [flags] 166 177 309 310
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; live  gen 	 17 [flags] 166 177 309 310
;; live  kill	 17 [flags]

;; Pred edge  24 [91.0%]  (dfs_back)
;; Pred edge  36 [100.0%]  (fallthru)
(code_label 258 336 250 24 117 "" [1 uses])

(note 250 258 251 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 251 250 252 24 (set (reg:V4SF 309 [ MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B] ])
        (mem:V4SF (plus:DI (reg/f:DI 190 [ vect_p.1058 ])
                (reg:DI 166 [ ivtmp.1126 ])) [3 MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B]+0 S16 A128])) ../src/izp-gaussian.c:619 1126 {*movv4sf_internal}
     (nil))

(insn 252 251 253 24 (set (reg:V4SF 310)
        (div:V4SF (reg:V4SF 309 [ MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B] ])
            (reg:V4SF 325 [ vect_cst_.1061 ]))) ../src/izp-gaussian.c:619 1194 {sse_divv4sf3}
     (expr_list:REG_DEAD (reg:V4SF 309 [ MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B] ])
        (nil)))

(insn 253 252 255 24 (set (mem:V4SF (plus:DI (reg/f:DI 190 [ vect_p.1058 ])
                (reg:DI 166 [ ivtmp.1126 ])) [3 MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B]+0 S16 A128])
        (reg:V4SF 310)) ../src/izp-gaussian.c:619 1126 {*movv4sf_internal}
     (expr_list:REG_DEAD (reg:V4SF 310)
        (nil)))

(debug_insn 255 253 256 24 (var_location:SI x (debug_expr:SI D#16)) -1
     (nil))

(insn 256 255 257 24 (parallel [
            (set (reg:SI 177 [ ivtmp.1123 ])
                (plus:SI (reg:SI 177 [ ivtmp.1123 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:619 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 257 256 259 24 (parallel [
            (set (reg:DI 166 [ ivtmp.1126 ])
                (plus:DI (reg:DI 166 [ ivtmp.1126 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:619 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 259 257 260 24 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 177 [ ivtmp.1123 ])
            (reg:SI 179 [ bnd.1052 ]))) ../src/izp-gaussian.c:619 6 {*cmpsi_1}
     (nil))

(jump_insn 260 259 261 24 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 258)
            (pc))) ../src/izp-gaussian.c:619 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 258)
;; End of basic block 24 -> ( 24 25)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325


;; Succ edge  24 [91.0%]  (dfs_back)
;; Succ edge  25 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u308(6){ }u309(7){ }u310(16){ }u311(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 178 180 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 178 180 181
;; lr  def 	 17 [flags] 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 178 180 181 195 243 244 325
;; live  gen 	 17 [flags] 181
;; live  kill	 17 [flags]

;; Pred edge  24 [9.0%]  (fallthru,loop_exit)
(note 261 260 262 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 262 261 263 25 (parallel [
            (set (reg/v:SI 181 [ x ])
                (plus:SI (reg/v:SI 181 [ x ])
                    (reg:SI 180 [ ratio_mult_vf.1053 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:619 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 263 262 264 25 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 178 [ niters.1051 ])
            (reg:SI 180 [ ratio_mult_vf.1053 ]))) ../src/izp-gaussian.c:619 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 180 [ ratio_mult_vf.1053 ])
        (expr_list:REG_DEAD (reg:SI 178 [ niters.1051 ])
            (nil))))

(jump_insn 264 263 330 25 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 293)
            (pc))) ../src/izp-gaussian.c:619 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 293)
;; End of basic block 25 -> ( 26 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244 325


;; Succ edge  26 [100.0%]  (fallthru)
;; Succ edge  28

;; Start of basic block ( 25 35) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u317(6){ }u318(7){ }u319(16){ }u320(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 164 181
;; lr  def 	 17 [flags] 206 311 312
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244 325
;; live  gen 	 206 311 312
;; live  kill	 17 [flags]

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  35
(code_label 330 264 265 26 124 "" [1 uses])

(note 265 330 266 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 266 265 267 26 (set (reg:DI 311 [ x ])
        (sign_extend:DI (reg/v:SI 181 [ x ]))) ../src/izp-gaussian.c:598 126 {*extendsidi2_rex64}
     (nil))

(note 267 266 268 26 NOTE_INSN_DELETED)

(insn 268 267 278 26 (set (reg:DI 206 [ ivtmp.1116 ])
        (plus:DI (mult:DI (reg:DI 311 [ x ])
                (const_int 4 [0x4]))
            (reg/f:DI 164 [ pretmp.1033 ]))) ../src/izp-gaussian.c:598 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 311 [ x ])
        (expr_list:REG_DEAD (reg/f:DI 164 [ pretmp.1033 ])
            (nil))))
;; End of basic block 26 -> ( 27)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 27 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u325(6){ }u326(7){ }u327(16){ }u328(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 181 206 244
;; lr  def 	 17 [flags] 181 206 313 314
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; live  gen 	 17 [flags] 181 206 313 314
;; live  kill	 17 [flags]

;; Pred edge  27 [91.0%]  (dfs_back)
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 278 268 269 27 119 "" [1 uses])

(note 269 278 271 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 271 269 272 27 (set (reg:SF 313 [ MEM[base: D.9119_238, offset: 0B] ])
        (mem:SF (reg:DI 206 [ ivtmp.1116 ]) [3 MEM[base: D.9119_238, offset: 0B]+0 S4 A32])) ../src/izp-gaussian.c:619 110 {*movsf_internal}
     (nil))

(insn 272 271 273 27 (set (reg:SF 314)
        (div:SF (reg:SF 313 [ MEM[base: D.9119_238, offset: 0B] ])
            (reg/v:SF 96 [ sum ]))) ../src/izp-gaussian.c:619 740 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 313 [ MEM[base: D.9119_238, offset: 0B] ])
        (nil)))

(insn 273 272 274 27 (set (mem:SF (reg:DI 206 [ ivtmp.1116 ]) [3 MEM[base: D.9119_238, offset: 0B]+0 S4 A32])
        (reg:SF 314)) ../src/izp-gaussian.c:619 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 314)
        (nil)))

(insn 274 273 276 27 (parallel [
            (set (reg/v:SI 181 [ x ])
                (plus:SI (reg/v:SI 181 [ x ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 276 274 277 27 (var_location:SI x (reg/v:SI 181 [ x ])) -1
     (nil))

(insn 277 276 279 27 (parallel [
            (set (reg:DI 206 [ ivtmp.1116 ])
                (plus:DI (reg:DI 206 [ ivtmp.1116 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 279 277 280 27 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 244 [ m ])
            (reg/v:SI 181 [ x ]))) ../src/izp-gaussian.c:618 6 {*cmpsi_1}
     (nil))

(jump_insn 280 279 293 27 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 278)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 278)
;; End of basic block 27 -> ( 27 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325


;; Succ edge  27 [91.0%]  (dfs_back)
;; Succ edge  28 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 33 29 25 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u340(6){ }u341(7){ }u342(16){ }u343(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 243
;; lr  def 	 17 [flags] 195
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  gen 	 17 [flags] 195
;; live  kill	 17 [flags]

;; Pred edge  33
;; Pred edge  29 [9.0%] 
;; Pred edge  25
;; Pred edge  27 [9.0%]  (fallthru,loop_exit)
(code_label 293 280 284 28 120 "" [3 uses])

(note 284 293 286 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(debug_insn 286 284 287 28 (var_location:SI y (debug_expr:SI D#18)) -1
     (nil))

(insn 287 286 288 28 (parallel [
            (set (reg:DI 195 [ ivtmp.1132 ])
                (plus:DI (reg:DI 195 [ ivtmp.1132 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 288 287 289 28 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 243 [ n ])
            (subreg:SI (reg:DI 195 [ ivtmp.1132 ]) 0))) ../src/izp-gaussian.c:617 6 {*cmpsi_1}
     (nil))

(jump_insn 289 288 290 28 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 340)
            (pc))) ../src/izp-gaussian.c:617 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 340)
;; End of basic block 28 -> ( 29 37)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325


;; Succ edge  29 [91.0%]  (fallthru,dfs_back)
;; Succ edge  37 [9.0%]  (loop_exit)

;; Start of basic block ( 28 23) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u348(6){ }u349(7){ }u350(16){ }u351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  28 [91.0%]  (fallthru,dfs_back)
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 290 289 291 29 116 "" [0 uses])

(note 291 290 292 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(debug_insn 292 291 294 29 (var_location:SI x (const_int 0 [0])) -1
     (nil))

(insn 294 292 295 29 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 244 [ m ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:618 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 295 294 296 29 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 293)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 293)
;; End of basic block 29 -> ( 30 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325


;; Succ edge  30 [91.0%]  (fallthru)
;; Succ edge  28 [9.0%] 

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u354(6){ }u355(7){ }u356(16){ }u357(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 195 244
;; lr  def 	 17 [flags] 102 164 169 182 315 316 317 318
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  gen 	 17 [flags] 102 164 169 182 315 316 317 318
;; live  kill	 17 [flags]

;; Pred edge  29 [91.0%]  (fallthru)
(note 296 295 297 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 297 296 299 30 (set (reg/f:DI 164 [ pretmp.1033 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 195 [ ivtmp.1132 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 116 [ g ])) [2 MEM[base: g_97, index: ivtmp.1132_217, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:618 62 {*movdi_internal_rex64}
     (nil))

(insn 299 297 300 30 (set (reg:DI 182 [ ivtmp.1121 ])
        (reg/f:DI 164 [ pretmp.1033 ])) ../src/izp-gaussian.c:598 62 {*movdi_internal_rex64}
     (nil))

(insn 300 299 301 30 (parallel [
            (set (reg:DI 315)
                (and:DI (reg/f:DI 164 [ pretmp.1033 ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 379 {*anddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 301 300 302 30 (parallel [
            (set (reg:DI 316)
                (lshiftrt:DI (reg:DI 315)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 533 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 315)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 302 301 303 30 (parallel [
            (set (reg:DI 317)
                (neg:DI (reg:DI 316)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 448 {*negdi2_1}
     (expr_list:REG_DEAD (reg:DI 316)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 303 302 304 30 (parallel [
            (set (reg:SI 318)
                (and:SI (subreg:SI (reg:DI 317) 0)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 380 {*andsi_1}
     (expr_list:REG_DEAD (reg:DI 317)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 304 303 305 30 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 318)
            (reg/v:SI 244 [ m ]))) ../src/izp-gaussian.c:598 6 {*cmpsi_1}
     (nil))

(insn 305 304 306 30 (set (reg:SI 102 [ prolog_loop_niters.1047 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 318)
            (reg/v:SI 244 [ m ]))) ../src/izp-gaussian.c:598 885 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 318)
        (expr_list:REG_DEAD (reg:CC 17 flags)
            (nil))))

(insn 306 305 307 30 (set (reg:DI 169 [ prolog_loop_niters.1048 ])
        (zero_extend:DI (reg:SI 102 [ prolog_loop_niters.1047 ]))) ../src/izp-gaussian.c:598 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 307 306 308 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 102 [ prolog_loop_niters.1047 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:598 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 308 307 365 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 370)
            (pc))) ../src/izp-gaussian.c:598 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 370)
;; End of basic block 30 -> ( 31 34)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 182 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 182 195 243 244 325


;; Succ edge  31 [100.0%]  (fallthru)
;; Succ edge  34

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u373(6){ }u374(7){ }u375(16){ }u376(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 182 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 182 195 243 244 325
;; live  gen 	 181
;; live  kill	

;; Pred edge  30 [100.0%]  (fallthru)
(note 365 308 26 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 26 365 318 31 (set (reg/v:SI 181 [ x ])
        (const_int 0 [0])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))
;; End of basic block 31 -> ( 32)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 31 32) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u377(6){ }u378(7){ }u379(16){ }u380(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 181 182
;; lr  def 	 17 [flags] 181 182 319 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; live  gen 	 17 [flags] 181 182 319 320
;; live  kill	 17 [flags]

;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  32 [91.0%]  (dfs_back)
(code_label 318 26 309 32 122 "" [1 uses])

(note 309 318 311 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 311 309 312 32 (set (reg:SF 319 [ MEM[base: D.9126_89, offset: 0B] ])
        (mem:SF (reg:DI 182 [ ivtmp.1121 ]) [3 MEM[base: D.9126_89, offset: 0B]+0 S4 A32])) ../src/izp-gaussian.c:619 110 {*movsf_internal}
     (nil))

(insn 312 311 313 32 (set (reg:SF 320)
        (div:SF (reg:SF 319 [ MEM[base: D.9126_89, offset: 0B] ])
            (reg/v:SF 96 [ sum ]))) ../src/izp-gaussian.c:619 740 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 319 [ MEM[base: D.9126_89, offset: 0B] ])
        (nil)))

(insn 313 312 314 32 (set (mem:SF (reg:DI 182 [ ivtmp.1121 ]) [3 MEM[base: D.9126_89, offset: 0B]+0 S4 A32])
        (reg:SF 320)) ../src/izp-gaussian.c:619 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 320)
        (nil)))

(insn 314 313 316 32 (parallel [
            (set (reg/v:SI 181 [ x ])
                (plus:SI (reg/v:SI 181 [ x ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 316 314 317 32 (var_location:SI x (reg/v:SI 181 [ x ])) -1
     (nil))

(insn 317 316 319 32 (parallel [
            (set (reg:DI 182 [ ivtmp.1121 ])
                (plus:DI (reg:DI 182 [ ivtmp.1121 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 319 317 320 32 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 102 [ prolog_loop_niters.1047 ])
            (reg/v:SI 181 [ x ]))) ../src/izp-gaussian.c:618 6 {*cmpsi_1}
     (nil))

(jump_insn 320 319 321 32 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 318)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 318)
;; End of basic block 32 -> ( 32 33)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325


;; Succ edge  32 [91.0%]  (dfs_back)
;; Succ edge  33 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u392(6){ }u393(7){ }u394(16){ }u395(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 244
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  32 [9.0%]  (fallthru,loop_exit)
(note 321 320 323 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 323 321 324 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 244 [ m ])
            (reg:SI 102 [ prolog_loop_niters.1047 ]))) ../src/izp-gaussian.c:618 6 {*cmpsi_1}
     (nil))

(jump_insn 324 323 370 33 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 293)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 293)
;; End of basic block 33 -> ( 35 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325


;; Succ edge  35 [100.0%]  (fallthru)
;; Succ edge  28

;; Start of basic block ( 30) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u399(6){ }u400(7){ }u401(16){ }u402(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 195 243 244 325
;; live  gen 	 181
;; live  kill	

;; Pred edge  30
(code_label 370 324 369 34 128 "" [1 uses])

(note 369 370 27 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 27 369 325 34 (set (reg/v:SI 181 [ x ])
        (const_int 0 [0])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))
;; End of basic block 34 -> ( 35)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 34 33) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u403(6){ }u404(7){ }u405(16){ }u406(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 244
;; lr  def 	 17 [flags] 178 179 180
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; live  gen 	 17 [flags] 178 179 180
;; live  kill	 17 [flags]

;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 325 27 326 35 121 "" [0 uses])

(note 326 325 327 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 327 326 328 35 (parallel [
            (set (reg:SI 178 [ niters.1051 ])
                (minus:SI (reg/v:SI 244 [ m ])
                    (reg:SI 102 [ prolog_loop_niters.1047 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 102 [ prolog_loop_niters.1047 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 328 327 329 35 (parallel [
            (set (reg:SI 179 [ bnd.1052 ])
                (lshiftrt:SI (reg:SI 178 [ niters.1051 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 329 328 331 35 (parallel [
            (set (reg:SI 180 [ ratio_mult_vf.1053 ])
                (ashift:SI (reg:SI 179 [ bnd.1052 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 331 329 332 35 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 180 [ ratio_mult_vf.1053 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:618 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 332 331 333 35 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 330)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 330)
;; End of basic block 35 -> ( 36 26)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244 325


;; Succ edge  36 [100.0%]  (fallthru)
;; Succ edge  26

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u413(6){ }u414(7){ }u415(16){ }u416(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 164 169
;; lr  def 	 17 [flags] 166 177 190 321
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244 325
;; live  gen 	 166 177 190 321
;; live  kill	 17 [flags]

;; Pred edge  35 [100.0%]  (fallthru)
(note 333 332 334 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(note 334 333 335 36 NOTE_INSN_DELETED)

(insn 335 334 23 36 (set (reg/f:DI 190 [ vect_p.1058 ])
        (plus:DI (mult:DI (reg:DI 169 [ prolog_loop_niters.1048 ])
                (const_int 4 [0x4]))
            (reg/f:DI 164 [ pretmp.1033 ]))) ../src/izp-gaussian.c:618 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 169 [ prolog_loop_niters.1048 ])
        (nil)))

(insn 23 335 24 36 (set (reg:DI 166 [ ivtmp.1126 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:606 62 {*movdi_internal_rex64}
     (nil))

(insn 24 23 340 36 (set (reg:SI 177 [ ivtmp.1123 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:606 64 {*movsi_internal}
     (nil))
;; End of basic block 36 -> ( 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 28 18) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u420(6){ }u421(7){ }u422(16){ }u423(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  28 [9.0%]  (loop_exit)
;; Pred edge  18 [9.0%]  (fallthru)
(code_label 340 24 341 37 112 "" [1 uses])

(note 341 340 346 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 346 341 349 37 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 116 [ g ])) ../src/izp-gaussian.c:624 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 116 [ g ])
        (nil)))

(insn 349 346 0 37 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:624 -1
     (nil))
;; End of basic block 37 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 51.
deleting insn with uid = 52.
deleting insn with uid = 55.
deleting insn with uid = 56.
deleting insn with uid = 66.
deleting insn with uid = 68.
deleting insn with uid = 101.
deleting insn with uid = 139.
deleting insn with uid = 267.
deleting insn with uid = 334.
rescanning insn with uid = 53.
deleting insn with uid = 53.
rescanning insn with uid = 57.
deleting insn with uid = 57.
rescanning insn with uid = 67.
deleting insn with uid = 67.
rescanning insn with uid = 69.
deleting insn with uid = 69.
rescanning insn with uid = 102.
deleting insn with uid = 102.
rescanning insn with uid = 140.
deleting insn with uid = 140.
rescanning insn with uid = 268.
deleting insn with uid = 268.
rescanning insn with uid = 335.
deleting insn with uid = 335.
ending the processing of deferred insns

;; Function main (main) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 10: 6
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 0
insn_cost 14: 14
insn_cost 15: 0
insn_cost 17: 4
insn_cost 18: 0
insn_cost 19: 4
insn_cost 20: 0
insn_cost 21: 0
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 0
insn_cost 5: 4
insn_cost 31: 0
insn_cost 32: 8
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 0
insn_cost 38: 8
insn_cost 39: 4
insn_cost 40: 4
insn_cost 41: 0
insn_cost 42: 4
insn_cost 43: 0
insn_cost 44: 4
insn_cost 45: 0
insn_cost 47: 0
insn_cost 48: 0
insn_cost 49: 8
insn_cost 50: 4
insn_cost 51: 4
insn_cost 52: 4
insn_cost 53: 4
insn_cost 54: 4
insn_cost 55: 0
insn_cost 6: 4
insn_cost 60: 4
insn_cost 61: 4
insn_cost 62: 4
insn_cost 63: 4
insn_cost 64: 0
insn_cost 65: 4
insn_cost 66: 4
insn_cost 67: 0
insn_cost 68: 4
insn_cost 69: 4
insn_cost 70: 4
insn_cost 71: 4
insn_cost 72: 4
insn_cost 73: 0
insn_cost 74: 4
insn_cost 75: 4
insn_cost 76: 4
insn_cost 77: 4
insn_cost 78: 4
insn_cost 79: 0
insn_cost 80: 4
insn_cost 81: 0
insn_cost 82: 4
insn_cost 83: 4
insn_cost 84: 0
insn_cost 85: 4
insn_cost 86: 0
insn_cost 87: 4
insn_cost 88: 4
insn_cost 89: 4
insn_cost 90: 0
insn_cost 91: 4
insn_cost 92: 0
insn_cost 93: 0
insn_cost 96: 0
insn_cost 97: 0
insn_cost 98: 1
insn_cost 99: 4
insn_cost 100: 1
insn_cost 101: 4
insn_cost 102: 0
insn_cost 103: 0
insn_cost 104: 4
insn_cost 105: 4
insn_cost 106: 4
insn_cost 107: 0
insn_cost 109: 4
insn_cost 111: 4
insn_cost 113: 4
insn_cost 115: 4
insn_cost 117: 4
insn_cost 119: 4
insn_cost 121: 4
insn_cost 122: 6
insn_cost 123: 4
insn_cost 124: 4
insn_cost 125: 4
insn_cost 126: 4
insn_cost 127: 4
insn_cost 128: 0
insn_cost 129: 4
insn_cost 130: 4
insn_cost 131: 4
insn_cost 132: 0
insn_cost 133: 4
insn_cost 134: 0
insn_cost 135: 4
insn_cost 136: 0
insn_cost 137: 4
insn_cost 138: 0
insn_cost 139: 4
insn_cost 140: 4
insn_cost 141: 4
insn_cost 142: 4
insn_cost 143: 4
insn_cost 144: 0
insn_cost 145: 4
insn_cost 146: 4
insn_cost 147: 4
insn_cost 148: 0
insn_cost 149: 4
insn_cost 150: 0
insn_cost 151: 0
insn_cost 154: 0
insn_cost 155: 0
insn_cost 156: 1
insn_cost 157: 4
insn_cost 158: 1
insn_cost 159: 4
insn_cost 160: 4
insn_cost 161: 0
insn_cost 162: 0
insn_cost 163: 4
insn_cost 164: 0
insn_cost 165: 4
insn_cost 169: 6
insn_cost 170: 4
insn_cost 171: 4
insn_cost 172: 4
insn_cost 173: 4
insn_cost 175: 4
insn_cost 176: 4
insn_cost 177: 80
insn_cost 178: 4
insn_cost 179: 16
insn_cost 180: 4
insn_cost 181: 0
insn_cost 182: 4
insn_cost 183: 4
insn_cost 184: 4
insn_cost 185: 4
insn_cost 186: 4
insn_cost 187: 0
insn_cost 188: 4
insn_cost 189: 4
insn_cost 190: 4
insn_cost 191: 0
insn_cost 192: 4
insn_cost 193: 0
insn_cost 194: 4
insn_cost 195: 4
insn_cost 196: 0
insn_cost 197: 4
insn_cost 198: 0
insn_cost 199: 4
insn_cost 200: 0
insn_cost 202: 4
insn_cost 203: 4
insn_cost 204: 4
insn_cost 205: 4
insn_cost 206: 4
insn_cost 207: 4
insn_cost 208: 0
insn_cost 211: 4
insn_cost 212: 0
insn_cost 213: 4
insn_cost 214: 0
insn_cost 215: 4
insn_cost 216: 0
insn_cost 217: 4
insn_cost 218: 0
insn_cost 219: 0
insn_cost 220: 4
insn_cost 221: 4
insn_cost 222: 4
insn_cost 223: 0
insn_cost 7: 4
insn_cost 230: 4
insn_cost 233: 0

Trying 14 -> 15:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -36 [0xffffffffffffffdc])) [5 argc+0 S4 A32])
            (const_int 1 [0x1]))
        (label_ref 29)
        (pc)))

Trying 17 -> 18:

Trying 23 -> 26:

Trying 24 -> 26:

Trying 25 -> 26:

Trying 24, 23 -> 26:

Trying 25, 23 -> 26:

Trying 25, 24 -> 26:

Trying 34 -> 37:

Trying 35 -> 37:

Trying 36 -> 37:

Trying 35, 34 -> 37:

Trying 36, 34 -> 37:

Trying 36, 35 -> 37:

Trying 39 -> 41:

Trying 44 -> 45:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:DI 66 [ fp ])
            (const_int 0 [0]))
        (label_ref 58)
        (pc)))

Trying 51 -> 55:

Trying 52 -> 55:

Trying 53 -> 55:

Trying 54 -> 55:

Trying 52, 51 -> 55:

Trying 53, 51 -> 55:

Trying 54, 51 -> 55:

Trying 53, 52 -> 55:

Trying 54, 52 -> 55:

Trying 54, 53 -> 55:

Trying 60 -> 64:

Trying 61 -> 64:

Trying 62 -> 64:

Trying 61, 60 -> 64:

Trying 62, 60 -> 64:

Trying 62, 61 -> 64:

Trying 68 -> 73:

Trying 69 -> 73:

Trying 70 -> 73:

Trying 71 -> 73:

Trying 72 -> 73:

Trying 69, 68 -> 73:

Trying 70, 68 -> 73:

Trying 71, 68 -> 73:

Trying 72, 68 -> 73:

Trying 70, 69 -> 73:

Trying 71, 69 -> 73:

Trying 72, 69 -> 73:

Trying 71, 70 -> 73:

Trying 72, 70 -> 73:

Trying 72, 71 -> 73:

Trying 74 -> 79:

Trying 75 -> 79:

Trying 76 -> 79:

Trying 77 -> 79:

Trying 78 -> 79:

Trying 75, 74 -> 79:

Trying 76, 74 -> 79:

Trying 77, 74 -> 79:

Trying 78, 74 -> 79:

Trying 76, 75 -> 79:

Trying 77, 75 -> 79:

Trying 78, 75 -> 79:

Trying 77, 76 -> 79:

Trying 78, 76 -> 79:

Trying 78, 77 -> 79:

Trying 82 -> 83:
Failed to match this instruction:
(set (reg:DI 5 di)
    (mem/f:DI (mem/f/c/i:DI (symbol_ref:DI ("image") [flags 0x2]  <var_decl 0x2ae3457e0dc0 image>) [2 image+0 S8 A64]) [2 *image.8_30+0 S8 A64]))

Trying 83 -> 84:

Trying 82, 83 -> 84:

Trying 85 -> 86:

Trying 87 -> 90:

Trying 88 -> 90:

Trying 89 -> 90:

Trying 88, 87 -> 90:

Trying 89, 87 -> 90:

Trying 89, 88 -> 90:

Trying 87 -> 90:

Trying 93 -> 98:

Trying 98 -> 99:
Successfully matched this instruction:
(parallel [
        (set (reg:DI 133)
            (ashift:DI (subreg:DI (reg:SI 131 [ hi ]) 0)
                (const_int 32 [0x20])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 98.
modifying insn i3    99 {r133:DI=r131:SI#0<<0x20;clobber flags:CC;}
      REG_DEAD: r131:SI
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 99.

Trying 93 -> 100:

Trying 99 -> 101:
Failed to match this instruction:
(parallel [
        (set (reg/v:DI 116 [ start ])
            (ior:DI (ashift:DI (subreg:DI (reg:SI 131 [ hi ]) 0)
                    (const_int 32 [0x20]))
                (reg:DI 134 [ lo ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:DI 116 [ start ])
    (ior:DI (ashift:DI (subreg:DI (reg:SI 131 [ hi ]) 0)
            (const_int 32 [0x20]))
        (reg:DI 134 [ lo ])))

Trying 100 -> 101:
Failed to match this instruction:
(parallel [
        (set (reg/v:DI 116 [ start ])
            (ior:DI (zero_extend:DI (reg:SI 130 [ lo ]))
                (reg:DI 133)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:DI 116 [ start ])
    (ior:DI (zero_extend:DI (reg:SI 130 [ lo ]))
        (reg:DI 133)))

Trying 93, 100 -> 101:

Trying 100, 99 -> 101:
Failed to match this instruction:
(parallel [
        (set (reg/v:DI 116 [ start ])
            (ior:DI (ashift:DI (subreg:DI (reg:SI 131 [ hi ]) 0)
                    (const_int 32 [0x20]))
                (zero_extend:DI (reg:SI 130 [ lo ]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:DI 116 [ start ])
    (ior:DI (ashift:DI (subreg:DI (reg:SI 131 [ hi ]) 0)
            (const_int 32 [0x20]))
        (zero_extend:DI (reg:SI 130 [ lo ]))))
Successfully matched this instruction:
(set (reg:DI 134 [ lo ])
    (zero_extend:DI (reg:SI 130 [ lo ])))
Failed to match this instruction:
(set (reg/v:DI 116 [ start ])
    (ior:DI (ashift:DI (subreg:DI (reg:SI 131 [ hi ]) 0)
            (const_int 32 [0x20]))
        (reg:DI 134 [ lo ])))

Trying 104 -> 107:

Trying 105 -> 107:

Trying 106 -> 107:

Trying 105, 104 -> 107:

Trying 106, 104 -> 107:

Trying 106, 105 -> 107:

Trying 123 -> 128:

Trying 124 -> 128:

Trying 125 -> 128:

Trying 124, 123 -> 128:

Trying 125, 123 -> 128:

Trying 125, 124 -> 128:

Trying 129 -> 132:

Trying 130 -> 132:

Trying 130, 129 -> 132:

Trying 135 -> 136:

Trying 139 -> 144:

Trying 140 -> 144:

Trying 141 -> 144:

Trying 142 -> 144:

Trying 140, 139 -> 144:

Trying 141, 139 -> 144:

Trying 142, 139 -> 144:

Trying 141, 140 -> 144:

Trying 142, 140 -> 144:

Trying 142, 141 -> 144:

Trying 145 -> 148:

Trying 146 -> 148:

Trying 146, 145 -> 148:

Trying 151 -> 156:

Trying 156 -> 157:
Successfully matched this instruction:
(parallel [
        (set (reg:DI 146)
            (ashift:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
                (const_int 32 [0x20])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 156.
modifying insn i3   157 {r146:DI=r144:SI#0<<0x20;clobber flags:CC;}
      REG_DEAD: r144:SI
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 157.

Trying 151 -> 158:

Trying 157 -> 159:
Failed to match this instruction:
(parallel [
        (set (reg:DI 148)
            (ior:DI (ashift:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
                    (const_int 32 [0x20]))
                (reg:DI 147 [ lo ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 148)
    (ior:DI (ashift:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
            (const_int 32 [0x20]))
        (reg:DI 147 [ lo ])))

Trying 158 -> 159:
Failed to match this instruction:
(parallel [
        (set (reg:DI 148)
            (ior:DI (zero_extend:DI (reg:SI 143 [ lo ]))
                (reg:DI 146)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 148)
    (ior:DI (zero_extend:DI (reg:SI 143 [ lo ]))
        (reg:DI 146)))

Trying 151, 158 -> 159:

Trying 158, 157 -> 159:
Failed to match this instruction:
(parallel [
        (set (reg:DI 148)
            (ior:DI (ashift:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
                    (const_int 32 [0x20]))
                (zero_extend:DI (reg:SI 143 [ lo ]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 148)
    (ior:DI (ashift:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
            (const_int 32 [0x20]))
        (zero_extend:DI (reg:SI 143 [ lo ]))))
Successfully matched this instruction:
(set (reg:DI 147 [ lo ])
    (zero_extend:DI (reg:SI 143 [ lo ])))
Failed to match this instruction:
(set (reg:DI 148)
    (ior:DI (ashift:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
            (const_int 32 [0x20]))
        (reg:DI 147 [ lo ])))

Trying 101 -> 160:

Trying 159 -> 160:
Failed to match this instruction:
(parallel [
        (set (reg/v:DI 93 [ cycles ])
            (minus:DI (ior:DI (reg:DI 146)
                    (reg:DI 147 [ lo ]))
                (reg/v:DI 116 [ start ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:DI 93 [ cycles ])
    (minus:DI (ior:DI (reg:DI 146)
            (reg:DI 147 [ lo ]))
        (reg/v:DI 116 [ start ])))

Trying 99, 101 -> 160:

Trying 100, 101 -> 160:

Trying 157, 159 -> 160:
Failed to match this instruction:
(parallel [
        (set (reg/v:DI 93 [ cycles ])
            (minus:DI (ior:DI (mult:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
                        (const_int 4294967296 [0x100000000]))
                    (reg:DI 147 [ lo ]))
                (reg/v:DI 116 [ start ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:DI 93 [ cycles ])
    (minus:DI (ior:DI (mult:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
                (const_int 4294967296 [0x100000000]))
            (reg:DI 147 [ lo ]))
        (reg/v:DI 116 [ start ])))
Successfully matched this instruction:
(set (reg:DI 148)
    (ashift:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
        (const_int 32 [0x20])))
Failed to match this instruction:
(set (reg/v:DI 93 [ cycles ])
    (minus:DI (ior:DI (reg:DI 148)
            (reg:DI 147 [ lo ]))
        (reg/v:DI 116 [ start ])))

Trying 158, 159 -> 160:
Failed to match this instruction:
(parallel [
        (set (reg/v:DI 93 [ cycles ])
            (minus:DI (ior:DI (zero_extend:DI (reg:SI 143 [ lo ]))
                    (reg:DI 146))
                (reg/v:DI 116 [ start ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:DI 93 [ cycles ])
    (minus:DI (ior:DI (zero_extend:DI (reg:SI 143 [ lo ]))
            (reg:DI 146))
        (reg/v:DI 116 [ start ])))
Successfully matched this instruction:
(set (reg:DI 148)
    (zero_extend:DI (reg:SI 143 [ lo ])))
Failed to match this instruction:
(set (reg/v:DI 93 [ cycles ])
    (minus:DI (ior:DI (reg:DI 148)
            (reg:DI 146))
        (reg/v:DI 116 [ start ])))

Trying 159, 101 -> 160:

Trying 160 -> 163:
Successfully matched this instruction:
(parallel [
        (set (reg:CCGOC 17 flags)
            (compare:CCGOC (minus:DI (reg:DI 148)
                    (reg/v:DI 116 [ start ]))
                (const_int 0 [0])))
        (set (reg/v:DI 93 [ cycles ])
            (minus:DI (reg:DI 148)
                (reg/v:DI 116 [ start ])))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (lt (reg:CCGOC 17 flags)
            (const_int 0 [0]))
        (label_ref 168)
        (pc)))
deferring rescan insn with uid = 161.
deferring deletion of insn with uid = 160.
modifying other_insn   164 pc={(flags:CCGOC<0)?L168:pc}
      REG_DEAD: flags:CCGOC
      REG_BR_PROB: 0x834
deferring rescan insn with uid = 164.
modifying insn i3   163 {flags:CCGOC=cmp(r148:DI-r116:DI,0);r93:DI=r148:DI-r116:DI;}
      REG_DEAD: r116:DI
      REG_DEAD: r148:DI
deferring rescan insn with uid = 163.

Trying 159 -> 163:
Failed to match this instruction:
(parallel [
        (set (reg:CCGOC 17 flags)
            (compare:CCGOC (minus:DI (ior:DI (reg:DI 146)
                        (reg:DI 147 [ lo ]))
                    (reg/v:DI 116 [ start ]))
                (const_int 0 [0])))
        (set (reg/v:DI 93 [ cycles ])
            (minus:DI (ior:DI (reg:DI 146)
                    (reg:DI 147 [ lo ]))
                (reg/v:DI 116 [ start ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGOC 17 flags)
            (compare:CCGOC (minus:DI (ior:DI (reg:DI 146)
                        (reg:DI 147 [ lo ]))
                    (reg/v:DI 116 [ start ]))
                (const_int 0 [0])))
        (set (reg/v:DI 93 [ cycles ])
            (minus:DI (ior:DI (reg:DI 146)
                    (reg:DI 147 [ lo ]))
                (reg/v:DI 116 [ start ])))
    ])

Trying 101 -> 163:

Trying 157, 159 -> 163:
Failed to match this instruction:
(parallel [
        (set (reg:CCGOC 17 flags)
            (compare:CCGOC (minus:DI (ior:DI (mult:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
                            (const_int 4294967296 [0x100000000]))
                        (reg:DI 147 [ lo ]))
                    (reg/v:DI 116 [ start ]))
                (const_int 0 [0])))
        (set (reg/v:DI 93 [ cycles ])
            (minus:DI (ior:DI (mult:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
                        (const_int 4294967296 [0x100000000]))
                    (reg:DI 147 [ lo ]))
                (reg/v:DI 116 [ start ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGOC 17 flags)
            (compare:CCGOC (minus:DI (ior:DI (mult:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
                            (const_int 4294967296 [0x100000000]))
                        (reg:DI 147 [ lo ]))
                    (reg/v:DI 116 [ start ]))
                (const_int 0 [0])))
        (set (reg/v:DI 93 [ cycles ])
            (minus:DI (ior:DI (mult:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
                        (const_int 4294967296 [0x100000000]))
                    (reg:DI 147 [ lo ]))
                (reg/v:DI 116 [ start ])))
    ])
Failed to match this instruction:
(set (reg/v:DI 93 [ cycles ])
    (minus:DI (ior:DI (mult:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
                (const_int 4294967296 [0x100000000]))
            (reg:DI 147 [ lo ]))
        (reg/v:DI 116 [ start ])))

Trying 158, 159 -> 163:
Failed to match this instruction:
(parallel [
        (set (reg:CCGOC 17 flags)
            (compare:CCGOC (minus:DI (ior:DI (zero_extend:DI (reg:SI 143 [ lo ]))
                        (reg:DI 146))
                    (reg/v:DI 116 [ start ]))
                (const_int 0 [0])))
        (set (reg/v:DI 93 [ cycles ])
            (minus:DI (ior:DI (zero_extend:DI (reg:SI 143 [ lo ]))
                    (reg:DI 146))
                (reg/v:DI 116 [ start ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGOC 17 flags)
            (compare:CCGOC (minus:DI (ior:DI (zero_extend:DI (reg:SI 143 [ lo ]))
                        (reg:DI 146))
                    (reg/v:DI 116 [ start ]))
                (const_int 0 [0])))
        (set (reg/v:DI 93 [ cycles ])
            (minus:DI (ior:DI (zero_extend:DI (reg:SI 143 [ lo ]))
                    (reg:DI 146))
                (reg/v:DI 116 [ start ])))
    ])
Failed to match this instruction:
(set (reg/v:DI 93 [ cycles ])
    (minus:DI (ior:DI (zero_extend:DI (reg:SI 143 [ lo ]))
            (reg:DI 146))
        (reg/v:DI 116 [ start ])))

Trying 99, 101 -> 163:

Trying 100, 101 -> 163:

Trying 101, 159 -> 163:

Trying 163 -> 164:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (minus:DI (reg:DI 148)
                        (reg/v:DI 116 [ start ]))
                    (const_int 0 [0]))
                (label_ref 168)
                (pc)))
        (set (reg/v:DI 93 [ cycles ])
            (minus:DI (reg:DI 148)
                (reg/v:DI 116 [ start ])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (minus:DI (reg:DI 148)
                        (reg/v:DI 116 [ start ]))
                    (const_int 0 [0]))
                (label_ref 168)
                (pc)))
        (set (reg/v:DI 93 [ cycles ])
            (minus:DI (reg:DI 148)
                (reg/v:DI 116 [ start ])))
    ])
Successfully matched this instruction:
(set (reg/v:DI 93 [ cycles ])
    (minus:DI (reg:DI 148)
        (reg/v:DI 116 [ start ])))

Trying 159, 163 -> 164:

Trying 101, 163 -> 164:

Trying 169 -> 171:
Failed to match this instruction:
(parallel [
        (set (reg:DI 151)
            (ior:DI (lshiftrt:DI (reg/v:DI 93 [ cycles ])
                    (const_int 1 [0x1]))
                (reg:DI 152)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 151)
    (ior:DI (lshiftrt:DI (reg/v:DI 93 [ cycles ])
            (const_int 1 [0x1]))
        (reg:DI 152)))

Trying 170 -> 171:
Failed to match this instruction:
(parallel [
        (set (reg:DI 151)
            (ior:DI (and:DI (reg/v:DI 93 [ cycles ])
                    (const_int 1 [0x1]))
                (reg:DI 151)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 151)
    (ior:DI (and:DI (reg/v:DI 93 [ cycles ])
            (const_int 1 [0x1]))
        (reg:DI 151)))

Trying 170, 169 -> 171:
Failed to match this instruction:
(parallel [
        (set (reg:DI 151)
            (ior:DI (and:DI (reg/v:DI 93 [ cycles ])
                    (const_int 1 [0x1]))
                (lshiftrt:DI (reg/v:DI 93 [ cycles ])
                    (const_int 1 [0x1]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 151)
    (ior:DI (and:DI (reg/v:DI 93 [ cycles ])
            (const_int 1 [0x1]))
        (lshiftrt:DI (reg/v:DI 93 [ cycles ])
            (const_int 1 [0x1]))))
Successfully matched this instruction:
(set (reg:DI 152)
    (lshiftrt:DI (reg/v:DI 93 [ cycles ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:DI 151)
    (ior:DI (and:DI (reg/v:DI 93 [ cycles ])
            (const_int 1 [0x1]))
        (reg:DI 152)))

Trying 171 -> 172:
Failed to match this instruction:
(set (reg:SF 150)
    (float:SF (ior:DI (reg:DI 151)
            (reg:DI 152))))

Trying 169, 171 -> 172:
Failed to match this instruction:
(set (reg:SF 150)
    (float:SF (ior:DI (lshiftrt:DI (reg/v:DI 93 [ cycles ])
                (const_int 1 [0x1]))
            (reg:DI 152))))
Successfully matched this instruction:
(set (reg:DI 151)
    (lshiftrt:DI (reg/v:DI 93 [ cycles ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:SF 150)
    (float:SF (ior:DI (reg:DI 151)
            (reg:DI 152))))

Trying 170, 171 -> 172:
Failed to match this instruction:
(set (reg:SF 150)
    (float:SF (ior:DI (and:DI (reg/v:DI 93 [ cycles ])
                (const_int 1 [0x1]))
            (reg:DI 151))))

Trying 170, 169, 171 -> 172:
Failed to match this instruction:
(set (reg:SF 150)
    (float:SF (ior:DI (and:DI (reg/v:DI 93 [ cycles ])
                (const_int 1 [0x1]))
            (lshiftrt:DI (reg/v:DI 93 [ cycles ])
                (const_int 1 [0x1])))))
Successfully matched this instruction:
(set (reg:DI 151)
    (lshiftrt:DI (reg/v:DI 93 [ cycles ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:SF 150)
    (float:SF (ior:DI (and:DI (reg/v:DI 93 [ cycles ])
                (const_int 1 [0x1]))
            (reg:DI 151))))

Trying 172 -> 173:
Failed to match this instruction:
(set (reg:SF 149)
    (plus:SF (float:SF (reg:DI 151))
        (float:SF (reg:DI 151))))

Trying 171, 172 -> 173:
Failed to match this instruction:
(set (reg:SF 149)
    (plus:SF (float:SF (ior:DI (reg:DI 151)
                (reg:DI 152)))
        (float:SF (ior:DI (reg:DI 151)
                (reg:DI 152)))))
Successfully matched this instruction:
(set (reg:DI 150)
    (ior:DI (reg:DI 151)
        (reg:DI 152)))
Failed to match this instruction:
(set (reg:SF 149)
    (plus:SF (float:SF (ior:DI (reg:DI 151)
                (reg:DI 152)))
        (float:SF (reg:DI 150))))

Trying 175 -> 177:
Failed to match this instruction:
(set (reg:DF 154)
    (div:DF (float_extend:DF (reg:SF 149))
        (reg:DF 155)))

Trying 176 -> 177:
Successfully matched this instruction:
(set (reg:DF 154)
    (div:DF (reg:DF 153)
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC17") [flags 0x2]) [7 S8 A64])))
deferring deletion of insn with uid = 176.
modifying insn i3   177 r154:DF=r153:DF/[`*.LC17']
      REG_DEAD: r153:DF
deferring rescan insn with uid = 177.

Trying 175 -> 177:
Failed to match this instruction:
(set (reg:DF 154)
    (div:DF (float_extend:DF (reg:SF 149))
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC17") [flags 0x2]) [7 S8 A64])))

Trying 178 -> 179:
Failed to match this instruction:
(parallel [
        (set (reg:SI 156)
            (mult:SI (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])
                (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 156)
    (mult:SI (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])))

Trying 179 -> 180:
Failed to match this instruction:
(set (reg:DI 158)
    (sign_extend:DI (mult:SI (reg:SI 157 [ rows ])
            (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32]))))

Trying 178, 179 -> 180:
Failed to match this instruction:
(set (reg:DI 158)
    (sign_extend:DI (mult:SI (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])
            (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32]))))
Failed to match this instruction:
(set (reg:SI 156)
    (mult:SI (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])))

Trying 180 -> 181:
Failed to match this instruction:
(parallel [
        (set (reg:DI 160)
            (udiv:DI (reg/v:DI 93 [ cycles ])
                (sign_extend:DI (reg:SI 156))))
        (set (reg:DI 161)
            (umod:DI (reg/v:DI 93 [ cycles ])
                (sign_extend:DI (reg:SI 156))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 160)
            (udiv:DI (reg/v:DI 93 [ cycles ])
                (sign_extend:DI (reg:SI 156))))
        (set (reg:DI 161)
            (umod:DI (reg/v:DI 93 [ cycles ])
                (sign_extend:DI (reg:SI 156))))
    ])
Failed to match this instruction:
(set (reg:DI 160)
    (udiv:DI (reg/v:DI 93 [ cycles ])
        (sign_extend:DI (reg:SI 156))))

Trying 179, 180 -> 181:
Failed to match this instruction:
(parallel [
        (set (reg:DI 160)
            (udiv:DI (reg/v:DI 93 [ cycles ])
                (sign_extend:DI (mult:SI (reg:SI 157 [ rows ])
                        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])))))
        (set (reg:DI 161)
            (umod:DI (reg/v:DI 93 [ cycles ])
                (sign_extend:DI (mult:SI (reg:SI 157 [ rows ])
                        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 160)
            (udiv:DI (reg/v:DI 93 [ cycles ])
                (sign_extend:DI (mult:SI (reg:SI 157 [ rows ])
                        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])))))
        (set (reg:DI 161)
            (umod:DI (reg/v:DI 93 [ cycles ])
                (sign_extend:DI (mult:SI (reg:SI 157 [ rows ])
                        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])))))
    ])
Failed to match this instruction:
(set (reg:DI 160)
    (udiv:DI (reg/v:DI 93 [ cycles ])
        (sign_extend:DI (mult:SI (reg:SI 157 [ rows ])
                (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])))))
Successfully matched this instruction:
(set (reg:SI 158)
    (mult:SI (reg:SI 157 [ rows ])
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])))
Failed to match this instruction:
(set (reg:DI 160)
    (udiv:DI (reg/v:DI 93 [ cycles ])
        (sign_extend:DI (reg:SI 158))))

Trying 184 -> 187:

Trying 185 -> 187:

Trying 186 -> 187:

Trying 185, 184 -> 187:

Trying 186, 184 -> 187:

Trying 186, 185 -> 187:

Trying 188 -> 191:

Trying 189 -> 191:

Trying 189, 188 -> 191:

Trying 194 -> 196:

Trying 195 -> 196:

Trying 195, 194 -> 196:

Trying 199 -> 200:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:DI 105 [ fpOut ])
            (const_int 0 [0]))
        (label_ref 209)
        (pc)))

Trying 202 -> 208:

Trying 203 -> 208:

Trying 204 -> 208:

Trying 205 -> 208:

Trying 203, 202 -> 208:

Trying 204, 202 -> 208:

Trying 205, 202 -> 208:

Trying 204, 203 -> 208:

Trying 205, 203 -> 208:

Trying 205, 204 -> 208:

Trying 211 -> 212:

Trying 215 -> 216:

Trying 220 -> 223:

Trying 221 -> 223:

Trying 222 -> 223:

Trying 221, 220 -> 223:

Trying 222, 220 -> 223:

Trying 222, 221 -> 223:


main

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 18[fpsr] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={37d,18u} r1={42d,13u} r2={36d,7u} r4={48d,20u} r5={57d,29u} r6={1d,12u} r7={1d,40u} r8={28d} r9={28d} r10={28d} r11={28d} r12={28d} r13={28d} r14={28d} r15={28d} r16={1d,11u} r17={46d,4u} r18={30d} r19={28d} r20={1d,23u,2e} r21={31d,2u} r22={29d} r23={29d} r24={29d} r25={29d} r26={29d} r27={29d} r28={29d} r29={28d} r30={28d} r31={28d} r32={28d} r33={28d} r34={28d} r35={28d} r36={28d} r37={33d,4u} r38={30d,1u} r39={28d} r40={28d} r45={28d} r46={28d} r47={28d} r48={28d} r49={28d} r50={28d} r51={28d} r52={28d} r59={3d,1u} r62={1d,2u} r66={1d,3u} r70={1d,1u} r76={1d,5u} r80={1d,2u} r85={1d,3u} r92={1d,4u} r93={1d,7u} r104={1d,4u} r105={1d,3u} r116={1d,1u} r124={1d,5u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,2u} r131={1d,2u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r142={1d,1u} r143={1d,2u} r144={1d,2u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={2d,1u} r150={1d,2u} r151={2d,2u} r152={1d,1u} r153={1d,1u,1e} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,2u} r160={1d,1u} r161={1d} 
;;    total ref usage 1662{1399d,260u,3e} in 189{161 regular + 28 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 124 125
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 4 [si] 5 [di] 17 [flags] 124 125
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 (set (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [5 argc+0 S4 A32])
        (reg:SI 5 di [ argc ])) ../src/izp-gaussian.c:74 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ argc ])
        (nil)))

(insn 3 2 4 2 (set (reg/v/f:DI 124 [ argv ])
        (reg:DI 4 si [ argv ])) ../src/izp-gaussian.c:74 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ argv ])
        (nil)))

(note 4 3 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 4 11 2 (parallel [
            (set (reg/f:DI 125)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -36 [0xffffffffffffffdc])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:76 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 11 10 12 2 (set (reg:DI 4 si)
        (reg/v/f:DI 124 [ argv ])) ../src/izp-gaussian.c:76 62 {*movdi_internal_rex64}
     (nil))

(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg/f:DI 125)) ../src/izp-gaussian.c:76 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 125)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc]))
            (nil))))

(call_insn 13 12 14 2 (call (mem:QI (symbol_ref:DI ("pgm_init") [flags 0x41]  <function_decl 0x2ae34578a600 pgm_init>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:76 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 14 13 15 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -36 [0xffffffffffffffdc])) [5 argc+0 S4 A32])
            (const_int 1 [0x1]))) ../src/izp-gaussian.c:78 6 {*cmpsi_1}
     (nil))

(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) ../src/izp-gaussian.c:78 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 8088 [0x1f98])
            (nil)))
 -> 29)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124


;; Succ edge  3 [19.1%]  (fallthru)
;; Succ edge  4 [80.9%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 59 62
;; live  kill	

;; Pred edge  2 [19.1%]  (fallthru)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 3 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 124 [ argv ]) [2 *argv_2(D)+0 S8 A64])) ../src/izp-gaussian.c:79 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ argv ])
        (nil)))

(call_insn 18 17 19 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__xpg_basename") [flags 0x41]  <function_decl 0x2ae3457b0500 __xpg_basename>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:79 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 19 18 20 3 (set (reg/v/f:DI 62 [ prog ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:79 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 20 19 21 3 (var_location:DI prog (reg/v/f:DI 62 [ prog ])) ../src/izp-gaussian.c:79 -1
     (nil))

(debug_insn 21 20 22 3 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x2ae345d4c960 *.LC6>)) ../src/izp-gaussian.c:80 -1
     (nil))

(insn 22 21 23 3 (set (reg:DI 1 dx)
        (reg/v/f:DI 62 [ prog ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ prog ])
        (nil)))

(insn 23 22 24 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x2ae345d4c960 *.LC6>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 24 23 25 3 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 25 24 26 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 26 25 5 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 5 26 29 3 (set (reg:SI 59 [ D.7353 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:82 64 {*movsi_internal}
     (nil))
;; End of basic block 3 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u31(6){ }u32(7){ }u33(16){ }u34(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 66 126 127
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 66 126 127
;; live  kill	

;; Pred edge  2 [80.9%] 
(code_label 29 5 30 4 136 "" [1 uses])

(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 31 30 32 4 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x2ae345d4ca00 *.LC7>)) ../src/izp-gaussian.c:86 -1
     (nil))

(insn 32 31 33 4 (set (reg/f:DI 126 [ MEM[(char * *)argv_2(D) + 8B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 124 [ argv ])
                (const_int 8 [0x8])) [2 MEM[(char * *)argv_2(D) + 8B]+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 33 32 34 4 (set (reg:DI 1 dx)
        (reg/f:DI 126 [ MEM[(char * *)argv_2(D) + 8B] ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 126 [ MEM[(char * *)argv_2(D) + 8B] ])
        (nil)))

(insn 34 33 35 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x2ae345d4ca00 *.LC7>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 35 34 36 4 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 36 35 37 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 37 36 38 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 38 37 39 4 (set (reg/f:DI 127 [ MEM[(char * *)argv_2(D) + 8B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 124 [ argv ])
                (const_int 8 [0x8])) [2 MEM[(char * *)argv_2(D) + 8B]+0 S8 A64])) ../src/izp-gaussian.c:87 62 {*movdi_internal_rex64}
     (nil))

(insn 39 38 40 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x2ae345d4caa0 *.LC8>)) ../src/izp-gaussian.c:87 62 {*movdi_internal_rex64}
     (nil))

(insn 40 39 41 4 (set (reg:DI 5 di)
        (reg/f:DI 127 [ MEM[(char * *)argv_2(D) + 8B] ])) ../src/izp-gaussian.c:87 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 127 [ MEM[(char * *)argv_2(D) + 8B] ])
        (nil)))

(call_insn 41 40 42 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x2ae345655b00 fopen>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:87 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 42 41 43 4 (set (reg/v/f:DI 66 [ fp ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:87 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 43 42 44 4 (var_location:DI fp (reg/v/f:DI 66 [ fp ])) ../src/izp-gaussian.c:87 -1
     (nil))

(insn 44 43 45 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 66 [ fp ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:89 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 45 44 46 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) ../src/izp-gaussian.c:89 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
            (nil)))
 -> 58)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 124


;; Succ edge  5 [10.1%]  (fallthru)
;; Succ edge  6 [89.9%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u51(6){ }u52(7){ }u53(16){ }u54(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 128
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 59 128
;; live  kill	

;; Pred edge  4 [10.1%]  (fallthru)
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 47 46 48 5 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:90 -1
     (nil))

(debug_insn 48 47 49 5 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x2ae345d4cb40 *.LC9>)) ../src/izp-gaussian.c:90 -1
     (nil))

(insn 49 48 50 5 (set (reg/f:DI 128 [ MEM[(char * *)argv_2(D) + 8B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 124 [ argv ])
                (const_int 8 [0x8])) [2 MEM[(char * *)argv_2(D) + 8B]+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ argv ])
        (nil)))

(insn 50 49 51 5 (set (reg:DI 2 cx)
        (reg/f:DI 128 [ MEM[(char * *)argv_2(D) + 8B] ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 128 [ MEM[(char * *)argv_2(D) + 8B] ])
        (nil)))

(insn 51 50 52 5 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x2ae345d4cb40 *.LC9>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 52 51 53 5 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 53 52 54 5 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 54 53 55 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 55 54 6 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                        (nil)))))))

(insn 6 55 58 5 (set (reg:SI 59 [ D.7353 ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:91 64 {*movsi_internal}
     (nil))
;; End of basic block 5 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u63(6){ }u64(7){ }u65(16){ }u66(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 70 76 80 85 92 93 116 129 130 131 132 133 134 142 143 144 145 146 147 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 37 [r8] 70 76 80 85 92 93 116 129 130 131 132 133 134 142 143 144 145 146 147 148
;; live  kill	 17 [flags] 18 [fpsr]

;; Pred edge  4 [89.9%] 
(code_label 58 6 59 6 138 "" [1 uses])

(note 59 58 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 6 (set (reg:DI 2 cx)
        (symbol_ref:DI ("maxval")  <var_decl 0x2ae3457e0d20 maxval>)) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (nil))

(insn 61 60 62 6 (set (reg:DI 1 dx)
        (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>)) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (nil))

(insn 62 61 63 6 (set (reg:DI 4 si)
        (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>)) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (nil))

(insn 63 62 64 6 (set (reg:DI 5 di)
        (reg/v/f:DI 66 [ fp ])) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 66 [ fp ])
        (nil)))

(call_insn 64 63 65 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("pgm_readpgm") [flags 0x41]  <function_decl 0x2ae34578a800 pgm_readpgm>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:95 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(insn 65 64 66 6 (set (reg/f:DI 70 [ image.5 ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn 66 65 67 6 (set (mem/f/c/i:DI (symbol_ref:DI ("image") [flags 0x2]  <var_decl 0x2ae3457e0dc0 image>) [2 image+0 S8 A64])
        (reg/f:DI 70 [ image.5 ])) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 70 [ image.5 ])
        (nil)))

(debug_insn 67 66 68 6 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x2ae345d4cbe0 *.LC10>)) ../src/izp-gaussian.c:96 -1
     (nil))

(insn 68 67 69 6 (set (reg:SI 2 cx)
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 69 68 70 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 70 69 71 6 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x2ae345d4cbe0 *.LC10>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 71 70 72 6 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 72 71 73 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 73 72 74 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:SI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn 74 73 75 6 (set (reg:DI 37 r8)
        (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>)) ../src/izp-gaussian.c:99 62 {*movdi_internal_rex64}
     (nil))

(insn 75 74 76 6 (set (reg:DI 2 cx)
        (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>)) ../src/izp-gaussian.c:99 62 {*movdi_internal_rex64}
     (nil))

(insn 76 75 77 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) ../src/izp-gaussian.c:99 64 {*movsi_internal}
     (nil))

(insn 77 76 78 6 (set (reg:SI 4 si)
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])) ../src/izp-gaussian.c:99 64 {*movsi_internal}
     (nil))

(insn 78 77 79 6 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("image") [flags 0x2]  <var_decl 0x2ae3457e0dc0 image>) [2 image+0 S8 A64])) ../src/izp-gaussian.c:99 62 {*movdi_internal_rex64}
     (nil))

(call_insn 79 78 80 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_extendImage") [flags 0x3]  <function_decl 0x2ae345854900 izp_extendImage>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:99 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:SI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:SI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:DI 37 r8))
                        (nil)))))))

(insn 80 79 81 6 (set (reg/v/f:DI 76 [ extendedImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:99 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 81 80 82 6 (var_location:DI extendedImage (reg/v/f:DI 76 [ extendedImage ])) ../src/izp-gaussian.c:99 -1
     (nil))

(insn 82 81 83 6 (set (reg/f:DI 129 [ image ])
        (mem/f/c/i:DI (symbol_ref:DI ("image") [flags 0x2]  <var_decl 0x2ae3457e0dc0 image>) [2 image+0 S8 A64])) ../src/izp-gaussian.c:103 62 {*movdi_internal_rex64}
     (nil))

(insn 83 82 84 6 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 129 [ image ]) [2 *image.8_30+0 S8 A64])) ../src/izp-gaussian.c:103 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 129 [ image ])
        (nil)))

(call_insn 84 83 85 6 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:103 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 85 84 86 6 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("image") [flags 0x2]  <var_decl 0x2ae3457e0dc0 image>) [2 image+0 S8 A64])) ../src/izp-gaussian.c:104 62 {*movdi_internal_rex64}
     (nil))

(call_insn 86 85 87 6 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:104 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 87 86 88 6 (set (reg:SF 21 xmm0)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC11") [flags 0x2]) [3 S4 A32])) ../src/izp-gaussian.c:109 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 3.0e+0 [0x0.cp+2])
        (nil)))

(insn 88 87 89 6 (set (reg:SI 4 si)
        (const_int 7 [0x7])) ../src/izp-gaussian.c:109 64 {*movsi_internal}
     (nil))

(insn 89 88 90 6 (set (reg:SI 5 di)
        (const_int 1 [0x1])) ../src/izp-gaussian.c:109 64 {*movsi_internal}
     (nil))

(call_insn 90 89 91 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_gaussianMatrix") [flags 0x3]  <function_decl 0x2ae345854d00 izp_gaussianMatrix>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:109 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SF 21 xmm0)
        (expr_list:REG_DEAD (reg:SI 5 di)
            (expr_list:REG_DEAD (reg:SI 4 si)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SF 21 xmm0))
                (nil)))))

(insn 91 90 92 6 (set (reg/v/f:DI 80 [ gaussRow ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:109 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 92 91 93 6 (var_location:DI gaussRow (reg/v/f:DI 80 [ gaussRow ])) ../src/izp-gaussian.c:109 -1
     (nil))

(insn 93 92 96 6 (parallel [
            (set (reg:SI 130 [ lo ])
                (asm_operands/v:SI ("rdtsc") ("=a") 0 []
                     []
                     [] ../src/izp-gaussian.c:184))
            (set (reg:SI 131 [ hi ])
                (asm_operands/v:SI ("rdtsc") ("=d") 1 []
                     []
                     [] ../src/izp-gaussian.c:184))
            (clobber (reg:QI 18 fpsr))
            (clobber (reg:QI 17 flags))
        ]) ../src/izp-gaussian.c:637 -1
     (expr_list:REG_UNUSED (reg:QI 18 fpsr)
        (expr_list:REG_UNUSED (reg:QI 17 flags)
            (nil))))

(debug_insn 96 93 97 6 (var_location:SI hi (reg:SI 131 [ hi ])) ../src/izp-gaussian.c:637 -1
     (nil))

(debug_insn 97 96 98 6 (var_location:SI lo (reg:SI 130 [ lo ])) ../src/izp-gaussian.c:637 -1
     (nil))

(note 98 97 99 6 NOTE_INSN_DELETED)

(insn 99 98 100 6 (parallel [
            (set (reg:DI 133)
                (ashift:DI (subreg:DI (reg:SI 131 [ hi ]) 0)
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:638 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:SI 131 [ hi ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 100 99 101 6 (set (reg:DI 134 [ lo ])
        (zero_extend:DI (reg:SI 130 [ lo ]))) ../src/izp-gaussian.c:638 114 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 130 [ lo ])
        (nil)))

(insn 101 100 102 6 (parallel [
            (set (reg/v:DI 116 [ start ])
                (ior:DI (reg:DI 133)
                    (reg:DI 134 [ lo ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:638 401 {*iordi_1}
     (expr_list:REG_DEAD (reg:DI 134 [ lo ])
        (expr_list:REG_DEAD (reg:DI 133)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(debug_insn 102 101 103 6 (var_location:DI start (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:113 -1
     (nil))

(debug_insn 103 102 104 6 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x2ae345d4cdc0 *.LC12>)) ../src/izp-gaussian.c:144 -1
     (nil))

(insn 104 103 105 6 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x2ae345d4cdc0 *.LC12>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 105 104 106 6 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 106 105 107 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 107 106 109 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(insn 109 107 111 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [3 row+0 S4 A64])
        (const_double:SF 1.0628999769687652587890625e-1 [0x0.d9ae92p-3])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 111 109 113 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [3 row+4 S4 A32])
        (const_double:SF 1.40320003032684326171875e-1 [0x0.8fb00cp-2])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 113 111 115 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [3 row+8 S4 A64])
        (const_double:SF 1.65769994258880615234375e-1 [0x0.a9bf9cp-2])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 115 113 117 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [3 row+12 S4 A32])
        (const_double:SF 1.7523999512195587158203125e-1 [0x0.b3721dp-2])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 117 115 119 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [3 row+16 S4 A64])
        (const_double:SF 1.65769994258880615234375e-1 [0x0.a9bf9cp-2])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 119 117 121 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [3 row+20 S4 A32])
        (const_double:SF 1.40320003032684326171875e-1 [0x0.8fb00cp-2])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 121 119 122 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [3 row+24 S4 A64])
        (const_double:SF 1.0628999769687652587890625e-1 [0x0.d9ae92p-3])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 122 121 123 6 (parallel [
            (set (reg/f:DI 142)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:148 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 123 122 124 6 (set (reg:SI 37 r8)
        (const_int 7 [0x7])) ../src/izp-gaussian.c:148 64 {*movsi_internal}
     (nil))

(insn 124 123 125 6 (set (reg:SI 2 cx)
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) ../src/izp-gaussian.c:148 64 {*movsi_internal}
     (nil))

(insn 125 124 126 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])) ../src/izp-gaussian.c:148 64 {*movsi_internal}
     (nil))

(insn 126 125 127 6 (set (reg:DI 4 si)
        (reg/f:DI 142)) ../src/izp-gaussian.c:148 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 142)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 127 126 128 6 (set (reg:DI 5 di)
        (reg/v/f:DI 76 [ extendedImage ])) ../src/izp-gaussian.c:148 62 {*movdi_internal_rex64}
     (nil))

(call_insn 128 127 129 6 (call (mem:QI (symbol_ref:DI ("izp_convolve1D") [flags 0x3]  <function_decl 0x2ae345854b00 izp_convolve1D>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:148 618 {*call_0}
     (expr_list:REG_DEAD (reg:SI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:SI 2 cx)
                    (expr_list:REG_DEAD (reg:SI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 37 r8))
                        (nil)))))))

(insn 129 128 130 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>) [5 newRows+0 S4 A32])) ../src/izp-gaussian.c:150 64 {*movsi_internal}
     (nil))

(insn 130 129 131 6 (set (reg:SI 4 si)
        (mem/c/i:SI (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>) [5 newCols+0 S4 A32])) ../src/izp-gaussian.c:150 64 {*movsi_internal}
     (nil))

(insn 131 130 132 6 (set (reg:DI 5 di)
        (reg/v/f:DI 76 [ extendedImage ])) ../src/izp-gaussian.c:150 62 {*movdi_internal_rex64}
     (nil))

(call_insn 132 131 133 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_transpose") [flags 0x3]  <function_decl 0x2ae345854e00 izp_transpose>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:150 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))

(insn 133 132 134 6 (set (reg/v/f:DI 85 [ transposed ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:150 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 134 133 135 6 (var_location:DI transposed (reg/v/f:DI 85 [ transposed ])) ../src/izp-gaussian.c:150 -1
     (nil))

(insn 135 134 136 6 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 76 [ extendedImage ]) [2 *extendedImage_29+0 S8 A64])) ../src/izp-gaussian.c:152 62 {*movdi_internal_rex64}
     (nil))

(call_insn 136 135 137 6 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:152 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 137 136 138 6 (set (reg:DI 5 di)
        (reg/v/f:DI 76 [ extendedImage ])) ../src/izp-gaussian.c:153 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 76 [ extendedImage ])
        (nil)))

(call_insn 138 137 139 6 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:153 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 139 138 140 6 (set (reg:SI 37 r8)
        (const_int 7 [0x7])) ../src/izp-gaussian.c:155 64 {*movsi_internal}
     (nil))

(insn 140 139 141 6 (set (reg:SI 2 cx)
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])) ../src/izp-gaussian.c:155 64 {*movsi_internal}
     (nil))

(insn 141 140 142 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) ../src/izp-gaussian.c:155 64 {*movsi_internal}
     (nil))

(insn 142 141 143 6 (set (reg:DI 4 si)
        (mem/f:DI (reg/v/f:DI 80 [ gaussRow ]) [2 *gaussRow_33+0 S8 A64])) ../src/izp-gaussian.c:155 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 80 [ gaussRow ])
        (nil)))

(insn 143 142 144 6 (set (reg:DI 5 di)
        (reg/v/f:DI 85 [ transposed ])) ../src/izp-gaussian.c:155 62 {*movdi_internal_rex64}
     (nil))

(call_insn 144 143 145 6 (call (mem:QI (symbol_ref:DI ("izp_convolve1D") [flags 0x3]  <function_decl 0x2ae345854b00 izp_convolve1D>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:155 618 {*call_0}
     (expr_list:REG_DEAD (reg:SI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:SI 2 cx)
                    (expr_list:REG_DEAD (reg:SI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 37 r8))
                        (nil)))))))

(insn 145 144 146 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>) [5 newCols+0 S4 A32])) ../src/izp-gaussian.c:156 64 {*movsi_internal}
     (nil))

(insn 146 145 147 6 (set (reg:SI 4 si)
        (mem/c/i:SI (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>) [5 newRows+0 S4 A32])) ../src/izp-gaussian.c:156 64 {*movsi_internal}
     (nil))

(insn 147 146 148 6 (set (reg:DI 5 di)
        (reg/v/f:DI 85 [ transposed ])) ../src/izp-gaussian.c:156 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 85 [ transposed ])
        (nil)))

(call_insn 148 147 149 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_transpose") [flags 0x3]  <function_decl 0x2ae345854e00 izp_transpose>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:156 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))

(insn 149 148 150 6 (set (reg/v/f:DI 92 [ extendedImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:156 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 150 149 151 6 (var_location:DI extendedImage (reg/v/f:DI 92 [ extendedImage ])) ../src/izp-gaussian.c:156 -1
     (nil))

(insn 151 150 154 6 (parallel [
            (set (reg:SI 143 [ lo ])
                (asm_operands/v:SI ("rdtsc") ("=a") 0 []
                     []
                     [] ../src/izp-gaussian.c:184))
            (set (reg:SI 144 [ hi ])
                (asm_operands/v:SI ("rdtsc") ("=d") 1 []
                     []
                     [] ../src/izp-gaussian.c:184))
            (clobber (reg:QI 18 fpsr))
            (clobber (reg:QI 17 flags))
        ]) ../src/izp-gaussian.c:637 -1
     (expr_list:REG_UNUSED (reg:QI 18 fpsr)
        (expr_list:REG_UNUSED (reg:QI 17 flags)
            (nil))))

(debug_insn 154 151 155 6 (var_location:SI hi (reg:SI 144 [ hi ])) ../src/izp-gaussian.c:637 -1
     (nil))

(debug_insn 155 154 156 6 (var_location:SI lo (reg:SI 143 [ lo ])) ../src/izp-gaussian.c:637 -1
     (nil))

(note 156 155 157 6 NOTE_INSN_DELETED)

(insn 157 156 158 6 (parallel [
            (set (reg:DI 146)
                (ashift:DI (subreg:DI (reg:SI 144 [ hi ]) 0)
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:638 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:SI 144 [ hi ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 158 157 159 6 (set (reg:DI 147 [ lo ])
        (zero_extend:DI (reg:SI 143 [ lo ]))) ../src/izp-gaussian.c:638 114 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 143 [ lo ])
        (nil)))

(insn 159 158 160 6 (parallel [
            (set (reg:DI 148)
                (ior:DI (reg:DI 146)
                    (reg:DI 147 [ lo ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:638 401 {*iordi_1}
     (expr_list:REG_DEAD (reg:DI 147 [ lo ])
        (expr_list:REG_DEAD (reg:DI 146)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(note 160 159 161 6 NOTE_INSN_DELETED)

(debug_insn 161 160 162 6 (var_location:DI cycles (minus:DI (reg:DI 148)
        (reg/v:DI 116 [ start ]))) ../src/izp-gaussian.c:162 -1
     (nil))

(debug_insn 162 161 163 6 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x2ae345da3000 *.LC18>)) ../src/izp-gaussian.c:163 -1
     (nil))

(insn 163 162 164 6 (parallel [
            (set (reg:CCGOC 17 flags)
                (compare:CCGOC (minus:DI (reg:DI 148)
                        (reg/v:DI 116 [ start ]))
                    (const_int 0 [0])))
            (set (reg/v:DI 93 [ cycles ])
                (minus:DI (reg:DI 148)
                    (reg/v:DI 116 [ start ])))
        ]) ../src/izp-gaussian.c:164 298 {*subdi_2}
     (expr_list:REG_DEAD (reg/v:DI 116 [ start ])
        (expr_list:REG_DEAD (reg:DI 148)
            (nil))))

(jump_insn 164 163 235 6 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 168)
            (pc))) ../src/izp-gaussian.c:164 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil)))
 -> 168)
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93


;; Succ edge  8 [21.0%] 
;; Succ edge  7 [79.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u168(6){ }u169(7){ }u170(16){ }u171(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 149
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; live  gen 	 149
;; live  kill	

;; Pred edge  6 [79.0%]  (fallthru)
(note 235 164 165 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 165 235 168 7 (set (reg:SF 149)
        (float:SF (reg/v:DI 93 [ cycles ]))) ../src/izp-gaussian.c:164 219 {*floatdisf2_sse_interunit}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u173(6){ }u174(7){ }u175(16){ }u176(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 17 [flags] 149 150 151 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; live  gen 	 149 150 151 152
;; live  kill	 17 [flags]

;; Pred edge  6 [21.0%] 
(code_label 168 165 236 8 139 "" [1 uses])

(note 236 168 169 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 169 236 170 8 (parallel [
            (set (reg:DI 151)
                (lshiftrt:DI (reg/v:DI 93 [ cycles ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:164 533 {*lshrdi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 170 169 171 8 (parallel [
            (set (reg:DI 152)
                (and:DI (reg/v:DI 93 [ cycles ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:164 379 {*anddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 171 170 172 8 (parallel [
            (set (reg:DI 151)
                (ior:DI (reg:DI 151)
                    (reg:DI 152)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:164 401 {*iordi_1}
     (expr_list:REG_DEAD (reg:DI 152)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 172 171 173 8 (set (reg:SF 150)
        (float:SF (reg:DI 151))) ../src/izp-gaussian.c:164 219 {*floatdisf2_sse_interunit}
     (expr_list:REG_DEAD (reg:DI 151)
        (nil)))

(insn 173 172 174 8 (set (reg:SF 149)
        (plus:SF (reg:SF 150)
            (reg:SF 150))) ../src/izp-gaussian.c:164 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 150)
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u184(6){ }u185(7){ }u186(16){ }u187(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 104 105 153 154 155 156 157 158 160 161
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 104 105 153 154 155 156 157 158 160 161
;; live  kill	 17 [flags]

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 174 173 237 9 140 "" [0 uses])

(note 237 174 175 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 175 237 176 9 (set (reg:DF 153)
        (float_extend:DF (reg:SF 149))) ../src/izp-gaussian.c:163 136 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 149)
        (nil)))

(note 176 175 177 9 NOTE_INSN_DELETED)

(insn 177 176 178 9 (set (reg:DF 154)
        (div:DF (reg:DF 153)
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC17") [flags 0x2]) [7 S8 A64]))) ../src/izp-gaussian.c:163 741 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 153)
        (nil)))

(insn 178 177 179 9 (set (reg:SI 157 [ rows ])
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) ../src/izp-gaussian.c:163 64 {*movsi_internal}
     (nil))

(insn 179 178 180 9 (parallel [
            (set (reg:SI 156)
                (mult:SI (reg:SI 157 [ rows ])
                    (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:163 333 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 157 [ rows ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 180 179 181 9 (set (reg:DI 158)
        (sign_extend:DI (reg:SI 156))) ../src/izp-gaussian.c:163 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 181 180 182 9 (parallel [
            (set (reg:DI 160)
                (udiv:DI (reg/v:DI 93 [ cycles ])
                    (reg:DI 158)))
            (set (reg:DI 161)
                (umod:DI (reg/v:DI 93 [ cycles ])
                    (reg:DI 158)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:163 363 {*udivmoddi4}
     (expr_list:REG_DEAD (reg:DI 158)
        (expr_list:REG_DEAD (reg/v:DI 93 [ cycles ])
            (expr_list:REG_UNUSED (reg:DI 161)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))

(insn 182 181 183 9 (set (reg:DF 21 xmm0)
        (reg:DF 154)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 107 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 154)
        (nil)))

(insn 183 182 184 9 (set (reg:DI 1 dx)
        (reg:DI 160)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 160)
        (nil)))

(insn 184 183 185 9 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x2ae345da3000 *.LC18>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 185 184 186 9 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 186 185 187 9 (set (reg:QI 0 ax)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 187 186 188 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (expr_list:REG_DEAD (reg:SI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
                        (nil)))))))

(insn 188 187 189 9 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>) [5 newRows+0 S4 A32])) ../src/izp-gaussian.c:168 64 {*movsi_internal}
     (nil))

(insn 189 188 190 9 (set (reg:SI 4 si)
        (mem/c/i:SI (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>) [5 newCols+0 S4 A32])) ../src/izp-gaussian.c:168 64 {*movsi_internal}
     (nil))

(insn 190 189 191 9 (set (reg:DI 5 di)
        (reg/v/f:DI 92 [ extendedImage ])) ../src/izp-gaussian.c:168 62 {*movdi_internal_rex64}
     (nil))

(call_insn 191 190 192 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_toUintArray") [flags 0x3]  <function_decl 0x2ae345854f00 izp_toUintArray>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:168 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))

(insn 192 191 193 9 (set (reg/v/f:DI 104 [ uintImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:168 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 193 192 194 9 (var_location:DI uintImage (reg/v/f:DI 104 [ uintImage ])) ../src/izp-gaussian.c:168 -1
     (nil))

(insn 194 193 195 9 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x2ae345da30a0 *.LC19>)) ../src/izp-gaussian.c:171 62 {*movdi_internal_rex64}
     (nil))

(insn 195 194 196 9 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x2ae345da3140 *.LC20>)) ../src/izp-gaussian.c:171 62 {*movdi_internal_rex64}
     (nil))

(call_insn 196 195 197 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x2ae345655b00 fopen>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:171 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 197 196 198 9 (set (reg/v/f:DI 105 [ fpOut ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:171 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 198 197 199 9 (var_location:DI fpOut (reg/v/f:DI 105 [ fpOut ])) ../src/izp-gaussian.c:171 -1
     (nil))

(insn 199 198 200 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 105 [ fpOut ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:172 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 200 199 201 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 209)
            (pc))) ../src/izp-gaussian.c:172 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 209)
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105


;; Succ edge  10 [69.8%]  (fallthru)
;; Succ edge  11 [30.2%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u220(6){ }u221(7){ }u222(16){ }u223(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9]
;; live  kill	

;; Pred edge  9 [69.8%]  (fallthru)
(note 201 200 202 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 10 (set (reg:SI 38 r9)
        (const_int 0 [0])) ../src/izp-gaussian.c:173 64 {*movsi_internal}
     (nil))

(insn 203 202 204 10 (set (reg:SI 37 r8)
        (mem/c/i:SI (symbol_ref:DI ("maxval")  <var_decl 0x2ae3457e0d20 maxval>) [5 maxval+0 S4 A32])) ../src/izp-gaussian.c:173 64 {*movsi_internal}
     (nil))

(insn 204 203 205 10 (set (reg:SI 2 cx)
        (mem/c/i:SI (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>) [5 newRows+0 S4 A32])) ../src/izp-gaussian.c:173 64 {*movsi_internal}
     (nil))

(insn 205 204 206 10 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>) [5 newCols+0 S4 A32])) ../src/izp-gaussian.c:173 64 {*movsi_internal}
     (nil))

(insn 206 205 207 10 (set (reg:DI 4 si)
        (reg/v/f:DI 104 [ uintImage ])) ../src/izp-gaussian.c:173 62 {*movdi_internal_rex64}
     (nil))

(insn 207 206 208 10 (set (reg:DI 5 di)
        (reg/v/f:DI 105 [ fpOut ])) ../src/izp-gaussian.c:173 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 105 [ fpOut ])
        (nil)))

(call_insn 208 207 209 10 (call (mem:QI (symbol_ref:DI ("pgm_writepgm") [flags 0x41]  <function_decl 0x2ae34578ab00 pgm_writepgm>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:173 618 {*call_0}
     (expr_list:REG_DEAD (reg:SI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:SI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 37 r8))
                        (expr_list:REG_DEP_TRUE (use (reg:SI 38 r9))
                            (nil))))))))
;; End of basic block 10 -> ( 11)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u233(6){ }u234(7){ }u235(16){ }u236(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; live  gen 	 0 [ax] 4 [si] 5 [di] 59
;; live  kill	

;; Pred edge  9 [30.2%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 209 208 210 11 141 "" [1 uses])

(note 210 209 211 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 11 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 92 [ extendedImage ]) [2 *extendedImage_47+0 S8 A64])) ../src/izp-gaussian.c:176 62 {*movdi_internal_rex64}
     (nil))

(call_insn 212 211 213 11 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:176 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 213 212 214 11 (set (reg:DI 5 di)
        (reg/v/f:DI 92 [ extendedImage ])) ../src/izp-gaussian.c:177 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 92 [ extendedImage ])
        (nil)))

(call_insn 214 213 215 11 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:177 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 215 214 216 11 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 104 [ uintImage ]) [2 *uintImage_61+0 S8 A64])) ../src/izp-gaussian.c:179 62 {*movdi_internal_rex64}
     (nil))

(call_insn 216 215 217 11 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:179 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 217 216 218 11 (set (reg:DI 5 di)
        (reg/v/f:DI 104 [ uintImage ])) ../src/izp-gaussian.c:180 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 104 [ uintImage ])
        (nil)))

(call_insn 218 217 219 11 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:180 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 219 218 220 11 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x2ae345da31e0 *.LC21>)) ../src/izp-gaussian.c:182 -1
     (nil))

(insn 220 219 221 11 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x2ae345da31e0 *.LC21>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 221 220 222 11 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 222 221 223 11 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 223 222 7 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(insn 7 223 224 11 (set (reg:SI 59 [ D.7353 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:183 64 {*movsi_internal}
     (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u253(6){ }u254(7){ }u255(16){ }u256(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 224 7 225 12 137 "" [0 uses])

(note 225 224 230 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 230 225 233 12 (set (reg/i:SI 0 ax)
        (reg:SI 59 [ D.7353 ])) ../src/izp-gaussian.c:184 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59 [ D.7353 ])
        (nil)))

(insn 233 230 0 12 (use (reg/i:SI 0 ax)) ../src/izp-gaussian.c:184 -1
     (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 98.
deleting insn with uid = 156.
deleting insn with uid = 160.
deleting insn with uid = 176.
rescanning insn with uid = 99.
deleting insn with uid = 99.
rescanning insn with uid = 157.
deleting insn with uid = 157.
rescanning insn with uid = 161.
deleting insn with uid = 161.
rescanning insn with uid = 163.
deleting insn with uid = 163.
verify found no changes in insn with uid = 164.
rescanning insn with uid = 177.
deleting insn with uid = 177.
ending the processing of deferred insns

;; Function izp_printMatrix (izp_printMatrix)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 11: 0
insn_cost 7: 4
insn_cost 12: 4
insn_cost 13: 0
insn_cost 18: 0
insn_cost 19: 9
insn_cost 20: 12
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 0
insn_cost 27: 0
insn_cost 28: 4
insn_cost 30: 4
insn_cost 31: 0
insn_cost 33: 0
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 0
insn_cost 39: 0
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 0
insn_cost 50: 6
insn_cost 51: 1
insn_cost 52: 4
insn_cost 53: 4
insn_cost 45: 0
insn_cost 47: 4
insn_cost 48: 0
insn_cost 6: 4

Trying 12 -> 13:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 84 [ n ])
            (const_int 0 [0]))
        (label_ref:DI 43)
        (pc)))

Trying 19 -> 20:
Failed to match this instruction:
(set (reg:DF 87)
    (float_extend:DF (mem:SF (plus:DI (mem/f:DI (plus:DI (mult:DI (reg:DI 68 [ ivtmp.1183 ])
                            (const_int 8 [0x8]))
                        (reg/v/f:DI 83 [ mat ])) [2 MEM[base: mat_9(D), index: ivtmp.1183_38, step: 8, offset: 0B]+0 S8 A64])
                (reg:DI 61 [ ivtmp.1181 ])) [3 *D.6865_14+0 S4 A32])))

Trying 22 -> 25:

Trying 23 -> 25:

Trying 24 -> 25:

Trying 23, 22 -> 25:

Trying 24, 22 -> 25:

Trying 24, 23 -> 25:

Trying 28 -> 30:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 61 [ ivtmp.1181 ])
                    (const_int 4 [0x4]))
                (reg:DI 94 [ D.9224 ])))
        (set (reg:DI 61 [ ivtmp.1181 ])
            (plus:DI (reg:DI 61 [ ivtmp.1181 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:DI (reg:DI 61 [ ivtmp.1181 ])
                    (const_int 4 [0x4]))
                (reg:DI 94 [ D.9224 ])))
        (set (reg:DI 61 [ ivtmp.1181 ])
            (plus:DI (reg:DI 61 [ ivtmp.1181 ])
                (const_int 4 [0x4])))
    ])

Trying 30 -> 31:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 61 [ ivtmp.1181 ])
            (reg:DI 94 [ D.9224 ]))
        (label_ref:DI 29)
        (pc)))

Trying 28, 30 -> 31:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 61 [ ivtmp.1181 ])
                        (const_int 4 [0x4]))
                    (reg:DI 94 [ D.9224 ]))
                (label_ref:DI 29)
                (pc)))
        (set (reg:DI 61 [ ivtmp.1181 ])
            (plus:DI (reg:DI 61 [ ivtmp.1181 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 61 [ ivtmp.1181 ])
                        (const_int 4 [0x4]))
                    (reg:DI 94 [ D.9224 ]))
                (label_ref:DI 29)
                (pc)))
        (set (reg:DI 61 [ ivtmp.1181 ])
            (plus:DI (reg:DI 61 [ ivtmp.1181 ])
                (const_int 4 [0x4])))
    ])

Trying 34 -> 37:

Trying 35 -> 37:

Trying 36 -> 37:

Trying 35, 34 -> 37:

Trying 36, 34 -> 37:

Trying 36, 35 -> 37:

Trying 40 -> 41:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (subreg:SI (plus:DI (reg:DI 68 [ ivtmp.1183 ])
                        (const_int 1 [0x1])) 0)
                (reg/v:SI 84 [ n ])))
        (set (reg:DI 68 [ ivtmp.1183 ])
            (plus:DI (reg:DI 68 [ ivtmp.1183 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (subreg:SI (plus:DI (reg:DI 68 [ ivtmp.1183 ])
                        (const_int 1 [0x1])) 0)
                (reg/v:SI 84 [ n ])))
        (set (reg:DI 68 [ ivtmp.1183 ])
            (plus:DI (reg:DI 68 [ ivtmp.1183 ])
                (const_int 1 [0x1])))
    ])

Trying 41 -> 42:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 84 [ n ])
            (subreg:SI (reg:DI 68 [ ivtmp.1183 ]) 0))
        (label_ref:DI 58)
        (pc)))

Trying 40, 41 -> 42:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (subreg:SI (plus:DI (reg:DI 68 [ ivtmp.1183 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 84 [ n ]))
                (label_ref:DI 58)
                (pc)))
        (set (reg:DI 68 [ ivtmp.1183 ])
            (plus:DI (reg:DI 68 [ ivtmp.1183 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (subreg:SI (plus:DI (reg:DI 68 [ ivtmp.1183 ])
                            (const_int 1 [0x1])) 0)
                    (reg/v:SI 84 [ n ]))
                (label_ref:DI 58)
                (pc)))
        (set (reg:DI 68 [ ivtmp.1183 ])
            (plus:DI (reg:DI 68 [ ivtmp.1183 ])
                (const_int 1 [0x1])))
    ])

Trying 50 -> 51:
Successfully matched this instruction:
(set (reg:DI 92)
    (zero_extend:DI (plus:SI (reg/v:SI 85 [ m ])
            (const_int -1 [0xffffffffffffffff]))))
deferring deletion of insn with uid = 50.
modifying insn i3    51 {r92:DI=zero_extend(r85:SI-0x1);clobber flags:CC;}
      REG_UNUSED: flags:CC
deferring rescan insn with uid = 51.

Trying 51 -> 52:
Failed to match this instruction:
(parallel [
        (set (reg:DI 93)
            (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 85 [ m ])
                        (const_int -1 [0xffffffffffffffff])))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 93)
    (plus:DI (zero_extend:DI (plus:SI (reg/v:SI 85 [ m ])
                (const_int -1 [0xffffffffffffffff])))
        (const_int 1 [0x1])))

Trying 52 -> 53:
Failed to match this instruction:
(parallel [
        (set (reg:DI 94 [ D.9224 ])
            (plus:DI (mult:DI (reg:DI 92)
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 94 [ D.9224 ])
    (plus:DI (mult:DI (reg:DI 92)
            (const_int 4 [0x4]))
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 52.
modifying insn i3    53 r94:DI=r92:DI*0x4+0x4
      REG_DEAD: r92:DI
deferring rescan insn with uid = 53.

Trying 51 -> 53:
Failed to match this instruction:
(set (reg:DI 94 [ D.9224 ])
    (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 85 [ m ])
                        (const_int -1 [0xffffffffffffffff])) 0)
                (const_int 4 [0x4]))
            (const_int 17179869180 [0x3fffffffc]))
        (const_int 4 [0x4])))

Trying 47 -> 48:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 85 [ m ])
            (const_int 0 [0]))
        (label_ref 46)
        (pc)))


izp_printMatrix

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={5d,2u} r1={3d,1u} r2={3d} r4={5d,3u} r5={5d,3u} r6={1d,8u} r7={1d,10u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,7u} r17={11d,4u} r18={2d} r19={2d} r20={1d,8u} r21={4d,1u} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r61={2d,3u} r68={2d,3u} r83={1d,1u} r84={1d,2u} r85={1d,2u} r86={1d,1u} r87={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} 
;;    total ref usage 200{136d,64u,0e} in 34{32 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 68 83 84 85
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 68 83 84 85
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 (set (reg/v/f:DI 83 [ mat ])
        (reg:DI 5 di [ mat ])) ../src/izp-gaussian.c:626 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ mat ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 84 [ n ])
        (reg:SI 4 si [ n ])) ../src/izp-gaussian.c:626 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (nil)))

(insn 4 3 5 2 (set (reg/v:SI 85 [ m ])
        (reg:SI 1 dx [ m ])) ../src/izp-gaussian.c:626 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ m ])
        (nil)))

(note 5 4 11 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 11 5 7 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 7 11 12 2 (set (reg:DI 68 [ ivtmp.1183 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:627 62 {*movdi_internal_rex64}
     (nil))

(insn 12 7 13 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 84 [ n ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:627 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 13 12 29 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 43)
            (pc))) ../src/izp-gaussian.c:627 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 43)
;; End of basic block 2 -> ( 5 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85


;; Succ edge  5 [91.0%] 
;; Succ edge  8 [9.0%]  (fallthru)

;; Start of basic block ( 3 7) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(6){ }u10(7){ }u11(16){ }u12(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 86 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 61 86 87
;; live  kill	 17 [flags]

;; Pred edge  3 [91.0%]  (dfs_back)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 29 13 17 3 147 "" [1 uses])

(note 17 29 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(debug_insn 18 17 19 3 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x2ae345dc75a0 *.LC22>)) ../src/izp-gaussian.c:629 -1
     (nil))

(insn 19 18 20 3 (set (reg/f:DI 86 [ MEM[base: mat_9(D), index: ivtmp.1183_38, step: 8, offset: 0B] ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 68 [ ivtmp.1183 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 83 [ mat ])) [2 MEM[base: mat_9(D), index: ivtmp.1183_38, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:629 62 {*movdi_internal_rex64}
     (nil))

(insn 20 19 21 3 (set (reg:DF 87)
        (float_extend:DF (mem:SF (plus:DI (reg/f:DI 86 [ MEM[base: mat_9(D), index: ivtmp.1183_38, step: 8, offset: 0B] ])
                    (reg:DI 61 [ ivtmp.1181 ])) [3 *D.6865_14+0 S4 A32]))) ../src/izp-gaussian.c:629 136 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg/f:DI 86 [ MEM[base: mat_9(D), index: ivtmp.1183_38, step: 8, offset: 0B] ])
        (nil)))

(insn 21 20 22 3 (set (reg:DF 21 xmm0)
        (reg:DF 87)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 107 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 87)
        (nil)))

(insn 22 21 23 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x2ae345dc75a0 *.LC22>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 23 22 24 3 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 24 23 25 3 (set (reg:QI 0 ax)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 25 24 27 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (expr_list:REG_DEAD (reg:SI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
                    (nil))))))

(debug_insn 27 25 28 3 (var_location:SI j (debug_expr:SI D#21)) -1
     (nil))

(insn 28 27 30 3 (parallel [
            (set (reg:DI 61 [ ivtmp.1181 ])
                (plus:DI (reg:DI 61 [ ivtmp.1181 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 30 28 31 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 61 [ ivtmp.1181 ])
            (reg:DI 94 [ D.9224 ]))) ../src/izp-gaussian.c:628 7 {*cmpdi_1}
     (nil))

(jump_insn 31 30 46 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 29)
            (pc))) ../src/izp-gaussian.c:628 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 29)
;; End of basic block 3 -> ( 3 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94


;; Succ edge  3 [91.0%]  (dfs_back)
;; Succ edge  4 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 3 6) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(6){ }u28(7){ }u29(16){ }u30(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 84
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 68
;; live  kill	 17 [flags]

;; Pred edge  3 [9.0%]  (fallthru,loop_exit)
;; Pred edge  6 [9.0%] 
(code_label 46 31 32 4 148 "" [1 uses])

(note 32 46 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 33 32 34 4 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x2ae345dc7640 *.LC23>)) ../src/izp-gaussian.c:631 -1
     (nil))

(insn 34 33 35 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x2ae345dc7640 *.LC23>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 35 34 36 4 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 36 35 37 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 37 36 39 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(debug_insn 39 37 40 4 (var_location:SI i (debug_expr:SI D#22)) -1
     (nil))

(insn 40 39 41 4 (parallel [
            (set (reg:DI 68 [ ivtmp.1183 ])
                (plus:DI (reg:DI 68 [ ivtmp.1183 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 41 40 42 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 84 [ n ])
            (subreg:SI (reg:DI 68 [ ivtmp.1183 ]) 0))) ../src/izp-gaussian.c:627 6 {*cmpsi_1}
     (nil))

(jump_insn 42 41 43 4 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 58)
            (pc))) ../src/izp-gaussian.c:627 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 58)
;; End of basic block 4 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94


;; Succ edge  6 [91.0%]  (fallthru,dfs_back)
;; Succ edge  8 [9.0%]  (loop_exit)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 17 [flags] 91 92 93 94
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; live  gen 	 91 92 93 94
;; live  kill	 17 [flags]

;; Pred edge  2 [91.0%] 
(code_label 43 42 44 5 145 "" [1 uses])

(note 44 43 50 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 50 44 51 5 NOTE_INSN_DELETED)

(insn 51 50 52 5 (parallel [
            (set (reg:DI 92)
                (zero_extend:DI (plus:SI (reg/v:SI 85 [ m ])
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:626 254 {*addsi_1_zext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 52 51 53 5 NOTE_INSN_DELETED)

(insn 53 52 65 5 (set (reg:DI 94 [ D.9224 ])
        (plus:DI (mult:DI (reg:DI 92)
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) ../src/izp-gaussian.c:626 249 {*lea_1}
     (expr_list:REG_DEAD (reg:DI 92)
        (nil)))
;; End of basic block 5 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(6){ }u48(7){ }u49(16){ }u50(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [91.0%]  (fallthru,dfs_back)
(note 65 53 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 45 65 47 6 (var_location:SI j (const_int 0 [0])) -1
     (nil))

(insn 47 45 48 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 85 [ m ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:628 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 48 47 49 6 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) ../src/izp-gaussian.c:628 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 46)
;; End of basic block 6 -> ( 7 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94


;; Succ edge  7 [91.0%]  (fallthru)
;; Succ edge  4 [9.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 61
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  gen 	 61
;; live  kill	

;; Pred edge  6 [91.0%]  (fallthru)
(note 49 48 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 6 49 58 7 (set (reg:DI 61 [ ivtmp.1181 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:626 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 7 -> ( 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 4 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u57(6){ }u58(7){ }u59(16){ }u60(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [9.0%]  (loop_exit)
;; Pred edge  2 [9.0%]  (fallthru)
(code_label 58 6 59 8 144 "" [1 uses])

(note 59 58 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 50.
deleting insn with uid = 52.
rescanning insn with uid = 51.
deleting insn with uid = 51.
rescanning insn with uid = 53.
deleting insn with uid = 53.
ending the processing of deferred insns

;; Combiner totals: 1428 attempts, 1130 substitutions (209 requiring new space),
;; 67 successes.
