(pcb "R:\desktop\Helicopter Project\Management Port Board.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2012-01-19 BZR 3256)-stable")
  )
  (resolution mil 10)
  (unit mil)
  (structure
    (layer Front
      (type signal)
      (property
        (index 0)
      )
    )
    (layer Back
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  6850 -3000  5850 -3000  5850 -2400  6850 -2400  6850 -2450
            7050 -2450  7050 -2950  6850 -2950  6850 -3000)
    )
    (via "Via[0-1]_35:25_mil" "Via[0-1]_35:0_mil")
    (rule
      (width 25)
      (clearance 5.1)
      (clearance 6 (type default_smd))
      (clearance 1.25 (type smd_smd))
    )
  )
  (placement
    (component pin_strip_10x2
      (place P3 6350 -2900 front 0 (PN JTAG_CONNECTOR))
    )
    (component "SIL-5"
      (place P1 7000 -2750 front 270 (PN CONN_5))
    )
    (component "SIL-2"
      (place P2 5900 -2650 front 90 (PN JTAGSEL))
    )
    (component "SIL-10"
      (place P4 6350 -2450 front 0 (PN CONN_10))
    )
    (component R3
      (place R1 6150 -2700 front 0 (PN 100K))
      (place R2 6150 -2600 front 0 (PN 100K))
      (place R3 6650 -2700 front 0 (PN 100K))
      (place R4 6650 -2600 front 0 (PN 100K))
    )
    (component GS2
      (place GS1 6400 -2650 front 180 (PN GS2))
    )
    (component D3
      (place D1 6900 -2700 front 270 (PN DIODESCH))
    )
  )
  (library
    (image pin_strip_10x2
      (outline (path signal 12  -500 0  -400 0))
      (outline (path signal 12  -400 0  -400 -100))
      (outline (path signal 12  500 100  -500 100))
      (outline (path signal 12  -500 100  -500 -100))
      (outline (path signal 12  -500 -100  500 -100))
      (outline (path signal 12  500 -100  500 100))
      (pin Rect[A]Pad_55x55_mil 1 -450 -50)
      (pin Round[A]Pad_55_mil 2 -450 50)
      (pin Round[A]Pad_55_mil 3 -350 -50)
      (pin Round[A]Pad_55_mil 4 -350 50)
      (pin Round[A]Pad_55_mil 5 -250 -50)
      (pin Round[A]Pad_55_mil 6 -250 50)
      (pin Round[A]Pad_55_mil 7 -150 -50)
      (pin Round[A]Pad_55_mil 8 -150 50)
      (pin Round[A]Pad_55_mil 9 -50 -50)
      (pin Round[A]Pad_55_mil 10 -50 50)
      (pin Round[A]Pad_55_mil 11 50 -50)
      (pin Round[A]Pad_55_mil 12 50 50)
      (pin Round[A]Pad_55_mil 13 150 -50)
      (pin Round[A]Pad_55_mil 14 150 50)
      (pin Round[A]Pad_55_mil 15 250 -50)
      (pin Round[A]Pad_55_mil 16 250 50)
      (pin Round[A]Pad_55_mil 17 350 -50)
      (pin Round[A]Pad_55_mil 18 350 50)
      (pin Round[A]Pad_55_mil 19 450 -50)
      (pin Round[A]Pad_55_mil 20 450 50)
    )
    (image "SIL-5"
      (outline (path signal 12  -300 -50  -300 50))
      (outline (path signal 12  -300 50  200 50))
      (outline (path signal 12  200 50  200 -50))
      (outline (path signal 12  200 -50  -300 -50))
      (outline (path signal 12  -200 -50  -200 50))
      (pin Rect[A]Pad_55x55_mil 1 -250 0)
      (pin Round[A]Pad_55_mil 2 -150 0)
      (pin Round[A]Pad_55_mil 3 -50 0)
      (pin Round[A]Pad_55_mil 4 50 0)
      (pin Round[A]Pad_55_mil 5 150 0)
    )
    (image "SIL-2"
      (outline (path signal 12  -100 -50  -100 50))
      (outline (path signal 12  -100 50  100 50))
      (outline (path signal 12  100 50  100 -50))
      (outline (path signal 12  100 -50  -100 -50))
      (pin Rect[A]Pad_55x55_mil 1 -50 0)
      (pin Round[A]Pad_55_mil 2 50 0)
    )
    (image "SIL-10"
      (outline (path signal 12  -500 -50  -500 50))
      (outline (path signal 12  -500 50  500 50))
      (outline (path signal 12  500 50  500 -50))
      (outline (path signal 12  500 -50  -500 -50))
      (outline (path signal 12  -400 -50  -400 50))
      (pin Rect[A]Pad_55x55_mil 1 -450 0)
      (pin Round[A]Pad_55_mil 2 -350 0)
      (pin Round[A]Pad_55_mil 3 -250 0)
      (pin Round[A]Pad_55_mil 4 -150 0)
      (pin Round[A]Pad_55_mil 5 -50 0)
      (pin Round[A]Pad_55_mil 6 50 0)
      (pin Round[A]Pad_55_mil 7 150 0)
      (pin Round[A]Pad_55_mil 8 250 0)
      (pin Round[A]Pad_55_mil 9 350 0)
      (pin Round[A]Pad_55_mil 10 450 0)
    )
    (image R3
      (outline (path signal 8  -150 0  -130 0))
      (outline (path signal 8  150 0  130 0))
      (outline (path signal 8  130 0  130 40))
      (outline (path signal 8  130 40  -130 40))
      (outline (path signal 8  -130 40  -130 -40))
      (outline (path signal 8  -130 -40  130 -40))
      (outline (path signal 8  130 -40  130 0))
      (outline (path signal 8  -130 20  -110 40))
      (pin Round[A]Pad_55_mil 1 -150 0)
      (pin Round[A]Pad_55_mil 2 150 0)
    )
    (image GS2
      (outline (path signal 5  -35 50  -35 -50))
      (outline (path signal 5  35 -50  35 50))
      (outline (path signal 5  35 -50  -35 -50))
      (outline (path signal 5  -35 50  35 50))
      (pin Rect[T]Pad_50x38_mil 1 0 25)
      (pin Rect[T]Pad_50x38_mil 2 0 -25)
    )
    (image D3
      (outline (path signal 12  150 0  120 0))
      (outline (path signal 12  120 0  120 40))
      (outline (path signal 12  120 40  -120 40))
      (outline (path signal 12  -120 40  -120 0))
      (outline (path signal 12  -120 0  -150 0))
      (outline (path signal 12  -120 0  -120 -40))
      (outline (path signal 12  -120 -40  120 -40))
      (outline (path signal 12  120 -40  120 0))
      (outline (path signal 12  100 40  100 -40))
      (outline (path signal 12  90 -40  90 40))
      (pin Rect[A]Pad_55x55_mil 2 150 0)
      (pin Round[A]Pad_55_mil 1 -150 0)
    )
    (padstack Round[A]Pad_55_mil
      (shape (circle Front 55))
      (shape (circle Back 55))
      (attach off)
    )
    (padstack Rect[T]Pad_50x38_mil
      (shape (rect Front -25 -19 25 19))
      (attach off)
    )
    (padstack Rect[A]Pad_55x55_mil
      (shape (rect Front -27.5 -27.5 27.5 27.5))
      (shape (rect Back -27.5 -27.5 27.5 27.5))
      (attach off)
    )
    (padstack "Via[0-1]_35:25_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
    (padstack "Via[0-1]_35:0_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
  )
  (network
    (net /3.3
      (pins P3-1 P3-2 P2-2 P4-1 R1-1 R2-1 R3-1 R4-1 D1-1)
    )
    (net /DRXD
      (pins P1-2 P4-10)
    )
    (net /DTXD
      (pins P1-1 P4-9)
    )
    (net /GND
      (pins P3-4 P3-6 P3-8 P3-10 P3-12 P3-14 P3-16 P3-18 P3-20 P1-3 P4-2)
    )
    (net /JTAGSEL
      (pins P2-1 P4-7)
    )
    (net /TCK
      (pins P3-9 P3-11 P4-5 R1-2)
    )
    (net /TDI
      (pins P3-5 P4-3 R3-2)
    )
    (net /TDO
      (pins P3-13 P4-6)
    )
    (net /TMS
      (pins P3-7 P4-4 R2-2)
    )
    (net /~RESET
      (pins P4-8 GS1-2)
    )
    (net "N-000007"
      (pins P3-15 GS1-1)
    )
    (net "N-000015"
      (pins P3-3 R4-2)
    )
    (net "N-000016"
      (pins P1-4 D1-2)
    )
    (class kicad_default "" /3.3 /DRXD /DTXD /GND /JTAGSEL /TCK /TDI /TDO
      /TMS /~RESET "N-000007" "N-000015" "N-000016"
      (circuit
        (use_via Via[0-1]_35:25_mil)
      )
      (rule
        (width 25)
        (clearance 5.1)
      )
    )
  )
  (wiring
  )
)
