// Seed: 3557314556
module module_0 ();
  assign id_1 = id_1;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3[1'b0 : 1] = 1;
  bufif1 (id_1, id_2, id_5);
  module_0();
endmodule
module module_2 ();
endmodule
module module_3 (
    id_1
);
  inout wire id_1;
  module_2();
  wire id_2;
endmodule
module module_4 ();
  id_1(
      id_2
  );
  wire id_3 = id_3, id_4, id_5, id_6;
  assign id_2[1 : 1] = id_5;
  module_2();
endmodule
