/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.15
Hash     : e073f04
Date     : Mar 17 2024
Type     : Engineering
Log Time   : Tue Mar 19 09:35:18 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.15
Hash     : e073f04
Date     : Mar 17 2024
Type     : Engineering
Log Time   : Tue Mar 19 09:35:18 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.15
Hash     : e073f04
Date     : Mar 17 2024
Type     : Engineering
Log Time   : Tue Mar 19 09:35:18 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.15
Hash     : e073f04
Date     : Mar 17 2024
Type     : Engineering
Log Time   : Tue Mar 19 09:24:47 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.15
Hash     : e073f04
Date     : Mar 17 2024
Type     : Engineering
Log Time   : Tue Mar 19 09:24:47 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/turbo8051/run_1/synth_1_1/analysis/turbo8051_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/defs/oc8051_defines.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/defs/oc8051_defines.v' to AST representation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v' to AST representation.
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\async_fifo'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v' to AST representation.
Generating RTLIL representation for module `\clk_ctl'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v' to AST representation.
Generating RTLIL representation for module `\clkgen'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/dble_reg.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/dble_reg.v' to AST representation.
Generating RTLIL representation for module `\half_dup_dble_reg'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/double_sync_low.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/double_sync_low.v' to AST representation.
Generating RTLIL representation for module `\double_sync_low'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v' to AST representation.
Generating RTLIL representation for module `\g_eth_parser'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v' to AST representation.
Generating RTLIL representation for module `\g_cfg_mgmt'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:780: Warning: Identifier `\rx_good_frm_trig' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:781: Warning: Identifier `\rx_bad_frm_trig' is implicitly declared.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v' to AST representation.
Generating RTLIL representation for module `\g_deferral'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:105.3-159.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v' to AST representation.
Generating RTLIL representation for module `\g_deferral_rx'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:97.3-166.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v' to AST representation.
Generating RTLIL representation for module `\g_dpath_ctrl'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v' to AST representation.
Generating RTLIL representation for module `\g_mac_core'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:277: Warning: Identifier `\mi2rx_strt_rcv' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:278: Warning: Identifier `\mi2rx_rcv_vld' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:280: Warning: Identifier `\mi2rx_end_rcv' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:281: Warning: Identifier `\mi2rx_extend' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:282: Warning: Identifier `\mi2rx_frame_err' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:283: Warning: Identifier `\mi2rx_end_frame' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:284: Warning: Identifier `\mi2rx_crs' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:285: Warning: Identifier `\df2rx_dfl_dn' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:290: Warning: Identifier `\cf2rx_ch_en' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:291: Warning: Identifier `\cf2rx_strp_pad_en' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:292: Warning: Identifier `\cf2rx_snd_crc' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:293: Warning: Identifier `\cf2rx_runt_pkt_en' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:294: Warning: Identifier `\cf_mac_mode_o' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:412: Warning: Identifier `\tx2mi_strt_preamble' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:413: Warning: Identifier `\tx2mi_byte_valid' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:415: Warning: Identifier `\tx2mi_end_transmit' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:416: Warning: Identifier `\tx_ch_en' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:430: Warning: Identifier `\cf2tx_ch_en' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:432: Warning: Identifier `\cf2tx_pad_enable' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:433: Warning: Identifier `\cf2tx_append_fcs' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:444: Warning: Identifier `\mi2tx_byte_ack' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:457: Warning: Identifier `\rx_sts_vld_ss' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:468: Warning: Identifier `\tx_sts_vld_ss' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:516: Warning: Identifier `\cf2mi_loopback_en' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:518: Warning: Identifier `\cf_chk_rx_dfl' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:519: Warning: Identifier `\cf_silent_mode' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:520: Warning: Identifier `\cf2mi_rmii_en_o' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:523: Warning: Identifier `\cfg_uni_mac_mode_change_i' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:594: Warning: Identifier `\rx_sts_rx_er' is implicitly declared.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v' to AST representation.
Generating RTLIL representation for module `\g_mac_top'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v:286: Warning: Identifier `\g_rx_pkt_done' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v:289: Warning: Identifier `\g_rx_pkt_drop' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v:417: Warning: Identifier `\tx_fifo_aempty' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v:428: Warning: Identifier `\rx_fifo_afull_i' is implicitly declared.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v' to AST representation.
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Generating RTLIL representation for module `\g_md_intf'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163.2-387.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:388.1-389.42 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v' to AST representation.
Generating RTLIL representation for module `\g_mii_intf'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:256.3-278.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301.3-525.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:732.3-847.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v' to AST representation.
Generating RTLIL representation for module `\g_rx_crc32'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:127.3-242.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:277.3-283.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v' to AST representation.
Generating RTLIL representation for module `\g_rx_fsm'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:253: Warning: Identifier `\rx_ch_en' is implicitly declared.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325.3-732.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:734.3-740.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_top.v' to AST representation.
Generating RTLIL representation for module `\g_rx_top'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_top.v:172: Warning: Identifier `\rc2rx_crc_ok' is implicitly declared.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v' to AST representation.
Generating RTLIL representation for module `\g_tx_crc32'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v:120.3-235.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v' to AST representation.
Generating RTLIL representation for module `\g_tx_fsm'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334.3-531.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:638.3-671.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:727.3-759.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_top.v' to AST representation.
Generating RTLIL representation for module `\g_tx_top'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_top.v:155: Warning: Identifier `\df2tx_dfl_dn' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_top.v:173: Warning: Identifier `\tx2tc_fcs_active' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_top.v:174: Warning: Identifier `\tx2tc_gen_crc' is implicitly declared.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_timescale.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_timescale.v' to AST representation.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v' to AST representation.
Generating RTLIL representation for module `\oc8051_acc'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:104.1-123.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v' to AST representation.
Generating RTLIL representation for module `\oc8051_alu_src_sel'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:95.1-107.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:114.1-123.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:131.1-138.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v' to AST representation.
Generating RTLIL representation for module `\oc8051_alu'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:165.1-360.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v' to AST representation.
Generating RTLIL representation for module `\oc8051_b_register'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_comp.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_comp.v' to AST representation.
Generating RTLIL representation for module `\oc8051_comp'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_comp.v:90.1-98.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_cy_select.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_cy_select.v' to AST representation.
Generating RTLIL representation for module `\oc8051_cy_select'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_cy_select.v:76.1-84.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v' to AST representation.
Generating RTLIL representation for module `\oc8051_decoder'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:169.1-1302.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v' to AST representation.
Generating RTLIL representation for module `\oc8051_divide'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_dptr.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_dptr.v' to AST representation.
Generating RTLIL representation for module `\oc8051_dptr'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v' to AST representation.
Generating RTLIL representation for module `\oc8051_indi_addr'.
Warning: Replacing memory \buff with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:90
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v' to AST representation.
Generating RTLIL representation for module `\oc8051_int'.
Warning: Replacing memory \int_lev with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:289
Warning: Replacing memory \isrc with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:286
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v' to AST representation.
Generating RTLIL representation for module `\oc8051_memory_interface'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:387.1-396.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:404.1-419.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:424.1-435.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:445.1-449.19 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:573.1-607.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:614.1-620.21 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:625.1-640.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:645.1-656.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:684.1-757.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:918.1-924.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v' to AST representation.
Generating RTLIL representation for module `\oc8051_multiply'.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v' to AST representation.
Generating RTLIL representation for module `\oc8051_ports'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v' to AST representation.
Generating RTLIL representation for module `\oc8051_psw'.
Successfully finished Verilog frontend.

39. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v' to AST representation.
Generating RTLIL representation for module `\oc8051_ram_256x8_two_bist'.
Successfully finished Verilog frontend.

40. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v' to AST representation.
Generating RTLIL representation for module `\oc8051_ram_top'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:187.1-192.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:195.1-200.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:203.1-214.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

41. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v' to AST representation.
Generating RTLIL representation for module `\oc8051_sfr'.
Successfully finished Verilog frontend.

42. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v' to AST representation.
Generating RTLIL representation for module `\oc8051_sp'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:98.1-105.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:108.1-116.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

43. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v' to AST representation.
Generating RTLIL representation for module `\oc8051_tc'.
Successfully finished Verilog frontend.

44. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v' to AST representation.
Generating RTLIL representation for module `\oc8051_tc2'.
Successfully finished Verilog frontend.

45. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_top.v' to AST representation.
Generating RTLIL representation for module `\oc8051_top'.
Successfully finished Verilog frontend.

46. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v' to AST representation.
Generating RTLIL representation for module `\bit_register'.
Generating RTLIL representation for module `\req_register'.
Generating RTLIL representation for module `\stat_register'.
Generating RTLIL representation for module `\generic_register'.
Generating RTLIL representation for module `\generic_intr_stat_reg'.
Successfully finished Verilog frontend.

47. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/s2f_sync.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/s2f_sync.v' to AST representation.
Generating RTLIL representation for module `\s2f_sync'.
Successfully finished Verilog frontend.

48. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v' to AST representation.
Generating RTLIL representation for module `\spi_cfg'.
Successfully finished Verilog frontend.

49. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v' to AST representation.
Generating RTLIL representation for module `\spi_core'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v:119: Warning: Identifier `\sck_pe' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v:120: Warning: Identifier `\sck_int' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v:121: Warning: Identifier `\cs_int_n' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v:123: Warning: Identifier `\load_byte' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v:125: Warning: Identifier `\shift_out' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v:126: Warning: Identifier `\shift_in' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v:155: Warning: Identifier `\sck_ne' is implicitly declared.
Successfully finished Verilog frontend.

50. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v' to AST representation.
Generating RTLIL representation for module `\spi_ctl'.
Successfully finished Verilog frontend.

51. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v' to AST representation.
Generating RTLIL representation for module `\spi_if'.
Successfully finished Verilog frontend.

52. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v' to AST representation.
Generating RTLIL representation for module `\stat_counter'.
Successfully finished Verilog frontend.

53. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v' to AST representation.
Generating RTLIL representation for module `\toggle_sync'.
Successfully finished Verilog frontend.

54. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v' to AST representation.
Generating RTLIL representation for module `\uart_cfg'.
Successfully finished Verilog frontend.

55. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_core.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_core.v' to AST representation.
Generating RTLIL representation for module `\uart_core'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_core.v:170: Warning: Identifier `\tx_fifo_rd_empty' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_core.v:171: Warning: Identifier `\tx_fifo_rd' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_core.v:191: Warning: Identifier `\rx_fifo_wr' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_core.v:195: Warning: Identifier `\si_ss' is implicitly declared.
Successfully finished Verilog frontend.

56. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v' to AST representation.
Generating RTLIL representation for module `\uart_rxfsm'.
Successfully finished Verilog frontend.

57. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v' to AST representation.
Generating RTLIL representation for module `\uart_txfsm'.
Successfully finished Verilog frontend.

58. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v' to AST representation.
Generating RTLIL representation for module `\wb_crossbar'.
Warning: Replacing memory \slave_mx_id with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365
Warning: Replacing memory \master_mx_id with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:364
Warning: Replacing memory \wbd_be_slave_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321
Warning: Replacing memory \wbd_adr_slave_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320
Warning: Replacing memory \wbd_din_slave_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319
Warning: Replacing memory \wbd_dout_master_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306
Successfully finished Verilog frontend.

59. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v' to AST representation.
Generating RTLIL representation for module `\wb_rd_mem2mem'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:261: Warning: Range [27:12] select out of bounds on signal `\wbo_dout': Setting 12 MSB bits to undef.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:286: Warning: Range [31:8] select out of bounds on signal `\wbo_dout': Setting 16 MSB bits to undef.
Successfully finished Verilog frontend.

60. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v' to AST representation.
Generating RTLIL representation for module `\wb_wr_mem2mem'.
Successfully finished Verilog frontend.

61. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:525)
Generating RTLIL representation for module `\turbo8051'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:295: Warning: Identifier `\risc_reset' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:296: Warning: Identifier `\app_clk' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:297: Warning: Identifier `\uart_clk_16x' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:373: Warning: Identifier `\wbd_risc_we' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:376: Warning: Identifier `\wbd_risc_ack' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:375: Warning: Identifier `\wbi_risc_ack' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:381: Warning: Identifier `\wbd_risc_stb' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:380: Warning: Identifier `\wbi_risc_stb' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:421: Warning: Identifier `\reg_spi_wr' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:420: Warning: Identifier `\reg_uart_wr' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:419: Warning: Identifier `\reg_mac_wr' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:433: Warning: Identifier `\reg_spi_cs' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:432: Warning: Identifier `\reg_uart_cs' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:431: Warning: Identifier `\reg_mac_cs' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:471: Warning: Identifier `\app_txfifo_wren_i' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:474: Warning: Identifier `\app_txfifo_full_o' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:475: Warning: Identifier `\app_txfifo_afull_o' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:479: Warning: Identifier `\app_rxfifo_rden_i' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:480: Warning: Identifier `\app_rxfifo_empty_o' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:481: Warning: Identifier `\app_rxfifo_aempty_o' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:486: Warning: Identifier `\app_rx_desc_req' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:487: Warning: Identifier `\app_rx_desc_ack' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:488: Warning: Identifier `\app_rx_desc_discard' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:554: Warning: Identifier `\wbgt_err' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:555: Warning: Identifier `\wbgt_rty' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:588: Warning: Identifier `\wbgr_err' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:589: Warning: Identifier `\wbgr_rty' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:666: Warning: Identifier `\wbi_risc_cyc' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:667: Warning: Identifier `\wbi_risc_err' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:676: Warning: Identifier `\wbd_risc_cyc' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:677: Warning: Identifier `\wbd_risc_err' is implicitly declared.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top turbo8051' --

62. Executing HIERARCHY pass (managing design hierarchy).

62.1. Analyzing design hierarchy..
Top module:  \turbo8051
Used module:     \oc8051_top
Used module:         \oc8051_sfr
Used module:             \oc8051_tc2
Used module:             \oc8051_tc
Used module:             \oc8051_int
Used module:             \oc8051_ports
Used module:             \oc8051_psw
Used module:             \oc8051_dptr
Used module:             \oc8051_sp
Used module:             \oc8051_b_register
Used module:             \oc8051_acc
Used module:         \oc8051_memory_interface
Used module:         \oc8051_indi_addr
Used module:         \oc8051_cy_select
Used module:         \oc8051_comp
Used module:         \oc8051_alu_src_sel
Used module:         \oc8051_ram_top
Used module:             \oc8051_ram_256x8_two_bist
Used module:         \oc8051_alu
Used module:             \oc8051_divide
Used module:             \oc8051_multiply
Used module:         \oc8051_decoder
Used module:     \spi_core
Used module:         \spi_cfg
Used module:             \generic_register
Used module:                 \bit_register
Used module:             \req_register
Used module:         \spi_ctl
Used module:         \spi_if
Used module:     \uart_core
Used module:         \double_sync_low
Used module:         \async_fifo
Used module:         \uart_rxfsm
Used module:         \uart_txfsm
Used module:         \uart_cfg
Used module:             \stat_register
Used module:     \wb_wr_mem2mem
Used module:     \wb_rd_mem2mem
Used module:     \g_mac_top
Used module:         \g_mac_core
Used module:             \g_mii_intf
Used module:                 \half_dup_dble_reg
Used module:             \g_cfg_mgmt
Used module:                 \generic_intr_stat_reg
Used module:                 \stat_counter
Used module:                 \s2f_sync
Used module:             \toggle_sync
Used module:             \g_tx_top
Used module:                 \g_tx_crc32
Used module:                 \g_tx_fsm
Used module:                 \g_deferral
Used module:             \g_md_intf
Used module:             \g_rx_top
Used module:                 \g_deferral_rx
Used module:                 \g_rx_crc32
Used module:                 \g_rx_fsm
Used module:         \g_eth_parser
Used module:         \g_dpath_ctrl
Used module:     \wb_crossbar
Used module:     \clkgen
Used module:         \clk_ctl
Parameter 1 (\WD) = 2

62.2. Executing AST frontend in derive mode using pre-parsed AST for module `\clk_ctl'.
Parameter 1 (\WD) = 2
Generating RTLIL representation for module `$paramod\clk_ctl\WD=s32'00000000000000000000000000000010'.
Parameter 1 (\WD) = 1

62.3. Executing AST frontend in derive mode using pre-parsed AST for module `\clk_ctl'.
Parameter 1 (\WD) = 1
Generating RTLIL representation for module `$paramod\clk_ctl\WD=s32'00000000000000000000000000000001'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0

62.4. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Generating RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 9

62.5. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_intr_stat_reg'.
Parameter 1 (\WD) = 9
Generating RTLIL representation for module `$paramod\generic_intr_stat_reg\WD=s32'00000000000000000000000000001001'.
Parameter 1 (\CWD) = 4

62.6. Executing AST frontend in derive mode using pre-parsed AST for module `\stat_counter'.
Parameter 1 (\CWD) = 4
Generating RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000000100'.
Parameter 1 (\CWD) = 4
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000000100'.
Parameter 1 (\CWD) = 16

62.7. Executing AST frontend in derive mode using pre-parsed AST for module `\stat_counter'.
Parameter 1 (\CWD) = 16
Generating RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000'.
Parameter 1 (\CWD) = 16
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000'.
Parameter 1 (\CWD) = 16
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 2
Parameter 2 (\RESET_DEFAULT) = 0

62.8. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_register'.
Parameter 1 (\WD) = 2
Parameter 2 (\RESET_DEFAULT) = 0
Generating RTLIL representation for module `$paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 2
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\RESET_DEFAULT) = 0

62.9. Executing AST frontend in derive mode using pre-parsed AST for module `\req_register'.
Parameter 1 (\RESET_DEFAULT) = 0
Generating RTLIL representation for module `$paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000'.
Parameter 1 (\WD) = 7
Parameter 2 (\RESET_DEFAULT) = 0

62.10. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_register'.
Parameter 1 (\WD) = 7
Parameter 2 (\RESET_DEFAULT) = 0
Generating RTLIL representation for module `$paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\RESET_DEFAULT) = 1'0

62.11. Executing AST frontend in derive mode using pre-parsed AST for module `\bit_register'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Generating RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0

62.12. Executing AST frontend in derive mode using pre-parsed AST for module `\stat_register'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Generating RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\mac_mdio_en) = 1'1

62.13. Executing AST frontend in derive mode using pre-parsed AST for module `\g_cfg_mgmt'.
Parameter 1 (\mac_mdio_en) = 1'1
Generating RTLIL representation for module `$paramod\g_cfg_mgmt\mac_mdio_en=1'1'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:780: Warning: Identifier `\rx_good_frm_trig' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:781: Warning: Identifier `\rx_bad_frm_trig' is implicitly declared.
Parameter 1 (\W) = 8'00001001
Parameter 2 (\DP) = 8'00100000
Parameter 3 (\WR_FAST) = 0
Parameter 4 (\RD_FAST) = 0

62.14. Executing AST frontend in derive mode using pre-parsed AST for module `\async_fifo'.
Parameter 1 (\W) = 8'00001001
Parameter 2 (\DP) = 8'00100000
Parameter 3 (\WR_FAST) = 0
Parameter 4 (\RD_FAST) = 0
Generating RTLIL representation for module `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo'.
Parameter 1 (\W) = 8'00001001
Parameter 2 (\DP) = 8'00100000
Parameter 3 (\WR_FAST) = 0
Parameter 4 (\RD_FAST) = 0
Found cached RTLIL representation for module `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 5
Parameter 2 (\RESET_DEFAULT) = 0

62.15. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_register'.
Parameter 1 (\WD) = 5
Parameter 2 (\RESET_DEFAULT) = 0
Generating RTLIL representation for module `$paramod$a31044455865944557f28101338694099fdba264\generic_register'.
Parameter 1 (\W) = 8'00001000
Parameter 2 (\DP) = 8'00010000
Parameter 3 (\WR_FAST) = 0
Parameter 4 (\RD_FAST) = 0

62.16. Executing AST frontend in derive mode using pre-parsed AST for module `\async_fifo'.
Parameter 1 (\W) = 8'00001000
Parameter 2 (\DP) = 8'00010000
Parameter 3 (\WR_FAST) = 0
Parameter 4 (\RD_FAST) = 0
Generating RTLIL representation for module `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo'.
Parameter 1 (\W) = 8'00001000
Parameter 2 (\DP) = 8'00010000
Parameter 3 (\WR_FAST) = 0
Parameter 4 (\RD_FAST) = 0
Found cached RTLIL representation for module `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo'.
Parameter 1 (\D_WD) = 32
Parameter 2 (\BE_WD) = 4
Parameter 3 (\ADR_WD) = 13
Parameter 4 (\TAR_WD) = 4

62.17. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_wr_mem2mem'.
Parameter 1 (\D_WD) = 32
Parameter 2 (\BE_WD) = 4
Parameter 3 (\ADR_WD) = 13
Parameter 4 (\TAR_WD) = 4
Generating RTLIL representation for module `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem'.
Parameter 1 (\D_WD) = 32
Parameter 2 (\BE_WD) = 4
Parameter 3 (\ADR_WD) = 13
Parameter 4 (\TAR_WD) = 4

62.18. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_rd_mem2mem'.
Parameter 1 (\D_WD) = 32
Parameter 2 (\BE_WD) = 4
Parameter 3 (\ADR_WD) = 13
Parameter 4 (\TAR_WD) = 4
Generating RTLIL representation for module `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem'.
Parameter 1 (\WB_SLAVE) = 5
Parameter 2 (\WB_MASTER) = 5
Parameter 3 (\D_WD) = 32
Parameter 4 (\BE_WD) = 4
Parameter 5 (\ADR_WD) = 13
Parameter 6 (\TAR_WD) = 4

62.19. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_crossbar'.
Parameter 1 (\WB_SLAVE) = 5
Parameter 2 (\WB_MASTER) = 5
Parameter 3 (\D_WD) = 32
Parameter 4 (\BE_WD) = 4
Parameter 5 (\ADR_WD) = 13
Parameter 6 (\TAR_WD) = 4
Generating RTLIL representation for module `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar'.
Warning: Replacing memory \slave_mx_id with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365
Warning: Replacing memory \master_mx_id with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:364
Warning: Replacing memory \wbd_be_slave_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321
Warning: Replacing memory \wbd_adr_slave_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320
Warning: Replacing memory \wbd_din_slave_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319
Warning: Replacing memory \wbd_dout_master_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306

62.20. Analyzing design hierarchy..
Top module:  \turbo8051
Used module:     \oc8051_top
Used module:         \oc8051_sfr
Used module:             \oc8051_tc2
Used module:             \oc8051_tc
Used module:             \oc8051_int
Used module:             \oc8051_ports
Used module:             \oc8051_psw
Used module:             \oc8051_dptr
Used module:             \oc8051_sp
Used module:             \oc8051_b_register
Used module:             \oc8051_acc
Used module:         \oc8051_memory_interface
Used module:         \oc8051_indi_addr
Used module:         \oc8051_cy_select
Used module:         \oc8051_comp
Used module:         \oc8051_alu_src_sel
Used module:         \oc8051_ram_top
Used module:             \oc8051_ram_256x8_two_bist
Used module:         \oc8051_alu
Used module:             \oc8051_divide
Used module:             \oc8051_multiply
Used module:         \oc8051_decoder
Used module:     \spi_core
Used module:         \spi_cfg
Used module:             $paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register
Used module:                 \bit_register
Used module:             $paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000
Used module:         \spi_ctl
Used module:         \spi_if
Used module:     \uart_core
Used module:         \double_sync_low
Used module:         $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo
Used module:         \uart_rxfsm
Used module:         \uart_txfsm
Used module:         \uart_cfg
Used module:             \stat_register
Used module:             $paramod$a31044455865944557f28101338694099fdba264\generic_register
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem
Used module:     \g_mac_top
Used module:         $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo
Used module:         \g_mac_core
Used module:             \g_mii_intf
Used module:                 \half_dup_dble_reg
Used module:             $paramod\g_cfg_mgmt\mac_mdio_en=1'1
Used module:                 \generic_register
Used module:                     $paramod\bit_register\RESET_DEFAULT=1'0
Used module:                 \generic_intr_stat_reg
Used module:                     $paramod\stat_register\RESET_DEFAULT=1'0
Used module:                 \stat_counter
Used module:                 \req_register
Used module:                 \s2f_sync
Used module:             \toggle_sync
Used module:             \g_tx_top
Used module:                 \g_tx_crc32
Used module:                 \g_tx_fsm
Used module:                 \g_deferral
Used module:             \g_md_intf
Used module:             \g_rx_top
Used module:                 \g_deferral_rx
Used module:                 \g_rx_crc32
Used module:                 \g_rx_fsm
Used module:         \g_eth_parser
Used module:         \g_dpath_ctrl
Used module:     $paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar
Used module:     \clkgen
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000010
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000001
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 9
Found cached RTLIL representation for module `$paramod\generic_intr_stat_reg\WD=s32'00000000000000000000000000001001'.
Parameter 1 (\CWD) = 4
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000000100'.
Parameter 1 (\CWD) = 4
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000000100'.
Parameter 1 (\CWD) = 16
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000'.
Parameter 1 (\CWD) = 16
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000'.
Parameter 1 (\CWD) = 16
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 2
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 2
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000'.
Parameter 1 (\WD) = 7
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.

62.21. Analyzing design hierarchy..
Top module:  \turbo8051
Used module:     \oc8051_top
Used module:         \oc8051_sfr
Used module:             \oc8051_tc2
Used module:             \oc8051_tc
Used module:             \oc8051_int
Used module:             \oc8051_ports
Used module:             \oc8051_psw
Used module:             \oc8051_dptr
Used module:             \oc8051_sp
Used module:             \oc8051_b_register
Used module:             \oc8051_acc
Used module:         \oc8051_memory_interface
Used module:         \oc8051_indi_addr
Used module:         \oc8051_cy_select
Used module:         \oc8051_comp
Used module:         \oc8051_alu_src_sel
Used module:         \oc8051_ram_top
Used module:             \oc8051_ram_256x8_two_bist
Used module:         \oc8051_alu
Used module:             \oc8051_divide
Used module:             \oc8051_multiply
Used module:         \oc8051_decoder
Used module:     \spi_core
Used module:         \spi_cfg
Used module:             $paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register
Used module:                 $paramod\bit_register\RESET_DEFAULT=1'0
Used module:             $paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000
Used module:         \spi_ctl
Used module:         \spi_if
Used module:     \uart_core
Used module:         \double_sync_low
Used module:         $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo
Used module:         \uart_rxfsm
Used module:         \uart_txfsm
Used module:         \uart_cfg
Used module:             \stat_register
Used module:             $paramod$a31044455865944557f28101338694099fdba264\generic_register
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem
Used module:     \g_mac_top
Used module:         $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo
Used module:         \g_mac_core
Used module:             \g_mii_intf
Used module:                 \half_dup_dble_reg
Used module:             $paramod\g_cfg_mgmt\mac_mdio_en=1'1
Used module:                 $paramod\generic_intr_stat_reg\WD=s32'00000000000000000000000000001001
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000000100
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000010000
Used module:                 $paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register
Used module:                     \bit_register
Used module:                 $paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\generic_register
Used module:                 \s2f_sync
Used module:             \toggle_sync
Used module:             \g_tx_top
Used module:                 \g_tx_crc32
Used module:                 \g_tx_fsm
Used module:                 \g_deferral
Used module:             \g_md_intf
Used module:             \g_rx_top
Used module:                 \g_deferral_rx
Used module:                 \g_rx_crc32
Used module:                 \g_rx_fsm
Used module:         \g_eth_parser
Used module:         \g_dpath_ctrl
Used module:     $paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar
Used module:     \clkgen
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000010
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000001
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.

62.22. Analyzing design hierarchy..
Top module:  \turbo8051
Used module:     \oc8051_top
Used module:         \oc8051_sfr
Used module:             \oc8051_tc2
Used module:             \oc8051_tc
Used module:             \oc8051_int
Used module:             \oc8051_ports
Used module:             \oc8051_psw
Used module:             \oc8051_dptr
Used module:             \oc8051_sp
Used module:             \oc8051_b_register
Used module:             \oc8051_acc
Used module:         \oc8051_memory_interface
Used module:         \oc8051_indi_addr
Used module:         \oc8051_cy_select
Used module:         \oc8051_comp
Used module:         \oc8051_alu_src_sel
Used module:         \oc8051_ram_top
Used module:             \oc8051_ram_256x8_two_bist
Used module:         \oc8051_alu
Used module:             \oc8051_divide
Used module:             \oc8051_multiply
Used module:         \oc8051_decoder
Used module:     \spi_core
Used module:         \spi_cfg
Used module:             $paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register
Used module:                 $paramod\bit_register\RESET_DEFAULT=1'0
Used module:             $paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000
Used module:         \spi_ctl
Used module:         \spi_if
Used module:     \uart_core
Used module:         \double_sync_low
Used module:         $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo
Used module:         \uart_rxfsm
Used module:         \uart_txfsm
Used module:         \uart_cfg
Used module:             \stat_register
Used module:             $paramod$a31044455865944557f28101338694099fdba264\generic_register
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem
Used module:     \g_mac_top
Used module:         $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo
Used module:         \g_mac_core
Used module:             \g_mii_intf
Used module:                 \half_dup_dble_reg
Used module:             $paramod\g_cfg_mgmt\mac_mdio_en=1'1
Used module:                 $paramod\generic_intr_stat_reg\WD=s32'00000000000000000000000000001001
Used module:                     $paramod\stat_register\RESET_DEFAULT=1'0
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000000100
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000010000
Used module:                 $paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register
Used module:                 $paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\generic_register
Used module:                 \s2f_sync
Used module:             \toggle_sync
Used module:             \g_tx_top
Used module:                 \g_tx_crc32
Used module:                 \g_tx_fsm
Used module:                 \g_deferral
Used module:             \g_md_intf
Used module:             \g_rx_top
Used module:                 \g_deferral_rx
Used module:                 \g_rx_crc32
Used module:                 \g_rx_fsm
Used module:         \g_eth_parser
Used module:         \g_dpath_ctrl
Used module:     $paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar
Used module:     \clkgen
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000010
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000001

62.23. Analyzing design hierarchy..
Top module:  \turbo8051
Used module:     \oc8051_top
Used module:         \oc8051_sfr
Used module:             \oc8051_tc2
Used module:             \oc8051_tc
Used module:             \oc8051_int
Used module:             \oc8051_ports
Used module:             \oc8051_psw
Used module:             \oc8051_dptr
Used module:             \oc8051_sp
Used module:             \oc8051_b_register
Used module:             \oc8051_acc
Used module:         \oc8051_memory_interface
Used module:         \oc8051_indi_addr
Used module:         \oc8051_cy_select
Used module:         \oc8051_comp
Used module:         \oc8051_alu_src_sel
Used module:         \oc8051_ram_top
Used module:             \oc8051_ram_256x8_two_bist
Used module:         \oc8051_alu
Used module:             \oc8051_divide
Used module:             \oc8051_multiply
Used module:         \oc8051_decoder
Used module:     \spi_core
Used module:         \spi_cfg
Used module:             $paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register
Used module:                 $paramod\bit_register\RESET_DEFAULT=1'0
Used module:             $paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000
Used module:         \spi_ctl
Used module:         \spi_if
Used module:     \uart_core
Used module:         \double_sync_low
Used module:         $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo
Used module:         \uart_rxfsm
Used module:         \uart_txfsm
Used module:         \uart_cfg
Used module:             \stat_register
Used module:             $paramod$a31044455865944557f28101338694099fdba264\generic_register
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem
Used module:     \g_mac_top
Used module:         $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo
Used module:         \g_mac_core
Used module:             \g_mii_intf
Used module:                 \half_dup_dble_reg
Used module:             $paramod\g_cfg_mgmt\mac_mdio_en=1'1
Used module:                 $paramod\generic_intr_stat_reg\WD=s32'00000000000000000000000000001001
Used module:                     $paramod\stat_register\RESET_DEFAULT=1'0
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000000100
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000010000
Used module:                 $paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register
Used module:                 $paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\generic_register
Used module:                 \s2f_sync
Used module:             \toggle_sync
Used module:             \g_tx_top
Used module:                 \g_tx_crc32
Used module:                 \g_tx_fsm
Used module:                 \g_deferral
Used module:             \g_md_intf
Used module:             \g_rx_top
Used module:                 \g_deferral_rx
Used module:                 \g_rx_crc32
Used module:                 \g_rx_fsm
Used module:         \g_eth_parser
Used module:         \g_dpath_ctrl
Used module:     $paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar
Used module:     \clkgen
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000010
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000001
Removing unused module `\wb_wr_mem2mem'.
Removing unused module `\wb_rd_mem2mem'.
Removing unused module `\wb_crossbar'.
Removing unused module `\stat_counter'.
Removing unused module `\generic_intr_stat_reg'.
Removing unused module `\generic_register'.
Removing unused module `\req_register'.
Removing unused module `\bit_register'.
Removing unused module `\g_cfg_mgmt'.
Removing unused module `\clk_ctl'.
Removing unused module `\async_fifo'.
Removed 11 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$14cefa235349eb5bc10725d2c306351899af674d\\generic_register"
 Process module "$paramod$29a704771d1a366e9079d73384eed490f854b27d\\async_fifo"
 Process module "$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\\wb_rd_mem2mem"
 Process module "$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\\wb_wr_mem2mem"
 Process module "$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\\wb_crossbar"
 Process module "$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\\async_fifo"
 Process module "$paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\\generic_register"
 Process module "$paramod$a31044455865944557f28101338694099fdba264\\generic_register"
 Process module "$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\\generic_register"
 Process module "$paramod\\bit_register\\RESET_DEFAULT=1'0"
 Process module "$paramod\\clk_ctl\\WD=s32'00000000000000000000000000000001"
 Process module "$paramod\\clk_ctl\\WD=s32'00000000000000000000000000000010"
 Process module "$paramod\\g_cfg_mgmt\\mac_mdio_en=1'1"
 Process module "$paramod\\generic_intr_stat_reg\\WD=s32'00000000000000000000000000001001"
 Process module "$paramod\\req_register\\RESET_DEFAULT=s32'00000000000000000000000000000000"
 Process module "$paramod\\stat_counter\\CWD=s32'00000000000000000000000000000100"
 Process module "$paramod\\stat_counter\\CWD=s32'00000000000000000000000000010000"
 Process module "$paramod\\stat_register\\RESET_DEFAULT=1'0"
 Process module "clkgen"
 Process module "double_sync_low"
 Process module "g_deferral"
 Process module "g_deferral_rx"
 Process module "g_dpath_ctrl"
 Process module "g_eth_parser"
 Process module "g_mac_core"
 Process module "g_mac_top"
 Process module "g_md_intf"
 Process module "g_mii_intf"
 Process module "g_rx_crc32"
 Process module "g_rx_fsm"
 Process module "g_rx_top"
 Process module "g_tx_crc32"
 Process module "g_tx_fsm"
 Process module "g_tx_top"
 Process module "half_dup_dble_reg"
 Process module "oc8051_acc"
 Process module "oc8051_alu"
 Process module "oc8051_alu_src_sel"
 Process module "oc8051_b_register"
 Process module "oc8051_comp"
 Process module "oc8051_cy_select"
 Process module "oc8051_decoder"
 Process module "oc8051_divide"
 Process module "oc8051_dptr"
 Process module "oc8051_indi_addr"
 Process module "oc8051_int"
 Process module "oc8051_memory_interface"
 Process module "oc8051_multiply"
 Process module "oc8051_ports"
 Process module "oc8051_psw"
 Process module "oc8051_ram_256x8_two_bist"
 Process module "oc8051_ram_top"
 Process module "oc8051_sfr"
 Process module "oc8051_sp"
 Process module "oc8051_tc"
 Process module "oc8051_tc2"
 Process module "oc8051_top"
 Process module "s2f_sync"
 Process module "spi_cfg"
 Process module "spi_core"
 Process module "spi_ctl"
 Process module "spi_if"
 Process module "stat_register"
 Process module "toggle_sync"
 Process module "uart_cfg"
 Process module "uart_core"
 Process module "uart_rxfsm"
 Process module "uart_txfsm"
Dumping file port_info.json ...

Warnings: 97 unique messages, 105 total
End of script. Logfile hash: d0ed25e053, CPU: user 1.67s system 0.11s, MEM: 57.32 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 80% 122x read_verilog (0 sec), 15% 1x hierarchy (0 sec), ...
