design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital,adc_core_digital,vtoverilog,flow completed,0h13m23s0ms,0h11m36s0ms,-2.0,0.0291951729,-1,52.72,648.4,-1,0,0,0,0,0,0,0,-1,-1,-1,-1,58363,12361,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,37345324.0,0.0,52.33,53.07,15.12,17.44,-1,838,1440,97,699,0,0,0,990,15,43,39,63,169,66,24,166,109,204,15,112,319,0,431,23472.512,6.29e-05,5.38e-05,8.46e-06,7.79e-05,6.9e-05,7.72e-09,8.69e-05,8.19e-05,1.75e-08,11.97,21.0,47.61904761904762,20,DELAY 4,10,50,1,38.525,38.080,0.70,0.3,sky130_fd_sc_hd,3
