INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 12:38:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : gcd
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.835ns  (required time - arrival time)
  Source:                 buffer107/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffer107/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.075ns (23.601%)  route 3.480ns (76.399%))
  Logic Levels:           11  (CARRY4=3 LUT6=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 5.277 - 4.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1049, unset)         1.408     1.408    buffer107/clk
    SLICE_X37Y93         FDRE                                         r  buffer107/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.223     1.631 f  buffer107/dataReg_reg[2]/Q
                         net (fo=6, routed)           0.724     2.355    buffer107/control/outs_reg[31][2]
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.043     2.398 r  buffer107/control/dataReg[0]_i_17/O
                         net (fo=1, routed)           0.000     2.398    cmpi8/S[0]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.657 r  cmpi8/dataReg_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.657    cmpi8/dataReg_reg[0]_i_9_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.710 r  cmpi8/dataReg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.710    cmpi8/dataReg_reg[0]_i_5_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.820 r  cmpi8/dataReg_reg[0]_i_2/CO[2]
                         net (fo=30, routed)          0.426     3.246    buffer106/control/result[0]
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.129     3.375 f  buffer106/control/reg_out0_i_2/O
                         net (fo=15, routed)          0.257     3.632    fork32/control/generateBlocks[1].regblock/reg_out1_reg
    SLICE_X35Y97         LUT6 (Prop_lut6_I3_O)        0.043     3.675 r  fork32/control/generateBlocks[1].regblock/i__i_2__0_comp_1/O
                         net (fo=6, routed)           0.436     4.111    select2/Antitokens/subi2_result_valid
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.043     4.154 f  select2/Antitokens/transmitValue_i_4__14/O
                         net (fo=1, routed)           0.194     4.349    fork33/control/generateBlocks[1].regblock/transmitValue_reg_4
    SLICE_X33Y97         LUT6 (Prop_lut6_I1_O)        0.043     4.392 r  fork33/control/generateBlocks[1].regblock/transmitValue_i_2__48/O
                         net (fo=8, routed)           0.264     4.656    fork30/control/generateBlocks[2].regblock/anyBlockStop
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.043     4.699 f  fork30/control/generateBlocks[2].regblock/transmitValue_i_3__12/O
                         net (fo=6, routed)           0.437     5.136    fork29/control/generateBlocks[3].regblock/transmitValue_reg_0_alias
    SLICE_X36Y95         LUT6 (Prop_lut6_I2_O)        0.043     5.179 f  fork29/control/generateBlocks[3].regblock/fullReg_i_3__7_comp_1/O
                         net (fo=7, routed)           0.203     5.381    fork27/generateBlocks[0].regblock/cmpi8_result_ready
    SLICE_X36Y94         LUT6 (Prop_lut6_I1_O)        0.043     5.424 r  fork27/generateBlocks[0].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.539     5.963    buffer107/dataReg_reg[0]_0[0]
    SLICE_X35Y93         FDRE                                         r  buffer107/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=1049, unset)         1.277     5.277    buffer107/clk
    SLICE_X35Y93         FDRE                                         r  buffer107/dataReg_reg[0]/C
                         clock pessimism              0.087     5.364    
                         clock uncertainty           -0.035     5.329    
    SLICE_X35Y93         FDRE (Setup_fdre_C_CE)      -0.201     5.128    buffer107/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.128    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                 -0.835    




