// Seed: 2519527979
module module_0 (
    input wor id_0,
    input supply0 id_1
);
  always @(posedge 1) $display(id_0);
endmodule
module module_0 (
    output supply1 module_1,
    input  supply1 id_1
);
  module_0(
      id_1, id_1
  );
  wire id_3;
  wire id_4;
endmodule
module module_2 (
    output logic id_0,
    input supply0 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri id_4
);
  always @(posedge {1{1}} or posedge id_2) begin
    if (id_2 << id_3) id_0 <= 1;
  end
  always @(1 or posedge id_4) begin
    id_0 = 1;
  end
  module_0(
      id_3, id_3
  );
  wire id_6;
endmodule
