primitive udp(
				a,
				b,
				c
);

output a;
input b, c;


//a = B | C

table
//b c : a  
  ? 1 : 1;
  1 ? : 1;
  0 0 : 0;
endtable

endprimitive



module tb;
  
  reg b, c;
  wire a;
  
  udp dut(a, b, c);
  
  initial begin 
    $monitor("B = %b C = %b A = %b", b, c, a);
    
    b = 0;
    c = 0;
    
    #1 b = 1;
    #1 b = 0;
    #1 c = 1;
    #1 b = 1'bx;
    #1 c = 0;
    #1 b = 1;
    #1 c = 1'bx;
    #1 b = 0;
    #1 $finish;
    
  end
endmodule
    
