verilog work "full_addr.v"
verilog work "rca_8bits.v"
verilog work "rca_8bits_TestBench.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
