$date
	Thu May  4 09:46:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module IMem_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 32 " pc [31:0] $end
$scope module imem $end
$var wire 32 # i_pc [31:0] $end
$var wire 32 $ o_instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#1
b1100010000000100010011 !
b1100010000000100010011 $
b0 "
b0 #
#2
b1100010000000010110011 !
b1100010000000010110011 $
b10 "
b10 #
#3
b1000000001100010000000010110011 !
b1000000001100010000000010110011 $
b11 "
b11 #
#4
b1100010100000010110011 !
b1100010100000010110011 $
b100 "
b100 #
#5
b1100010110000010110011 !
b1100010110000010110011 $
b101 "
b101 #
#6
b1100010111000010110011 !
b1100010111000010110011 $
b110 "
b110 #
#7
b1100010001000010110011 !
b1100010001000010110011 $
b111 "
b111 #
#8
b1100010101000010110011 !
b1100010101000010110011 $
b1000 "
b1000 #
#9
b1000000001100010101000010110011 !
b1000000001100010101000010110011 $
b1001 "
b1001 #
#10
b1100010011000010110011 !
b1100010011000010110011 $
b1010 "
b1010 #
#11
