#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Aug 29 11:26:04 2024
# Process ID: 21188
# Current directory: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4560 C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0\MotorDriver_V1_0.xpr
# Log file: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado.log
# Journal file: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0\vivado.jou
# Running On: LT24G23002, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 33974 MB
#-----------------------------------------------------------
start_gui
open_project C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
synth_design -top MotorDriver -part xc7s50csga324-1 -lint 
synth_design -top MotorDriver -part xc7s50csga324-1 -lint 
synth_design -top MotorDriver -part xc7s50csga324-1 -lint 
set_property IS_GLOBAL_INCLUDE 1 [get_files -all C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/Motor_Libraries.vh]
set_property IS_GLOBAL_INCLUDE 1 [get_files -all C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/Motor_Libraries.vh]
add_files -norecurse {C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v}
synth_design -top MotorDriver -part xc7s50csga324-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
ipx::open_ipxact_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
ipx::infer_user_parameters [ipx::current_core]
ipgui::add_param -name {C_FREQ} -component [ipx::current_core]
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
set_property core_revision 13 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
open_project C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.xpr
open_bd_design {C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_MotorDriver_0_0_synth_1
wait_on_run design_1_MotorDriver_0_0_synth_1
current_project MotorDriver_V1_0
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::remove_file ../../Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::remove_file ../../Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property core_revision 14 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
current_project Sapphire
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
set_property IS_GLOBAL_INCLUDE 0 [get_files -all C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd]
report_ip_status -name ip_status 
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
current_project MotorDriver_V1_0
set_property file_type {Verilog Header} [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v]
update_compile_order -fileset sources_1
set_property file_type {Verilog Header} [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v]
update_compile_order -fileset sources_1
set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v]
update_compile_order -fileset sources_1
set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v]
update_compile_order -fileset sources_1
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -top_module_name MotorDriver
set_property is_include false [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::remove_file ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
ipx::infer_user_parameters [ipx::current_core]
ipgui::add_param -name {C_FREQ} -component [ipx::current_core]
synth_design -top MotorDriver -part xc7s50csga324-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
set_property core_revision 15 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
current_project Sapphire
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 10
wait_on_run synth_1
set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v]
reset_run design_1_MotorDriver_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
current_project MotorDriver_V1_0
ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property core_revision 16 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
current_project Sapphire
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
report_ip_status -name ip_status 
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
current_project MotorDriver_V1_0
close_project
create_project project_sysv C:/Code/FPGA-HDL/project_sysv -part xc7s50csga324-1
set_property board_part digilentinc.com:arty-s7-50:part0:1.1 [current_project]
set_property  ip_repo_paths  C:/Code/FPGA-HDL [current_project]
update_ip_catalog
file mkdir C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new
close [ open C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv w ]
add_files C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv
update_compile_order -fileset sources_1
synth_design -top top -part xc7s50csga324-1 -lint 
synth_design -top top -part xc7s50csga324-1 -lint 
synth_design -top top -part xc7s50csga324-1 -lint 
synth_design -top top -part xc7s50csga324-1 -lint 
synth_design -top test -part xc7s50csga324-1 -lint 
synth_design -top test -part xc7s50csga324-1 -lint 
synth_design -top test -part xc7s50csga324-1 -lint 
launch_runs synth_1 -jobs 10
wait_on_run synth_1
synth_design -top test -part xc7s50csga324-1 -lint 
synth_design -top test -part xc7s50csga324-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
synth_design -top test -part xc7s50csga324-1 -lint 
synth_design -top test -part xc7s50csga324-1 -lint 
synth_design -top test -part xc7s50csga324-1 -lint 
synth_design -top test -part xc7s50csga324-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
synth_design -top test -part xc7s50csga324-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
create_project Test C:/Code/FPGA-HDL/Projects/Test -part xc7s50csga324-1
set_property board_part digilentinc.com:arty-s7-50:part0:1.1 [current_project]
set_property  ip_repo_paths  C:/Code/FPGA-HDL [current_project]
update_ip_catalog
add_files -scan_for_includes {C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp
add_files -scan_for_includes {C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v}
import_files {C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp
add_files -scan_for_includes {C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp
