
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002768                       # Number of seconds simulated
sim_ticks                                  2768106000                       # Number of ticks simulated
final_tick                                 2768106000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63422                       # Simulator instruction rate (inst/s)
host_op_rate                                   103430                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               58656846                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661164                       # Number of bytes of host memory used
host_seconds                                    47.19                       # Real time elapsed on the host
sim_insts                                     2992996                       # Number of instructions simulated
sim_ops                                       4881025                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2768106000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           53632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          160768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              214400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        53632                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          53632                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              838                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2512                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3350                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           19374981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           58078701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               77453681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      19374981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          19374981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          115603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                115603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          115603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          19374981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          58078701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              77569284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1676.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      5022.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000734000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                10451                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3350                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           5                       # Number of write requests accepted
system.mem_ctrl.readBursts                       6700                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        10                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  214336                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   214400                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   320                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                422                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                506                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                462                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                420                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                354                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                366                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                388                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                432                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                416                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                454                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               422                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               454                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               378                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               390                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               412                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               422                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2767956000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                   6700                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                    10                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2375                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     2412                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      652                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      640                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                      252                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      236                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                       64                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       57                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1920                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     111.433333                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     84.885310                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    116.231013                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63             28      1.46%      1.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127         1461     76.09%     77.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191          165      8.59%     86.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255           62      3.23%     89.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319           34      1.77%     91.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           24      1.25%     92.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           28      1.46%     93.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           16      0.83%     94.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575          102      5.31%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1920                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        53632                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       160704                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 19374980.582390990108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 58055580.241508089006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1676                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         5024                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           10                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     77020000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    307652000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     45954.65                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     61236.46                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     257410000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                384672000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    26792000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      38430.87                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     4000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 57430.87                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         77.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      77.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.97                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.97                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.09                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        3.68                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      4773                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  71.26                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      825024.14                       # Average gap between requests
system.mem_ctrl.pageHitRate                     71.15                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                         0                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                         0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                        0                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy                     0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy                     0                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                     0                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                       0                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower                      0                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2493548500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       8118000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      130520000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     812271000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    485670500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      135855500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1195671000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2768106000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1385280                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1385280                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            116047                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               780729                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   19296                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3377                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          780729                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             409914                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           370815                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        43151                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2768106000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      568851                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      397788                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           494                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            88                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2768106000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2768106000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      352748                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           114                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2768106000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2768107                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             430319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7874256                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1385280                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             429210                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2178021                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  232304                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        129                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           428                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    352708                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19236                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2725116                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.595864                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.633427                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   875269     32.12%     32.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   112925      4.14%     36.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    35826      1.31%     37.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77149      2.83%     40.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   114930      4.22%     44.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    55221      2.03%     46.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    96299      3.53%     50.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    65356      2.40%     52.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1292141     47.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2725116                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.500443                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.844636                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   421857                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                675838                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1354996                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                156273                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 116152                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11327130                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 116152                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   520483                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  605038                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2388                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1369178                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                111877                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10642260                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4905                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   9243                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    965                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  51429                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13488333                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25352183                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15537848                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             58107                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107000                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7381333                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 93                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             66                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    423559                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               709885                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              573293                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             95815                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            63927                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9248884                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  81                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7780177                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            237673                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4367939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5283371                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             54                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2725116                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.854989                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.883392                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1184651     43.47%     43.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               73036      2.68%     46.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              122462      4.49%     50.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              146340      5.37%     56.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              247522      9.08%     65.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              136446      5.01%     70.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              487532     17.89%     88.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              191329      7.02%     95.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              135798      4.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2725116                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  478453     99.72%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    709      0.15%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   434      0.09%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               135      0.03%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               46      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             48473      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6699721     86.11%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   25      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1168      0.02%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 128      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  373      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  771      0.01%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  914      0.01%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 578      0.01%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                207      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               548929      7.06%     93.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              391826      5.04%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45246      0.58%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41812      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7780177                       # Type of FU issued
system.cpu.iq.rate                           2.810649                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      479817                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061672                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18822475                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13507797                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7420281                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              180485                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             109218                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        86775                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8121209                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90312                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            30021                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       290407                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          129                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       264554                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           291                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 116152                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  538599                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 14501                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9248965                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6958                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                709885                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               573293                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 61                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    632                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 13611                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            116                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          46022                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        85963                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               131985                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7594240                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                568824                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            185937                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       966608                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   786732                       # Number of branches executed
system.cpu.iew.exec_stores                     397784                       # Number of stores executed
system.cpu.iew.exec_rate                     2.743478                       # Inst execution rate
system.cpu.iew.wb_sent                        7556748                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7507056                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5479765                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8024105                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.711982                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.682913                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4367964                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            116064                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2107149                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.316412                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.938150                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       957128     45.42%     45.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       256855     12.19%     57.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       182020      8.64%     66.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148903      7.07%     73.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        83029      3.94%     77.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        55992      2.66%     79.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        61912      2.94%     82.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        60607      2.88%     85.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       300703     14.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2107149                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2992996                       # Number of instructions committed
system.cpu.commit.committedOps                4881025                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         728217                       # Number of memory references committed
system.cpu.commit.loads                        419478                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542915                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862780                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133242     84.68%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377856      7.74%     92.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267443      5.48%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881025                       # Class of committed instruction
system.cpu.commit.bw_lim_events                300703                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11055435                       # The number of ROB reads
system.cpu.rob.rob_writes                    19123811                       # The number of ROB writes
system.cpu.timesIdled                             602                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           42991                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2992996                       # Number of Instructions Simulated
system.cpu.committedOps                       4881025                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.924862                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.924862                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.081243                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.081243                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10327484                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6282955                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     47883                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    45732                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3601605                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3262308                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2678882                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2768106000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.509236                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              833429                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7358                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.268415                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            245000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.509236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1701076                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1701076                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2768106000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       520704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          520704                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       305367                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         305367                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       826071                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           826071                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       826071                       # number of overall hits
system.cpu.dcache.overall_hits::total          826071                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17416                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3372                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3372                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        20788                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          20788                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        20788                       # number of overall misses
system.cpu.dcache.overall_misses::total         20788                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    908805000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    908805000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    201307000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    201307000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1110112000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1110112000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1110112000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1110112000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       538120                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       538120                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       846859                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       846859                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       846859                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       846859                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032365                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010922                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024547                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024547                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024547                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024547                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52182.188792                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52182.188792                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59699.584816                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59699.584816                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53401.577833                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53401.577833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53401.577833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53401.577833                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9356                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               198                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.252525                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5857                       # number of writebacks
system.cpu.dcache.writebacks::total              5857                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13405                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        13430                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13430                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13430                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13430                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4011                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3347                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3347                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7358                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7358                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    269971000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    269971000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    193704000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    193704000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    463675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    463675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    463675000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    463675000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008689                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008689                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008689                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008689                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67307.653952                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67307.653952                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57873.916941                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57873.916941                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63016.444686                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63016.444686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63016.444686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63016.444686                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7102                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2768106000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.274573                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              352375                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1047                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            336.556829                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            112000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.274573                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            706463                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           706463                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2768106000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       351328                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          351328                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       351328                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           351328                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       351328                       # number of overall hits
system.cpu.icache.overall_hits::total          351328                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1380                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1380                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1380                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1380                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1380                       # number of overall misses
system.cpu.icache.overall_misses::total          1380                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135046998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135046998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    135046998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135046998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135046998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135046998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       352708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       352708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       352708                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       352708                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       352708                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       352708                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003913                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003913                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003913                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003913                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003913                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003913                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97860.143478                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97860.143478                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97860.143478                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97860.143478                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97860.143478                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97860.143478                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          314                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          333                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          333                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          333                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          333                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          333                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1047                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1047                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1047                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1047                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1047                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1047                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    107259998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    107259998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    107259998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    107259998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    107259998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    107259998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002968                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002968                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002968                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002968                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 102445.079274                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102445.079274                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 102445.079274                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102445.079274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 102445.079274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102445.079274                       # average overall mshr miss latency
system.cpu.icache.replacements                    791                       # number of replacements
system.l2bus.snoop_filter.tot_requests          16298                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         7893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2768106000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                5055                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          5862                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2081                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3350                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3350                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           5055                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2885                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        21818                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   24703                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        67008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       845760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   912768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                50                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               8455                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001183                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.034373                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     8445     99.88%     99.88% # Request fanout histogram
system.l2bus.snoop_fanout::1                       10      0.12%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 8455                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             28012000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3145995                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            22074000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2768106000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2700.957959                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  16289                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3350                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.862388                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                91000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   745.973562                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1954.984397                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.182122                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.477291                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.659414                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3300                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2920                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.805664                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               133678                       # Number of tag accesses
system.l2cache.tags.data_accesses              133678                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2768106000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         5857                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         5857                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2426                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2426                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          209                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         2420                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2629                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             209                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4846                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                5055                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            209                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4846                       # number of overall hits
system.l2cache.overall_hits::total               5055                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          924                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            924                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          838                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         1588                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2426                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           838                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2512                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3350                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          838                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2512                       # number of overall misses
system.l2cache.overall_misses::total             3350                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    132590000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    132590000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     99688000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    206753000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    306441000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     99688000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    339343000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    439031000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     99688000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    339343000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    439031000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         5857                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         5857                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3350                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3350                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1047                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         4008                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         5055                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1047                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7358                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            8405                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1047                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7358                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           8405                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.275821                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.275821                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.800382                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.396208                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.479921                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.800382                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.341397                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.398572                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.800382                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.341397                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.398572                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 143495.670996                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 143495.670996                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 118959.427208                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 130197.103275                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 126315.333883                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 118959.427208                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 135088.773885                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 131054.029851                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 118959.427208                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 135088.773885                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 131054.029851                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu.data          924                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          924                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          838                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         1588                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2426                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          838                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2512                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3350                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          838                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2512                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3350                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    114110000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    114110000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     82928000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    174993000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    257921000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     82928000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    289103000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    372031000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     82928000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    289103000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    372031000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.275821                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.275821                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.800382                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.396208                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.479921                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.800382                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.341397                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.398572                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.800382                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.341397                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.398572                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 123495.670996                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 123495.670996                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 98959.427208                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 110197.103275                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 106315.333883                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 98959.427208                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 115088.773885                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 111054.029851                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 98959.427208                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 115088.773885                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 111054.029851                       # average overall mshr miss latency
system.l2cache.replacements                        50                       # number of replacements
system.membus.snoop_filter.tot_requests          3399                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           49                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2768106000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2426                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               44                       # Transaction distribution
system.membus.trans_dist::ReadExReq               924                       # Transaction distribution
system.membus.trans_dist::ReadExResp              924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2426                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         6749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         6749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       214720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       214720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  214720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3350                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3350    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3350                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3419000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           16779000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
