// Seed: 1170692014
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    input uwire id_3,
    output supply1 id_4,
    output tri1 id_5,
    output tri1 id_6,
    output tri id_7,
    input tri1 id_8,
    input tri1 id_9,
    input supply0 sample,
    input wand id_11,
    input uwire id_12,
    output supply0 module_0,
    input wire id_14,
    output tri0 id_15,
    input tri id_16,
    output wand id_17,
    input supply1 id_18
);
  wire id_20;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input uwire id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    output tri0 id_8
    , id_12,
    input supply1 id_9,
    input supply0 id_10
);
  wire id_13;
  ;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_5,
      id_8,
      id_8,
      id_7,
      id_7,
      id_10,
      id_5,
      id_1,
      id_0,
      id_6,
      id_8,
      id_5,
      id_7,
      id_1,
      id_8,
      id_9
  );
endmodule
