vhdl xil_defaultlib  \
"../../../../Zybo_project_5.srcs/sources_1/ip/c_add7bit/sim/c_add7bit.vhd" \

nosort
