#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb  4 17:10:07 2018
# Process ID: 26291
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado
# Command line: vivado
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vivado.log
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.xpr
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd] -top
close_project
create_project synth_test /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
add_files -fileset constrs_1 -norecurse /home/trevor/mylab/Basys3/Basys3_Master.xdc
create_bd_design "design_1"
update_compile_order -fileset sources_1
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
save_bd_design
set_property -dict [list CONFIG.RESET_POLARITY {ACTIVE_LOW}] [get_bd_cells sim_clk_gen_0]
startgroup
make_bd_pins_external  [get_bd_pins sim_clk_gen_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins sim_clk_gen_0/sync_rst]
endgroup
regenerate_bd_layout
validate_bd_design
save_bd_design
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_sim_clk_gen_0_0] }
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_sim_clk_gen_0_0_synth_1
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test/synth_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
set_property -name {xsim.elaborate.debug_level} -value {all} -objects [get_filesets sim_1]
set_property -name {xsim.elaborate.mt_level} -value {off} -objects [get_filesets sim_1]
launch_simulation
close_project
create_project synth_test2 /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test2 -part xc7a50tcsg324-1
file mkdir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test2/synth_test2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test2/synth_test2.srcs/sim_1/new/top.v w ]
add_files -fileset sim_1 /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/synth_test2/synth_test2.srcs/sim_1/new/top.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
set_property -name {xsim.elaborate.debug_level} -value {all} -objects [get_filesets sim_1]
set_property -name {xsim.elaborate.mt_level} -value {off} -objects [get_filesets sim_1]
set_property simulator_language Verilog [current_project]
launch_simulation
