{"Source Block": ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1554:1564@HdlStmAssign", "    .up_rdata (up_ch_rdata_12),\n    .up_ready (up_ch_ready_12),\n    .up_rdata_out (up_ch_rdata_12_s),\n    .up_ready_out (up_ch_ready_12_s));\n\n  assign up_es_sel_13 = up_es_sel;\n  assign up_es_enb_13 = up_es_enb;\n  assign up_es_addr_13 = up_es_addr;\n  assign up_es_wr_13 = up_es_wr;\n  assign up_es_wdata_13 = up_es_wdata;\n\n"], "Clone Blocks": [["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1409:1419", "    .up_rdata (up_ch_rdata_10),\n    .up_ready (up_ch_ready_10),\n    .up_rdata_out (up_ch_rdata_10_s),\n    .up_ready_out (up_ch_ready_10_s));\n\n  assign up_es_sel_11 = up_es_sel;\n  assign up_es_enb_11 = up_es_enb;\n  assign up_es_addr_11 = up_es_addr;\n  assign up_es_wr_11 = up_es_wr;\n  assign up_es_wdata_11 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1556:1566", "    .up_rdata_out (up_ch_rdata_12_s),\n    .up_ready_out (up_ch_ready_12_s));\n\n  assign up_es_sel_13 = up_es_sel;\n  assign up_es_enb_13 = up_es_enb;\n  assign up_es_addr_13 = up_es_addr;\n  assign up_es_wr_13 = up_es_wr;\n  assign up_es_wdata_13 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n    .XCVR_ID (13),\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@955:965", "    .up_ready (up_cm_ready_4),\n    .up_rdata_out (up_cm_rdata_4_s),\n    .up_ready_out (up_cm_ready_4_s));\n\n  assign up_es_sel_4 = up_es_sel;\n  assign up_es_enb_4 = up_es_enb;\n  assign up_es_addr_4 = up_es_addr;\n  assign up_es_wr_4 = up_es_wr;\n  assign up_es_wdata_4 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1017:1027", "    .up_ready (up_ch_ready_4),\n    .up_rdata_out (up_ch_rdata_4_s),\n    .up_ready_out (up_ch_ready_4_s));\n\n  assign up_es_sel_5 = up_es_sel;\n  assign up_es_enb_5 = up_es_enb;\n  assign up_es_addr_5 = up_es_addr;\n  assign up_es_wr_5 = up_es_wr;\n  assign up_es_wdata_5 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1016:1026", "    .up_rdata (up_ch_rdata_4),\n    .up_ready (up_ch_ready_4),\n    .up_rdata_out (up_ch_rdata_4_s),\n    .up_ready_out (up_ch_ready_4_s));\n\n  assign up_es_sel_5 = up_es_sel;\n  assign up_es_enb_5 = up_es_enb;\n  assign up_es_addr_5 = up_es_addr;\n  assign up_es_wr_5 = up_es_wr;\n  assign up_es_wdata_5 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1140:1150", "    .up_rdata (up_ch_rdata_6),\n    .up_ready (up_ch_ready_6),\n    .up_rdata_out (up_ch_rdata_6_s),\n    .up_ready_out (up_ch_ready_6_s));\n\n  assign up_es_sel_7 = up_es_sel;\n  assign up_es_enb_7 = up_es_enb;\n  assign up_es_addr_7 = up_es_addr;\n  assign up_es_wr_7 = up_es_wr;\n  assign up_es_wdata_7 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1617:1627", "    .up_ready (up_ch_ready_13),\n    .up_rdata_out (up_ch_rdata_13_s),\n    .up_ready_out (up_ch_ready_13_s));\n\n  assign up_es_sel_14 = up_es_sel;\n  assign up_es_enb_14 = up_es_enb;\n  assign up_es_addr_14 = up_es_addr;\n  assign up_es_wr_14 = up_es_wr;\n  assign up_es_wdata_14 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1410:1420", "    .up_ready (up_ch_ready_10),\n    .up_rdata_out (up_ch_rdata_10_s),\n    .up_ready_out (up_ch_ready_10_s));\n\n  assign up_es_sel_11 = up_es_sel;\n  assign up_es_enb_11 = up_es_enb;\n  assign up_es_addr_11 = up_es_addr;\n  assign up_es_wr_11 = up_es_wr;\n  assign up_es_wdata_11 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@686:696", "    .up_ready (up_cm_ready_0),\n    .up_rdata_out (up_cm_rdata_0_s),\n    .up_ready_out (up_cm_ready_0_s));\n\n  assign up_es_sel_0 = up_es_sel;\n  assign up_es_enb_0 = up_es_enb;\n  assign up_es_addr_0 = up_es_addr;\n  assign up_es_wr_0 = up_es_wr;\n  assign up_es_wdata_0 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1078:1088", "    .up_rdata (up_ch_rdata_5),\n    .up_ready (up_ch_ready_5),\n    .up_rdata_out (up_ch_rdata_5_s),\n    .up_ready_out (up_ch_ready_5_s));\n\n  assign up_es_sel_6 = up_es_sel;\n  assign up_es_enb_6 = up_es_enb;\n  assign up_es_addr_6 = up_es_addr;\n  assign up_es_wr_6 = up_es_wr;\n  assign up_es_wdata_6 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@954:964", "    .up_rdata (up_cm_rdata_4),\n    .up_ready (up_cm_ready_4),\n    .up_rdata_out (up_cm_rdata_4_s),\n    .up_ready_out (up_cm_ready_4_s));\n\n  assign up_es_sel_4 = up_es_sel;\n  assign up_es_enb_4 = up_es_enb;\n  assign up_es_addr_4 = up_es_addr;\n  assign up_es_wr_4 = up_es_wr;\n  assign up_es_wdata_4 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@748:758", "    .up_ready (up_ch_ready_0),\n    .up_rdata_out (up_ch_rdata_0_s),\n    .up_ready_out (up_ch_ready_0_s));\n\n  assign up_es_sel_1 = up_es_sel;\n  assign up_es_enb_1 = up_es_enb;\n  assign up_es_addr_1 = up_es_addr;\n  assign up_es_wr_1 = up_es_wr;\n  assign up_es_wdata_1 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@809:819", "    .up_rdata (up_ch_rdata_1),\n    .up_ready (up_ch_ready_1),\n    .up_rdata_out (up_ch_rdata_1_s),\n    .up_ready_out (up_ch_ready_1_s));\n\n  assign up_es_sel_2 = up_es_sel;\n  assign up_es_enb_2 = up_es_enb;\n  assign up_es_addr_2 = up_es_addr;\n  assign up_es_wr_2 = up_es_wr;\n  assign up_es_wdata_2 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1141:1151", "    .up_ready (up_ch_ready_6),\n    .up_rdata_out (up_ch_rdata_6_s),\n    .up_ready_out (up_ch_ready_6_s));\n\n  assign up_es_sel_7 = up_es_sel;\n  assign up_es_enb_7 = up_es_enb;\n  assign up_es_addr_7 = up_es_addr;\n  assign up_es_wr_7 = up_es_wr;\n  assign up_es_wdata_7 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1223:1233", "    .up_rdata (up_cm_rdata_8),\n    .up_ready (up_cm_ready_8),\n    .up_rdata_out (up_cm_rdata_8_s),\n    .up_ready_out (up_cm_ready_8_s));\n\n  assign up_es_sel_8 = up_es_sel;\n  assign up_es_enb_8 = up_es_enb;\n  assign up_es_addr_8 = up_es_addr;\n  assign up_es_wr_8 = up_es_wr;\n  assign up_es_wdata_8 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1286:1296", "    .up_ready (up_ch_ready_8),\n    .up_rdata_out (up_ch_rdata_8_s),\n    .up_ready_out (up_ch_ready_8_s));\n\n  assign up_es_sel_9 = up_es_sel;\n  assign up_es_enb_9 = up_es_enb;\n  assign up_es_addr_9 = up_es_addr;\n  assign up_es_wr_9 = up_es_wr;\n  assign up_es_wdata_9 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@871:881", "    .up_rdata (up_ch_rdata_2),\n    .up_ready (up_ch_ready_2),\n    .up_rdata_out (up_ch_rdata_2_s),\n    .up_ready_out (up_ch_ready_2_s));\n\n  assign up_es_sel_3 = up_es_sel;\n  assign up_es_enb_3 = up_es_enb;\n  assign up_es_addr_3 = up_es_addr;\n  assign up_es_wr_3 = up_es_wr;\n  assign up_es_wdata_3 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1557:1567", "    .up_ready_out (up_ch_ready_12_s));\n\n  assign up_es_sel_13 = up_es_sel;\n  assign up_es_enb_13 = up_es_enb;\n  assign up_es_addr_13 = up_es_addr;\n  assign up_es_wr_13 = up_es_wr;\n  assign up_es_wdata_13 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n    .XCVR_ID (13),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@747:757", "    .up_rdata (up_ch_rdata_0),\n    .up_ready (up_ch_ready_0),\n    .up_rdata_out (up_ch_rdata_0_s),\n    .up_ready_out (up_ch_ready_0_s));\n\n  assign up_es_sel_1 = up_es_sel;\n  assign up_es_enb_1 = up_es_enb;\n  assign up_es_addr_1 = up_es_addr;\n  assign up_es_wr_1 = up_es_wr;\n  assign up_es_wdata_1 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1492:1502", "    .up_rdata (up_cm_rdata_12),\n    .up_ready (up_cm_ready_12),\n    .up_rdata_out (up_cm_rdata_12_s),\n    .up_ready_out (up_cm_ready_12_s));\n\n  assign up_es_sel_12 = up_es_sel;\n  assign up_es_enb_12 = up_es_enb;\n  assign up_es_addr_12 = up_es_addr;\n  assign up_es_wr_12 = up_es_wr;\n  assign up_es_wdata_12 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1285:1295", "    .up_rdata (up_ch_rdata_8),\n    .up_ready (up_ch_ready_8),\n    .up_rdata_out (up_ch_rdata_8_s),\n    .up_ready_out (up_ch_ready_8_s));\n\n  assign up_es_sel_9 = up_es_sel;\n  assign up_es_enb_9 = up_es_enb;\n  assign up_es_addr_9 = up_es_addr;\n  assign up_es_wr_9 = up_es_wr;\n  assign up_es_wdata_9 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1079:1089", "    .up_ready (up_ch_ready_5),\n    .up_rdata_out (up_ch_rdata_5_s),\n    .up_ready_out (up_ch_ready_5_s));\n\n  assign up_es_sel_6 = up_es_sel;\n  assign up_es_enb_6 = up_es_enb;\n  assign up_es_addr_6 = up_es_addr;\n  assign up_es_wr_6 = up_es_wr;\n  assign up_es_wdata_6 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1555:1565", "    .up_ready (up_ch_ready_12),\n    .up_rdata_out (up_ch_rdata_12_s),\n    .up_ready_out (up_ch_ready_12_s));\n\n  assign up_es_sel_13 = up_es_sel;\n  assign up_es_enb_13 = up_es_enb;\n  assign up_es_addr_13 = up_es_addr;\n  assign up_es_wr_13 = up_es_wr;\n  assign up_es_wdata_13 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1616:1626", "    .up_rdata (up_ch_rdata_13),\n    .up_ready (up_ch_ready_13),\n    .up_rdata_out (up_ch_rdata_13_s),\n    .up_ready_out (up_ch_ready_13_s));\n\n  assign up_es_sel_14 = up_es_sel;\n  assign up_es_enb_14 = up_es_enb;\n  assign up_es_addr_14 = up_es_addr;\n  assign up_es_wr_14 = up_es_wr;\n  assign up_es_wdata_14 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@810:820", "    .up_ready (up_ch_ready_1),\n    .up_rdata_out (up_ch_rdata_1_s),\n    .up_ready_out (up_ch_ready_1_s));\n\n  assign up_es_sel_2 = up_es_sel;\n  assign up_es_enb_2 = up_es_enb;\n  assign up_es_addr_2 = up_es_addr;\n  assign up_es_wr_2 = up_es_wr;\n  assign up_es_wdata_2 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1224:1234", "    .up_ready (up_cm_ready_8),\n    .up_rdata_out (up_cm_rdata_8_s),\n    .up_ready_out (up_cm_ready_8_s));\n\n  assign up_es_sel_8 = up_es_sel;\n  assign up_es_enb_8 = up_es_enb;\n  assign up_es_addr_8 = up_es_addr;\n  assign up_es_wr_8 = up_es_wr;\n  assign up_es_wdata_8 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@685:695", "    .up_rdata (up_cm_rdata_0),\n    .up_ready (up_cm_ready_0),\n    .up_rdata_out (up_cm_rdata_0_s),\n    .up_ready_out (up_cm_ready_0_s));\n\n  assign up_es_sel_0 = up_es_sel;\n  assign up_es_enb_0 = up_es_enb;\n  assign up_es_addr_0 = up_es_addr;\n  assign up_es_wr_0 = up_es_wr;\n  assign up_es_wdata_0 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1678:1688", "    .up_rdata (up_ch_rdata_14),\n    .up_ready (up_ch_ready_14),\n    .up_rdata_out (up_ch_rdata_14_s),\n    .up_ready_out (up_ch_ready_14_s));\n\n  assign up_es_sel_15 = up_es_sel;\n  assign up_es_enb_15 = up_es_enb;\n  assign up_es_addr_15 = up_es_addr;\n  assign up_es_wr_15 = up_es_wr;\n  assign up_es_wdata_15 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@872:882", "    .up_ready (up_ch_ready_2),\n    .up_rdata_out (up_ch_rdata_2_s),\n    .up_ready_out (up_ch_ready_2_s));\n\n  assign up_es_sel_3 = up_es_sel;\n  assign up_es_enb_3 = up_es_enb;\n  assign up_es_addr_3 = up_es_addr;\n  assign up_es_wr_3 = up_es_wr;\n  assign up_es_wdata_3 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1679:1689", "    .up_ready (up_ch_ready_14),\n    .up_rdata_out (up_ch_rdata_14_s),\n    .up_ready_out (up_ch_ready_14_s));\n\n  assign up_es_sel_15 = up_es_sel;\n  assign up_es_enb_15 = up_es_enb;\n  assign up_es_addr_15 = up_es_addr;\n  assign up_es_wr_15 = up_es_wr;\n  assign up_es_wdata_15 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1347:1357", "    .up_rdata (up_ch_rdata_9),\n    .up_ready (up_ch_ready_9),\n    .up_rdata_out (up_ch_rdata_9_s),\n    .up_ready_out (up_ch_ready_9_s));\n\n  assign up_es_sel_10 = up_es_sel;\n  assign up_es_enb_10 = up_es_enb;\n  assign up_es_addr_10 = up_es_addr;\n  assign up_es_wr_10 = up_es_wr;\n  assign up_es_wdata_10 = up_es_wdata;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1348:1358", "    .up_ready (up_ch_ready_9),\n    .up_rdata_out (up_ch_rdata_9_s),\n    .up_ready_out (up_ch_ready_9_s));\n\n  assign up_es_sel_10 = up_es_sel;\n  assign up_es_enb_10 = up_es_enb;\n  assign up_es_addr_10 = up_es_addr;\n  assign up_es_wr_10 = up_es_wr;\n  assign up_es_wdata_10 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1493:1503", "    .up_ready (up_cm_ready_12),\n    .up_rdata_out (up_cm_rdata_12_s),\n    .up_ready_out (up_cm_ready_12_s));\n\n  assign up_es_sel_12 = up_es_sel;\n  assign up_es_enb_12 = up_es_enb;\n  assign up_es_addr_12 = up_es_addr;\n  assign up_es_wr_12 = up_es_wr;\n  assign up_es_wdata_12 = up_es_wdata;\n\n  axi_adxcvr_mdrp #(\n"]], "Diff Content": {"Delete": [[1559, "  assign up_es_sel_13 = up_es_sel;\n"]], "Add": []}}