{"vcs1":{"timestamp_begin":1739967133.348241410, "rt":3.80, "ut":3.58, "st":0.16}}
{"vcselab":{"timestamp_begin":1739967137.225217606, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1739967137.550294875, "rt":0.24, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739967133.051394755}
{"VCS_COMP_START_TIME": 1739967133.051394755}
{"VCS_COMP_END_TIME": 1739967137.856151990}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287748}}
{"vcselab": {"peak_mem": 150344}}
