m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vfull_adder
Z0 !s110 1632727204
!i10b 1
!s100 i[^MFT8lK8M7b=ImVh:T?3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I]ZS:GZLzonK6ahBo0<ULI3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Documents/NIT-K/02_SecondYear/EC204/Lab2
Z4 w1632727200
Z5 8D:/Documents/NIT-K/02_SecondYear/EC204/Lab2/test.v
Z6 FD:/Documents/NIT-K/02_SecondYear/EC204/Lab2/test.v
!i122 4
L0 10 9
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1632727204.000000
!s107 D:/Documents/NIT-K/02_SecondYear/EC204/Lab2/test.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/NIT-K/02_SecondYear/EC204/Lab2/test.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
vhalf_adder
R0
!i10b 1
!s100 MDihI3kF@X@cdcVhe]lF12
R1
Ih5c=N:^R;dme<0WGUiQfa0
R2
R3
R4
R5
R6
!i122 4
L0 3 4
R7
r1
!s85 0
31
R8
Z12 !s107 D:/Documents/NIT-K/02_SecondYear/EC204/Lab2/test.v|
R9
!i113 1
R10
R11
vhalfAdder
!s110 1632727050
!i10b 1
!s100 gJI1dF139m6Ccf64Vz?go2
R1
I]Ydh49[8fiQTc05F0VCQN2
R2
R3
w1632716003
8D:/Documents/NIT-K/02_SecondYear/EC204/Lab2/halfAdder.v
FD:/Documents/NIT-K/02_SecondYear/EC204/Lab2/halfAdder.v
!i122 2
L0 1 5
R7
r1
!s85 0
31
!s108 1632727050.000000
!s107 D:/Documents/NIT-K/02_SecondYear/EC204/Lab2/halfAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/NIT-K/02_SecondYear/EC204/Lab2/halfAdder.v|
!i113 1
R10
R11
nhalf@adder
