Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Apr 29 16:46:03 2018
| Host         : prabhat-Lenovo-ideapad-510-15IKB running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file buss_timing_summary_routed.rpt -rpx buss_timing_summary_routed.rpx
| Design       : buss
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: master/Ctrl/Decode/inscd_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: master/Ctrl/Decode/inscd_reg[1]/L7/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: master/Ctrl/Decode/inscd_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc2_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/d_wr_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/fset_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/iord_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/rsrc2_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/rsrc2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/ssrc1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/ssrc2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/ssrc2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/typec_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/typec_reg[1]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Rsrc2_mux/result_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Rsrc2_mux/result_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Rsrc2_mux/result_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Rsrc2_mux/result_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ssdd/clk_div/tmp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 262 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -21.295   -15276.224                   1111                 1299        0.231        0.000                      0                 1299        4.500        0.000                       0                   640  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -21.295   -15276.224                   1111                 1299        0.231        0.000                      0                 1299        4.500        0.000                       0                   640  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1111  Failing Endpoints,  Worst Slack      -21.295ns,  Total Violation   -15276.224ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -21.295ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[3][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.009ns  (logic 12.838ns (41.400%)  route 18.171ns (58.600%))
  Logic Levels:           44  (CARRY4=5 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.632     5.153    master/DP/Reg/CLK
    SLICE_X61Y35         FDRE                                         r  master/DP/Reg/registers_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  master/DP/Reg/registers_reg[3][1]/Q
                         net (fo=2, routed)           1.043     6.652    master/DP/Reg/registers_reg[3]_12[1]
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  master/DP/Reg/t_i_249/O
                         net (fo=1, routed)           0.000     6.776    master/DP/Reg/t_i_249_n_1
    SLICE_X63Y37         MUXF7 (Prop_muxf7_I0_O)      0.238     7.014 r  master/DP/Reg/t_i_125/O
                         net (fo=1, routed)           0.000     7.014    master/DP/Reg/t_i_125_n_1
    SLICE_X63Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     7.118 r  master/DP/Reg/t_i_63/O
                         net (fo=2, routed)           0.731     7.849    master/Ctrl/States/rd2_outt[1]
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  master/Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.531     8.696    master/DP/Mult/A[1]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      3.841    12.537 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.756    13.293    master/DP/Asrc2_mux/P[0]
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.417 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.428    13.845    master/Ctrl/MC/t__0_3
    SLICE_X54Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.969 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.969    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.577 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.508    15.085    master/Ctrl/Acontrol/data2[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.307    15.392 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.299    15.691    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.815 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.172    15.987    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.111 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.455    16.565    master/Ctrl/States/memo_reg
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    16.689 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.162    16.851    master/DP/MEM/temp_reg[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.171    17.146    master/DP/PC_write/temp_reg[5]_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    17.270 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.463    17.733    master/DP/PC_write/dout[1]
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124    17.857 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.374    18.232    master/Ctrl/States/dout[0]
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124    18.356 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.577    18.933    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X47Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.057 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.471    master/Ctrl/MC/shifter_in1[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124    19.595 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.302    19.897    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.021 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.162    20.183    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.307 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.325    20.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124    20.756 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.785    21.541    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.118    21.659 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.154    21.814    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326    22.140 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.628    22.767    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.124    22.891 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.275    23.166    master/Ctrl/States/temp_reg[18]_1
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124    23.290 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.287    23.578    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124    23.702 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.263    23.965    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    24.089 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.315    24.404    master/Ctrl/MC/E_0[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I2_O)        0.124    24.528 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.953    25.481    master/Ctrl/States/shifter_in2[1]
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.118    25.599 r  master/Ctrl/States/temp[29]_i_29/O
                         net (fo=2, routed)           0.661    26.260    master/Ctrl/States/temp[29]_i_29_n_1
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.326    26.587 r  master/Ctrl/States/temp[21]_i_19/O
                         net (fo=1, routed)           0.414    27.000    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.124 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.782    27.906    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.533    28.562    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[20]
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    28.686 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.857    29.543    master/Ctrl/MC/FSM_sequential_state_reg[0]_18
    SLICE_X52Y42         LUT6 (Prop_lut6_I4_O)        0.124    29.667 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    29.667    master/Ctrl/MC/temp[23]_i_37_n_1
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.200 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.200    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.419 r  master/Ctrl/MC/temp_reg[26]_i_9/O[0]
                         net (fo=3, routed)           0.596    31.015    master/Ctrl/MC/temp_reg[27]_3[0]
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    31.842 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.842    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.176 r  master/Ctrl/MC/temp_reg[31]_i_18/O[1]
                         net (fo=1, routed)           0.408    32.584    master/Ctrl/Acontrol/data5[29]
    SLICE_X53Y45         LUT6 (Prop_lut6_I3_O)        0.303    32.887 r  master/Ctrl/Acontrol/temp[29]_i_7/O
                         net (fo=1, routed)           0.314    33.201    master/Ctrl/Acontrol/temp[29]_i_7_n_1
    SLICE_X55Y45         LUT6 (Prop_lut6_I5_O)        0.124    33.326 r  master/Ctrl/Acontrol/temp[29]_i_3/O
                         net (fo=2, routed)           0.000    33.326    master/Ctrl/Acontrol/temp[29]_i_3_n_1
    SLICE_X55Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    33.542 r  master/Ctrl/Acontrol/temp_reg[29]_i_1/O
                         net (fo=2, routed)           0.314    33.856    master/Ctrl/States/temp_reg[31]_6[29]
    SLICE_X55Y47         LUT6 (Prop_lut6_I5_O)        0.299    34.155 r  master/Ctrl/States/registers[0][29]_i_4/O
                         net (fo=2, routed)           0.464    34.619    master/DP/M2r_mux/RES[20]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    34.743 f  master/DP/M2r_mux/registers[0][29]_i_2/O
                         net (fo=1, routed)           0.296    35.039    master/DP/M2r_mux/registers[0][29]_i_2_n_1
    SLICE_X57Y47         LUT3 (Prop_lut3_I2_O)        0.124    35.163 r  master/DP/M2r_mux/registers[0][29]_i_1/O
                         net (fo=16, routed)          0.999    36.163    master/DP/Reg/D[29]
    SLICE_X55Y50         FDRE                                         r  master/DP/Reg/registers_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.443    14.784    master/DP/Reg/CLK
    SLICE_X55Y50         FDRE                                         r  master/DP/Reg/registers_reg[3][29]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X55Y50         FDRE (Setup_fdre_C_D)       -0.061    14.867    master/DP/Reg/registers_reg[3][29]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -36.163    
  -------------------------------------------------------------------
                         slack                                -21.295    

Slack (VIOLATED) :        -21.268ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[7][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.998ns  (logic 12.838ns (41.415%)  route 18.160ns (58.585%))
  Logic Levels:           44  (CARRY4=5 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.632     5.153    master/DP/Reg/CLK
    SLICE_X61Y35         FDRE                                         r  master/DP/Reg/registers_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  master/DP/Reg/registers_reg[3][1]/Q
                         net (fo=2, routed)           1.043     6.652    master/DP/Reg/registers_reg[3]_12[1]
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  master/DP/Reg/t_i_249/O
                         net (fo=1, routed)           0.000     6.776    master/DP/Reg/t_i_249_n_1
    SLICE_X63Y37         MUXF7 (Prop_muxf7_I0_O)      0.238     7.014 r  master/DP/Reg/t_i_125/O
                         net (fo=1, routed)           0.000     7.014    master/DP/Reg/t_i_125_n_1
    SLICE_X63Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     7.118 r  master/DP/Reg/t_i_63/O
                         net (fo=2, routed)           0.731     7.849    master/Ctrl/States/rd2_outt[1]
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  master/Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.531     8.696    master/DP/Mult/A[1]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      3.841    12.537 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.756    13.293    master/DP/Asrc2_mux/P[0]
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.417 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.428    13.845    master/Ctrl/MC/t__0_3
    SLICE_X54Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.969 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.969    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.577 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.508    15.085    master/Ctrl/Acontrol/data2[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.307    15.392 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.299    15.691    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.815 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.172    15.987    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.111 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.455    16.565    master/Ctrl/States/memo_reg
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    16.689 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.162    16.851    master/DP/MEM/temp_reg[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.171    17.146    master/DP/PC_write/temp_reg[5]_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    17.270 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.463    17.733    master/DP/PC_write/dout[1]
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124    17.857 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.374    18.232    master/Ctrl/States/dout[0]
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124    18.356 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.577    18.933    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X47Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.057 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.471    master/Ctrl/MC/shifter_in1[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124    19.595 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.302    19.897    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.021 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.162    20.183    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.307 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.325    20.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124    20.756 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.785    21.541    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.118    21.659 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.154    21.814    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326    22.140 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.628    22.767    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.124    22.891 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.275    23.166    master/Ctrl/States/temp_reg[18]_1
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124    23.290 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.287    23.578    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124    23.702 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.263    23.965    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    24.089 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.315    24.404    master/Ctrl/MC/E_0[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I2_O)        0.124    24.528 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.953    25.481    master/Ctrl/States/shifter_in2[1]
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.118    25.599 r  master/Ctrl/States/temp[29]_i_29/O
                         net (fo=2, routed)           0.661    26.260    master/Ctrl/States/temp[29]_i_29_n_1
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.326    26.587 r  master/Ctrl/States/temp[21]_i_19/O
                         net (fo=1, routed)           0.414    27.000    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.124 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.782    27.906    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.533    28.562    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[20]
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    28.686 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.857    29.543    master/Ctrl/MC/FSM_sequential_state_reg[0]_18
    SLICE_X52Y42         LUT6 (Prop_lut6_I4_O)        0.124    29.667 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    29.667    master/Ctrl/MC/temp[23]_i_37_n_1
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.200 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.200    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.419 r  master/Ctrl/MC/temp_reg[26]_i_9/O[0]
                         net (fo=3, routed)           0.596    31.015    master/Ctrl/MC/temp_reg[27]_3[0]
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    31.842 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.842    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.176 r  master/Ctrl/MC/temp_reg[31]_i_18/O[1]
                         net (fo=1, routed)           0.408    32.584    master/Ctrl/Acontrol/data5[29]
    SLICE_X53Y45         LUT6 (Prop_lut6_I3_O)        0.303    32.887 r  master/Ctrl/Acontrol/temp[29]_i_7/O
                         net (fo=1, routed)           0.314    33.201    master/Ctrl/Acontrol/temp[29]_i_7_n_1
    SLICE_X55Y45         LUT6 (Prop_lut6_I5_O)        0.124    33.326 r  master/Ctrl/Acontrol/temp[29]_i_3/O
                         net (fo=2, routed)           0.000    33.326    master/Ctrl/Acontrol/temp[29]_i_3_n_1
    SLICE_X55Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    33.542 r  master/Ctrl/Acontrol/temp_reg[29]_i_1/O
                         net (fo=2, routed)           0.314    33.856    master/Ctrl/States/temp_reg[31]_6[29]
    SLICE_X55Y47         LUT6 (Prop_lut6_I5_O)        0.299    34.155 r  master/Ctrl/States/registers[0][29]_i_4/O
                         net (fo=2, routed)           0.464    34.619    master/DP/M2r_mux/RES[20]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    34.743 f  master/DP/M2r_mux/registers[0][29]_i_2/O
                         net (fo=1, routed)           0.296    35.039    master/DP/M2r_mux/registers[0][29]_i_2_n_1
    SLICE_X57Y47         LUT3 (Prop_lut3_I2_O)        0.124    35.163 r  master/DP/M2r_mux/registers[0][29]_i_1/O
                         net (fo=16, routed)          0.988    36.152    master/DP/Reg/D[29]
    SLICE_X54Y51         FDRE                                         r  master/DP/Reg/registers_reg[7][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.443    14.784    master/DP/Reg/CLK
    SLICE_X54Y51         FDRE                                         r  master/DP/Reg/registers_reg[7][29]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y51         FDRE (Setup_fdre_C_D)       -0.045    14.883    master/DP/Reg/registers_reg[7][29]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -36.152    
  -------------------------------------------------------------------
                         slack                                -21.268    

Slack (VIOLATED) :        -21.216ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[10][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.946ns  (logic 12.737ns (41.159%)  route 18.209ns (58.841%))
  Logic Levels:           44  (CARRY4=5 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.632     5.153    master/DP/Reg/CLK
    SLICE_X61Y35         FDRE                                         r  master/DP/Reg/registers_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  master/DP/Reg/registers_reg[3][1]/Q
                         net (fo=2, routed)           1.043     6.652    master/DP/Reg/registers_reg[3]_12[1]
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  master/DP/Reg/t_i_249/O
                         net (fo=1, routed)           0.000     6.776    master/DP/Reg/t_i_249_n_1
    SLICE_X63Y37         MUXF7 (Prop_muxf7_I0_O)      0.238     7.014 r  master/DP/Reg/t_i_125/O
                         net (fo=1, routed)           0.000     7.014    master/DP/Reg/t_i_125_n_1
    SLICE_X63Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     7.118 r  master/DP/Reg/t_i_63/O
                         net (fo=2, routed)           0.731     7.849    master/Ctrl/States/rd2_outt[1]
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  master/Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.531     8.696    master/DP/Mult/A[1]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      3.841    12.537 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.756    13.293    master/DP/Asrc2_mux/P[0]
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.417 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.428    13.845    master/Ctrl/MC/t__0_3
    SLICE_X54Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.969 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.969    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.577 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.508    15.085    master/Ctrl/Acontrol/data2[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.307    15.392 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.299    15.691    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.815 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.172    15.987    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.111 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.455    16.565    master/Ctrl/States/memo_reg
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    16.689 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.162    16.851    master/DP/MEM/temp_reg[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.171    17.146    master/DP/PC_write/temp_reg[5]_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    17.270 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.463    17.733    master/DP/PC_write/dout[1]
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124    17.857 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.374    18.232    master/Ctrl/States/dout[0]
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124    18.356 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.577    18.933    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X47Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.057 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.471    master/Ctrl/MC/shifter_in1[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124    19.595 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.302    19.897    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.021 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.162    20.183    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.307 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.325    20.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124    20.756 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.785    21.541    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.118    21.659 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.154    21.814    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326    22.140 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.628    22.767    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.124    22.891 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.275    23.166    master/Ctrl/States/temp_reg[18]_1
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124    23.290 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.287    23.578    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124    23.702 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.263    23.965    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    24.089 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.315    24.404    master/Ctrl/MC/E_0[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I2_O)        0.124    24.528 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.953    25.481    master/Ctrl/States/shifter_in2[1]
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.118    25.599 r  master/Ctrl/States/temp[29]_i_29/O
                         net (fo=2, routed)           0.661    26.260    master/Ctrl/States/temp[29]_i_29_n_1
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.326    26.587 r  master/Ctrl/States/temp[21]_i_19/O
                         net (fo=1, routed)           0.414    27.000    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.124 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.782    27.906    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.533    28.562    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[20]
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    28.686 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.857    29.543    master/Ctrl/MC/FSM_sequential_state_reg[0]_18
    SLICE_X52Y42         LUT6 (Prop_lut6_I4_O)        0.124    29.667 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    29.667    master/Ctrl/MC/temp[23]_i_37_n_1
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.200 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.200    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.419 r  master/Ctrl/MC/temp_reg[26]_i_9/O[0]
                         net (fo=3, routed)           0.596    31.015    master/Ctrl/MC/temp_reg[27]_3[0]
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    31.842 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.842    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.081 r  master/Ctrl/MC/temp_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.499    32.580    master/Ctrl/Acontrol/data5[30]
    SLICE_X53Y49         LUT6 (Prop_lut6_I3_O)        0.302    32.882 r  master/Ctrl/Acontrol/temp[30]_i_7/O
                         net (fo=1, routed)           0.354    33.237    master/Ctrl/Acontrol/temp[30]_i_7_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.361 r  master/Ctrl/Acontrol/temp[30]_i_3/O
                         net (fo=2, routed)           0.000    33.361    master/Ctrl/Acontrol/temp[30]_i_3_n_1
    SLICE_X52Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    33.575 r  master/Ctrl/Acontrol/temp_reg[30]_i_1/O
                         net (fo=2, routed)           0.598    34.173    master/Ctrl/States/temp_reg[31]_6[30]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.297    34.470 r  master/Ctrl/States/registers[0][30]_i_4/O
                         net (fo=2, routed)           0.172    34.642    master/DP/M2r_mux/RES[21]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.124    34.766 f  master/DP/M2r_mux/registers[0][30]_i_2/O
                         net (fo=1, routed)           0.483    35.249    master/DP/M2r_mux/registers[0][30]_i_2_n_1
    SLICE_X54Y50         LUT3 (Prop_lut3_I2_O)        0.124    35.373 r  master/DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.726    36.099    master/DP/Reg/D[30]
    SLICE_X54Y52         FDRE                                         r  master/DP/Reg/registers_reg[10][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.443    14.784    master/DP/Reg/CLK
    SLICE_X54Y52         FDRE                                         r  master/DP/Reg/registers_reg[10][30]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)       -0.045    14.883    master/DP/Reg/registers_reg[10][30]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -36.099    
  -------------------------------------------------------------------
                         slack                                -21.216    

Slack (VIOLATED) :        -21.198ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[5][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.941ns  (logic 12.737ns (41.165%)  route 18.204ns (58.835%))
  Logic Levels:           44  (CARRY4=5 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.632     5.153    master/DP/Reg/CLK
    SLICE_X61Y35         FDRE                                         r  master/DP/Reg/registers_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  master/DP/Reg/registers_reg[3][1]/Q
                         net (fo=2, routed)           1.043     6.652    master/DP/Reg/registers_reg[3]_12[1]
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  master/DP/Reg/t_i_249/O
                         net (fo=1, routed)           0.000     6.776    master/DP/Reg/t_i_249_n_1
    SLICE_X63Y37         MUXF7 (Prop_muxf7_I0_O)      0.238     7.014 r  master/DP/Reg/t_i_125/O
                         net (fo=1, routed)           0.000     7.014    master/DP/Reg/t_i_125_n_1
    SLICE_X63Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     7.118 r  master/DP/Reg/t_i_63/O
                         net (fo=2, routed)           0.731     7.849    master/Ctrl/States/rd2_outt[1]
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  master/Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.531     8.696    master/DP/Mult/A[1]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      3.841    12.537 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.756    13.293    master/DP/Asrc2_mux/P[0]
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.417 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.428    13.845    master/Ctrl/MC/t__0_3
    SLICE_X54Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.969 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.969    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.577 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.508    15.085    master/Ctrl/Acontrol/data2[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.307    15.392 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.299    15.691    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.815 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.172    15.987    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.111 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.455    16.565    master/Ctrl/States/memo_reg
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    16.689 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.162    16.851    master/DP/MEM/temp_reg[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.171    17.146    master/DP/PC_write/temp_reg[5]_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    17.270 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.463    17.733    master/DP/PC_write/dout[1]
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124    17.857 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.374    18.232    master/Ctrl/States/dout[0]
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124    18.356 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.577    18.933    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X47Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.057 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.471    master/Ctrl/MC/shifter_in1[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124    19.595 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.302    19.897    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.021 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.162    20.183    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.307 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.325    20.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124    20.756 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.785    21.541    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.118    21.659 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.154    21.814    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326    22.140 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.628    22.767    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.124    22.891 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.275    23.166    master/Ctrl/States/temp_reg[18]_1
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124    23.290 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.287    23.578    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124    23.702 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.263    23.965    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    24.089 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.315    24.404    master/Ctrl/MC/E_0[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I2_O)        0.124    24.528 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.953    25.481    master/Ctrl/States/shifter_in2[1]
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.118    25.599 r  master/Ctrl/States/temp[29]_i_29/O
                         net (fo=2, routed)           0.661    26.260    master/Ctrl/States/temp[29]_i_29_n_1
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.326    26.587 r  master/Ctrl/States/temp[21]_i_19/O
                         net (fo=1, routed)           0.414    27.000    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.124 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.782    27.906    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.533    28.562    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[20]
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    28.686 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.857    29.543    master/Ctrl/MC/FSM_sequential_state_reg[0]_18
    SLICE_X52Y42         LUT6 (Prop_lut6_I4_O)        0.124    29.667 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    29.667    master/Ctrl/MC/temp[23]_i_37_n_1
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.200 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.200    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.419 r  master/Ctrl/MC/temp_reg[26]_i_9/O[0]
                         net (fo=3, routed)           0.596    31.015    master/Ctrl/MC/temp_reg[27]_3[0]
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    31.842 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.842    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.081 r  master/Ctrl/MC/temp_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.499    32.580    master/Ctrl/Acontrol/data5[30]
    SLICE_X53Y49         LUT6 (Prop_lut6_I3_O)        0.302    32.882 r  master/Ctrl/Acontrol/temp[30]_i_7/O
                         net (fo=1, routed)           0.354    33.237    master/Ctrl/Acontrol/temp[30]_i_7_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.361 r  master/Ctrl/Acontrol/temp[30]_i_3/O
                         net (fo=2, routed)           0.000    33.361    master/Ctrl/Acontrol/temp[30]_i_3_n_1
    SLICE_X52Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    33.575 r  master/Ctrl/Acontrol/temp_reg[30]_i_1/O
                         net (fo=2, routed)           0.598    34.173    master/Ctrl/States/temp_reg[31]_6[30]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.297    34.470 r  master/Ctrl/States/registers[0][30]_i_4/O
                         net (fo=2, routed)           0.172    34.642    master/DP/M2r_mux/RES[21]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.124    34.766 f  master/DP/M2r_mux/registers[0][30]_i_2/O
                         net (fo=1, routed)           0.483    35.249    master/DP/M2r_mux/registers[0][30]_i_2_n_1
    SLICE_X54Y50         LUT3 (Prop_lut3_I2_O)        0.124    35.373 r  master/DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.721    36.094    master/DP/Reg/D[30]
    SLICE_X54Y54         FDRE                                         r  master/DP/Reg/registers_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.442    14.783    master/DP/Reg/CLK
    SLICE_X54Y54         FDRE                                         r  master/DP/Reg/registers_reg[5][30]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X54Y54         FDRE (Setup_fdre_C_D)       -0.031    14.896    master/DP/Reg/registers_reg[5][30]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -36.094    
  -------------------------------------------------------------------
                         slack                                -21.198    

Slack (VIOLATED) :        -21.174ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[14][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.919ns  (logic 12.737ns (41.195%)  route 18.182ns (58.805%))
  Logic Levels:           44  (CARRY4=5 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.632     5.153    master/DP/Reg/CLK
    SLICE_X61Y35         FDRE                                         r  master/DP/Reg/registers_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  master/DP/Reg/registers_reg[3][1]/Q
                         net (fo=2, routed)           1.043     6.652    master/DP/Reg/registers_reg[3]_12[1]
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  master/DP/Reg/t_i_249/O
                         net (fo=1, routed)           0.000     6.776    master/DP/Reg/t_i_249_n_1
    SLICE_X63Y37         MUXF7 (Prop_muxf7_I0_O)      0.238     7.014 r  master/DP/Reg/t_i_125/O
                         net (fo=1, routed)           0.000     7.014    master/DP/Reg/t_i_125_n_1
    SLICE_X63Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     7.118 r  master/DP/Reg/t_i_63/O
                         net (fo=2, routed)           0.731     7.849    master/Ctrl/States/rd2_outt[1]
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  master/Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.531     8.696    master/DP/Mult/A[1]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      3.841    12.537 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.756    13.293    master/DP/Asrc2_mux/P[0]
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.417 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.428    13.845    master/Ctrl/MC/t__0_3
    SLICE_X54Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.969 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.969    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.577 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.508    15.085    master/Ctrl/Acontrol/data2[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.307    15.392 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.299    15.691    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.815 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.172    15.987    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.111 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.455    16.565    master/Ctrl/States/memo_reg
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    16.689 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.162    16.851    master/DP/MEM/temp_reg[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.171    17.146    master/DP/PC_write/temp_reg[5]_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    17.270 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.463    17.733    master/DP/PC_write/dout[1]
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124    17.857 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.374    18.232    master/Ctrl/States/dout[0]
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124    18.356 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.577    18.933    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X47Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.057 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.471    master/Ctrl/MC/shifter_in1[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124    19.595 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.302    19.897    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.021 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.162    20.183    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.307 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.325    20.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124    20.756 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.785    21.541    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.118    21.659 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.154    21.814    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326    22.140 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.628    22.767    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.124    22.891 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.275    23.166    master/Ctrl/States/temp_reg[18]_1
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124    23.290 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.287    23.578    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124    23.702 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.263    23.965    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    24.089 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.315    24.404    master/Ctrl/MC/E_0[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I2_O)        0.124    24.528 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.953    25.481    master/Ctrl/States/shifter_in2[1]
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.118    25.599 r  master/Ctrl/States/temp[29]_i_29/O
                         net (fo=2, routed)           0.661    26.260    master/Ctrl/States/temp[29]_i_29_n_1
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.326    26.587 r  master/Ctrl/States/temp[21]_i_19/O
                         net (fo=1, routed)           0.414    27.000    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.124 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.782    27.906    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.533    28.562    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[20]
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    28.686 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.857    29.543    master/Ctrl/MC/FSM_sequential_state_reg[0]_18
    SLICE_X52Y42         LUT6 (Prop_lut6_I4_O)        0.124    29.667 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    29.667    master/Ctrl/MC/temp[23]_i_37_n_1
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.200 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.200    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.419 r  master/Ctrl/MC/temp_reg[26]_i_9/O[0]
                         net (fo=3, routed)           0.596    31.015    master/Ctrl/MC/temp_reg[27]_3[0]
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    31.842 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.842    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.081 r  master/Ctrl/MC/temp_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.499    32.580    master/Ctrl/Acontrol/data5[30]
    SLICE_X53Y49         LUT6 (Prop_lut6_I3_O)        0.302    32.882 r  master/Ctrl/Acontrol/temp[30]_i_7/O
                         net (fo=1, routed)           0.354    33.237    master/Ctrl/Acontrol/temp[30]_i_7_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.361 r  master/Ctrl/Acontrol/temp[30]_i_3/O
                         net (fo=2, routed)           0.000    33.361    master/Ctrl/Acontrol/temp[30]_i_3_n_1
    SLICE_X52Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    33.575 r  master/Ctrl/Acontrol/temp_reg[30]_i_1/O
                         net (fo=2, routed)           0.598    34.173    master/Ctrl/States/temp_reg[31]_6[30]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.297    34.470 r  master/Ctrl/States/registers[0][30]_i_4/O
                         net (fo=2, routed)           0.172    34.642    master/DP/M2r_mux/RES[21]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.124    34.766 f  master/DP/M2r_mux/registers[0][30]_i_2/O
                         net (fo=1, routed)           0.483    35.249    master/DP/M2r_mux/registers[0][30]_i_2_n_1
    SLICE_X54Y50         LUT3 (Prop_lut3_I2_O)        0.124    35.373 r  master/DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.699    36.072    master/DP/Reg/D[30]
    SLICE_X56Y51         FDRE                                         r  master/DP/Reg/registers_reg[14][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.444    14.785    master/DP/Reg/CLK
    SLICE_X56Y51         FDRE                                         r  master/DP/Reg/registers_reg[14][30]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X56Y51         FDRE (Setup_fdre_C_D)       -0.031    14.898    master/DP/Reg/registers_reg[14][30]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -36.072    
  -------------------------------------------------------------------
                         slack                                -21.174    

Slack (VIOLATED) :        -21.138ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[3][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.855ns  (logic 12.737ns (41.280%)  route 18.118ns (58.720%))
  Logic Levels:           44  (CARRY4=5 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.632     5.153    master/DP/Reg/CLK
    SLICE_X61Y35         FDRE                                         r  master/DP/Reg/registers_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  master/DP/Reg/registers_reg[3][1]/Q
                         net (fo=2, routed)           1.043     6.652    master/DP/Reg/registers_reg[3]_12[1]
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  master/DP/Reg/t_i_249/O
                         net (fo=1, routed)           0.000     6.776    master/DP/Reg/t_i_249_n_1
    SLICE_X63Y37         MUXF7 (Prop_muxf7_I0_O)      0.238     7.014 r  master/DP/Reg/t_i_125/O
                         net (fo=1, routed)           0.000     7.014    master/DP/Reg/t_i_125_n_1
    SLICE_X63Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     7.118 r  master/DP/Reg/t_i_63/O
                         net (fo=2, routed)           0.731     7.849    master/Ctrl/States/rd2_outt[1]
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  master/Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.531     8.696    master/DP/Mult/A[1]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      3.841    12.537 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.756    13.293    master/DP/Asrc2_mux/P[0]
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.417 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.428    13.845    master/Ctrl/MC/t__0_3
    SLICE_X54Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.969 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.969    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.577 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.508    15.085    master/Ctrl/Acontrol/data2[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.307    15.392 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.299    15.691    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.815 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.172    15.987    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.111 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.455    16.565    master/Ctrl/States/memo_reg
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    16.689 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.162    16.851    master/DP/MEM/temp_reg[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.171    17.146    master/DP/PC_write/temp_reg[5]_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    17.270 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.463    17.733    master/DP/PC_write/dout[1]
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124    17.857 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.374    18.232    master/Ctrl/States/dout[0]
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124    18.356 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.577    18.933    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X47Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.057 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.471    master/Ctrl/MC/shifter_in1[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124    19.595 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.302    19.897    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.021 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.162    20.183    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.307 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.325    20.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124    20.756 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.785    21.541    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.118    21.659 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.154    21.814    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326    22.140 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.628    22.767    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.124    22.891 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.275    23.166    master/Ctrl/States/temp_reg[18]_1
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124    23.290 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.287    23.578    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124    23.702 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.263    23.965    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    24.089 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.315    24.404    master/Ctrl/MC/E_0[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I2_O)        0.124    24.528 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.953    25.481    master/Ctrl/States/shifter_in2[1]
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.118    25.599 r  master/Ctrl/States/temp[29]_i_29/O
                         net (fo=2, routed)           0.661    26.260    master/Ctrl/States/temp[29]_i_29_n_1
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.326    26.587 r  master/Ctrl/States/temp[21]_i_19/O
                         net (fo=1, routed)           0.414    27.000    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.124 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.782    27.906    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.533    28.562    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[20]
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    28.686 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.857    29.543    master/Ctrl/MC/FSM_sequential_state_reg[0]_18
    SLICE_X52Y42         LUT6 (Prop_lut6_I4_O)        0.124    29.667 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    29.667    master/Ctrl/MC/temp[23]_i_37_n_1
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.200 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.200    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.419 r  master/Ctrl/MC/temp_reg[26]_i_9/O[0]
                         net (fo=3, routed)           0.596    31.015    master/Ctrl/MC/temp_reg[27]_3[0]
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    31.842 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.842    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.081 r  master/Ctrl/MC/temp_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.499    32.580    master/Ctrl/Acontrol/data5[30]
    SLICE_X53Y49         LUT6 (Prop_lut6_I3_O)        0.302    32.882 r  master/Ctrl/Acontrol/temp[30]_i_7/O
                         net (fo=1, routed)           0.354    33.237    master/Ctrl/Acontrol/temp[30]_i_7_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.361 r  master/Ctrl/Acontrol/temp[30]_i_3/O
                         net (fo=2, routed)           0.000    33.361    master/Ctrl/Acontrol/temp[30]_i_3_n_1
    SLICE_X52Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    33.575 r  master/Ctrl/Acontrol/temp_reg[30]_i_1/O
                         net (fo=2, routed)           0.598    34.173    master/Ctrl/States/temp_reg[31]_6[30]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.297    34.470 r  master/Ctrl/States/registers[0][30]_i_4/O
                         net (fo=2, routed)           0.172    34.642    master/DP/M2r_mux/RES[21]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.124    34.766 f  master/DP/M2r_mux/registers[0][30]_i_2/O
                         net (fo=1, routed)           0.483    35.249    master/DP/M2r_mux/registers[0][30]_i_2_n_1
    SLICE_X54Y50         LUT3 (Prop_lut3_I2_O)        0.124    35.373 r  master/DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.635    36.008    master/DP/Reg/D[30]
    SLICE_X55Y50         FDRE                                         r  master/DP/Reg/registers_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.443    14.784    master/DP/Reg/CLK
    SLICE_X55Y50         FDRE                                         r  master/DP/Reg/registers_reg[3][30]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X55Y50         FDRE (Setup_fdre_C_D)       -0.058    14.870    master/DP/Reg/registers_reg[3][30]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -36.008    
  -------------------------------------------------------------------
                         slack                                -21.138    

Slack (VIOLATED) :        -21.125ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.855ns  (logic 12.737ns (41.280%)  route 18.118ns (58.720%))
  Logic Levels:           44  (CARRY4=5 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.632     5.153    master/DP/Reg/CLK
    SLICE_X61Y35         FDRE                                         r  master/DP/Reg/registers_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  master/DP/Reg/registers_reg[3][1]/Q
                         net (fo=2, routed)           1.043     6.652    master/DP/Reg/registers_reg[3]_12[1]
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  master/DP/Reg/t_i_249/O
                         net (fo=1, routed)           0.000     6.776    master/DP/Reg/t_i_249_n_1
    SLICE_X63Y37         MUXF7 (Prop_muxf7_I0_O)      0.238     7.014 r  master/DP/Reg/t_i_125/O
                         net (fo=1, routed)           0.000     7.014    master/DP/Reg/t_i_125_n_1
    SLICE_X63Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     7.118 r  master/DP/Reg/t_i_63/O
                         net (fo=2, routed)           0.731     7.849    master/Ctrl/States/rd2_outt[1]
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  master/Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.531     8.696    master/DP/Mult/A[1]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      3.841    12.537 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.756    13.293    master/DP/Asrc2_mux/P[0]
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.417 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.428    13.845    master/Ctrl/MC/t__0_3
    SLICE_X54Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.969 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.969    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.577 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.508    15.085    master/Ctrl/Acontrol/data2[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.307    15.392 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.299    15.691    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.815 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.172    15.987    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.111 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.455    16.565    master/Ctrl/States/memo_reg
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    16.689 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.162    16.851    master/DP/MEM/temp_reg[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.171    17.146    master/DP/PC_write/temp_reg[5]_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    17.270 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.463    17.733    master/DP/PC_write/dout[1]
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124    17.857 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.374    18.232    master/Ctrl/States/dout[0]
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124    18.356 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.577    18.933    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X47Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.057 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.471    master/Ctrl/MC/shifter_in1[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124    19.595 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.302    19.897    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.021 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.162    20.183    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.307 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.325    20.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124    20.756 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.785    21.541    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.118    21.659 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.154    21.814    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326    22.140 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.628    22.767    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.124    22.891 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.275    23.166    master/Ctrl/States/temp_reg[18]_1
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124    23.290 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.287    23.578    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124    23.702 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.263    23.965    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    24.089 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.315    24.404    master/Ctrl/MC/E_0[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I2_O)        0.124    24.528 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.953    25.481    master/Ctrl/States/shifter_in2[1]
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.118    25.599 r  master/Ctrl/States/temp[29]_i_29/O
                         net (fo=2, routed)           0.661    26.260    master/Ctrl/States/temp[29]_i_29_n_1
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.326    26.587 r  master/Ctrl/States/temp[21]_i_19/O
                         net (fo=1, routed)           0.414    27.000    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.124 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.782    27.906    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.533    28.562    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[20]
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    28.686 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.857    29.543    master/Ctrl/MC/FSM_sequential_state_reg[0]_18
    SLICE_X52Y42         LUT6 (Prop_lut6_I4_O)        0.124    29.667 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    29.667    master/Ctrl/MC/temp[23]_i_37_n_1
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.200 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.200    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.419 r  master/Ctrl/MC/temp_reg[26]_i_9/O[0]
                         net (fo=3, routed)           0.596    31.015    master/Ctrl/MC/temp_reg[27]_3[0]
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    31.842 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.842    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.081 r  master/Ctrl/MC/temp_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.499    32.580    master/Ctrl/Acontrol/data5[30]
    SLICE_X53Y49         LUT6 (Prop_lut6_I3_O)        0.302    32.882 r  master/Ctrl/Acontrol/temp[30]_i_7/O
                         net (fo=1, routed)           0.354    33.237    master/Ctrl/Acontrol/temp[30]_i_7_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.361 r  master/Ctrl/Acontrol/temp[30]_i_3/O
                         net (fo=2, routed)           0.000    33.361    master/Ctrl/Acontrol/temp[30]_i_3_n_1
    SLICE_X52Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    33.575 r  master/Ctrl/Acontrol/temp_reg[30]_i_1/O
                         net (fo=2, routed)           0.598    34.173    master/Ctrl/States/temp_reg[31]_6[30]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.297    34.470 r  master/Ctrl/States/registers[0][30]_i_4/O
                         net (fo=2, routed)           0.172    34.642    master/DP/M2r_mux/RES[21]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.124    34.766 f  master/DP/M2r_mux/registers[0][30]_i_2/O
                         net (fo=1, routed)           0.483    35.249    master/DP/M2r_mux/registers[0][30]_i_2_n_1
    SLICE_X54Y50         LUT3 (Prop_lut3_I2_O)        0.124    35.373 r  master/DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.635    36.008    master/DP/Reg/D[30]
    SLICE_X54Y50         FDRE                                         r  master/DP/Reg/registers_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.443    14.784    master/DP/Reg/CLK
    SLICE_X54Y50         FDRE                                         r  master/DP/Reg/registers_reg[0][30]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y50         FDRE (Setup_fdre_C_D)       -0.045    14.883    master/DP/Reg/registers_reg[0][30]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -36.008    
  -------------------------------------------------------------------
                         slack                                -21.125    

Slack (VIOLATED) :        -21.108ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[6][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.856ns  (logic 12.737ns (41.279%)  route 18.119ns (58.721%))
  Logic Levels:           44  (CARRY4=5 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.632     5.153    master/DP/Reg/CLK
    SLICE_X61Y35         FDRE                                         r  master/DP/Reg/registers_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  master/DP/Reg/registers_reg[3][1]/Q
                         net (fo=2, routed)           1.043     6.652    master/DP/Reg/registers_reg[3]_12[1]
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  master/DP/Reg/t_i_249/O
                         net (fo=1, routed)           0.000     6.776    master/DP/Reg/t_i_249_n_1
    SLICE_X63Y37         MUXF7 (Prop_muxf7_I0_O)      0.238     7.014 r  master/DP/Reg/t_i_125/O
                         net (fo=1, routed)           0.000     7.014    master/DP/Reg/t_i_125_n_1
    SLICE_X63Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     7.118 r  master/DP/Reg/t_i_63/O
                         net (fo=2, routed)           0.731     7.849    master/Ctrl/States/rd2_outt[1]
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  master/Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.531     8.696    master/DP/Mult/A[1]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      3.841    12.537 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.756    13.293    master/DP/Asrc2_mux/P[0]
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.417 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.428    13.845    master/Ctrl/MC/t__0_3
    SLICE_X54Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.969 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.969    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.577 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.508    15.085    master/Ctrl/Acontrol/data2[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.307    15.392 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.299    15.691    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.815 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.172    15.987    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.111 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.455    16.565    master/Ctrl/States/memo_reg
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    16.689 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.162    16.851    master/DP/MEM/temp_reg[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.171    17.146    master/DP/PC_write/temp_reg[5]_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    17.270 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.463    17.733    master/DP/PC_write/dout[1]
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124    17.857 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.374    18.232    master/Ctrl/States/dout[0]
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124    18.356 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.577    18.933    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X47Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.057 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.471    master/Ctrl/MC/shifter_in1[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124    19.595 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.302    19.897    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.021 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.162    20.183    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.307 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.325    20.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124    20.756 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.785    21.541    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.118    21.659 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.154    21.814    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326    22.140 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.628    22.767    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.124    22.891 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.275    23.166    master/Ctrl/States/temp_reg[18]_1
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124    23.290 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.287    23.578    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124    23.702 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.263    23.965    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    24.089 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.315    24.404    master/Ctrl/MC/E_0[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I2_O)        0.124    24.528 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.953    25.481    master/Ctrl/States/shifter_in2[1]
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.118    25.599 r  master/Ctrl/States/temp[29]_i_29/O
                         net (fo=2, routed)           0.661    26.260    master/Ctrl/States/temp[29]_i_29_n_1
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.326    26.587 r  master/Ctrl/States/temp[21]_i_19/O
                         net (fo=1, routed)           0.414    27.000    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.124 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.782    27.906    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.533    28.562    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[20]
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    28.686 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.857    29.543    master/Ctrl/MC/FSM_sequential_state_reg[0]_18
    SLICE_X52Y42         LUT6 (Prop_lut6_I4_O)        0.124    29.667 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    29.667    master/Ctrl/MC/temp[23]_i_37_n_1
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.200 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.200    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.419 r  master/Ctrl/MC/temp_reg[26]_i_9/O[0]
                         net (fo=3, routed)           0.596    31.015    master/Ctrl/MC/temp_reg[27]_3[0]
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    31.842 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.842    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.081 r  master/Ctrl/MC/temp_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.499    32.580    master/Ctrl/Acontrol/data5[30]
    SLICE_X53Y49         LUT6 (Prop_lut6_I3_O)        0.302    32.882 r  master/Ctrl/Acontrol/temp[30]_i_7/O
                         net (fo=1, routed)           0.354    33.237    master/Ctrl/Acontrol/temp[30]_i_7_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.361 r  master/Ctrl/Acontrol/temp[30]_i_3/O
                         net (fo=2, routed)           0.000    33.361    master/Ctrl/Acontrol/temp[30]_i_3_n_1
    SLICE_X52Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    33.575 r  master/Ctrl/Acontrol/temp_reg[30]_i_1/O
                         net (fo=2, routed)           0.598    34.173    master/Ctrl/States/temp_reg[31]_6[30]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.297    34.470 r  master/Ctrl/States/registers[0][30]_i_4/O
                         net (fo=2, routed)           0.172    34.642    master/DP/M2r_mux/RES[21]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.124    34.766 f  master/DP/M2r_mux/registers[0][30]_i_2/O
                         net (fo=1, routed)           0.483    35.249    master/DP/M2r_mux/registers[0][30]_i_2_n_1
    SLICE_X54Y50         LUT3 (Prop_lut3_I2_O)        0.124    35.373 r  master/DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.636    36.009    master/DP/Reg/D[30]
    SLICE_X56Y50         FDRE                                         r  master/DP/Reg/registers_reg[6][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.444    14.785    master/DP/Reg/CLK
    SLICE_X56Y50         FDRE                                         r  master/DP/Reg/registers_reg[6][30]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X56Y50         FDRE (Setup_fdre_C_D)       -0.028    14.901    master/DP/Reg/registers_reg[6][30]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -36.009    
  -------------------------------------------------------------------
                         slack                                -21.108    

Slack (VIOLATED) :        -21.098ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[12][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.952ns  (logic 12.737ns (41.151%)  route 18.215ns (58.849%))
  Logic Levels:           44  (CARRY4=5 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.632     5.153    master/DP/Reg/CLK
    SLICE_X61Y35         FDRE                                         r  master/DP/Reg/registers_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  master/DP/Reg/registers_reg[3][1]/Q
                         net (fo=2, routed)           1.043     6.652    master/DP/Reg/registers_reg[3]_12[1]
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  master/DP/Reg/t_i_249/O
                         net (fo=1, routed)           0.000     6.776    master/DP/Reg/t_i_249_n_1
    SLICE_X63Y37         MUXF7 (Prop_muxf7_I0_O)      0.238     7.014 r  master/DP/Reg/t_i_125/O
                         net (fo=1, routed)           0.000     7.014    master/DP/Reg/t_i_125_n_1
    SLICE_X63Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     7.118 r  master/DP/Reg/t_i_63/O
                         net (fo=2, routed)           0.731     7.849    master/Ctrl/States/rd2_outt[1]
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  master/Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.531     8.696    master/DP/Mult/A[1]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      3.841    12.537 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.756    13.293    master/DP/Asrc2_mux/P[0]
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.417 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.428    13.845    master/Ctrl/MC/t__0_3
    SLICE_X54Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.969 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.969    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.577 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.508    15.085    master/Ctrl/Acontrol/data2[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.307    15.392 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.299    15.691    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.815 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.172    15.987    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.111 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.455    16.565    master/Ctrl/States/memo_reg
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    16.689 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.162    16.851    master/DP/MEM/temp_reg[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.171    17.146    master/DP/PC_write/temp_reg[5]_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    17.270 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.463    17.733    master/DP/PC_write/dout[1]
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124    17.857 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.374    18.232    master/Ctrl/States/dout[0]
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124    18.356 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.577    18.933    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X47Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.057 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.471    master/Ctrl/MC/shifter_in1[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124    19.595 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.302    19.897    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.021 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.162    20.183    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.307 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.325    20.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124    20.756 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.785    21.541    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.118    21.659 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.154    21.814    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326    22.140 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.628    22.767    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.124    22.891 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.275    23.166    master/Ctrl/States/temp_reg[18]_1
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124    23.290 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.287    23.578    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124    23.702 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.263    23.965    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    24.089 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.315    24.404    master/Ctrl/MC/E_0[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I2_O)        0.124    24.528 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.953    25.481    master/Ctrl/States/shifter_in2[1]
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.118    25.599 r  master/Ctrl/States/temp[29]_i_29/O
                         net (fo=2, routed)           0.661    26.260    master/Ctrl/States/temp[29]_i_29_n_1
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.326    26.587 r  master/Ctrl/States/temp[21]_i_19/O
                         net (fo=1, routed)           0.414    27.000    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.124 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.782    27.906    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.533    28.562    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[20]
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    28.686 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.857    29.543    master/Ctrl/MC/FSM_sequential_state_reg[0]_18
    SLICE_X52Y42         LUT6 (Prop_lut6_I4_O)        0.124    29.667 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    29.667    master/Ctrl/MC/temp[23]_i_37_n_1
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.200 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.200    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.419 r  master/Ctrl/MC/temp_reg[26]_i_9/O[0]
                         net (fo=3, routed)           0.596    31.015    master/Ctrl/MC/temp_reg[27]_3[0]
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    31.842 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.842    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.081 r  master/Ctrl/MC/temp_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.499    32.580    master/Ctrl/Acontrol/data5[30]
    SLICE_X53Y49         LUT6 (Prop_lut6_I3_O)        0.302    32.882 r  master/Ctrl/Acontrol/temp[30]_i_7/O
                         net (fo=1, routed)           0.354    33.237    master/Ctrl/Acontrol/temp[30]_i_7_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.361 r  master/Ctrl/Acontrol/temp[30]_i_3/O
                         net (fo=2, routed)           0.000    33.361    master/Ctrl/Acontrol/temp[30]_i_3_n_1
    SLICE_X52Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    33.575 r  master/Ctrl/Acontrol/temp_reg[30]_i_1/O
                         net (fo=2, routed)           0.598    34.173    master/Ctrl/States/temp_reg[31]_6[30]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.297    34.470 r  master/Ctrl/States/registers[0][30]_i_4/O
                         net (fo=2, routed)           0.172    34.642    master/DP/M2r_mux/RES[21]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.124    34.766 f  master/DP/M2r_mux/registers[0][30]_i_2/O
                         net (fo=1, routed)           0.483    35.249    master/DP/M2r_mux/registers[0][30]_i_2_n_1
    SLICE_X54Y50         LUT3 (Prop_lut3_I2_O)        0.124    35.373 r  master/DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.732    36.105    master/DP/Reg/D[30]
    SLICE_X56Y48         FDRE                                         r  master/DP/Reg/registers_reg[12][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.454    14.795    master/DP/Reg/CLK
    SLICE_X56Y48         FDRE                                         r  master/DP/Reg/registers_reg[12][30]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y48         FDRE (Setup_fdre_C_D)       -0.013    15.007    master/DP/Reg/registers_reg[12][30]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -36.105    
  -------------------------------------------------------------------
                         slack                                -21.098    

Slack (VIOLATED) :        -21.098ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[15][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.807ns  (logic 12.737ns (41.345%)  route 18.069ns (58.655%))
  Logic Levels:           44  (CARRY4=5 DSP48E1=1 LUT3=4 LUT4=3 LUT5=7 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.632     5.153    master/DP/Reg/CLK
    SLICE_X61Y35         FDRE                                         r  master/DP/Reg/registers_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  master/DP/Reg/registers_reg[3][1]/Q
                         net (fo=2, routed)           1.043     6.652    master/DP/Reg/registers_reg[3]_12[1]
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  master/DP/Reg/t_i_249/O
                         net (fo=1, routed)           0.000     6.776    master/DP/Reg/t_i_249_n_1
    SLICE_X63Y37         MUXF7 (Prop_muxf7_I0_O)      0.238     7.014 r  master/DP/Reg/t_i_125/O
                         net (fo=1, routed)           0.000     7.014    master/DP/Reg/t_i_125_n_1
    SLICE_X63Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     7.118 r  master/DP/Reg/t_i_63/O
                         net (fo=2, routed)           0.731     7.849    master/Ctrl/States/rd2_outt[1]
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  master/Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.531     8.696    master/DP/Mult/A[1]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      3.841    12.537 f  master/DP/Mult/t__0/P[0]
                         net (fo=2, routed)           0.756    13.293    master/DP/Asrc2_mux/P[0]
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.417 r  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=8, routed)           0.428    13.845    master/Ctrl/MC/t__0_3
    SLICE_X54Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.969 r  master/Ctrl/MC/temp[3]_i_57/O
                         net (fo=1, routed)           0.000    13.969    master/Ctrl/MC/temp[3]_i_57_n_1
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.577 f  master/Ctrl/MC/temp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.508    15.085    master/Ctrl/Acontrol/data2[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.307    15.392 f  master/Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=2, routed)           0.299    15.691    master/Ctrl/Acontrol/temp[3]_i_4_n_1
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.815 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=2, routed)           0.172    15.987    master/Ctrl/States/temp_reg[31]_6[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.111 f  master/Ctrl/States/memo_reg_i_3/O
                         net (fo=5, routed)           0.455    16.565    master/Ctrl/States/memo_reg
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    16.689 r  master/Ctrl/States/i__i_2/O
                         net (fo=1, routed)           0.162    16.851    master/DP/MEM/temp_reg[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  master/DP/MEM/memo[127]/i_/O
                         net (fo=1, routed)           0.171    17.146    master/DP/PC_write/temp_reg[5]_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    17.270 r  master/DP/PC_write/inscd_reg[2]_i_12/O
                         net (fo=8, routed)           0.463    17.733    master/DP/PC_write/dout[1]
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.124    17.857 r  master/DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=11, routed)          0.374    18.232    master/Ctrl/States/dout[0]
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124    18.356 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.577    18.933    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X47Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.057 r  master/DP/Ssrc1_mux/temp[24]_i_31/O
                         net (fo=11, routed)          0.415    19.471    master/Ctrl/MC/shifter_in1[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124    19.595 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.302    19.897    master/DP/E_write/FSM_sequential_state_reg[1]_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.021 f  master/DP/E_write/temp[0]_i_14/O
                         net (fo=1, routed)           0.162    20.183    master/Ctrl/States/FSM_sequential_state_reg[0]_27
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.307 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.325    20.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_3[0]
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124    20.756 r  master/Ctrl/MC/temp[31]_i_86/O
                         net (fo=125, routed)         0.785    21.541    master/Ctrl/States/FSM_sequential_state_reg[1]_35
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.118    21.659 r  master/Ctrl/States/temp[30]_i_51/O
                         net (fo=1, routed)           0.154    21.814    master/Ctrl/States/temp[30]_i_51_n_1
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326    22.140 r  master/Ctrl/States/temp[30]_i_37/O
                         net (fo=4, routed)           0.628    22.767    master/Ctrl/States/temp[30]_i_37_n_1
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.124    22.891 r  master/Ctrl/States/temp[18]_i_24/O
                         net (fo=4, routed)           0.275    23.166    master/Ctrl/States/temp_reg[18]_1
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.124    23.290 r  master/Ctrl/States/temp[2]_i_20/O
                         net (fo=1, routed)           0.287    23.578    master/DP/E_write/FSM_sequential_state_reg[0]_8
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124    23.702 f  master/DP/E_write/temp[2]_i_18/O
                         net (fo=1, routed)           0.263    23.965    master/Ctrl/States/FSM_sequential_state_reg[0]_26
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    24.089 r  master/Ctrl/States/temp[2]_i_15/O
                         net (fo=3, routed)           0.315    24.404    master/Ctrl/MC/E_0[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I2_O)        0.124    24.528 r  master/Ctrl/MC/temp[31]_i_76/O
                         net (fo=107, routed)         0.953    25.481    master/Ctrl/States/shifter_in2[1]
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.118    25.599 r  master/Ctrl/States/temp[29]_i_29/O
                         net (fo=2, routed)           0.661    26.260    master/Ctrl/States/temp[29]_i_29_n_1
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.326    26.587 r  master/Ctrl/States/temp[21]_i_19/O
                         net (fo=1, routed)           0.414    27.000    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.124 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.782    27.906    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.533    28.562    master/DP/Asrc2_mux/FSM_sequential_state_reg[0]_0[20]
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    28.686 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.857    29.543    master/Ctrl/MC/FSM_sequential_state_reg[0]_18
    SLICE_X52Y42         LUT6 (Prop_lut6_I4_O)        0.124    29.667 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    29.667    master/Ctrl/MC/temp[23]_i_37_n_1
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.200 r  master/Ctrl/MC/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.200    master/Ctrl/MC/temp_reg[23]_i_9_n_1
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.419 r  master/Ctrl/MC/temp_reg[26]_i_9/O[0]
                         net (fo=3, routed)           0.596    31.015    master/Ctrl/MC/temp_reg[27]_3[0]
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    31.842 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.842    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.081 r  master/Ctrl/MC/temp_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.499    32.580    master/Ctrl/Acontrol/data5[30]
    SLICE_X53Y49         LUT6 (Prop_lut6_I3_O)        0.302    32.882 r  master/Ctrl/Acontrol/temp[30]_i_7/O
                         net (fo=1, routed)           0.354    33.237    master/Ctrl/Acontrol/temp[30]_i_7_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.361 r  master/Ctrl/Acontrol/temp[30]_i_3/O
                         net (fo=2, routed)           0.000    33.361    master/Ctrl/Acontrol/temp[30]_i_3_n_1
    SLICE_X52Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    33.575 r  master/Ctrl/Acontrol/temp_reg[30]_i_1/O
                         net (fo=2, routed)           0.598    34.173    master/Ctrl/States/temp_reg[31]_6[30]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.297    34.470 r  master/Ctrl/States/registers[0][30]_i_4/O
                         net (fo=2, routed)           0.172    34.642    master/DP/M2r_mux/RES[21]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.124    34.766 f  master/DP/M2r_mux/registers[0][30]_i_2/O
                         net (fo=1, routed)           0.483    35.249    master/DP/M2r_mux/registers[0][30]_i_2_n_1
    SLICE_X54Y50         LUT3 (Prop_lut3_I2_O)        0.124    35.373 r  master/DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.587    35.960    master/DP/Reg/D[30]
    SLICE_X57Y50         FDCE                                         r  master/DP/Reg/registers_reg[15][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.444    14.785    master/DP/Reg/CLK
    SLICE_X57Y50         FDCE                                         r  master/DP/Reg/registers_reg[15][30]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X57Y50         FDCE (Setup_fdce_C_D)       -0.067    14.862    master/DP/Reg/registers_reg[15][30]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -35.960    
  -------------------------------------------------------------------
                         slack                                -21.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 outp/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swit/temp_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.108%)  route 0.105ns (29.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.559     1.442    outp/CLK
    SLICE_X38Y35         FDRE                                         r  outp/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  outp/state_reg[1]/Q
                         net (fo=6, routed)           0.105     1.695    swit/state_reg[1]
    SLICE_X38Y35         LUT3 (Prop_lut3_I1_O)        0.098     1.793 r  swit/temp_ready_i_1/O
                         net (fo=1, routed)           0.000     1.793    swit/temp_ready_i_1_n_1
    SLICE_X38Y35         FDRE                                         r  swit/temp_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.827     1.954    swit/CLK
    SLICE_X38Y35         FDRE                                         r  swit/temp_ready_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.120     1.562    swit/temp_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 memory_state/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_state/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.514%)  route 0.162ns (46.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.562     1.445    memory_state/CLK
    SLICE_X48Y35         FDRE                                         r  memory_state/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  memory_state/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.162     1.748    master/Ctrl/States/FSM_sequential_state_reg[2]_0[1]
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  master/Ctrl/States/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    memory_state/D[0]
    SLICE_X49Y35         FDRE                                         r  memory_state/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.831     1.958    memory_state/CLK
    SLICE_X49Y35         FDRE                                         r  memory_state/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.091     1.549    memory_state/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ssdd/clk_div/tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdd/clk_div/tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.586     1.469    ssdd/clk_div/clk
    SLICE_X63Y29         FDRE                                         r  ssdd/clk_div/tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ssdd/clk_div/tmp_reg/Q
                         net (fo=9, routed)           0.168     1.778    ssdd/clk_div/CLK
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.823 r  ssdd/clk_div/tmp_i_1/O
                         net (fo=1, routed)           0.000     1.823    ssdd/clk_div/tmp_i_1_n_1
    SLICE_X63Y29         FDRE                                         r  ssdd/clk_div/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.855     1.982    ssdd/clk_div/clk
    SLICE_X63Y29         FDRE                                         r  ssdd/clk_div/tmp_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.091     1.560    ssdd/clk_div/tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 swit/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swit/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.564     1.447    swit/CLK
    SLICE_X47Y43         FDRE                                         r  swit/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  swit/state_reg[0]/Q
                         net (fo=3, routed)           0.170     1.759    master/Ctrl/States/state_reg[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  master/Ctrl/States/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    swit/state
    SLICE_X47Y43         FDRE                                         r  swit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.834     1.961    swit/CLK
    SLICE_X47Y43         FDRE                                         r  swit/state_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X47Y43         FDRE (Hold_fdre_C_D)         0.091     1.538    swit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ssdd/clk_div/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdd/clk_div/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.589     1.472    ssdd/clk_div/clk
    SLICE_X60Y33         FDRE                                         r  ssdd/clk_div/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  ssdd/clk_div/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.763    ssdd/clk_div/count_reg[26]
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  ssdd/clk_div/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    ssdd/clk_div/count_reg[24]_i_1_n_6
    SLICE_X60Y33         FDRE                                         r  ssdd/clk_div/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.857     1.984    ssdd/clk_div/clk
    SLICE_X60Y33         FDRE                                         r  ssdd/clk_div/count_reg[26]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.134     1.606    ssdd/clk_div/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ssdd/clk_div/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdd/clk_div/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.584     1.467    ssdd/clk_div/clk
    SLICE_X60Y28         FDRE                                         r  ssdd/clk_div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  ssdd/clk_div/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.758    ssdd/clk_div/count_reg[6]
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  ssdd/clk_div/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    ssdd/clk_div/count_reg[4]_i_1_n_6
    SLICE_X60Y28         FDRE                                         r  ssdd/clk_div/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.852     1.979    ssdd/clk_div/clk
    SLICE_X60Y28         FDRE                                         r  ssdd/clk_div/count_reg[6]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.134     1.601    ssdd/clk_div/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ssdd/clk_div/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdd/clk_div/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.585     1.468    ssdd/clk_div/clk
    SLICE_X60Y29         FDRE                                         r  ssdd/clk_div/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ssdd/clk_div/count_reg[10]/Q
                         net (fo=2, routed)           0.127     1.759    ssdd/clk_div/count_reg[10]
    SLICE_X60Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  ssdd/clk_div/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    ssdd/clk_div/count_reg[8]_i_1_n_6
    SLICE_X60Y29         FDRE                                         r  ssdd/clk_div/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.853     1.980    ssdd/clk_div/clk
    SLICE_X60Y29         FDRE                                         r  ssdd/clk_div/count_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.134     1.602    ssdd/clk_div/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ssdd/clk_div/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdd/clk_div/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.587     1.470    ssdd/clk_div/clk
    SLICE_X60Y31         FDRE                                         r  ssdd/clk_div/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  ssdd/clk_div/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.761    ssdd/clk_div/count_reg[18]
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  ssdd/clk_div/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    ssdd/clk_div/count_reg[16]_i_1_n_6
    SLICE_X60Y31         FDRE                                         r  ssdd/clk_div/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.855     1.982    ssdd/clk_div/clk
    SLICE_X60Y31         FDRE                                         r  ssdd/clk_div/count_reg[18]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.134     1.604    ssdd/clk_div/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ssdd/clk_div/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdd/clk_div/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.588     1.471    ssdd/clk_div/clk
    SLICE_X60Y32         FDRE                                         r  ssdd/clk_div/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  ssdd/clk_div/count_reg[22]/Q
                         net (fo=2, routed)           0.127     1.762    ssdd/clk_div/count_reg[22]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  ssdd/clk_div/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    ssdd/clk_div/count_reg[20]_i_1_n_6
    SLICE_X60Y32         FDRE                                         r  ssdd/clk_div/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.856     1.983    ssdd/clk_div/clk
    SLICE_X60Y32         FDRE                                         r  ssdd/clk_div/count_reg[22]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.134     1.605    ssdd/clk_div/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ssdd/clk_div/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdd/clk_div/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.586     1.469    ssdd/clk_div/clk
    SLICE_X60Y30         FDRE                                         r  ssdd/clk_div/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  ssdd/clk_div/count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.760    ssdd/clk_div/count_reg[14]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  ssdd/clk_div/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    ssdd/clk_div/count_reg[12]_i_1_n_6
    SLICE_X60Y30         FDRE                                         r  ssdd/clk_div/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.854     1.981    ssdd/clk_div/clk
    SLICE_X60Y30         FDRE                                         r  ssdd/clk_div/count_reg[14]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.134     1.603    ssdd/clk_div/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14   memory/MEM_slave/memo_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14   memory/MEM_slave/memo_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y36   master/DP/PC_write/temp_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y36   master/DP/PC_write/temp_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y37   master/DP/PC_write/temp_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y37   master/DP/PC_write/temp_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y42   master/DP/PC_write/temp_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y40   master/DP/PC_write/temp_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y41   master/DP/PC_write/temp_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y36   master/DP/PC_write/temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y36   master/DP/PC_write/temp_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y40   master/DP/PC_write/temp_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y36   master/DP/PC_write/temp_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y34   master/DP/PC_write/temp_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y35   master/DP/PC_write/temp_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y35   master/DP/PC_write/temp_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y35   master/DP/PC_write/temp_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y35   master/DP/PC_write/temp_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y45   master/DP/Reg/registers_reg[0][17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y37   master/DP/PC_write/temp_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y37   master/DP/PC_write/temp_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y40   master/DP/PC_write/temp_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y37   master/DP/PC_write/temp_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y39   master/DP/PC_write/temp_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y42   master/DP/PC_write/temp_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y42   master/DP/PC_write/temp_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y47   master/DP/PC_write/temp_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y34   master/DP/PC_write/temp_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y34   master/DP/PC_write/temp_reg[4]/C



