digraph "CFG for '_Z32calculateDotProductsAndReduceGPUPiS_S_i' function" {
	label="CFG for '_Z32calculateDotProductsAndReduceGPUPiS_S_i' function";

	Node0x54b44f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %5\l  %14 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %5\l  store i32 0, i32 addrspace(3)* %14, align 4, !tbaa !7\l  %15 = add nuw nsw i32 %5, %10\l  %16 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %15\l  store i32 0, i32 addrspace(3)* %16, align 4, !tbaa !7\l  %17 = shl nuw nsw i32 %10, 1\l  %18 = add nuw nsw i32 %17, %5\l  %19 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %18\l  store i32 0, i32 addrspace(3)* %19, align 4, !tbaa !7\l  %20 = icmp slt i32 %13, %3\l  br i1 %20, label %21, label %53\l|{<s0>T|<s1>F}}"];
	Node0x54b44f0:s0 -> Node0x54b7200;
	Node0x54b44f0:s1 -> Node0x54b7290;
	Node0x54b7200 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%21:\l21:                                               \l  %22 = sext i32 %13 to i64\l  %23 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %22\l  %24 = load i32, i32 addrspace(1)* %23, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %25 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %22\l  %26 = load i32, i32 addrspace(1)* %25, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %27 = mul nsw i32 %26, %24\l  store i32 %27, i32 addrspace(3)* %14, align 4, !tbaa !7\l  %28 = mul nsw i32 %24, %24\l  store i32 %28, i32 addrspace(3)* %16, align 4, !tbaa !7\l  %29 = mul nsw i32 %26, %26\l  store i32 %29, i32 addrspace(3)* %19, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %30 = icmp ult i16 %9, 2\l  br i1 %30, label %53, label %31\l|{<s0>T|<s1>F}}"];
	Node0x54b7200:s0 -> Node0x54b7290;
	Node0x54b7200:s1 -> Node0x54b83c0;
	Node0x54b83c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%31:\l31:                                               \l  %32 = phi i32 [ %33, %51 ], [ %10, %21 ]\l  %33 = lshr i32 %32, 1\l  %34 = icmp ult i32 %5, %33\l  br i1 %34, label %35, label %51\l|{<s0>T|<s1>F}}"];
	Node0x54b83c0:s0 -> Node0x54b6840;
	Node0x54b83c0:s1 -> Node0x54b8530;
	Node0x54b6840 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e1675170",label="{%35:\l35:                                               \l  %36 = add nuw nsw i32 %33, %5\l  %37 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %36\l  %38 = load i32, i32 addrspace(3)* %37, align 4, !tbaa !7\l  %39 = load i32, i32 addrspace(3)* %14, align 4, !tbaa !7\l  %40 = add nsw i32 %39, %38\l  store i32 %40, i32 addrspace(3)* %14, align 4, !tbaa !7\l  %41 = add nuw nsw i32 %33, %15\l  %42 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %41\l  %43 = load i32, i32 addrspace(3)* %42, align 4, !tbaa !7\l  %44 = load i32, i32 addrspace(3)* %16, align 4, !tbaa !7\l  %45 = add nsw i32 %44, %43\l  store i32 %45, i32 addrspace(3)* %16, align 4, !tbaa !7\l  %46 = add nuw nsw i32 %33, %18\l  %47 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %46\l  %48 = load i32, i32 addrspace(3)* %47, align 4, !tbaa !7\l  %49 = load i32, i32 addrspace(3)* %19, align 4, !tbaa !7\l  %50 = add nsw i32 %49, %48\l  store i32 %50, i32 addrspace(3)* %19, align 4, !tbaa !7\l  br label %51\l}"];
	Node0x54b6840 -> Node0x54b8530;
	Node0x54b8530 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %52 = icmp ult i32 %32, 4\l  br i1 %52, label %53, label %31, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x54b8530:s0 -> Node0x54b7290;
	Node0x54b8530:s1 -> Node0x54b83c0;
	Node0x54b7290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%53:\l53:                                               \l  %54 = icmp eq i32 %5, 0\l  br i1 %54, label %55, label %64\l|{<s0>T|<s1>F}}"];
	Node0x54b7290:s0 -> Node0x54b9860;
	Node0x54b7290:s1 -> Node0x54b98b0;
	Node0x54b9860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%55:\l55:                                               \l  %56 = load i32, i32 addrspace(3)* %14, align 4, !tbaa !7\l  %57 = atomicrmw add i32 addrspace(1)* %2, i32 %56 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  %58 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 1\l  %59 = load i32, i32 addrspace(3)* %16, align 4, !tbaa !7\l  %60 = atomicrmw add i32 addrspace(1)* %58, i32 %59 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  %61 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 2\l  %62 = load i32, i32 addrspace(3)* %19, align 4, !tbaa !7\l  %63 = atomicrmw add i32 addrspace(1)* %61, i32 %62 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  br label %64\l}"];
	Node0x54b9860 -> Node0x54b98b0;
	Node0x54b98b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%64:\l64:                                               \l  ret void\l}"];
}
