

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Thu Dec 26 20:23:28 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.996|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  5617|  44385|  5617|  44385|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |                         |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  5616|  44384| 702 ~ 2774 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1              |   700|   2772|  100 ~ 198 |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1          |    98|    196|          14|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.1.1.1      |    12|     12|           6|          -|          -|       2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     4|      4|           2|          -|          -|       2|    no    |
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    360|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|     170|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     170|    464|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_378_p2        |     *    |      0|  0|  51|           9|           7|
    |tmp3_fu_311_p2        |     *    |      0|  0|  41|           6|           8|
    |add_ln26_3_fu_417_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln26_fu_412_p2    |     +    |      0|  0|  19|          14|          14|
    |add_ln32_fu_383_p2    |     +    |      0|  0|  12|          12|          12|
    |in_h_fu_353_p2        |     +    |      0|  0|  10|           1|           2|
    |in_w_fu_402_p2        |     +    |      0|  0|  10|           1|           2|
    |next_mul5_fu_253_p2   |     +    |      0|  0|  15|           8|           8|
    |next_mul_fu_258_p2    |     +    |      0|  0|  15|           9|           9|
    |out_d_fu_268_p2       |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_279_p2       |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_321_p2       |     +    |      0|  0|  13|           4|           1|
    |tmp2_fu_301_p2        |     +    |      0|  0|  15|           8|           8|
    |tmp4_fu_363_p2        |     +    |      0|  0|  15|           9|           9|
    |tmp_fu_369_p2         |     +    |      0|  0|  15|           9|           9|
    |icmp_ln18_fu_263_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln19_fu_274_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln20_fu_316_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln22_fu_347_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln24_fu_396_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln27_fu_437_p2   |   icmp   |      0|  0|  13|          16|          16|
    |or_ln27_1_fu_443_p2   |    or    |      0|  0|   2|           1|           1|
    |or_ln27_fu_427_p2     |    or    |      0|  0|   2|           1|           1|
    |buffer_5_fu_449_p3    |  select  |      0|  0|  16|           1|          16|
    |xor_ln27_fu_431_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 360|         150|         160|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |in_h_0_reg_187    |   9|          2|    2|          4|
    |in_w_0_reg_198    |   9|          2|    2|          4|
    |out_d_0_reg_130   |   9|          2|    5|         10|
    |out_h_0_reg_165   |   9|          2|    4|          8|
    |out_w_0_reg_176   |   9|          2|    4|          8|
    |phi_mul4_reg_153  |   9|          2|    8|         16|
    |phi_mul_reg_141   |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 104|         22|   35|         76|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   7|   0|    7|          0|
    |buffer_01_fu_70           |  16|   0|   16|          0|
    |empty_44_reg_493          |   4|   0|    4|          0|
    |empty_45_reg_498          |   5|   0|    5|          0|
    |empty_reg_488             |   4|   0|    4|          0|
    |in_h_0_reg_187            |   2|   0|    2|          0|
    |in_h_reg_565              |   2|   0|    2|          0|
    |in_w_0_reg_198            |   2|   0|    2|          0|
    |in_w_reg_583              |   2|   0|    2|          0|
    |next_mul5_reg_503         |   8|   0|    8|          0|
    |next_mul_reg_508          |   9|   0|    9|          0|
    |out_d_0_reg_130           |   5|   0|    5|          0|
    |out_d_reg_516             |   5|   0|    5|          0|
    |out_h_0_reg_165           |   4|   0|    4|          0|
    |out_h_reg_524             |   4|   0|    4|          0|
    |out_w_0_reg_176           |   4|   0|    4|          0|
    |out_w_reg_542             |   4|   0|    4|          0|
    |phi_mul4_reg_153          |   8|   0|    8|          0|
    |phi_mul_reg_141           |   9|   0|    9|          0|
    |tmp1_reg_570              |  14|   0|   14|          0|
    |tmp3_reg_534              |  12|   0|   12|          0|
    |trunc_ln22_reg_557        |   1|   0|    1|          0|
    |trunc_ln24_reg_575        |   1|   0|    1|          0|
    |zext_ln26_1_cast_reg_473  |   7|   0|   14|          7|
    |zext_ln26_2_reg_529       |   4|   0|    9|          5|
    |zext_ln26_3_reg_547       |   4|   0|   12|          8|
    |zext_ln26_4_reg_552       |   4|   0|   14|         10|
    |zext_ln26_reg_468         |   7|   0|    9|          2|
    |zext_ln32_1_cast_reg_483  |   6|   0|   12|          6|
    |zext_ln32_reg_478         |   6|   0|    8|          2|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 170|   0|  210|         40|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%buffer_01 = alloca i16"   --->   Operation 8 'alloca' 'buffer_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 9 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 10 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 11 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 12 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 13 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i5 %output_width_read to i6" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 14 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i5 %output_height_read to i6" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 15 'sext' 'sext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln9_2 = sext i6 %input_width_read to i7" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 16 'sext' 'sext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../layers_c/max_pooling2d.cpp:12]   --->   Operation 17 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../layers_c/max_pooling2d.cpp:13]   --->   Operation 18 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %input_height_read to i9" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 19 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln26_1_cast = zext i7 %sext_ln9_2 to i14" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 20 'zext' 'zext_ln26_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %sext_ln9_1 to i8" [../layers_c/max_pooling2d.cpp:32]   --->   Operation 21 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln32_1_cast = zext i6 %sext_ln9 to i12" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 22 'zext' 'zext_ln32_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 23 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_44 = trunc i5 %output_height_read to i4" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 24 'trunc' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_45 = trunc i6 %output_depth_read to i5" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 25 'trunc' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 27 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 28 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul4 = phi i8 [ 0, %0 ], [ %next_mul5, %.loopexit.loopexit ]" [../layers_c/max_pooling2d.cpp:32]   --->   Operation 29 'phi' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.91ns)   --->   "%next_mul5 = add i8 %phi_mul4, %zext_ln32" [../layers_c/max_pooling2d.cpp:32]   --->   Operation 30 'add' 'next_mul5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, %zext_ln26" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 31 'add' 'next_mul' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 32 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%icmp_ln18 = icmp eq i5 %out_d_0, %empty_45" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 33 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 34 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %3, label %.preheader9.preheader" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader9"   --->   Operation 36 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 37 'ret' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.08>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ %out_h, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]"   --->   Operation 38 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 39 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp eq i4 %out_h_0, %empty_44" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 40 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 41 'add' 'out_h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.loopexit.loopexit, label %.preheader8.preheader" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %out_h_0 to i8" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 43 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i5 %shl_ln to i9" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 45 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.91ns)   --->   "%tmp2 = add i8 %zext_ln26_1, %phi_mul4" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 46 'add' 'tmp2' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i8 %tmp2 to i12" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 47 'zext' 'tmp2_cast' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (4.17ns)   --->   "%tmp3 = mul i12 %zext_ln32_1_cast, %tmp2_cast" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 48 'mul' 'tmp3' <Predicate = (!icmp_ln19)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader8" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 49 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 50 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ %out_w, %2 ], [ 0, %.preheader8.preheader ]"   --->   Operation 51 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 52 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp eq i4 %out_w_0, %empty" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 53 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.73ns)   --->   "%out_w = add i4 %out_w_0, 1" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 54 'add' 'out_w' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader9.loopexit, label %.preheader7.preheader" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %out_w_0 to i12" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 56 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln26_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_w_0, i1 false)" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 57 'bitconcatenate' 'shl_ln26_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i5 %shl_ln26_1 to i14" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 58 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.76ns)   --->   "br label %.preheader7" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 59 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader9"   --->   Operation 60 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.99>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%in_h_0 = phi i2 [ 0, %.preheader7.preheader ], [ %in_h, %.preheader7.loopexit ]"   --->   Operation 61 'phi' 'in_h_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i2 %in_h_0 to i1" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 62 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.95ns)   --->   "%icmp_ln22 = icmp eq i2 %in_h_0, -2" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 63 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 64 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.56ns)   --->   "%in_h = add i2 1, %in_h_0" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 65 'add' 'in_h' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %2, label %.preheader.preheader" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln26_5_cast = zext i2 %in_h_0 to i9" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 67 'zext' 'zext_ln26_5_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.82ns)   --->   "%tmp4 = add i9 %phi_mul, %zext_ln26_5_cast" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 68 'add' 'tmp4' <Predicate = (!icmp_ln22)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.82ns)   --->   "%tmp = add i9 %tmp4, %zext_ln26_2" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 69 'add' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %tmp to i14" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 70 'zext' 'tmp_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (4.35ns)   --->   "%tmp1 = mul i14 %tmp_cast, %zext_ln26_1_cast" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 71 'mul' 'tmp1' <Predicate = (!icmp_ln22)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 72 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%buffer_01_load = load i16* %buffer_01" [../layers_c/max_pooling2d.cpp:32]   --->   Operation 73 'load' 'buffer_01_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.54ns)   --->   "%add_ln32 = add i12 %tmp3, %zext_ln26_3" [../layers_c/max_pooling2d.cpp:32]   --->   Operation 74 'add' 'add_ln32' <Predicate = (icmp_ln22)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i12 %add_ln32 to i64" [../layers_c/max_pooling2d.cpp:32]   --->   Operation 75 'zext' 'zext_ln32_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_1" [../layers_c/max_pooling2d.cpp:32]   --->   Operation 76 'getelementptr' 'output_addr' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (3.25ns)   --->   "store i16 %buffer_01_load, i16* %output_addr, align 2" [../layers_c/max_pooling2d.cpp:32]   --->   Operation 77 'store' <Predicate = (icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader8" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 78 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.87>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%in_w_0 = phi i2 [ %in_w, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 79 'phi' 'in_w_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i2 %in_w_0 to i1" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 80 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.95ns)   --->   "%icmp_ln24 = icmp eq i2 %in_w_0, -2" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 81 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 82 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.56ns)   --->   "%in_w = add i2 1, %in_w_0" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 83 'add' 'in_w' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.preheader7.loopexit, label %1" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i2 %in_w_0 to i14" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 85 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.81ns)   --->   "%add_ln26 = add i14 %tmp1, %zext_ln26_5" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 86 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.81ns)   --->   "%add_ln26_3 = add i14 %add_ln26, %zext_ln26_4" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 87 'add' 'add_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i14 %add_ln26_3 to i64" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 88 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_6" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 89 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (3.25ns)   --->   "%tmp_2 = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 90 'load' 'tmp_2' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 91 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.66>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%buffer_01_load_1 = load i16* %buffer_01" [../layers_c/max_pooling2d.cpp:27]   --->   Operation 92 'load' 'buffer_01_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/2] (3.25ns)   --->   "%tmp_2 = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 93 'load' 'tmp_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node buffer_5)   --->   "%or_ln27 = or i1 %trunc_ln24, %trunc_ln22" [../layers_c/max_pooling2d.cpp:27]   --->   Operation 94 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node buffer_5)   --->   "%xor_ln27 = xor i1 %or_ln27, true" [../layers_c/max_pooling2d.cpp:27]   --->   Operation 95 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (2.42ns)   --->   "%icmp_ln27 = icmp slt i16 %buffer_01_load_1, %tmp_2" [../layers_c/max_pooling2d.cpp:27]   --->   Operation 96 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node buffer_5)   --->   "%or_ln27_1 = or i1 %icmp_ln27, %xor_ln27" [../layers_c/max_pooling2d.cpp:27]   --->   Operation 97 'or' 'or_ln27_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%buffer_5 = select i1 %or_ln27_1, i16 %tmp_2, i16 %buffer_01_load_1" [../layers_c/max_pooling2d.cpp:27]   --->   Operation 98 'select' 'buffer_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "store i16 %buffer_5, i16* %buffer_01" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 99 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buffer_01              (alloca           ) [ 00111111]
output_width_read      (read             ) [ 00000000]
output_height_read     (read             ) [ 00000000]
output_depth_read      (read             ) [ 00000000]
input_width_read       (read             ) [ 00000000]
input_height_read      (read             ) [ 00000000]
sext_ln9               (sext             ) [ 00000000]
sext_ln9_1             (sext             ) [ 00000000]
sext_ln9_2             (sext             ) [ 00000000]
specresourcelimit_ln12 (specresourcelimit) [ 00000000]
specresourcelimit_ln13 (specresourcelimit) [ 00000000]
zext_ln26              (zext             ) [ 00111111]
zext_ln26_1_cast       (zext             ) [ 00111111]
zext_ln32              (zext             ) [ 00111111]
zext_ln32_1_cast       (zext             ) [ 00111111]
empty                  (trunc            ) [ 00111111]
empty_44               (trunc            ) [ 00111111]
empty_45               (trunc            ) [ 00111111]
br_ln18                (br               ) [ 01111111]
out_d_0                (phi              ) [ 00100000]
phi_mul                (phi              ) [ 00101111]
phi_mul4               (phi              ) [ 00111111]
next_mul5              (add              ) [ 01111111]
next_mul               (add              ) [ 01111111]
empty_46               (speclooptripcount) [ 00000000]
icmp_ln18              (icmp             ) [ 00111111]
out_d                  (add              ) [ 01111111]
br_ln18                (br               ) [ 00000000]
br_ln0                 (br               ) [ 00111111]
ret_ln0                (ret              ) [ 00000000]
out_h_0                (phi              ) [ 00010000]
empty_47               (speclooptripcount) [ 00000000]
icmp_ln19              (icmp             ) [ 00111111]
out_h                  (add              ) [ 00111111]
br_ln19                (br               ) [ 00000000]
zext_ln26_1            (zext             ) [ 00000000]
shl_ln                 (bitconcatenate   ) [ 00000000]
zext_ln26_2            (zext             ) [ 00001111]
tmp2                   (add              ) [ 00000000]
tmp2_cast              (zext             ) [ 00000000]
tmp3                   (mul              ) [ 00001111]
br_ln20                (br               ) [ 00111111]
br_ln0                 (br               ) [ 01111111]
out_w_0                (phi              ) [ 00001000]
empty_48               (speclooptripcount) [ 00000000]
icmp_ln20              (icmp             ) [ 00111111]
out_w                  (add              ) [ 00111111]
br_ln20                (br               ) [ 00000000]
zext_ln26_3            (zext             ) [ 00000111]
shl_ln26_1             (bitconcatenate   ) [ 00000000]
zext_ln26_4            (zext             ) [ 00000111]
br_ln22                (br               ) [ 00111111]
br_ln0                 (br               ) [ 00111111]
in_h_0                 (phi              ) [ 00000100]
trunc_ln22             (trunc            ) [ 00000011]
icmp_ln22              (icmp             ) [ 00111111]
empty_49               (speclooptripcount) [ 00000000]
in_h                   (add              ) [ 00111111]
br_ln22                (br               ) [ 00000000]
zext_ln26_5_cast       (zext             ) [ 00000000]
tmp4                   (add              ) [ 00000000]
tmp                    (add              ) [ 00000000]
tmp_cast               (zext             ) [ 00000000]
tmp1                   (mul              ) [ 00000011]
br_ln24                (br               ) [ 00111111]
buffer_01_load         (load             ) [ 00000000]
add_ln32               (add              ) [ 00000000]
zext_ln32_1            (zext             ) [ 00000000]
output_addr            (getelementptr    ) [ 00000000]
store_ln32             (store            ) [ 00000000]
br_ln20                (br               ) [ 00111111]
in_w_0                 (phi              ) [ 00000010]
trunc_ln24             (trunc            ) [ 00000001]
icmp_ln24              (icmp             ) [ 00111111]
empty_50               (speclooptripcount) [ 00000000]
in_w                   (add              ) [ 00111111]
br_ln24                (br               ) [ 00000000]
zext_ln26_5            (zext             ) [ 00000000]
add_ln26               (add              ) [ 00000000]
add_ln26_3             (add              ) [ 00000000]
zext_ln26_6            (zext             ) [ 00000000]
input_addr             (getelementptr    ) [ 00000001]
br_ln0                 (br               ) [ 00111111]
buffer_01_load_1       (load             ) [ 00000000]
tmp_2                  (load             ) [ 00000000]
or_ln27                (or               ) [ 00000000]
xor_ln27               (xor              ) [ 00000000]
icmp_ln27              (icmp             ) [ 00000000]
or_ln27_1              (or               ) [ 00000000]
buffer_5               (select           ) [ 00000000]
store_ln24             (store            ) [ 00000000]
br_ln24                (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="buffer_01_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_01/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="output_width_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="output_height_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_depth_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_width_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_height_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="0" index="1" bw="7" slack="0"/>
<pin id="101" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="output_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln32_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="input_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="14" slack="0"/>
<pin id="121" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="130" class="1005" name="out_d_0_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="1"/>
<pin id="132" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="out_d_0_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="phi_mul_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="1"/>
<pin id="143" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="phi_mul_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="9" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="phi_mul4_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul4 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="phi_mul4_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul4/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="out_h_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="out_h_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="out_w_0_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="1"/>
<pin id="178" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="out_w_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/4 "/>
</bind>
</comp>

<comp id="187" class="1005" name="in_h_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_h_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="in_h_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="2" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_h_0/5 "/>
</bind>
</comp>

<comp id="198" class="1005" name="in_w_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="1"/>
<pin id="200" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_w_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="in_w_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_w_0/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="4"/>
<pin id="211" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_01_load/5 buffer_01_load_1/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sext_ln9_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sext_ln9_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sext_ln9_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_2/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln26_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln26_1_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1_cast/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln32_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln32_1_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1_cast/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="empty_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="empty_44_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_44/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="empty_45_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_45/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="next_mul5_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="1"/>
<pin id="256" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul5/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="next_mul_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="1"/>
<pin id="261" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln18_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="1"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="out_d_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln19_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="2"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="out_h_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln26_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="shl_ln_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln26_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="1"/>
<pin id="304" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp2_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="2"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln20_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="3"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="out_w_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln26_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="shl_ln26_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_1/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln26_4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln22_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln22_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="in_h_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="2" slack="0"/>
<pin id="356" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_h/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln26_5_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5_cast/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp4_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="3"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="2"/>
<pin id="372" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="0"/>
<pin id="380" dir="0" index="1" bw="7" slack="4"/>
<pin id="381" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln32_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="2"/>
<pin id="385" dir="0" index="1" bw="4" slack="1"/>
<pin id="386" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln32_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln24_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln24_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="in_w_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="2" slack="0"/>
<pin id="405" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_w/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln26_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln26_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="14" slack="1"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln26_3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="14" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="2"/>
<pin id="420" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln26_6_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="14" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="or_ln27_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="1" slack="2"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="xor_ln27_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln27_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="16" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="or_ln27_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_1/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="buffer_5_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="16" slack="0"/>
<pin id="452" dir="0" index="2" bw="16" slack="0"/>
<pin id="453" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buffer_5/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln24_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="16" slack="6"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="462" class="1005" name="buffer_01_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="4"/>
<pin id="464" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="buffer_01 "/>
</bind>
</comp>

<comp id="468" class="1005" name="zext_ln26_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="1"/>
<pin id="470" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="473" class="1005" name="zext_ln26_1_cast_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="14" slack="4"/>
<pin id="475" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln26_1_cast "/>
</bind>
</comp>

<comp id="478" class="1005" name="zext_ln32_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="1"/>
<pin id="480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="483" class="1005" name="zext_ln32_1_cast_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="2"/>
<pin id="485" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln32_1_cast "/>
</bind>
</comp>

<comp id="488" class="1005" name="empty_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="3"/>
<pin id="490" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="493" class="1005" name="empty_44_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="2"/>
<pin id="495" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_44 "/>
</bind>
</comp>

<comp id="498" class="1005" name="empty_45_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="1"/>
<pin id="500" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_45 "/>
</bind>
</comp>

<comp id="503" class="1005" name="next_mul5_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul5 "/>
</bind>
</comp>

<comp id="508" class="1005" name="next_mul_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="0"/>
<pin id="510" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="516" class="1005" name="out_d_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="524" class="1005" name="out_h_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="529" class="1005" name="zext_ln26_2_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="9" slack="2"/>
<pin id="531" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26_2 "/>
</bind>
</comp>

<comp id="534" class="1005" name="tmp3_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="12" slack="2"/>
<pin id="536" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="542" class="1005" name="out_w_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="0"/>
<pin id="544" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="547" class="1005" name="zext_ln26_3_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="12" slack="1"/>
<pin id="549" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_3 "/>
</bind>
</comp>

<comp id="552" class="1005" name="zext_ln26_4_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="14" slack="2"/>
<pin id="554" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26_4 "/>
</bind>
</comp>

<comp id="557" class="1005" name="trunc_ln22_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="2"/>
<pin id="559" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="565" class="1005" name="in_h_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="2" slack="0"/>
<pin id="567" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_h "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="14" slack="1"/>
<pin id="572" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="trunc_ln24_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="583" class="1005" name="in_w_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="0"/>
<pin id="585" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_w "/>
</bind>
</comp>

<comp id="588" class="1005" name="input_addr_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="14" slack="1"/>
<pin id="590" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="60" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="216"><net_src comp="74" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="80" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="92" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="98" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="221" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="217" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="213" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="74" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="80" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="86" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="157" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="145" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="134" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="134" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="169" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="169" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="54" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="169" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="169" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="285" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="153" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="180" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="180" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="180" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="180" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="58" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="191" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="191" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="62" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="66" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="191" pin="4"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="191" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="141" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="390"><net_src comp="383" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="395"><net_src comp="202" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="202" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="66" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="202" pin="4"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="202" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="435"><net_src comp="427" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="68" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="209" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="124" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="431" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="124" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="209" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="70" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="471"><net_src comp="225" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="476"><net_src comp="229" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="481"><net_src comp="233" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="486"><net_src comp="237" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="491"><net_src comp="241" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="496"><net_src comp="245" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="501"><net_src comp="249" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="506"><net_src comp="253" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="511"><net_src comp="258" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="519"><net_src comp="268" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="527"><net_src comp="279" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="532"><net_src comp="297" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="537"><net_src comp="311" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="545"><net_src comp="321" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="550"><net_src comp="327" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="555"><net_src comp="339" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="560"><net_src comp="343" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="568"><net_src comp="353" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="573"><net_src comp="378" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="578"><net_src comp="392" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="586"><net_src comp="402" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="591"><net_src comp="117" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="124" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: max_pooling2d_fix16 : input_height | {1 }
	Port: max_pooling2d_fix16 : input_width | {1 }
	Port: max_pooling2d_fix16 : input_r | {6 7 }
	Port: max_pooling2d_fix16 : output_depth | {1 }
	Port: max_pooling2d_fix16 : output_height | {1 }
	Port: max_pooling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
		zext_ln26_1_cast : 1
		zext_ln32 : 1
		zext_ln32_1_cast : 1
	State 2
		next_mul5 : 1
		next_mul : 1
		icmp_ln18 : 1
		out_d : 1
		br_ln18 : 2
	State 3
		icmp_ln19 : 1
		out_h : 1
		br_ln19 : 2
		zext_ln26_1 : 1
		shl_ln : 1
		zext_ln26_2 : 2
		tmp2 : 2
		tmp2_cast : 3
		tmp3 : 4
	State 4
		icmp_ln20 : 1
		out_w : 1
		br_ln20 : 2
		zext_ln26_3 : 1
		shl_ln26_1 : 1
		zext_ln26_4 : 2
	State 5
		trunc_ln22 : 1
		icmp_ln22 : 1
		in_h : 1
		br_ln22 : 2
		zext_ln26_5_cast : 1
		tmp4 : 2
		tmp : 3
		tmp_cast : 4
		tmp1 : 5
		zext_ln32_1 : 1
		output_addr : 2
		store_ln32 : 3
	State 6
		trunc_ln24 : 1
		icmp_ln24 : 1
		in_w : 1
		br_ln24 : 2
		zext_ln26_5 : 1
		add_ln26 : 2
		add_ln26_3 : 3
		zext_ln26_6 : 4
		input_addr : 5
		tmp_2 : 6
	State 7
		icmp_ln27 : 1
		store_ln24 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul5_fu_253       |    0    |    0    |    15   |
|          |        next_mul_fu_258        |    0    |    0    |    15   |
|          |          out_d_fu_268         |    0    |    0    |    15   |
|          |          out_h_fu_279         |    0    |    0    |    13   |
|          |          tmp2_fu_301          |    0    |    0    |    15   |
|          |          out_w_fu_321         |    0    |    0    |    13   |
|    add   |          in_h_fu_353          |    0    |    0    |    10   |
|          |          tmp4_fu_363          |    0    |    0    |    15   |
|          |           tmp_fu_369          |    0    |    0    |    15   |
|          |        add_ln32_fu_383        |    0    |    0    |    12   |
|          |          in_w_fu_402          |    0    |    0    |    10   |
|          |        add_ln26_fu_412        |    0    |    0    |    19   |
|          |       add_ln26_3_fu_417       |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          tmp3_fu_311          |    0    |    0    |    41   |
|          |          tmp1_fu_378          |    0    |    0    |    51   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln18_fu_263       |    0    |    0    |    11   |
|          |        icmp_ln19_fu_274       |    0    |    0    |    9    |
|   icmp   |        icmp_ln20_fu_316       |    0    |    0    |    9    |
|          |        icmp_ln22_fu_347       |    0    |    0    |    8    |
|          |        icmp_ln24_fu_396       |    0    |    0    |    8    |
|          |        icmp_ln27_fu_437       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|  select  |        buffer_5_fu_449        |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln27_fu_427        |    0    |    0    |    2    |
|          |        or_ln27_1_fu_443       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln27_fu_431        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_74 |    0    |    0    |    0    |
|          | output_height_read_read_fu_80 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_86 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_92  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_98 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln9_fu_213        |    0    |    0    |    0    |
|   sext   |       sext_ln9_1_fu_217       |    0    |    0    |    0    |
|          |       sext_ln9_2_fu_221       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln26_fu_225       |    0    |    0    |    0    |
|          |    zext_ln26_1_cast_fu_229    |    0    |    0    |    0    |
|          |        zext_ln32_fu_233       |    0    |    0    |    0    |
|          |    zext_ln32_1_cast_fu_237    |    0    |    0    |    0    |
|          |       zext_ln26_1_fu_285      |    0    |    0    |    0    |
|          |       zext_ln26_2_fu_297      |    0    |    0    |    0    |
|   zext   |        tmp2_cast_fu_307       |    0    |    0    |    0    |
|          |       zext_ln26_3_fu_327      |    0    |    0    |    0    |
|          |       zext_ln26_4_fu_339      |    0    |    0    |    0    |
|          |    zext_ln26_5_cast_fu_359    |    0    |    0    |    0    |
|          |        tmp_cast_fu_374        |    0    |    0    |    0    |
|          |       zext_ln32_1_fu_387      |    0    |    0    |    0    |
|          |       zext_ln26_5_fu_408      |    0    |    0    |    0    |
|          |       zext_ln26_6_fu_422      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_241         |    0    |    0    |    0    |
|          |        empty_44_fu_245        |    0    |    0    |    0    |
|   trunc  |        empty_45_fu_249        |    0    |    0    |    0    |
|          |       trunc_ln22_fu_343       |    0    |    0    |    0    |
|          |       trunc_ln24_fu_392       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_289         |    0    |    0    |    0    |
|          |       shl_ln26_1_fu_331       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |    0    |   358   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    buffer_01_reg_462   |   16   |
|    empty_44_reg_493    |    4   |
|    empty_45_reg_498    |    5   |
|      empty_reg_488     |    4   |
|     in_h_0_reg_187     |    2   |
|      in_h_reg_565      |    2   |
|     in_w_0_reg_198     |    2   |
|      in_w_reg_583      |    2   |
|   input_addr_reg_588   |   14   |
|    next_mul5_reg_503   |    8   |
|    next_mul_reg_508    |    9   |
|     out_d_0_reg_130    |    5   |
|      out_d_reg_516     |    5   |
|     out_h_0_reg_165    |    4   |
|      out_h_reg_524     |    4   |
|     out_w_0_reg_176    |    4   |
|      out_w_reg_542     |    4   |
|    phi_mul4_reg_153    |    8   |
|     phi_mul_reg_141    |    9   |
|      tmp1_reg_570      |   14   |
|      tmp3_reg_534      |   12   |
|   trunc_ln22_reg_557   |    1   |
|   trunc_ln24_reg_575   |    1   |
|zext_ln26_1_cast_reg_473|   14   |
|   zext_ln26_2_reg_529  |    9   |
|   zext_ln26_3_reg_547  |   12   |
|   zext_ln26_4_reg_552  |   14   |
|    zext_ln26_reg_468   |    9   |
|zext_ln32_1_cast_reg_483|   12   |
|    zext_ln32_reg_478   |    8   |
+------------------------+--------+
|          Total         |   217  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |  14  |   28   ||    9    |
|  phi_mul_reg_141  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul4_reg_153 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   62   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   358  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   217  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   217  |   385  |
+-----------+--------+--------+--------+--------+
