From: Daniel Lezcano <daniel.lezcano@linaro.org>
Subject: Re: [PATCH V5 00/20] ARM: exynos: cpuidle: Move the driver to drivers/cpuidle
Date: Fri, 23 May 2014 17:32:18 +0200
Message-ID: <537F6A02.2040606@linaro.org>
References: <1397212815-16068-1-git-send-email-daniel.lezcano@linaro.org> <534BA3CF.6030701@linaro.org> <535943B2.8030308@samsung.com> <0b4201cf613f$80c91750$825b45f0$@samsung.com> <537E438C.8060600@samsung.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=UTF-8;
	format=flowed
Content-Transfer-Encoding: QUOTED-PRINTABLE
Return-path: <linux-samsung-soc-owner@vger.kernel.org>
Received: from mail-we0-f179.google.com ([74.125.82.179]:45167 "EHLO
	mail-we0-f179.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751387AbaEWPcH (ORCPT
	<rfc822;linux-samsung-soc@vger.kernel.org>);
	Fri, 23 May 2014 11:32:07 -0400
Received: by mail-we0-f179.google.com with SMTP id q59so4931486wes.24
        for <linux-samsung-soc@vger.kernel.org>; Fri, 23 May 2014 08:32:04 -0700 (PDT)
In-Reply-To: <537E438C.8060600@samsung.com>
Sender: linux-samsung-soc-owner@vger.kernel.org
List-Id: linux-samsung-soc@vger.kernel.org
To: Kukjin Kim <kgene.kim@samsung.com>
Cc: 'Tomasz Figa' <t.figa@samsung.com>, linux-samsung-soc@vger.kernel.org, rjw@rjwysocki.net, linaro-kernel@lists.linaro.org, linux-arm-kernel@lists.infradead.org, Arnd Bergmann <arnd.bergmann@linaro.org>, Sachin Kamat <sachin.kamat@linaro.org>, Heiko St??bner <heiko@sntech.de>

On 05/22/2014 08:35 PM, Kukjin Kim wrote:
> On 04/26/14 20:05, Kukjin Kim wrote:
>> Tomasz Figa wrote:
>>>
>>> On 14.04.2014 11:01, Daniel Lezcano wrote:
>>>>
>>>> Hi Kukjin,
>>>>
>>>> I believe I addressed all the comments. Is it possible to take thi=
s
>>>> patchset for next ?
>>>
>> Sure ;-)
>>
>>> +1.
>>>
>>> Also when applying you might add
>>>
>>> Reviewed-by: Tomasz Figa<t.figa@samsung.com>
>>>
>>> to any patches that don't have it yet.
>>>
>> Tomasz, thanks for your review.
>>
>> I will take this series, "moving exynos-cpuidle into drivers/cpuidle=
"
>> into samsung tree if Rafael is OK on that.
>>
> Daniel,
>
> Can you please check/test the functionality your series with using my
> for-next because there were merge conflicts with mcpm-exynos stuff...=
?

Hi Kukjin,

I tested the latest tree. Unfortunately it panics when unplugging cpu1:

[    3.124189] Unable to handle kernel paging request at virtual addres=
s=20
f8400024
[    3.129950] pgd =3D c0004000
[    3.132626] [f8400024] *pgd=3D6f7f7841, *pte=3D00000000, *ppte=3D000=
00000
[    3.138877] Internal error: Oops: 827 [#1] PREEMPT SMP ARM
[    3.192782] r3 : f8400024  r2 : f8180800  r1 : ee836e44  r0 : f84000=
24
[    3.199293] Flags: nZCv  IRQs off  FIQs on  Mode SVC_32  ISA ARM=20
Segment kernel
[    3.206673] Control: 10c5387d  Table: 6e37c04a  DAC: 00000015
[    3.212398] Process swapper/0 (pid: 0, stack limit =3D 0xc0510240)
[    3.218388] Stack: (0xc0511ef4 to 0xc0512000)
[    3.222728] 1ee0: 00000030 c02b20f8 ee836e40
[    3.230894] 1f00: c001234c 6e880000 c0511f34 40018a80 00000000=20
00000000 00000000 00000015
[    3.239053] 1f20: 4000404a 10c5387d 00000041 00f00000 00000000=20
00000000 c02b20e4 edc4a540
[    3.247212] 1f40: c038dacc eefc5cf8 c050ecf0 c0543210 00000000=20
c0012460 00000001 c0543210
[    3.255371] 1f60: eefc5cf8 c02b2148 b9f92927 00000000 c054326c=20
c02b0968 b9f92927 00000000
[    3.263530] 1f80: c0510000 c0518480 c038dacc c0510000 c0510000=20
c0518480 c038dacc eefc5cf8
[    3.271689] 1fa0: c0543210 c004e990 c0511fb4 c03873b8 00000000=20
c04f90c8 00000000 c04d4b18
[    3.279848] 1fc0: ffffffff ffffffff c04d457c 00000000 00000000=20
c04f90c8 00000000 10c5387d
[    3.288007] 1fe0: c0518410 c04f90c4 c051bd5c 4000406a 00000000=20
40008074 00000000 00000000
[    3.296184] [<c0019c5c>] (exynos_enter_aftr) from [<c02b20f8>]=20
(idle_finisher+0x14/0x20)
[    3.304247] [<c02b20f8>] (idle_finisher) from [<c001234c>]=20
(cpu_suspend_abort+0x0/0x14)
[    3.312226] [<c001234c>] (cpu_suspend_abort) from [<00000000>] (  (n=
ull))
[    3.318994] Code: e34f3840 e3500010 11a00002 01a00003 (e5804000)
[    3.325069] ---[ end trace fca911f75a18c040 ]---


After git bisecting I falls on this commit:

commit b3205dea8fbf6db9b1e46a0dad19a0712fdff44f
Author: Sachin Kamat <sachin.kamat@linaro.org>
Date:   Tue May 13 07:13:44 2014 +0900

     ARM: EXYNOS: Map SYSRAM through generic DT bindings

     Instead of hardcoding the SYSRAM details for each SoC,
     pass this information through device tree (DT) and make
     the code SoC agnostic. Generic DT SRAM bindings are
     used for achieving this.

     Signed-off-by: Sachin Kamat <sachin.kamat@linaro.org>
     Acked-by: Arnd Bergmann <arnd@arndb.de>
     Acked-by: Heiko Stuebner <heiko@sntech.de>
     Reviewed-by: Tomasz Figa <t.figa@samsung.com>
     Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>


=2E.. which is before my series is applied.

So I am not able to tell yet if my series is correctly rebased or not.

And before someone asks me, yes I updated the dtb :)



--=20
  <http://www.linaro.org/> Linaro.org =E2=94=82 Open source software fo=
r ARM SoCs

=46ollow Linaro:  <http://www.facebook.com/pages/Linaro> Facebook |
<http://twitter.com/#!/linaroorg> Twitter |
<http://www.linaro.org/linaro-blog/> Blog
