abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 4
[109168] is replaced by [113076] with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk-level-4/c5315_1_0_2443_47.5.blif
time = 25921666 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 4
[113070] is replaced by [112733] with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk-level-4/c5315_2_0_2432_47.5.blif
time = 50633856 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 4
[117729] is replaced by [112845] with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 963
output circuit appNtk-level-4/c5315_3_0_2429_47.5.blif
time = 74880957 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 4
[108980] is replaced by [112698] with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk-level-4/c5315_4_0_2426_47.5.blif
time = 99527967 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 4
[108950] is replaced by [112912] with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk-level-4/c5315_5_0_2424_47.5.blif
time = 123536752 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 4
[108949] is replaced by [112897] with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk-level-4/c5315_6_0_2421_47.5.blif
time = 146608506 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 4
[113125] is replaced by [176607] with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit appNtk-level-4/c5315_7_0_2419_47.5.blif
time = 169013891 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 4
[117053] is replaced by [112609] with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk-level-4/c5315_8_0_2417_47.5.blif
time = 190391124 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 4
[115837] is replaced by [112629] with estimated error 0
error = 0
area = 2416
delay = 47.5
#gates = 956
output circuit appNtk-level-4/c5315_9_0_2416_47.5.blif
time = 212841521 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 4
[108962] is replaced by 281 with estimated error 0
error = 0
area = 2414
delay = 47.5
#gates = 955
output circuit appNtk-level-4/c5315_10_0_2414_47.5.blif
time = 234457022 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 4
[108964] is replaced by 265 with estimated error 0
error = 0
area = 2412
delay = 47.5
#gates = 954
output circuit appNtk-level-4/c5315_11_0_2412_47.5.blif
time = 253016373 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 4
[117019] is replaced by 566 with inverter with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit appNtk-level-4/c5315_12_0_2411_47.5.blif
time = 269006251 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 4
[109005] is replaced by 351 with estimated error 0
error = 0
area = 2409
delay = 47.5
#gates = 953
output circuit appNtk-level-4/c5315_13_0_2409_47.5.blif
time = 283907638 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 4
[108957] is replaced by 308 with estimated error 0
error = 0
area = 2407
delay = 47.5
#gates = 952
output circuit appNtk-level-4/c5315_14_0_2407_47.5.blif
time = 298869312 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 4
[115243] is replaced by [112733] with estimated error 0
error = 0
area = 2406
delay = 47.5
#gates = 951
output circuit appNtk-level-4/c5315_15_0_2406_47.5.blif
time = 310367019 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 4
[108952] is replaced by 341 with estimated error 0
error = 0
area = 2404
delay = 47.5
#gates = 950
output circuit appNtk-level-4/c5315_16_0_2404_47.5.blif
time = 322792110 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 4
[109012] is replaced by 218 with estimated error 0
error = 0
area = 2402
delay = 47.5
#gates = 949
output circuit appNtk-level-4/c5315_17_0_2402_47.5.blif
time = 335498458 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 4
[108966] is replaced by 273 with estimated error 0
error = 0
area = 2400
delay = 47.5
#gates = 948
output circuit appNtk-level-4/c5315_18_0_2400_47.5.blif
time = 346486002 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 4
[108972] is replaced by 210 with estimated error 0
error = 0
area = 2398
delay = 47.5
#gates = 947
output circuit appNtk-level-4/c5315_19_0_2398_47.5.blif
time = 356652330 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 4
[108970] is replaced by 218 with estimated error 0
error = 0
area = 2396
delay = 47.5
#gates = 946
output circuit appNtk-level-4/c5315_20_0_2396_47.5.blif
time = 362738653 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 4
[108976] is replaced by 257 with estimated error 0
error = 0
area = 2394
delay = 47.5
#gates = 945
output circuit appNtk-level-4/c5315_21_0_2394_47.5.blif
time = 371514788 us
--------------- round 22 ---------------
seed = 2531465778
maxLevel = 4
[108960] is replaced by 226 with estimated error 0
error = 0
area = 2392
delay = 47.5
#gates = 944
output circuit appNtk-level-4/c5315_22_0_2392_47.5.blif
time = 378713210 us
--------------- round 23 ---------------
seed = 2531465778
maxLevel = 4
[108978] is replaced by 324 with estimated error 0
error = 0
area = 2390
delay = 47.5
#gates = 943
output circuit appNtk-level-4/c5315_23_0_2390_47.5.blif
time = 386453091 us
--------------- round 24 ---------------
seed = 2531465778
maxLevel = 4
[108953] is replaced by 316 with estimated error 0
error = 0
area = 2388
delay = 47.5
#gates = 942
output circuit appNtk-level-4/c5315_24_0_2388_47.5.blif
time = 392133721 us
--------------- round 25 ---------------
seed = 2531465778
maxLevel = 4
[108973] is replaced by 206 with estimated error 0
error = 0
area = 2386
delay = 47.5
#gates = 941
output circuit appNtk-level-4/c5315_25_0_2386_47.5.blif
time = 397506711 us
--------------- round 26 ---------------
seed = 2531465778
maxLevel = 4
[108968] is replaced by 234 with estimated error 0
error = 0
area = 2384
delay = 47.5
#gates = 940
output circuit appNtk-level-4/c5315_26_0_2384_47.5.blif
time = 402855065 us
--------------- round 27 ---------------
seed = 2531465778
maxLevel = 4
[108956] is replaced by 351 with estimated error 0
error = 0
area = 2382
delay = 47.5
#gates = 939
output circuit appNtk-level-4/c5315_27_0_2382_47.5.blif
time = 408374382 us
--------------- round 28 ---------------
seed = 2531465778
maxLevel = 4
[117015] is replaced by 583 with inverter with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk-level-4/c5315_28_0_2381_47.4.blif
time = 413742975 us
--------------- round 29 ---------------
seed = 2531465778
maxLevel = 4
[112877] is replaced by [116403] with estimated error 0.00108
error = 0.00108
area = 2371
delay = 47.4
#gates = 935
output circuit appNtk-level-4/c5315_29_0.00108_2371_47.4.blif
time = 419286826 us
--------------- round 30 ---------------
seed = 2531465778
maxLevel = 4
[112894] is replaced by [116408] with estimated error 0.0021
error = 0.0021
area = 2362
delay = 47.4
#gates = 932
output circuit appNtk-level-4/c5315_30_0.0021_2362_47.4.blif
time = 424570198 us
--------------- round 31 ---------------
seed = 2531465778
maxLevel = 4
7703 is replaced by zero with estimated error 0.00422
error = 0.00422
area = 2351
delay = 47.4
#gates = 928
output circuit appNtk-level-4/c5315_31_0.00422_2351_47.4.blif
time = 429767665 us
--------------- round 32 ---------------
seed = 2531465778
maxLevel = 4
[112878] is replaced by [117801] with inverter with estimated error 0.00552
error = 0.00552
area = 2346
delay = 47.4
#gates = 927
output circuit appNtk-level-4/c5315_32_0.00552_2346_47.4.blif
time = 435142784 us
--------------- round 33 ---------------
seed = 2531465778
maxLevel = 4
7503 is replaced by zero with estimated error 0.00552
error = 0.00552
area = 2343
delay = 47.4
#gates = 926
output circuit appNtk-level-4/c5315_33_0.00552_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 440313467 us
--------------- round 34 ---------------
seed = 2531465778
maxLevel = 4
[116404] is replaced by zero with estimated error 0.00661
error = 0.00661
area = 2336
delay = 47.4
#gates = 923
output circuit appNtk-level-4/c5315_34_0.00661_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 445713646 us
--------------- round 35 ---------------
seed = 2531465778
maxLevel = 4
6641 is replaced by zero with estimated error 0.00661
error = 0.00661
area = 2335
delay = 47.4
#gates = 922
output circuit appNtk-level-4/c5315_35_0.00661_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 450868460 us
--------------- round 36 ---------------
seed = 2531465778
maxLevel = 4
6648 is replaced by zero with estimated error 0.00661
error = 0.00661
area = 2334
delay = 47.4
#gates = 921
output circuit appNtk-level-4/c5315_36_0.00661_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 456016218 us
--------------- round 37 ---------------
seed = 2531465778
maxLevel = 4
[116200] is replaced by [112799] with estimated error 0.00915
error = 0.00915
area = 2327
delay = 47.4
#gates = 919
output circuit appNtk-level-4/c5315_37_0.00915_2327_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 461274725 us
--------------- round 38 ---------------
seed = 2531465778
maxLevel = 4
[117017] is replaced by [115618] with estimated error 0.00915
error = 0.00915
area = 2325
delay = 47.4
#gates = 918
output circuit appNtk-level-4/c5315_38_0.00915_2325_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 466577721 us
--------------- round 39 ---------------
seed = 2531465778
maxLevel = 4
7504 is replaced by zero with estimated error 0.01032
error = 0.01032
area = 2322
delay = 47.4
#gates = 917
output circuit appNtk-level-4/c5315_39_0.01032_2322_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 471775367 us
--------------- round 40 ---------------
seed = 2531465778
maxLevel = 4
[116409] is replaced by zero with estimated error 0.01151
error = 0.01151
area = 2315
delay = 47.4
#gates = 914
output circuit appNtk-level-4/c5315_40_0.01151_2315_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 476826957 us
--------------- round 41 ---------------
seed = 2531465778
maxLevel = 4
6646 is replaced by zero with estimated error 0.01151
error = 0.01151
area = 2314
delay = 47.4
#gates = 913
output circuit appNtk-level-4/c5315_41_0.01151_2314_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 481811491 us
--------------- round 42 ---------------
seed = 2531465778
maxLevel = 4
6643 is replaced by zero with estimated error 0.01151
error = 0.01151
area = 2313
delay = 47.4
#gates = 912
output circuit appNtk-level-4/c5315_42_0.01151_2313_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 487075254 us
--------------- round 43 ---------------
seed = 2531465778
maxLevel = 4
[115754] is replaced by [112774] with estimated error 0.01209
error = 0.01209
area = 2312
delay = 47.4
#gates = 911
output circuit appNtk-level-4/c5315_43_0.01209_2312_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 492080017 us
--------------- round 44 ---------------
seed = 2531465778
maxLevel = 4
[115759] is replaced by [112774] with estimated error 0.01312
error = 0.01312
area = 2310
delay = 47.4
#gates = 910
output circuit appNtk-level-4/c5315_44_0.01312_2310_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 497060598 us
--------------- round 45 ---------------
seed = 2531465778
maxLevel = 4
[112870] is replaced by [116417] with estimated error 0.01502
error = 0.01502
area = 2306
delay = 47.4
#gates = 909
output circuit appNtk-level-4/c5315_45_0.01502_2306_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 502193907 us
--------------- round 46 ---------------
seed = 2531465778
maxLevel = 4
[117021] is replaced by [116417] with estimated error 0.01577
error = 0.01577
area = 2304
delay = 47.4
#gates = 908
output circuit appNtk-level-4/c5315_46_0.01577_2304_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 507146096 us
--------------- round 47 ---------------
seed = 2531465778
maxLevel = 4
[116642] is replaced by one with estimated error 0.01608
error = 0.01608
area = 2302
delay = 47.4
#gates = 907
output circuit appNtk-level-4/c5315_47_0.01608_2302_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 512110101 us
--------------- round 48 ---------------
seed = 2531465778
maxLevel = 4
[116221] is replaced by [116366] with estimated error 0.0471
error = 0.0471
area = 2298
delay = 47.4
#gates = 905
output circuit appNtk-level-4/c5315_48_0.0471_2298_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 517176797 us
--------------- round 49 ---------------
seed = 2531465778
maxLevel = 4
[113112] is replaced by [115724] with estimated error 0.0471
error = 0.0471
area = 2297
delay = 47.4
#gates = 904
output circuit appNtk-level-4/c5315_49_0.0471_2297_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 521996162 us
--------------- round 50 ---------------
seed = 2531465778
maxLevel = 4
[113117] is replaced by [90009] with inverter with estimated error 0.0471
error = 0.0471
area = 2275
delay = 47.4
#gates = 896
output circuit appNtk-level-4/c5315_50_0.0471_2275_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 527067426 us
--------------- round 51 ---------------
seed = 2531465778
maxLevel = 4
[116605] is replaced by [90009] with estimated error 0.0471
error = 0.0471
area = 2274
delay = 47.4
#gates = 895
output circuit appNtk-level-4/c5315_51_0.0471_2274_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 531887918 us
--------------- round 52 ---------------
seed = 2531465778
maxLevel = 4
n1277 is replaced by [116289] with estimated error 0.0471
error = 0.0471
area = 2273
delay = 47.4
#gates = 894
output circuit appNtk-level-4/c5315_52_0.0471_2273_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 536668426 us
--------------- round 53 ---------------
seed = 2531465778
maxLevel = 4
[112799] is replaced by [116425] with inverter with estimated error 0.04991
error = 0.04991
area = 2270
delay = 47.4
#gates = 894
output circuit appNtk-level-4/c5315_53_0.04991_2270_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 541635291 us
--------------- round 54 ---------------
seed = 2531465778
maxLevel = 4
[115618] is replaced by [116425] with estimated error 0.04991
error = 0.04991
area = 2269
delay = 47.4
#gates = 893
output circuit appNtk-level-4/c5315_54_0.04991_2269_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 546275118 us
--------------- round 55 ---------------
seed = 2531465778
maxLevel = 4
exceed error bound
