(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param52 = {((((8'ha9) ? (8'hb0) : (8'ha0)) ? ((8'h9d) ? (8'ha6) : (8'haa)) : (-(8'ha9))) == (~&(^(8'ha1))))})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h48):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire3;
  input wire signed [(3'h5):(1'h0)] wire2;
  input wire signed [(2'h2):(1'h0)] wire1;
  input wire signed [(4'h8):(1'h0)] wire0;
  wire [(3'h6):(1'h0)] wire50;
  wire [(3'h6):(1'h0)] wire49;
  wire [(4'ha):(1'h0)] wire48;
  wire [(4'ha):(1'h0)] wire47;
  wire [(2'h2):(1'h0)] wire46;
  wire signed [(2'h2):(1'h0)] wire45;
  wire [(3'h5):(1'h0)] wire43;
  wire signed [(4'hb):(1'h0)] wire5;
  wire [(4'ha):(1'h0)] wire4;
  reg signed [(4'h9):(1'h0)] reg51 = (1'h0);
  assign y = {wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire43,
                 wire5,
                 wire4,
                 reg51,
                 (1'h0)};
  assign wire4 = wire1[(1'h0):(1'h0)];
  assign wire5 = {$unsigned(($signed((8'ha3)) ?
                         wire2[(3'h5):(1'h0)] : $signed(wire4)))};
  module6 #() modinst44 (wire43, clk, wire4, wire0, wire5, wire3);
  assign wire45 = $unsigned(($signed($unsigned(wire0)) >>> ($signed(wire1) ?
                      {wire3} : (wire2 << wire43))));
  assign wire46 = $unsigned($signed($signed((wire2 ~^ wire43))));
  assign wire47 = (8'h9c);
  assign wire48 = ((wire2[(1'h1):(1'h1)] < (8'haf)) < ($unsigned($unsigned(wire5)) ~^ {(wire45 ?
                          (8'ha4) : wire0)}));
  assign wire49 = (wire4[(1'h1):(1'h0)] ?
                      $signed($unsigned((wire3 ?
                          wire5 : wire48))) : (|(8'ha3)));
  assign wire50 = $unsigned($unsigned((-((8'haf) ? wire46 : wire4))));
  always
    @(posedge clk) begin
      reg51 <= wire49[(1'h1):(1'h0)];
    end
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module6
#(parameter param42 = (-(((^~(8'hae)) == (&(8'ha4))) - (((8'ha9) ? (8'ha4) : (8'ha1)) > {(8'h9f)}))))
(y, clk, wire10, wire9, wire8, wire7);
  output wire [(32'h1f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire10;
  input wire signed [(2'h3):(1'h0)] wire9;
  input wire signed [(4'h8):(1'h0)] wire8;
  input wire signed [(3'h6):(1'h0)] wire7;
  wire signed [(3'h7):(1'h0)] wire41;
  wire signed [(4'h9):(1'h0)] wire39;
  wire [(3'h5):(1'h0)] wire12;
  wire signed [(4'h9):(1'h0)] wire11;
  assign y = {wire41, wire39, wire12, wire11, (1'h0)};
  assign wire11 = wire10;
  assign wire12 = (~&(-(wire7 <= $unsigned((8'ha3)))));
  module13 #() modinst40 (.clk(clk), .wire16(wire10), .wire17(wire7), .wire14(wire12), .wire15(wire11), .y(wire39));
  assign wire41 = $signed($unsigned($signed((wire11 == wire10))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module13
#(parameter param38 = ((^(^~(!(8'ha3)))) & (8'h9c)))
(y, clk, wire17, wire16, wire15, wire14);
  output wire [(32'h80):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire17;
  input wire signed [(3'h5):(1'h0)] wire16;
  input wire signed [(4'h9):(1'h0)] wire15;
  input wire [(3'h5):(1'h0)] wire14;
  wire signed [(3'h5):(1'h0)] wire37;
  wire signed [(4'ha):(1'h0)] wire36;
  wire signed [(3'h5):(1'h0)] wire35;
  wire signed [(4'ha):(1'h0)] wire22;
  wire [(4'h8):(1'h0)] wire19;
  wire [(2'h3):(1'h0)] wire18;
  reg signed [(3'h4):(1'h0)] reg34 = (1'h0);
  reg [(4'h8):(1'h0)] reg33 = (1'h0);
  reg [(4'ha):(1'h0)] reg32 = (1'h0);
  reg [(3'h5):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg30 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg29 = (1'h0);
  reg [(4'ha):(1'h0)] reg28 = (1'h0);
  reg [(2'h3):(1'h0)] reg27 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg26 = (1'h0);
  reg [(3'h4):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg24 = (1'h0);
  reg [(4'ha):(1'h0)] reg23 = (1'h0);
  reg [(2'h3):(1'h0)] reg21 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg20 = (1'h0);
  assign y = {wire37,
                 wire36,
                 wire35,
                 wire22,
                 wire19,
                 wire18,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg21,
                 reg20,
                 (1'h0)};
  assign wire18 = $unsigned(wire16[(2'h3):(2'h3)]);
  assign wire19 = (wire16 ?
                      {wire18} : (wire17 ?
                          $unsigned(wire17) : ((!wire17) & (|wire18))));
  always
    @(posedge clk) begin
      reg20 <= wire18[(1'h1):(1'h1)];
      reg21 <= {wire14[(3'h4):(2'h3)]};
    end
  assign wire22 = wire16[(1'h0):(1'h0)];
  always
    @(posedge clk) begin
      if ({$unsigned($unsigned((wire17 ~^ (8'had))))})
        begin
          reg23 <= ((^$signed(((8'ha2) ? wire19 : wire19))) ?
              $unsigned(($signed(wire17) ?
                  (~wire16) : ((8'ha3) ?
                      wire16 : reg21))) : wire19[(2'h2):(1'h0)]);
          reg24 <= (wire15 > (wire16[(2'h3):(1'h0)] ?
              $signed((wire19 ?
                  wire15 : wire14)) : (wire19 < $unsigned(wire16))));
          reg25 <= $unsigned({wire16[(2'h3):(2'h2)]});
        end
      else
        begin
          if (wire17[(2'h2):(2'h2)])
            begin
              reg23 <= reg24;
            end
          else
            begin
              reg23 <= ($signed(reg21[(2'h3):(1'h1)]) ?
                  $signed(reg21) : (reg21[(1'h0):(1'h0)] ?
                      wire22[(1'h1):(1'h1)] : $unsigned((wire16 ?
                          wire22 : reg24))));
              reg24 <= (+$signed(wire17));
              reg25 <= $signed(reg20[(1'h1):(1'h1)]);
            end
          reg26 <= wire22[(4'ha):(3'h5)];
        end
      if (((~|(+reg23[(3'h7):(1'h0)])) < (8'hac)))
        begin
          reg27 <= $unsigned(wire14[(3'h4):(2'h2)]);
          reg28 <= $unsigned((~|((~reg21) & wire17[(3'h5):(1'h0)])));
        end
      else
        begin
          reg27 <= ((wire14[(2'h2):(1'h1)] ? wire16 : wire14[(1'h1):(1'h1)]) ?
              $unsigned($signed((wire17 & (8'ha6)))) : $signed(((wire15 ?
                  reg23 : reg21) || (~(8'hae)))));
          if ((wire22[(3'h5):(1'h1)] ?
              {$signed($signed(reg24))} : (wire15[(1'h1):(1'h1)] ?
                  ($signed((8'h9e)) < reg26[(2'h3):(2'h3)]) : reg23)))
            begin
              reg28 <= {$signed((^$signed((8'hab))))};
              reg29 <= {wire16[(1'h1):(1'h0)]};
              reg30 <= wire19[(2'h2):(2'h2)];
            end
          else
            begin
              reg28 <= (reg29 ? reg21[(1'h1):(1'h0)] : reg26);
            end
          reg31 <= (((((8'ha1) ? reg21 : (8'ha0)) ? reg30 : $unsigned(wire16)) ?
                  ((reg23 ?
                      reg29 : (8'h9d)) * (wire18 || (8'ha6))) : wire15[(3'h7):(3'h5)]) ?
              ((~^reg29[(1'h1):(1'h0)]) ?
                  {(8'ha7)} : {$signed(wire17)}) : (~^wire22[(4'ha):(1'h0)]));
        end
      if ($unsigned((((wire15 ? reg24 : reg25) ^ (wire14 - (8'ha1))) ?
          (~reg23[(1'h0):(1'h0)]) : (^~wire22))))
        begin
          reg32 <= (^(((~&wire16) ? (8'h9c) : (wire16 ? reg29 : wire19)) ?
              (~&wire17[(1'h1):(1'h1)]) : wire18[(1'h0):(1'h0)]));
          reg33 <= ($signed(($unsigned(wire22) >>> $unsigned((8'hae)))) ?
              $signed((-{wire18})) : ({(~^reg29)} || $unsigned(((8'ha7) >= wire18))));
        end
      else
        begin
          reg32 <= (-(((wire17 && reg29) ~^ (&reg31)) ?
              ($signed(reg21) ?
                  (wire16 > reg29) : $unsigned(wire19)) : $signed($signed((8'ha9)))));
          reg33 <= ({wire17[(2'h3):(2'h2)]} ?
              reg24 : ({wire16} ?
                  ((wire16 * wire15) ?
                      {wire19} : (reg25 ? (8'ha4) : wire16)) : ((reg30 ?
                          (8'haf) : reg32) ?
                      (wire22 ? wire19 : wire14) : (reg32 < reg29))));
          reg34 <= reg31;
        end
    end
  assign wire35 = ((reg31[(1'h0):(1'h0)] & (wire14[(2'h3):(1'h0)] ?
                          (wire19 ? wire14 : (8'ha2)) : {wire16})) ?
                      (wire18 ?
                          ($signed((8'ha4)) || reg29[(4'hb):(3'h7)]) : ((wire16 ~^ wire15) << (+(8'h9d)))) : (&((|wire14) >> ((8'h9d) ?
                          wire15 : reg32))));
  assign wire36 = wire17;
  assign wire37 = $unsigned((-reg23[(4'h9):(3'h4)]));
endmodule