
uarthw.elf:     file format elf32-littlenios2
uarthw.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x040001c0

Program Header:
    LOAD off    0x00001000 vaddr 0x04000000 paddr 0x04000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x04000020 paddr 0x04000020 align 2**12
         filesz 0x000127ec memsz 0x000127ec flags r-x
    LOAD off    0x0001380c vaddr 0x0401280c paddr 0x04014410 align 2**12
         filesz 0x00001c04 memsz 0x00001c04 flags rw-
    LOAD off    0x00016014 vaddr 0x04016014 paddr 0x04016014 align 2**12
         filesz 0x00000000 memsz 0x00000160 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  04000000  04000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   000001a0  04000020  04000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00012248  040001c0  040001c0  000011c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000404  04012408  04012408  00013408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001c04  0401280c  04014410  0001380c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000160  04016014  04016014  00016014  2**2
                  ALLOC, SMALL_DATA
  6 .sdram_controller_0 00000000  04016174  04016174  00015410  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00015410  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000f90  00000000  00000000  00015438  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00025dd2  00000000  00000000  000163c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00009a94  00000000  00000000  0003c19a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000c148  00000000  00000000  00045c2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002900  00000000  00000000  00051d78  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000041df  00000000  00000000  00054678  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00017979  00000000  00000000  00058857  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  000701d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000018d0  00000000  00000000  00070210  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0007567e  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  00075681  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0007568d  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0007568e  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0007568f  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00075693  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00075697  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  0007569b  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  000756a6  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  000756b1  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000f  00000000  00000000  000756bc  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000058  00000000  00000000  000756cb  2**0
                  CONTENTS, READONLY
 29 .jdi          00005499  00000000  00000000  00075723  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     002f7ea2  00000000  00000000  0007abbc  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04000000 l    d  .entry	00000000 .entry
04000020 l    d  .exceptions	00000000 .exceptions
040001c0 l    d  .text	00000000 .text
04012408 l    d  .rodata	00000000 .rodata
0401280c l    d  .rwdata	00000000 .rwdata
04016014 l    d  .bss	00000000 .bss
04016174 l    d  .sdram_controller_0	00000000 .sdram_controller_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../uarthw_bsp//obj/HAL/src/crt0.o
040001f8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_exception_entry.o
04000094 l       .exceptions	00000000 alt_exception_unknown
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 vfprintf.c
0401251a l     O .rodata	00000010 zeroes.4404
040027b0 l     F .text	000000bc __sbprintf
0401252a l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
040029c0 l     F .text	00000228 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
04004518 l     F .text	00000008 __fp_unlock
0400452c l     F .text	0000019c __sinit.part.1
040046c8 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
0401280c l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
04012c50 l     O .rwdata	00000020 lc_ctype_charset
04012c30 l     O .rwdata	00000020 lc_message_charset
04012c70 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
0401255c l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
040070ac l     F .text	000000fc __sprint_r.part.0
04012680 l     O .rodata	00000010 zeroes.4349
040086e8 l     F .text	000000bc __sbprintf
04012690 l     O .rodata	00000010 blanks.4348
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_close.c
0400d2b8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0400d3cc l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0400d3f8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
0400d4ec l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
0400d5d4 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
0400d6c0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0400d89c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
040143f8 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
0400db10 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0400dc4c l     F .text	00000034 alt_dev_reg
04013258 l     O .rwdata	00000038 i2c_0
04013290 l     O .rwdata	00001060 jtag_uart_0
040142f0 l     O .rwdata	000000c4 uart_0
00000000 l    df *ABS*	00000000 altera_avalon_i2c.c
0400dd4c l     F .text	00000110 optional_irq_callback
0400deac l     F .text	0000009c alt_avalon_i2c_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0400fb88 l     F .text	0000020c altera_avalon_jtag_uart_irq
0400fd94 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
040103cc l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
0401067c l     F .text	0000009c altera_avalon_uart_irq
04010718 l     F .text	000000e4 altera_avalon_uart_rxirq
040107fc l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
04010998 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
04010bb0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0401103c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0401152c l     F .text	000000e4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
0401168c l     F .text	0000003c alt_get_errno
040116c8 l     F .text	000000ec alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
04006bbc g     F .text	00000074 _mprec_log10
04006ca8 g     F .text	0000008c __any_on
04009164 g     F .text	00000054 _isatty_r
04012568 g     O .rodata	00000028 __mprec_tinytens
0400d7d8 g     F .text	0000007c alt_main
04016074 g     O .bss	00000100 alt_irq
040091b8 g     F .text	00000060 _lseek_r
04014410 g       *ABS*	00000000 __flash_rwdata_start
0400bc90 g     F .text	00000088 .hidden __eqdf2
04016174 g       *ABS*	00000000 __alt_heap_start
0400047c g     F .text	0000003c printf
04009a90 g     F .text	0000009c _wcrtomb_r
04016014 g     O .bss	00000004 rxdataoffs
04006ed4 g     F .text	0000005c __sseek
04004878 g     F .text	00000010 __sinit
04009938 g     F .text	00000140 __swbuf_r
04004e84 g     F .text	0000007c _setlocale_r
040046d0 g     F .text	00000078 __sfmoreglue
0400e5a4 g     F .text	000000a8 alt_avalon_i2c_rx_read
0400d878 g     F .text	00000024 __malloc_unlock
0400f7bc g     F .text	00000044 alt_avalon_i2c_enabled_ints_get
0400e328 g     F .text	00000094 alt_avalon_i2c_master_config_speed_get
04009218 g     F .text	0000015c memmove
04004860 g     F .text	00000018 _cleanup
0400f00c g     F .text	0000020c alt_avalon_i2c_master_transmit_using_interrupts
04005c7c g     F .text	000000a8 _Balloc
0400bd18 g     F .text	000000dc .hidden __gtdf2
04000000 g     F .entry	0000000c __reset
04000020 g       *ABS*	00000000 __flash_exceptions_start
04008c40 g     F .text	0000005c _fstat_r
04016030 g     O .bss	00000004 errno
04006e50 g     F .text	00000008 __seofread
04016038 g     O .bss	00000004 alt_argv
0401c3b4 g       *ABS*	00000000 _gp
0400f800 g     F .text	0000004c alt_avalon_i2c_rx_fifo_threshold_get
040143c4 g     O .rwdata	00000004 divisoroffs
040143bc g     O .rwdata	00000004 statusoffs
0400e4b8 g     F .text	00000044 alt_avalon_i2c_is_busy
040130d8 g     O .rwdata	00000180 alt_fd_list
0400e25c g     F .text	000000cc alt_avalon_i2c_master_config_set
040111dc g     F .text	00000090 alt_find_dev
04005a0c g     F .text	00000148 memcpy
04004520 g     F .text	0000000c _cleanup_r
0400d0d0 g     F .text	000000dc .hidden __floatsidf
04011610 g     F .text	0000007c alt_io_redirect
0400bdf4 g     F .text	000000f4 .hidden __ltdf2
04012408 g       *ABS*	00000000 __DTOR_END__
0400ee4c g     F .text	000001c0 alt_avalon_i2c_master_transmit
04006d34 g     F .text	00000074 __fpclassifyd
04006b18 g     F .text	000000a4 __ratio
040086cc g     F .text	0000001c __vfiprintf_internal
0400ff8c g     F .text	0000021c altera_avalon_jtag_uart_read
0400044c g     F .text	00000030 _printf_r
0400a930 g     F .text	00000064 .hidden __udivsi3
0400d528 g     F .text	000000ac isatty
040125b8 g     O .rodata	000000c8 __mprec_tens
04004f00 g     F .text	0000000c __locale_charset
0400e0c8 g     F .text	00000098 alt_avalon_i2c_enable
0401602c g     O .bss	00000004 __malloc_top_pad
0400f6f0 g     F .text	00000068 alt_avalon_i2c_int_disable
040143d0 g     O .rwdata	00000004 __mb_cur_max
04004f30 g     F .text	0000000c _localeconv_r
04008c9c g     F .text	000004c8 __sfvwrite_r
040060b0 g     F .text	0000003c __i2b
04006da8 g     F .text	00000054 _sbrk_r
04009374 g     F .text	00000060 _read_r
040143f0 g     O .rwdata	00000004 alt_max_fd
04008934 g     F .text	000000f0 _fclose_r
040044e8 g     F .text	00000030 fflush
04016028 g     O .bss	00000004 __malloc_max_sbrked_mem
0400f218 g     F .text	00000210 alt_avalon_i2c_master_receive
0400aa14 g     F .text	000008ac .hidden __adddf3
040068c0 g     F .text	0000010c __b2d
0400a274 g     F .text	000005c4 .hidden __umoddi3
0400d6fc g     F .text	000000dc lseek
0400f758 g     F .text	00000064 alt_avalon_i2c_int_enable
04000000 g       *ABS*	00000000 __alt_mem_sdram_controller_0
040143c8 g     O .rwdata	00000004 _global_impure_ptr
040093d4 g     F .text	00000564 _realloc_r
04016174 g       *ABS*	00000000 __bss_end
0401143c g     F .text	000000f0 alt_iic_isr_register
04011c14 g     F .text	00000108 alt_tick
04009c78 g     F .text	000005fc .hidden __udivdi3
0400f618 g     F .text	00000058 alt_avalon_i2c_int_status_get
04008b9c g     F .text	00000024 _fputwc_r
04012590 g     O .rodata	00000028 __mprec_bigtens
04005e94 g     F .text	00000104 __s2b
0400d1ac g     F .text	000000a8 .hidden __floatunsidf
04006600 g     F .text	00000060 __mcmp
040105d0 g     F .text	000000ac altera_avalon_uart_init
04004898 g     F .text	00000018 __fp_lock_all
040113f0 g     F .text	0000004c alt_ic_irq_enabled
04011b78 g     F .text	0000009c alt_alarm_stop
0400df48 g     F .text	00000054 alt_avalon_i2c_register_callback
04016040 g     O .bss	00000004 alt_irq_active
0400df9c g     F .text	000000ec alt_avalon_i2c_init
040000ec g     F .exceptions	000000d4 alt_irq_handler
040130b0 g     O .rwdata	00000028 alt_dev_null
0401101c g     F .text	00000020 alt_dcache_flush_all
04005f98 g     F .text	00000068 __hi0bits
0400d050 g     F .text	00000080 .hidden __fixdfsi
04014410 g       *ABS*	00000000 __ram_rwdata_end
040143e8 g     O .rwdata	00000008 alt_dev_list
0400db4c g     F .text	00000100 write
04011fd4 g     F .text	000000a0 _putc_r
0400e8d8 g     F .text	0000004c alt_avalon_i2c_check_arblost
0400f6b4 g     F .text	0000003c alt_avalon_i2c_int_clear
0401280c g       *ABS*	00000000 __ram_rodata_end
0400d434 g     F .text	000000b8 fstat
0400bdf4 g     F .text	000000f4 .hidden __ledf2
040143fc g     O .rwdata	00000008 alt_avalon_i2c_list
040143b4 g     O .rwdata	00000004 uart_ba
04006378 g     F .text	00000140 __pow5mult
040071c0 g     F .text	0000150c ___vfiprintf_internal_r
04016020 g     O .bss	00000004 __nlocale_changed
0400a994 g     F .text	00000058 .hidden __umodsi3
04016174 g       *ABS*	00000000 end
04010bec g     F .text	000001ac altera_avalon_uart_write
0400fac8 g     F .text	000000c0 altera_avalon_jtag_uart_init
0400e088 g     F .text	00000040 alt_avalon_i2c_open
04012408 g       *ABS*	00000000 __CTOR_LIST__
08000000 g       *ABS*	00000000 __alt_stack_pointer
0400ea60 g     F .text	000000e8 alt_avalon_i2c_master_tx
04010444 g     F .text	0000007c alt_avalon_timer_sc_init
04010520 g     F .text	00000060 altera_avalon_uart_write_fd
0400d254 g     F .text	00000064 .hidden __clzsi2
04010580 g     F .text	00000050 altera_avalon_uart_close_fd
040101a8 g     F .text	00000224 altera_avalon_jtag_uart_write
04004888 g     F .text	00000004 __sfp_lock_acquire
04005928 g     F .text	000000e4 memchr
040004b8 g     F .text	000022dc ___vfprintf_internal_r
040049ec g     F .text	00000310 _free_r
04011910 g     F .text	0000022c alt_printf
04004f0c g     F .text	00000010 __locale_mb_cur_max
04012254 g     F .text	00000180 __call_exitprocs
0401601c g     O .bss	00000004 __mlocale_changed
0400de5c g     F .text	00000050 alt_avalon_i2c_register_optional_irq_handler
040143d4 g     O .rwdata	00000004 __malloc_sbrk_base
040001c0 g     F .text	0000003c _start
04016044 g     O .bss	00000004 _alt_tick_rate
0400f428 g     F .text	000001f0 alt_avalon_i2c_master_receive_using_interrupts
0400f84c g     F .text	00000064 alt_avalon_i2c_rx_fifo_threshold_set
040064b8 g     F .text	00000148 __lshift
04016048 g     O .bss	00000004 _alt_nticks
0400d8d8 g     F .text	00000104 read
0400dcb8 g     F .text	00000094 alt_sys_init
040143c0 g     O .rwdata	00000004 ctrloffs
0401213c g     F .text	00000118 __register_exitproc
0400ec84 g     F .text	000001c8 alt_avalon_i2c_master_tx_rx
040060ec g     F .text	0000028c __multiply
0400fe34 g     F .text	00000068 altera_avalon_jtag_uart_close
0400a9ec g     F .text	00000028 .hidden __mulsi3
0401280c g       *ABS*	00000000 __ram_rwdata_start
04012408 g       *ABS*	00000000 __ram_rodata_start
0401604c g     O .bss	00000028 __malloc_current_mallinfo
040069cc g     F .text	0000014c __d2b
0400f964 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
04011e48 g     F .text	000000c4 alt_get_fd
04010ec4 g     F .text	00000158 alt_busy_sleep
04008804 g     F .text	00000054 _close_r
04011f58 g     F .text	0000007c memcmp
0400e4fc g     F .text	000000a8 alt_avalon_i2c_rx_read_available
0400fa24 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
04016174 g       *ABS*	00000000 __alt_stack_base
0400fa74 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
0400286c g     F .text	00000154 __swsetup_r
0400b2c0 g     F .text	000009d0 .hidden __divdf3
04004748 g     F .text	00000118 __sfp
04006c30 g     F .text	00000078 __copybits
04012ca8 g     O .rwdata	00000408 __malloc_av_
04004894 g     F .text	00000004 __sinit_lock_release
0400bee8 g     F .text	0000086c .hidden __muldf3
04006dfc g     F .text	00000054 __sread
04011d40 g     F .text	00000108 alt_find_file
04011078 g     F .text	000000a4 alt_dev_llist_insert
0400d854 g     F .text	00000024 __malloc_lock
0400da60 g     F .text	000000b0 sbrk
0400e924 g     F .text	0000013c alt_avalon_i2c_interrupt_transaction_status
0400e88c g     F .text	0000004c alt_avalon_i2c_check_nack
0400448c g     F .text	0000005c _fflush_r
04008858 g     F .text	000000dc _calloc_r
04016014 g       *ABS*	00000000 __bss_start
04005b54 g     F .text	00000128 memset
040001fc g     F .text	00000250 main
0400e858 g     F .text	00000034 alt_avalon_i2c_master_target_set
0401603c g     O .bss	00000004 alt_envp
04016024 g     O .bss	00000004 __malloc_max_total_mem
0400f9c4 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
04009a78 g     F .text	00000018 __swbuf
0400f670 g     F .text	00000044 alt_avalon_i2c_int_raw_status_get
04006f30 g     F .text	00000008 __sclose
08000000 g       *ABS*	00000000 __alt_heap_limit
04008a24 g     F .text	00000014 fclose
04002be8 g     F .text	00001688 _dtoa_r
0400511c g     F .text	0000080c _malloc_r
04009bec g     F .text	00000030 __ascii_wctomb
040143f4 g     O .rwdata	00000004 alt_errno
04004cfc g     F .text	000000c4 _fwalk
04012074 g     F .text	000000c8 putc
0400a838 g     F .text	00000084 .hidden __divsi3
040048c8 g     F .text	00000124 _malloc_trim_r
04012408 g       *ABS*	00000000 __CTOR_END__
04006f38 g     F .text	000000dc strcmp
04012408 g       *ABS*	00000000 __flash_rodata_start
04012408 g       *ABS*	00000000 __DTOR_LIST__
0400bc90 g     F .text	00000088 .hidden __nedf2
0400dc80 g     F .text	00000038 alt_irq_init
0400d9dc g     F .text	00000084 alt_release_fd
040126a0 g     O .rodata	00000100 .hidden __clz_tab
04016018 g     O .bss	00000004 _PathLocale
04011f0c g     F .text	00000014 atexit
040087a4 g     F .text	00000060 _write_r
04004f3c g     F .text	00000018 setlocale
040143cc g     O .rwdata	00000004 _impure_ptr
04016034 g     O .bss	00000004 alt_argc
04004270 g     F .text	0000021c __sflush_r
0401117c g     F .text	00000060 _do_dtors
04004f28 g     F .text	00000008 __locale_cjk_lang
0400e820 g     F .text	00000038 alt_avalon_i2c_master_target_get
0400e730 g     F .text	000000f0 alt_avalon_i2c_send_address
04000020 g       .exceptions	00000000 alt_irq_entry
0400685c g     F .text	00000064 __ulp
040048b0 g     F .text	00000018 __fp_unlock_all
040143e0 g     O .rwdata	00000008 alt_fs_list
04000020 g       *ABS*	00000000 __ram_exceptions_start
04004f54 g     F .text	0000000c localeconv
0400f8fc g     F .text	00000068 alt_avalon_i2c_tfr_cmd_fifo_threshold_set
0401128c g     F .text	00000050 alt_ic_isr_register
0400e160 g     F .text	0000004c alt_avalon_i2c_disable
04014410 g       *ABS*	00000000 _edata
040104c0 g     F .text	00000060 altera_avalon_uart_read_fd
04016174 g       *ABS*	00000000 _end
04008a38 g     F .text	00000164 __fputwc
040001c0 g       *ABS*	00000000 __ram_exceptions_end
0400fe9c g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
0400e1ac g     F .text	000000b0 alt_avalon_i2c_master_config_get
04011364 g     F .text	0000008c alt_ic_irq_disable
04006e58 g     F .text	0000007c __swrite
040143d8 g     O .rwdata	00000004 __malloc_trim_threshold
04011d1c g     F .text	00000024 altera_nios2_qsys_irq_init
04004f1c g     F .text	0000000c __locale_msgcharset
04011f20 g     F .text	00000038 exit
04004dc0 g     F .text	000000c4 _fwalk_reent
04006660 g     F .text	000001fc __mdiff
0400a8bc g     F .text	00000074 .hidden __modsi3
08000000 g       *ABS*	00000000 __alt_data_end
04000020 g     F .exceptions	00000000 alt_exception
0400488c g     F .text	00000004 __sfp_lock_release
0400e3bc g     F .text	000000fc alt_avalon_i2c_master_config_speed_set
0400e64c g     F .text	000000e4 alt_avalon_i2c_cmd_write
04010944 g     F .text	00000054 altera_avalon_uart_close
040123d4 g     F .text	00000034 _exit
04010d98 g     F .text	0000012c alt_alarm_start
04004f60 g     F .text	000001bc __smakebuf_r
04007014 g     F .text	00000098 strlen
040117b4 g     F .text	0000015c open
0400bd18 g     F .text	000000dc .hidden __gedf2
04011b3c g     F .text	0000003c alt_putchar
040143dc g     O .rwdata	00000004 __wctomb
040071a8 g     F .text	00000018 __sprint_r
0401126c g     F .text	00000020 alt_icache_flush_all
04014404 g     O .rwdata	00000004 alt_priority_mask
040112dc g     F .text	00000088 alt_ic_irq_enable
04002794 g     F .text	0000001c __vfprintf_internal
040109d4 g     F .text	000001dc altera_avalon_uart_read
04009c1c g     F .text	0000005c _wctomb_r
0400c754 g     F .text	000008fc .hidden __subdf3
04006000 g     F .text	000000b0 __lo0bits
04014408 g     O .rwdata	00000008 alt_alarm_list
0401111c g     F .text	00000060 _do_ctors
04009b2c g     F .text	000000c0 wcrtomb
0400d2f4 g     F .text	000000d8 close
0400f8b0 g     F .text	0000004c alt_avalon_i2c_tfr_cmd_fifo_threshold_get
0400d63c g     F .text	00000084 alt_load
0400eb48 g     F .text	0000013c alt_avalon_i2c_master_rx
04008bc0 g     F .text	00000080 fputwc
040143b8 g     O .rwdata	00000004 txdataoffs
04004890 g     F .text	00000004 __sinit_lock_acquire
04005d4c g     F .text	00000148 __multadd
04005d24 g     F .text	00000028 _Bfree



Disassembly of section .entry:

04000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 4000000:	00410034 	movhi	at,1024
    ori r1, r1, %lo(_start)
 4000004:	08407014 	ori	at,at,448
    jmp r1
 4000008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

04000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 4000020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 4000024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 4000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 400002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 400003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4000040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 4000044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 4000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 400004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 400005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 400006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 400007c:	10000326 	beq	r2,zero,400008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4000080:	20000226 	beq	r4,zero,400008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4000084:	40000ec0 	call	40000ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4000088:	00000306 	br	4000098 <alt_exception_unknown+0x4>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
 400008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
 4000090:	e8bfff17 	ldw	r2,-4(ea)

04000094 <alt_exception_unknown>:
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
 4000094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 4000098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 400009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40000a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40000a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40000a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40000ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40000b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40000b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40000b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40000bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40000c0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 40000c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40000c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40000cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40000d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40000d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40000d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40000dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40000e0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 40000e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40000e8:	ef80083a 	eret

040000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40000ec:	defff904 	addi	sp,sp,-28
 40000f0:	dfc00615 	stw	ra,24(sp)
 40000f4:	df000515 	stw	fp,20(sp)
 40000f8:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 40000fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4000100:	0005313a 	rdctl	r2,ipending
 4000104:	e0bffe15 	stw	r2,-8(fp)

  return active;
 4000108:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 400010c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 4000110:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 4000114:	00800044 	movi	r2,1
 4000118:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 400011c:	e0fffb17 	ldw	r3,-20(fp)
 4000120:	e0bffc17 	ldw	r2,-16(fp)
 4000124:	1884703a 	and	r2,r3,r2
 4000128:	10001426 	beq	r2,zero,400017c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 400012c:	00810074 	movhi	r2,1025
 4000130:	10981d04 	addi	r2,r2,24692
 4000134:	e0fffd17 	ldw	r3,-12(fp)
 4000138:	180690fa 	slli	r3,r3,3
 400013c:	10c5883a 	add	r2,r2,r3
 4000140:	10c00017 	ldw	r3,0(r2)
 4000144:	00810074 	movhi	r2,1025
 4000148:	10981d04 	addi	r2,r2,24692
 400014c:	e13ffd17 	ldw	r4,-12(fp)
 4000150:	200890fa 	slli	r4,r4,3
 4000154:	1105883a 	add	r2,r2,r4
 4000158:	10800104 	addi	r2,r2,4
 400015c:	10800017 	ldw	r2,0(r2)
 4000160:	1009883a 	mov	r4,r2
 4000164:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 4000168:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 400016c:	0005313a 	rdctl	r2,ipending
 4000170:	e0bfff15 	stw	r2,-4(fp)

  return active;
 4000174:	e0bfff17 	ldw	r2,-4(fp)
 4000178:	00000706 	br	4000198 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 400017c:	e0bffc17 	ldw	r2,-16(fp)
 4000180:	1085883a 	add	r2,r2,r2
 4000184:	e0bffc15 	stw	r2,-16(fp)
      i++;
 4000188:	e0bffd17 	ldw	r2,-12(fp)
 400018c:	10800044 	addi	r2,r2,1
 4000190:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 4000194:	003fe106 	br	400011c <__alt_data_end+0xfc00011c>

    active = alt_irq_pending ();
 4000198:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 400019c:	e0bffb17 	ldw	r2,-20(fp)
 40001a0:	103fdb1e 	bne	r2,zero,4000110 <__alt_data_end+0xfc000110>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 40001a4:	0001883a 	nop
}
 40001a8:	0001883a 	nop
 40001ac:	e037883a 	mov	sp,fp
 40001b0:	dfc00117 	ldw	ra,4(sp)
 40001b4:	df000017 	ldw	fp,0(sp)
 40001b8:	dec00204 	addi	sp,sp,8
 40001bc:	f800283a 	ret

Disassembly of section .text:

040001c0 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 40001c0:	06c20034 	movhi	sp,2048
    ori sp, sp, %lo(__alt_stack_pointer)
 40001c4:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 40001c8:	06810074 	movhi	gp,1025
    ori gp, gp, %lo(_gp)
 40001cc:	d6b0ed14 	ori	gp,gp,50100
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 40001d0:	00810074 	movhi	r2,1025
    ori r2, r2, %lo(__bss_start)
 40001d4:	10980514 	ori	r2,r2,24596

    movhi r3, %hi(__bss_end)
 40001d8:	00c10074 	movhi	r3,1025
    ori r3, r3, %lo(__bss_end)
 40001dc:	18d85d14 	ori	r3,r3,24948

    beq r2, r3, 1f
 40001e0:	10c00326 	beq	r2,r3,40001f0 <_start+0x30>

0:
    stw zero, (r2)
 40001e4:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 40001e8:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 40001ec:	10fffd36 	bltu	r2,r3,40001e4 <__alt_data_end+0xfc0001e4>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 40001f0:	400d63c0 	call	400d63c <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 40001f4:	400d7d80 	call	400d7d8 <alt_main>

040001f8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 40001f8:	003fff06 	br	40001f8 <__alt_data_end+0xfc0001f8>

040001fc <main>:


#ifdef PROJECT1

int main()
{
 40001fc:	defffe04 	addi	sp,sp,-8
 4000200:	dfc00115 	stw	ra,4(sp)
 4000204:	df000015 	stw	fp,0(sp)
 4000208:	d839883a 	mov	fp,sp


  printf("Base address: 0x%08x (%d)\n", (int) uart_ba,(int) uart_ba);
 400020c:	d0a00017 	ldw	r2,-32768(gp)
 4000210:	1007883a 	mov	r3,r2
 4000214:	d0a00017 	ldw	r2,-32768(gp)
 4000218:	100d883a 	mov	r6,r2
 400021c:	180b883a 	mov	r5,r3
 4000220:	01010074 	movhi	r4,1025
 4000224:	21090204 	addi	r4,r4,9224
 4000228:	400047c0 	call	400047c <printf>
  printf("RXDATA address = 0x%08x (%d) - ", (int) (uart_ba+rxdataoffs), (int)(uart_ba+rxdataoffs));
 400022c:	d0e00017 	ldw	r3,-32768(gp)
 4000230:	d0a71817 	ldw	r2,-25504(gp)
 4000234:	1085883a 	add	r2,r2,r2
 4000238:	1085883a 	add	r2,r2,r2
 400023c:	1885883a 	add	r2,r3,r2
 4000240:	1009883a 	mov	r4,r2
 4000244:	d0e00017 	ldw	r3,-32768(gp)
 4000248:	d0a71817 	ldw	r2,-25504(gp)
 400024c:	1085883a 	add	r2,r2,r2
 4000250:	1085883a 	add	r2,r2,r2
 4000254:	1885883a 	add	r2,r3,r2
 4000258:	100d883a 	mov	r6,r2
 400025c:	200b883a 	mov	r5,r4
 4000260:	01010074 	movhi	r4,1025
 4000264:	21090904 	addi	r4,r4,9252
 4000268:	400047c0 	call	400047c <printf>
  printf("value = %d\n", *(uart_ba + rxdataoffs));
 400026c:	d0e00017 	ldw	r3,-32768(gp)
 4000270:	d0a71817 	ldw	r2,-25504(gp)
 4000274:	1085883a 	add	r2,r2,r2
 4000278:	1085883a 	add	r2,r2,r2
 400027c:	1885883a 	add	r2,r3,r2
 4000280:	10800017 	ldw	r2,0(r2)
 4000284:	100b883a 	mov	r5,r2
 4000288:	01010074 	movhi	r4,1025
 400028c:	21091104 	addi	r4,r4,9284
 4000290:	400047c0 	call	400047c <printf>

  printf("TXDATA address = 0x%08x (%d) - ", (int) (uart_ba+txdataoffs), (int)(uart_ba+txdataoffs));
 4000294:	d0e00017 	ldw	r3,-32768(gp)
 4000298:	d0a00117 	ldw	r2,-32764(gp)
 400029c:	1085883a 	add	r2,r2,r2
 40002a0:	1085883a 	add	r2,r2,r2
 40002a4:	1885883a 	add	r2,r3,r2
 40002a8:	1009883a 	mov	r4,r2
 40002ac:	d0e00017 	ldw	r3,-32768(gp)
 40002b0:	d0a00117 	ldw	r2,-32764(gp)
 40002b4:	1085883a 	add	r2,r2,r2
 40002b8:	1085883a 	add	r2,r2,r2
 40002bc:	1885883a 	add	r2,r3,r2
 40002c0:	100d883a 	mov	r6,r2
 40002c4:	200b883a 	mov	r5,r4
 40002c8:	01010074 	movhi	r4,1025
 40002cc:	21091404 	addi	r4,r4,9296
 40002d0:	400047c0 	call	400047c <printf>
  printf("value = %d\n", *(uart_ba + txdataoffs));
 40002d4:	d0e00017 	ldw	r3,-32768(gp)
 40002d8:	d0a00117 	ldw	r2,-32764(gp)
 40002dc:	1085883a 	add	r2,r2,r2
 40002e0:	1085883a 	add	r2,r2,r2
 40002e4:	1885883a 	add	r2,r3,r2
 40002e8:	10800017 	ldw	r2,0(r2)
 40002ec:	100b883a 	mov	r5,r2
 40002f0:	01010074 	movhi	r4,1025
 40002f4:	21091104 	addi	r4,r4,9284
 40002f8:	400047c0 	call	400047c <printf>

  printf("STATUS address = 0x%08x (%d) - ", (int) (uart_ba+statusoffs), (int)(uart_ba+statusoffs));
 40002fc:	d0e00017 	ldw	r3,-32768(gp)
 4000300:	d0a00217 	ldw	r2,-32760(gp)
 4000304:	1085883a 	add	r2,r2,r2
 4000308:	1085883a 	add	r2,r2,r2
 400030c:	1885883a 	add	r2,r3,r2
 4000310:	1009883a 	mov	r4,r2
 4000314:	d0e00017 	ldw	r3,-32768(gp)
 4000318:	d0a00217 	ldw	r2,-32760(gp)
 400031c:	1085883a 	add	r2,r2,r2
 4000320:	1085883a 	add	r2,r2,r2
 4000324:	1885883a 	add	r2,r3,r2
 4000328:	100d883a 	mov	r6,r2
 400032c:	200b883a 	mov	r5,r4
 4000330:	01010074 	movhi	r4,1025
 4000334:	21091c04 	addi	r4,r4,9328
 4000338:	400047c0 	call	400047c <printf>
  printf("value = %d\n", *(uart_ba + statusoffs));
 400033c:	d0e00017 	ldw	r3,-32768(gp)
 4000340:	d0a00217 	ldw	r2,-32760(gp)
 4000344:	1085883a 	add	r2,r2,r2
 4000348:	1085883a 	add	r2,r2,r2
 400034c:	1885883a 	add	r2,r3,r2
 4000350:	10800017 	ldw	r2,0(r2)
 4000354:	100b883a 	mov	r5,r2
 4000358:	01010074 	movhi	r4,1025
 400035c:	21091104 	addi	r4,r4,9284
 4000360:	400047c0 	call	400047c <printf>

  printf("CONTROLL address = 0x%08x (%d) - ", (int) (uart_ba+ctrloffs), (int)(uart_ba+ctrloffs));
 4000364:	d0e00017 	ldw	r3,-32768(gp)
 4000368:	d0a00317 	ldw	r2,-32756(gp)
 400036c:	1085883a 	add	r2,r2,r2
 4000370:	1085883a 	add	r2,r2,r2
 4000374:	1885883a 	add	r2,r3,r2
 4000378:	1009883a 	mov	r4,r2
 400037c:	d0e00017 	ldw	r3,-32768(gp)
 4000380:	d0a00317 	ldw	r2,-32756(gp)
 4000384:	1085883a 	add	r2,r2,r2
 4000388:	1085883a 	add	r2,r2,r2
 400038c:	1885883a 	add	r2,r3,r2
 4000390:	100d883a 	mov	r6,r2
 4000394:	200b883a 	mov	r5,r4
 4000398:	01010074 	movhi	r4,1025
 400039c:	21092404 	addi	r4,r4,9360
 40003a0:	400047c0 	call	400047c <printf>
  printf("value = %d\n", *(uart_ba + ctrloffs));
 40003a4:	d0e00017 	ldw	r3,-32768(gp)
 40003a8:	d0a00317 	ldw	r2,-32756(gp)
 40003ac:	1085883a 	add	r2,r2,r2
 40003b0:	1085883a 	add	r2,r2,r2
 40003b4:	1885883a 	add	r2,r3,r2
 40003b8:	10800017 	ldw	r2,0(r2)
 40003bc:	100b883a 	mov	r5,r2
 40003c0:	01010074 	movhi	r4,1025
 40003c4:	21091104 	addi	r4,r4,9284
 40003c8:	400047c0 	call	400047c <printf>

  printf("DIVISOR address = 0x%08x (%d) - ", (int) (uart_ba+divisoroffs), (int)(uart_ba+divisoroffs));
 40003cc:	d0e00017 	ldw	r3,-32768(gp)
 40003d0:	d0a00417 	ldw	r2,-32752(gp)
 40003d4:	1085883a 	add	r2,r2,r2
 40003d8:	1085883a 	add	r2,r2,r2
 40003dc:	1885883a 	add	r2,r3,r2
 40003e0:	1009883a 	mov	r4,r2
 40003e4:	d0e00017 	ldw	r3,-32768(gp)
 40003e8:	d0a00417 	ldw	r2,-32752(gp)
 40003ec:	1085883a 	add	r2,r2,r2
 40003f0:	1085883a 	add	r2,r2,r2
 40003f4:	1885883a 	add	r2,r3,r2
 40003f8:	100d883a 	mov	r6,r2
 40003fc:	200b883a 	mov	r5,r4
 4000400:	01010074 	movhi	r4,1025
 4000404:	21092d04 	addi	r4,r4,9396
 4000408:	400047c0 	call	400047c <printf>
  printf("value = %d\n", *(uart_ba + divisoroffs));
 400040c:	d0e00017 	ldw	r3,-32768(gp)
 4000410:	d0a00417 	ldw	r2,-32752(gp)
 4000414:	1085883a 	add	r2,r2,r2
 4000418:	1085883a 	add	r2,r2,r2
 400041c:	1885883a 	add	r2,r3,r2
 4000420:	10800017 	ldw	r2,0(r2)
 4000424:	100b883a 	mov	r5,r2
 4000428:	01010074 	movhi	r4,1025
 400042c:	21091104 	addi	r4,r4,9284
 4000430:	400047c0 	call	400047c <printf>
  return 0;
 4000434:	0005883a 	mov	r2,zero
}
 4000438:	e037883a 	mov	sp,fp
 400043c:	dfc00117 	ldw	ra,4(sp)
 4000440:	df000017 	ldw	fp,0(sp)
 4000444:	dec00204 	addi	sp,sp,8
 4000448:	f800283a 	ret

0400044c <_printf_r>:
 400044c:	defffd04 	addi	sp,sp,-12
 4000450:	2805883a 	mov	r2,r5
 4000454:	dfc00015 	stw	ra,0(sp)
 4000458:	d9800115 	stw	r6,4(sp)
 400045c:	d9c00215 	stw	r7,8(sp)
 4000460:	21400217 	ldw	r5,8(r4)
 4000464:	d9c00104 	addi	r7,sp,4
 4000468:	100d883a 	mov	r6,r2
 400046c:	40004b80 	call	40004b8 <___vfprintf_internal_r>
 4000470:	dfc00017 	ldw	ra,0(sp)
 4000474:	dec00304 	addi	sp,sp,12
 4000478:	f800283a 	ret

0400047c <printf>:
 400047c:	defffc04 	addi	sp,sp,-16
 4000480:	dfc00015 	stw	ra,0(sp)
 4000484:	d9400115 	stw	r5,4(sp)
 4000488:	d9800215 	stw	r6,8(sp)
 400048c:	d9c00315 	stw	r7,12(sp)
 4000490:	00810074 	movhi	r2,1025
 4000494:	1090f304 	addi	r2,r2,17356
 4000498:	10800017 	ldw	r2,0(r2)
 400049c:	200b883a 	mov	r5,r4
 40004a0:	d9800104 	addi	r6,sp,4
 40004a4:	11000217 	ldw	r4,8(r2)
 40004a8:	40027940 	call	4002794 <__vfprintf_internal>
 40004ac:	dfc00017 	ldw	ra,0(sp)
 40004b0:	dec00404 	addi	sp,sp,16
 40004b4:	f800283a 	ret

040004b8 <___vfprintf_internal_r>:
 40004b8:	deffb804 	addi	sp,sp,-288
 40004bc:	dfc04715 	stw	ra,284(sp)
 40004c0:	ddc04515 	stw	r23,276(sp)
 40004c4:	dd404315 	stw	r21,268(sp)
 40004c8:	d9002d15 	stw	r4,180(sp)
 40004cc:	282f883a 	mov	r23,r5
 40004d0:	302b883a 	mov	r21,r6
 40004d4:	d9c02e15 	stw	r7,184(sp)
 40004d8:	df004615 	stw	fp,280(sp)
 40004dc:	dd804415 	stw	r22,272(sp)
 40004e0:	dd004215 	stw	r20,264(sp)
 40004e4:	dcc04115 	stw	r19,260(sp)
 40004e8:	dc804015 	stw	r18,256(sp)
 40004ec:	dc403f15 	stw	r17,252(sp)
 40004f0:	dc003e15 	stw	r16,248(sp)
 40004f4:	4004f300 	call	4004f30 <_localeconv_r>
 40004f8:	10800017 	ldw	r2,0(r2)
 40004fc:	1009883a 	mov	r4,r2
 4000500:	d8803415 	stw	r2,208(sp)
 4000504:	40070140 	call	4007014 <strlen>
 4000508:	d8803715 	stw	r2,220(sp)
 400050c:	d8802d17 	ldw	r2,180(sp)
 4000510:	10000226 	beq	r2,zero,400051c <___vfprintf_internal_r+0x64>
 4000514:	10800e17 	ldw	r2,56(r2)
 4000518:	1000fb26 	beq	r2,zero,4000908 <___vfprintf_internal_r+0x450>
 400051c:	b880030b 	ldhu	r2,12(r23)
 4000520:	10c8000c 	andi	r3,r2,8192
 4000524:	1800061e 	bne	r3,zero,4000540 <___vfprintf_internal_r+0x88>
 4000528:	b9001917 	ldw	r4,100(r23)
 400052c:	00f7ffc4 	movi	r3,-8193
 4000530:	10880014 	ori	r2,r2,8192
 4000534:	20c6703a 	and	r3,r4,r3
 4000538:	b880030d 	sth	r2,12(r23)
 400053c:	b8c01915 	stw	r3,100(r23)
 4000540:	10c0020c 	andi	r3,r2,8
 4000544:	1800c326 	beq	r3,zero,4000854 <___vfprintf_internal_r+0x39c>
 4000548:	b8c00417 	ldw	r3,16(r23)
 400054c:	1800c126 	beq	r3,zero,4000854 <___vfprintf_internal_r+0x39c>
 4000550:	1080068c 	andi	r2,r2,26
 4000554:	00c00284 	movi	r3,10
 4000558:	10c0c626 	beq	r2,r3,4000874 <___vfprintf_internal_r+0x3bc>
 400055c:	d8c00404 	addi	r3,sp,16
 4000560:	05010074 	movhi	r20,1025
 4000564:	d9001e04 	addi	r4,sp,120
 4000568:	a5094684 	addi	r20,r20,9498
 400056c:	d8c01e15 	stw	r3,120(sp)
 4000570:	d8002015 	stw	zero,128(sp)
 4000574:	d8001f15 	stw	zero,124(sp)
 4000578:	d8003315 	stw	zero,204(sp)
 400057c:	d8003615 	stw	zero,216(sp)
 4000580:	d8003815 	stw	zero,224(sp)
 4000584:	1811883a 	mov	r8,r3
 4000588:	d8003915 	stw	zero,228(sp)
 400058c:	d8003a15 	stw	zero,232(sp)
 4000590:	d8002f15 	stw	zero,188(sp)
 4000594:	d9002815 	stw	r4,160(sp)
 4000598:	a8800007 	ldb	r2,0(r21)
 400059c:	10028b26 	beq	r2,zero,4000fcc <___vfprintf_internal_r+0xb14>
 40005a0:	00c00944 	movi	r3,37
 40005a4:	a823883a 	mov	r17,r21
 40005a8:	10c0021e 	bne	r2,r3,40005b4 <___vfprintf_internal_r+0xfc>
 40005ac:	00001406 	br	4000600 <___vfprintf_internal_r+0x148>
 40005b0:	10c00326 	beq	r2,r3,40005c0 <___vfprintf_internal_r+0x108>
 40005b4:	8c400044 	addi	r17,r17,1
 40005b8:	88800007 	ldb	r2,0(r17)
 40005bc:	103ffc1e 	bne	r2,zero,40005b0 <__alt_data_end+0xfc0005b0>
 40005c0:	8d61c83a 	sub	r16,r17,r21
 40005c4:	80000e26 	beq	r16,zero,4000600 <___vfprintf_internal_r+0x148>
 40005c8:	d8c02017 	ldw	r3,128(sp)
 40005cc:	d8801f17 	ldw	r2,124(sp)
 40005d0:	45400015 	stw	r21,0(r8)
 40005d4:	1c07883a 	add	r3,r3,r16
 40005d8:	10800044 	addi	r2,r2,1
 40005dc:	d8c02015 	stw	r3,128(sp)
 40005e0:	44000115 	stw	r16,4(r8)
 40005e4:	d8801f15 	stw	r2,124(sp)
 40005e8:	00c001c4 	movi	r3,7
 40005ec:	1880a916 	blt	r3,r2,4000894 <___vfprintf_internal_r+0x3dc>
 40005f0:	42000204 	addi	r8,r8,8
 40005f4:	d9402f17 	ldw	r5,188(sp)
 40005f8:	2c0b883a 	add	r5,r5,r16
 40005fc:	d9402f15 	stw	r5,188(sp)
 4000600:	88800007 	ldb	r2,0(r17)
 4000604:	1000aa26 	beq	r2,zero,40008b0 <___vfprintf_internal_r+0x3f8>
 4000608:	8d400044 	addi	r21,r17,1
 400060c:	8c400047 	ldb	r17,1(r17)
 4000610:	0021883a 	mov	r16,zero
 4000614:	00bfffc4 	movi	r2,-1
 4000618:	0025883a 	mov	r18,zero
 400061c:	dc002905 	stb	r16,164(sp)
 4000620:	d8002785 	stb	zero,158(sp)
 4000624:	d8002b05 	stb	zero,172(sp)
 4000628:	d8802a15 	stw	r2,168(sp)
 400062c:	d8003115 	stw	zero,196(sp)
 4000630:	04c01604 	movi	r19,88
 4000634:	05800244 	movi	r22,9
 4000638:	9021883a 	mov	r16,r18
 400063c:	4039883a 	mov	fp,r8
 4000640:	ad400044 	addi	r21,r21,1
 4000644:	88bff804 	addi	r2,r17,-32
 4000648:	98833236 	bltu	r19,r2,4001314 <___vfprintf_internal_r+0xe5c>
 400064c:	100490ba 	slli	r2,r2,2
 4000650:	00c10034 	movhi	r3,1024
 4000654:	18c19904 	addi	r3,r3,1636
 4000658:	10c5883a 	add	r2,r2,r3
 400065c:	10800017 	ldw	r2,0(r2)
 4000660:	1000683a 	jmp	r2
 4000664:	0400120c 	andi	r16,zero,72
 4000668:	04001314 	movui	r16,76
 400066c:	04001314 	movui	r16,76
 4000670:	0400122c 	andhi	r16,zero,72
 4000674:	04001314 	movui	r16,76
 4000678:	04001314 	movui	r16,76
 400067c:	04001314 	movui	r16,76
 4000680:	04001314 	movui	r16,76
 4000684:	04001314 	movui	r16,76
 4000688:	04001314 	movui	r16,76
 400068c:	04000914 	movui	r16,36
 4000690:	0400111c 	xori	r16,zero,68
 4000694:	04001314 	movui	r16,76
 4000698:	040007d8 	cmpnei	r16,zero,31
 400069c:	04000938 	rdprs	r16,zero,36
 40006a0:	04001314 	movui	r16,76
 40006a4:	04000988 	cmpgei	r16,zero,38
 40006a8:	04000994 	movui	r16,38
 40006ac:	04000994 	movui	r16,38
 40006b0:	04000994 	movui	r16,38
 40006b4:	04000994 	movui	r16,38
 40006b8:	04000994 	movui	r16,38
 40006bc:	04000994 	movui	r16,38
 40006c0:	04000994 	movui	r16,38
 40006c4:	04000994 	movui	r16,38
 40006c8:	04000994 	movui	r16,38
 40006cc:	04001314 	movui	r16,76
 40006d0:	04001314 	movui	r16,76
 40006d4:	04001314 	movui	r16,76
 40006d8:	04001314 	movui	r16,76
 40006dc:	04001314 	movui	r16,76
 40006e0:	04001314 	movui	r16,76
 40006e4:	04001314 	movui	r16,76
 40006e8:	04001314 	movui	r16,76
 40006ec:	04001314 	movui	r16,76
 40006f0:	04001314 	movui	r16,76
 40006f4:	040009d0 	cmplti	r16,zero,39
 40006f8:	04000a98 	cmpnei	r16,zero,42
 40006fc:	04001314 	movui	r16,76
 4000700:	04000a98 	cmpnei	r16,zero,42
 4000704:	04001314 	movui	r16,76
 4000708:	04001314 	movui	r16,76
 400070c:	04001314 	movui	r16,76
 4000710:	04001314 	movui	r16,76
 4000714:	04000b44 	movi	r16,45
 4000718:	04001314 	movui	r16,76
 400071c:	04001314 	movui	r16,76
 4000720:	04000b50 	cmplti	r16,zero,45
 4000724:	04001314 	movui	r16,76
 4000728:	04001314 	movui	r16,76
 400072c:	04001314 	movui	r16,76
 4000730:	04001314 	movui	r16,76
 4000734:	04001314 	movui	r16,76
 4000738:	04000fd4 	movui	r16,63
 400073c:	04001314 	movui	r16,76
 4000740:	04001314 	movui	r16,76
 4000744:	04001040 	call	400104 <__alt_mem_sdram_controller_0-0x3bffefc>
 4000748:	04001314 	movui	r16,76
 400074c:	04001314 	movui	r16,76
 4000750:	04001314 	movui	r16,76
 4000754:	04001314 	movui	r16,76
 4000758:	04001314 	movui	r16,76
 400075c:	04001314 	movui	r16,76
 4000760:	04001314 	movui	r16,76
 4000764:	04001314 	movui	r16,76
 4000768:	04001314 	movui	r16,76
 400076c:	04001314 	movui	r16,76
 4000770:	040012b8 	rdprs	r16,zero,74
 4000774:	04001238 	rdprs	r16,zero,72
 4000778:	04000a98 	cmpnei	r16,zero,42
 400077c:	04000a98 	cmpnei	r16,zero,42
 4000780:	04000a98 	cmpnei	r16,zero,42
 4000784:	04001258 	cmpnei	r16,zero,73
 4000788:	04001238 	rdprs	r16,zero,72
 400078c:	04001314 	movui	r16,76
 4000790:	04001314 	movui	r16,76
 4000794:	04001264 	muli	r16,zero,73
 4000798:	04001314 	movui	r16,76
 400079c:	04001278 	rdprs	r16,zero,73
 40007a0:	040010fc 	xorhi	r16,zero,67
 40007a4:	040007e4 	muli	r16,zero,31
 40007a8:	04001134 	movhi	r16,68
 40007ac:	04001314 	movui	r16,76
 40007b0:	04001140 	call	400114 <__alt_mem_sdram_controller_0-0x3bffeec>
 40007b4:	04001314 	movui	r16,76
 40007b8:	040011a4 	muli	r16,zero,70
 40007bc:	04001314 	movui	r16,76
 40007c0:	04001314 	movui	r16,76
 40007c4:	040011c4 	movi	r16,71
 40007c8:	d8c03117 	ldw	r3,196(sp)
 40007cc:	d8802e15 	stw	r2,184(sp)
 40007d0:	00c7c83a 	sub	r3,zero,r3
 40007d4:	d8c03115 	stw	r3,196(sp)
 40007d8:	84000114 	ori	r16,r16,4
 40007dc:	ac400007 	ldb	r17,0(r21)
 40007e0:	003f9706 	br	4000640 <__alt_data_end+0xfc000640>
 40007e4:	00800c04 	movi	r2,48
 40007e8:	d8802705 	stb	r2,156(sp)
 40007ec:	00801e04 	movi	r2,120
 40007f0:	d8802745 	stb	r2,157(sp)
 40007f4:	d9002a17 	ldw	r4,168(sp)
 40007f8:	d8802e17 	ldw	r2,184(sp)
 40007fc:	d8002785 	stb	zero,158(sp)
 4000800:	e011883a 	mov	r8,fp
 4000804:	10c00104 	addi	r3,r2,4
 4000808:	14c00017 	ldw	r19,0(r2)
 400080c:	002d883a 	mov	r22,zero
 4000810:	80800094 	ori	r2,r16,2
 4000814:	2002ca16 	blt	r4,zero,4001340 <___vfprintf_internal_r+0xe88>
 4000818:	00bfdfc4 	movi	r2,-129
 400081c:	80a4703a 	and	r18,r16,r2
 4000820:	d8c02e15 	stw	r3,184(sp)
 4000824:	94800094 	ori	r18,r18,2
 4000828:	9802b41e 	bne	r19,zero,40012fc <___vfprintf_internal_r+0xe44>
 400082c:	01410074 	movhi	r5,1025
 4000830:	29493f04 	addi	r5,r5,9468
 4000834:	d9403915 	stw	r5,228(sp)
 4000838:	04401e04 	movi	r17,120
 400083c:	d8802a17 	ldw	r2,168(sp)
 4000840:	0039883a 	mov	fp,zero
 4000844:	1001fa26 	beq	r2,zero,4001030 <___vfprintf_internal_r+0xb78>
 4000848:	0027883a 	mov	r19,zero
 400084c:	002d883a 	mov	r22,zero
 4000850:	00021906 	br	40010b8 <___vfprintf_internal_r+0xc00>
 4000854:	d9002d17 	ldw	r4,180(sp)
 4000858:	b80b883a 	mov	r5,r23
 400085c:	400286c0 	call	400286c <__swsetup_r>
 4000860:	1005dc1e 	bne	r2,zero,4001fd4 <___vfprintf_internal_r+0x1b1c>
 4000864:	b880030b 	ldhu	r2,12(r23)
 4000868:	00c00284 	movi	r3,10
 400086c:	1080068c 	andi	r2,r2,26
 4000870:	10ff3a1e 	bne	r2,r3,400055c <__alt_data_end+0xfc00055c>
 4000874:	b880038f 	ldh	r2,14(r23)
 4000878:	103f3816 	blt	r2,zero,400055c <__alt_data_end+0xfc00055c>
 400087c:	d9c02e17 	ldw	r7,184(sp)
 4000880:	d9002d17 	ldw	r4,180(sp)
 4000884:	a80d883a 	mov	r6,r21
 4000888:	b80b883a 	mov	r5,r23
 400088c:	40027b00 	call	40027b0 <__sbprintf>
 4000890:	00001106 	br	40008d8 <___vfprintf_internal_r+0x420>
 4000894:	d9002d17 	ldw	r4,180(sp)
 4000898:	d9801e04 	addi	r6,sp,120
 400089c:	b80b883a 	mov	r5,r23
 40008a0:	40071a80 	call	40071a8 <__sprint_r>
 40008a4:	1000081e 	bne	r2,zero,40008c8 <___vfprintf_internal_r+0x410>
 40008a8:	da000404 	addi	r8,sp,16
 40008ac:	003f5106 	br	40005f4 <__alt_data_end+0xfc0005f4>
 40008b0:	d8802017 	ldw	r2,128(sp)
 40008b4:	10000426 	beq	r2,zero,40008c8 <___vfprintf_internal_r+0x410>
 40008b8:	d9002d17 	ldw	r4,180(sp)
 40008bc:	d9801e04 	addi	r6,sp,120
 40008c0:	b80b883a 	mov	r5,r23
 40008c4:	40071a80 	call	40071a8 <__sprint_r>
 40008c8:	b880030b 	ldhu	r2,12(r23)
 40008cc:	1080100c 	andi	r2,r2,64
 40008d0:	1005c01e 	bne	r2,zero,4001fd4 <___vfprintf_internal_r+0x1b1c>
 40008d4:	d8802f17 	ldw	r2,188(sp)
 40008d8:	dfc04717 	ldw	ra,284(sp)
 40008dc:	df004617 	ldw	fp,280(sp)
 40008e0:	ddc04517 	ldw	r23,276(sp)
 40008e4:	dd804417 	ldw	r22,272(sp)
 40008e8:	dd404317 	ldw	r21,268(sp)
 40008ec:	dd004217 	ldw	r20,264(sp)
 40008f0:	dcc04117 	ldw	r19,260(sp)
 40008f4:	dc804017 	ldw	r18,256(sp)
 40008f8:	dc403f17 	ldw	r17,252(sp)
 40008fc:	dc003e17 	ldw	r16,248(sp)
 4000900:	dec04804 	addi	sp,sp,288
 4000904:	f800283a 	ret
 4000908:	d9002d17 	ldw	r4,180(sp)
 400090c:	40048780 	call	4004878 <__sinit>
 4000910:	003f0206 	br	400051c <__alt_data_end+0xfc00051c>
 4000914:	d9002e17 	ldw	r4,184(sp)
 4000918:	d9402e17 	ldw	r5,184(sp)
 400091c:	21000017 	ldw	r4,0(r4)
 4000920:	28800104 	addi	r2,r5,4
 4000924:	d9003115 	stw	r4,196(sp)
 4000928:	203fa716 	blt	r4,zero,40007c8 <__alt_data_end+0xfc0007c8>
 400092c:	d8802e15 	stw	r2,184(sp)
 4000930:	ac400007 	ldb	r17,0(r21)
 4000934:	003f4206 	br	4000640 <__alt_data_end+0xfc000640>
 4000938:	ac400007 	ldb	r17,0(r21)
 400093c:	01000a84 	movi	r4,42
 4000940:	a8c00044 	addi	r3,r21,1
 4000944:	89075826 	beq	r17,r4,40026a8 <___vfprintf_internal_r+0x21f0>
 4000948:	8cbff404 	addi	r18,r17,-48
 400094c:	b486ae36 	bltu	r22,r18,4002408 <___vfprintf_internal_r+0x1f50>
 4000950:	0009883a 	mov	r4,zero
 4000954:	1823883a 	mov	r17,r3
 4000958:	01400284 	movi	r5,10
 400095c:	400a9ec0 	call	400a9ec <__mulsi3>
 4000960:	88c00007 	ldb	r3,0(r17)
 4000964:	1489883a 	add	r4,r2,r18
 4000968:	8d400044 	addi	r21,r17,1
 400096c:	1cbff404 	addi	r18,r3,-48
 4000970:	a823883a 	mov	r17,r21
 4000974:	b4bff82e 	bgeu	r22,r18,4000958 <__alt_data_end+0xfc000958>
 4000978:	1823883a 	mov	r17,r3
 400097c:	2005f616 	blt	r4,zero,4002158 <___vfprintf_internal_r+0x1ca0>
 4000980:	d9002a15 	stw	r4,168(sp)
 4000984:	003f2f06 	br	4000644 <__alt_data_end+0xfc000644>
 4000988:	84002014 	ori	r16,r16,128
 400098c:	ac400007 	ldb	r17,0(r21)
 4000990:	003f2b06 	br	4000640 <__alt_data_end+0xfc000640>
 4000994:	8cbff404 	addi	r18,r17,-48
 4000998:	d8003115 	stw	zero,196(sp)
 400099c:	0009883a 	mov	r4,zero
 40009a0:	a823883a 	mov	r17,r21
 40009a4:	01400284 	movi	r5,10
 40009a8:	400a9ec0 	call	400a9ec <__mulsi3>
 40009ac:	88c00007 	ldb	r3,0(r17)
 40009b0:	9089883a 	add	r4,r18,r2
 40009b4:	ad400044 	addi	r21,r21,1
 40009b8:	1cbff404 	addi	r18,r3,-48
 40009bc:	a823883a 	mov	r17,r21
 40009c0:	b4bff82e 	bgeu	r22,r18,40009a4 <__alt_data_end+0xfc0009a4>
 40009c4:	1823883a 	mov	r17,r3
 40009c8:	d9003115 	stw	r4,196(sp)
 40009cc:	003f1d06 	br	4000644 <__alt_data_end+0xfc000644>
 40009d0:	8025883a 	mov	r18,r16
 40009d4:	dc002903 	ldbu	r16,164(sp)
 40009d8:	e011883a 	mov	r8,fp
 40009dc:	84003fcc 	andi	r16,r16,255
 40009e0:	8007531e 	bne	r16,zero,4002730 <___vfprintf_internal_r+0x2278>
 40009e4:	94800414 	ori	r18,r18,16
 40009e8:	9080080c 	andi	r2,r18,32
 40009ec:	1003a326 	beq	r2,zero,400187c <___vfprintf_internal_r+0x13c4>
 40009f0:	d9002e17 	ldw	r4,184(sp)
 40009f4:	20800117 	ldw	r2,4(r4)
 40009f8:	24c00017 	ldw	r19,0(r4)
 40009fc:	21000204 	addi	r4,r4,8
 4000a00:	d9002e15 	stw	r4,184(sp)
 4000a04:	102d883a 	mov	r22,r2
 4000a08:	10047316 	blt	r2,zero,4001bd8 <___vfprintf_internal_r+0x1720>
 4000a0c:	d9002a17 	ldw	r4,168(sp)
 4000a10:	df002783 	ldbu	fp,158(sp)
 4000a14:	2003e416 	blt	r4,zero,40019a8 <___vfprintf_internal_r+0x14f0>
 4000a18:	00ffdfc4 	movi	r3,-129
 4000a1c:	9d84b03a 	or	r2,r19,r22
 4000a20:	90e4703a 	and	r18,r18,r3
 4000a24:	10018026 	beq	r2,zero,4001028 <___vfprintf_internal_r+0xb70>
 4000a28:	b003ab26 	beq	r22,zero,40018d8 <___vfprintf_internal_r+0x1420>
 4000a2c:	dc402915 	stw	r17,164(sp)
 4000a30:	dc001e04 	addi	r16,sp,120
 4000a34:	b023883a 	mov	r17,r22
 4000a38:	402d883a 	mov	r22,r8
 4000a3c:	9809883a 	mov	r4,r19
 4000a40:	880b883a 	mov	r5,r17
 4000a44:	01800284 	movi	r6,10
 4000a48:	000f883a 	mov	r7,zero
 4000a4c:	400a2740 	call	400a274 <__umoddi3>
 4000a50:	10800c04 	addi	r2,r2,48
 4000a54:	843fffc4 	addi	r16,r16,-1
 4000a58:	9809883a 	mov	r4,r19
 4000a5c:	880b883a 	mov	r5,r17
 4000a60:	80800005 	stb	r2,0(r16)
 4000a64:	01800284 	movi	r6,10
 4000a68:	000f883a 	mov	r7,zero
 4000a6c:	4009c780 	call	4009c78 <__udivdi3>
 4000a70:	1027883a 	mov	r19,r2
 4000a74:	10c4b03a 	or	r2,r2,r3
 4000a78:	1823883a 	mov	r17,r3
 4000a7c:	103fef1e 	bne	r2,zero,4000a3c <__alt_data_end+0xfc000a3c>
 4000a80:	d8c02817 	ldw	r3,160(sp)
 4000a84:	dc402917 	ldw	r17,164(sp)
 4000a88:	b011883a 	mov	r8,r22
 4000a8c:	1c07c83a 	sub	r3,r3,r16
 4000a90:	d8c02b15 	stw	r3,172(sp)
 4000a94:	00005f06 	br	4000c14 <___vfprintf_internal_r+0x75c>
 4000a98:	8025883a 	mov	r18,r16
 4000a9c:	dc002903 	ldbu	r16,164(sp)
 4000aa0:	e011883a 	mov	r8,fp
 4000aa4:	84003fcc 	andi	r16,r16,255
 4000aa8:	80071e1e 	bne	r16,zero,4002724 <___vfprintf_internal_r+0x226c>
 4000aac:	9080020c 	andi	r2,r18,8
 4000ab0:	1004af26 	beq	r2,zero,4001d70 <___vfprintf_internal_r+0x18b8>
 4000ab4:	d9002e17 	ldw	r4,184(sp)
 4000ab8:	d9402e17 	ldw	r5,184(sp)
 4000abc:	d8802e17 	ldw	r2,184(sp)
 4000ac0:	21000017 	ldw	r4,0(r4)
 4000ac4:	29400117 	ldw	r5,4(r5)
 4000ac8:	10800204 	addi	r2,r2,8
 4000acc:	d9003615 	stw	r4,216(sp)
 4000ad0:	d9403815 	stw	r5,224(sp)
 4000ad4:	d8802e15 	stw	r2,184(sp)
 4000ad8:	d9003617 	ldw	r4,216(sp)
 4000adc:	d9403817 	ldw	r5,224(sp)
 4000ae0:	da003d15 	stw	r8,244(sp)
 4000ae4:	04000044 	movi	r16,1
 4000ae8:	4006d340 	call	4006d34 <__fpclassifyd>
 4000aec:	da003d17 	ldw	r8,244(sp)
 4000af0:	1404441e 	bne	r2,r16,4001c04 <___vfprintf_internal_r+0x174c>
 4000af4:	d9003617 	ldw	r4,216(sp)
 4000af8:	d9403817 	ldw	r5,224(sp)
 4000afc:	000d883a 	mov	r6,zero
 4000b00:	000f883a 	mov	r7,zero
 4000b04:	400bdf40 	call	400bdf4 <__ledf2>
 4000b08:	da003d17 	ldw	r8,244(sp)
 4000b0c:	1005e316 	blt	r2,zero,400229c <___vfprintf_internal_r+0x1de4>
 4000b10:	df002783 	ldbu	fp,158(sp)
 4000b14:	008011c4 	movi	r2,71
 4000b18:	1445580e 	bge	r2,r17,400207c <___vfprintf_internal_r+0x1bc4>
 4000b1c:	04010074 	movhi	r16,1025
 4000b20:	84093704 	addi	r16,r16,9436
 4000b24:	00c000c4 	movi	r3,3
 4000b28:	00bfdfc4 	movi	r2,-129
 4000b2c:	d8c02915 	stw	r3,164(sp)
 4000b30:	90a4703a 	and	r18,r18,r2
 4000b34:	d8c02b15 	stw	r3,172(sp)
 4000b38:	d8002a15 	stw	zero,168(sp)
 4000b3c:	d8003215 	stw	zero,200(sp)
 4000b40:	00003a06 	br	4000c2c <___vfprintf_internal_r+0x774>
 4000b44:	84000214 	ori	r16,r16,8
 4000b48:	ac400007 	ldb	r17,0(r21)
 4000b4c:	003ebc06 	br	4000640 <__alt_data_end+0xfc000640>
 4000b50:	8025883a 	mov	r18,r16
 4000b54:	dc002903 	ldbu	r16,164(sp)
 4000b58:	e011883a 	mov	r8,fp
 4000b5c:	84003fcc 	andi	r16,r16,255
 4000b60:	8007001e 	bne	r16,zero,4002764 <___vfprintf_internal_r+0x22ac>
 4000b64:	94800414 	ori	r18,r18,16
 4000b68:	9080080c 	andi	r2,r18,32
 4000b6c:	1002fa26 	beq	r2,zero,4001758 <___vfprintf_internal_r+0x12a0>
 4000b70:	d9002e17 	ldw	r4,184(sp)
 4000b74:	d9402a17 	ldw	r5,168(sp)
 4000b78:	d8002785 	stb	zero,158(sp)
 4000b7c:	20800204 	addi	r2,r4,8
 4000b80:	24c00017 	ldw	r19,0(r4)
 4000b84:	25800117 	ldw	r22,4(r4)
 4000b88:	2804b116 	blt	r5,zero,4001e50 <___vfprintf_internal_r+0x1998>
 4000b8c:	013fdfc4 	movi	r4,-129
 4000b90:	9d86b03a 	or	r3,r19,r22
 4000b94:	d8802e15 	stw	r2,184(sp)
 4000b98:	9124703a 	and	r18,r18,r4
 4000b9c:	1802fb1e 	bne	r3,zero,400178c <___vfprintf_internal_r+0x12d4>
 4000ba0:	d8c02a17 	ldw	r3,168(sp)
 4000ba4:	0039883a 	mov	fp,zero
 4000ba8:	1805e526 	beq	r3,zero,4002340 <___vfprintf_internal_r+0x1e88>
 4000bac:	0027883a 	mov	r19,zero
 4000bb0:	002d883a 	mov	r22,zero
 4000bb4:	dc001e04 	addi	r16,sp,120
 4000bb8:	9806d0fa 	srli	r3,r19,3
 4000bbc:	b008977a 	slli	r4,r22,29
 4000bc0:	b02cd0fa 	srli	r22,r22,3
 4000bc4:	9cc001cc 	andi	r19,r19,7
 4000bc8:	98800c04 	addi	r2,r19,48
 4000bcc:	843fffc4 	addi	r16,r16,-1
 4000bd0:	20e6b03a 	or	r19,r4,r3
 4000bd4:	80800005 	stb	r2,0(r16)
 4000bd8:	9d86b03a 	or	r3,r19,r22
 4000bdc:	183ff61e 	bne	r3,zero,4000bb8 <__alt_data_end+0xfc000bb8>
 4000be0:	90c0004c 	andi	r3,r18,1
 4000be4:	18014126 	beq	r3,zero,40010ec <___vfprintf_internal_r+0xc34>
 4000be8:	10803fcc 	andi	r2,r2,255
 4000bec:	1080201c 	xori	r2,r2,128
 4000bf0:	10bfe004 	addi	r2,r2,-128
 4000bf4:	00c00c04 	movi	r3,48
 4000bf8:	10c13c26 	beq	r2,r3,40010ec <___vfprintf_internal_r+0xc34>
 4000bfc:	80ffffc5 	stb	r3,-1(r16)
 4000c00:	d8c02817 	ldw	r3,160(sp)
 4000c04:	80bfffc4 	addi	r2,r16,-1
 4000c08:	1021883a 	mov	r16,r2
 4000c0c:	1887c83a 	sub	r3,r3,r2
 4000c10:	d8c02b15 	stw	r3,172(sp)
 4000c14:	d8802b17 	ldw	r2,172(sp)
 4000c18:	d9002a17 	ldw	r4,168(sp)
 4000c1c:	1100010e 	bge	r2,r4,4000c24 <___vfprintf_internal_r+0x76c>
 4000c20:	2005883a 	mov	r2,r4
 4000c24:	d8802915 	stw	r2,164(sp)
 4000c28:	d8003215 	stw	zero,200(sp)
 4000c2c:	e7003fcc 	andi	fp,fp,255
 4000c30:	e700201c 	xori	fp,fp,128
 4000c34:	e73fe004 	addi	fp,fp,-128
 4000c38:	e0000326 	beq	fp,zero,4000c48 <___vfprintf_internal_r+0x790>
 4000c3c:	d8c02917 	ldw	r3,164(sp)
 4000c40:	18c00044 	addi	r3,r3,1
 4000c44:	d8c02915 	stw	r3,164(sp)
 4000c48:	90c0008c 	andi	r3,r18,2
 4000c4c:	d8c02c15 	stw	r3,176(sp)
 4000c50:	18000326 	beq	r3,zero,4000c60 <___vfprintf_internal_r+0x7a8>
 4000c54:	d8c02917 	ldw	r3,164(sp)
 4000c58:	18c00084 	addi	r3,r3,2
 4000c5c:	d8c02915 	stw	r3,164(sp)
 4000c60:	90c0210c 	andi	r3,r18,132
 4000c64:	d8c03015 	stw	r3,192(sp)
 4000c68:	1801c51e 	bne	r3,zero,4001380 <___vfprintf_internal_r+0xec8>
 4000c6c:	d9003117 	ldw	r4,196(sp)
 4000c70:	d8c02917 	ldw	r3,164(sp)
 4000c74:	20e7c83a 	sub	r19,r4,r3
 4000c78:	04c1c10e 	bge	zero,r19,4001380 <___vfprintf_internal_r+0xec8>
 4000c7c:	02400404 	movi	r9,16
 4000c80:	d8c02017 	ldw	r3,128(sp)
 4000c84:	d8801f17 	ldw	r2,124(sp)
 4000c88:	4cc52f0e 	bge	r9,r19,4002148 <___vfprintf_internal_r+0x1c90>
 4000c8c:	01410074 	movhi	r5,1025
 4000c90:	29494a84 	addi	r5,r5,9514
 4000c94:	dc403b15 	stw	r17,236(sp)
 4000c98:	d9403515 	stw	r5,212(sp)
 4000c9c:	9823883a 	mov	r17,r19
 4000ca0:	482d883a 	mov	r22,r9
 4000ca4:	9027883a 	mov	r19,r18
 4000ca8:	070001c4 	movi	fp,7
 4000cac:	8025883a 	mov	r18,r16
 4000cb0:	dc002d17 	ldw	r16,180(sp)
 4000cb4:	00000306 	br	4000cc4 <___vfprintf_internal_r+0x80c>
 4000cb8:	8c7ffc04 	addi	r17,r17,-16
 4000cbc:	42000204 	addi	r8,r8,8
 4000cc0:	b440130e 	bge	r22,r17,4000d10 <___vfprintf_internal_r+0x858>
 4000cc4:	01010074 	movhi	r4,1025
 4000cc8:	18c00404 	addi	r3,r3,16
 4000ccc:	10800044 	addi	r2,r2,1
 4000cd0:	21094a84 	addi	r4,r4,9514
 4000cd4:	41000015 	stw	r4,0(r8)
 4000cd8:	45800115 	stw	r22,4(r8)
 4000cdc:	d8c02015 	stw	r3,128(sp)
 4000ce0:	d8801f15 	stw	r2,124(sp)
 4000ce4:	e0bff40e 	bge	fp,r2,4000cb8 <__alt_data_end+0xfc000cb8>
 4000ce8:	d9801e04 	addi	r6,sp,120
 4000cec:	b80b883a 	mov	r5,r23
 4000cf0:	8009883a 	mov	r4,r16
 4000cf4:	40071a80 	call	40071a8 <__sprint_r>
 4000cf8:	103ef31e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4000cfc:	8c7ffc04 	addi	r17,r17,-16
 4000d00:	d8c02017 	ldw	r3,128(sp)
 4000d04:	d8801f17 	ldw	r2,124(sp)
 4000d08:	da000404 	addi	r8,sp,16
 4000d0c:	b47fed16 	blt	r22,r17,4000cc4 <__alt_data_end+0xfc000cc4>
 4000d10:	9021883a 	mov	r16,r18
 4000d14:	9825883a 	mov	r18,r19
 4000d18:	8827883a 	mov	r19,r17
 4000d1c:	dc403b17 	ldw	r17,236(sp)
 4000d20:	d9403517 	ldw	r5,212(sp)
 4000d24:	98c7883a 	add	r3,r19,r3
 4000d28:	10800044 	addi	r2,r2,1
 4000d2c:	41400015 	stw	r5,0(r8)
 4000d30:	44c00115 	stw	r19,4(r8)
 4000d34:	d8c02015 	stw	r3,128(sp)
 4000d38:	d8801f15 	stw	r2,124(sp)
 4000d3c:	010001c4 	movi	r4,7
 4000d40:	2082c516 	blt	r4,r2,4001858 <___vfprintf_internal_r+0x13a0>
 4000d44:	df002787 	ldb	fp,158(sp)
 4000d48:	42000204 	addi	r8,r8,8
 4000d4c:	e0000c26 	beq	fp,zero,4000d80 <___vfprintf_internal_r+0x8c8>
 4000d50:	d8801f17 	ldw	r2,124(sp)
 4000d54:	d9002784 	addi	r4,sp,158
 4000d58:	18c00044 	addi	r3,r3,1
 4000d5c:	10800044 	addi	r2,r2,1
 4000d60:	41000015 	stw	r4,0(r8)
 4000d64:	01000044 	movi	r4,1
 4000d68:	41000115 	stw	r4,4(r8)
 4000d6c:	d8c02015 	stw	r3,128(sp)
 4000d70:	d8801f15 	stw	r2,124(sp)
 4000d74:	010001c4 	movi	r4,7
 4000d78:	20825e16 	blt	r4,r2,40016f4 <___vfprintf_internal_r+0x123c>
 4000d7c:	42000204 	addi	r8,r8,8
 4000d80:	d8802c17 	ldw	r2,176(sp)
 4000d84:	10000c26 	beq	r2,zero,4000db8 <___vfprintf_internal_r+0x900>
 4000d88:	d8801f17 	ldw	r2,124(sp)
 4000d8c:	d9002704 	addi	r4,sp,156
 4000d90:	18c00084 	addi	r3,r3,2
 4000d94:	10800044 	addi	r2,r2,1
 4000d98:	41000015 	stw	r4,0(r8)
 4000d9c:	01000084 	movi	r4,2
 4000da0:	41000115 	stw	r4,4(r8)
 4000da4:	d8c02015 	stw	r3,128(sp)
 4000da8:	d8801f15 	stw	r2,124(sp)
 4000dac:	010001c4 	movi	r4,7
 4000db0:	20825816 	blt	r4,r2,4001714 <___vfprintf_internal_r+0x125c>
 4000db4:	42000204 	addi	r8,r8,8
 4000db8:	d9003017 	ldw	r4,192(sp)
 4000dbc:	00802004 	movi	r2,128
 4000dc0:	2081bb26 	beq	r4,r2,40014b0 <___vfprintf_internal_r+0xff8>
 4000dc4:	d9402a17 	ldw	r5,168(sp)
 4000dc8:	d8802b17 	ldw	r2,172(sp)
 4000dcc:	28adc83a 	sub	r22,r5,r2
 4000dd0:	0580310e 	bge	zero,r22,4000e98 <___vfprintf_internal_r+0x9e0>
 4000dd4:	07000404 	movi	fp,16
 4000dd8:	d8801f17 	ldw	r2,124(sp)
 4000ddc:	e584360e 	bge	fp,r22,4001eb8 <___vfprintf_internal_r+0x1a00>
 4000de0:	01410074 	movhi	r5,1025
 4000de4:	29494684 	addi	r5,r5,9498
 4000de8:	dc402a15 	stw	r17,168(sp)
 4000dec:	d9402c15 	stw	r5,176(sp)
 4000df0:	b023883a 	mov	r17,r22
 4000df4:	04c001c4 	movi	r19,7
 4000df8:	a82d883a 	mov	r22,r21
 4000dfc:	902b883a 	mov	r21,r18
 4000e00:	8025883a 	mov	r18,r16
 4000e04:	dc002d17 	ldw	r16,180(sp)
 4000e08:	00000306 	br	4000e18 <___vfprintf_internal_r+0x960>
 4000e0c:	8c7ffc04 	addi	r17,r17,-16
 4000e10:	42000204 	addi	r8,r8,8
 4000e14:	e440110e 	bge	fp,r17,4000e5c <___vfprintf_internal_r+0x9a4>
 4000e18:	18c00404 	addi	r3,r3,16
 4000e1c:	10800044 	addi	r2,r2,1
 4000e20:	45000015 	stw	r20,0(r8)
 4000e24:	47000115 	stw	fp,4(r8)
 4000e28:	d8c02015 	stw	r3,128(sp)
 4000e2c:	d8801f15 	stw	r2,124(sp)
 4000e30:	98bff60e 	bge	r19,r2,4000e0c <__alt_data_end+0xfc000e0c>
 4000e34:	d9801e04 	addi	r6,sp,120
 4000e38:	b80b883a 	mov	r5,r23
 4000e3c:	8009883a 	mov	r4,r16
 4000e40:	40071a80 	call	40071a8 <__sprint_r>
 4000e44:	103ea01e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4000e48:	8c7ffc04 	addi	r17,r17,-16
 4000e4c:	d8c02017 	ldw	r3,128(sp)
 4000e50:	d8801f17 	ldw	r2,124(sp)
 4000e54:	da000404 	addi	r8,sp,16
 4000e58:	e47fef16 	blt	fp,r17,4000e18 <__alt_data_end+0xfc000e18>
 4000e5c:	9021883a 	mov	r16,r18
 4000e60:	a825883a 	mov	r18,r21
 4000e64:	b02b883a 	mov	r21,r22
 4000e68:	882d883a 	mov	r22,r17
 4000e6c:	dc402a17 	ldw	r17,168(sp)
 4000e70:	d9002c17 	ldw	r4,176(sp)
 4000e74:	1d87883a 	add	r3,r3,r22
 4000e78:	10800044 	addi	r2,r2,1
 4000e7c:	41000015 	stw	r4,0(r8)
 4000e80:	45800115 	stw	r22,4(r8)
 4000e84:	d8c02015 	stw	r3,128(sp)
 4000e88:	d8801f15 	stw	r2,124(sp)
 4000e8c:	010001c4 	movi	r4,7
 4000e90:	20821016 	blt	r4,r2,40016d4 <___vfprintf_internal_r+0x121c>
 4000e94:	42000204 	addi	r8,r8,8
 4000e98:	9080400c 	andi	r2,r18,256
 4000e9c:	10013a1e 	bne	r2,zero,4001388 <___vfprintf_internal_r+0xed0>
 4000ea0:	d9402b17 	ldw	r5,172(sp)
 4000ea4:	d8801f17 	ldw	r2,124(sp)
 4000ea8:	44000015 	stw	r16,0(r8)
 4000eac:	1947883a 	add	r3,r3,r5
 4000eb0:	10800044 	addi	r2,r2,1
 4000eb4:	41400115 	stw	r5,4(r8)
 4000eb8:	d8c02015 	stw	r3,128(sp)
 4000ebc:	d8801f15 	stw	r2,124(sp)
 4000ec0:	010001c4 	movi	r4,7
 4000ec4:	2081f516 	blt	r4,r2,400169c <___vfprintf_internal_r+0x11e4>
 4000ec8:	42000204 	addi	r8,r8,8
 4000ecc:	9480010c 	andi	r18,r18,4
 4000ed0:	90003226 	beq	r18,zero,4000f9c <___vfprintf_internal_r+0xae4>
 4000ed4:	d9403117 	ldw	r5,196(sp)
 4000ed8:	d8802917 	ldw	r2,164(sp)
 4000edc:	28a1c83a 	sub	r16,r5,r2
 4000ee0:	04002e0e 	bge	zero,r16,4000f9c <___vfprintf_internal_r+0xae4>
 4000ee4:	04400404 	movi	r17,16
 4000ee8:	d8801f17 	ldw	r2,124(sp)
 4000eec:	8c04c40e 	bge	r17,r16,4002200 <___vfprintf_internal_r+0x1d48>
 4000ef0:	01410074 	movhi	r5,1025
 4000ef4:	29494a84 	addi	r5,r5,9514
 4000ef8:	d9403515 	stw	r5,212(sp)
 4000efc:	048001c4 	movi	r18,7
 4000f00:	dcc02d17 	ldw	r19,180(sp)
 4000f04:	00000306 	br	4000f14 <___vfprintf_internal_r+0xa5c>
 4000f08:	843ffc04 	addi	r16,r16,-16
 4000f0c:	42000204 	addi	r8,r8,8
 4000f10:	8c00130e 	bge	r17,r16,4000f60 <___vfprintf_internal_r+0xaa8>
 4000f14:	01010074 	movhi	r4,1025
 4000f18:	18c00404 	addi	r3,r3,16
 4000f1c:	10800044 	addi	r2,r2,1
 4000f20:	21094a84 	addi	r4,r4,9514
 4000f24:	41000015 	stw	r4,0(r8)
 4000f28:	44400115 	stw	r17,4(r8)
 4000f2c:	d8c02015 	stw	r3,128(sp)
 4000f30:	d8801f15 	stw	r2,124(sp)
 4000f34:	90bff40e 	bge	r18,r2,4000f08 <__alt_data_end+0xfc000f08>
 4000f38:	d9801e04 	addi	r6,sp,120
 4000f3c:	b80b883a 	mov	r5,r23
 4000f40:	9809883a 	mov	r4,r19
 4000f44:	40071a80 	call	40071a8 <__sprint_r>
 4000f48:	103e5f1e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4000f4c:	843ffc04 	addi	r16,r16,-16
 4000f50:	d8c02017 	ldw	r3,128(sp)
 4000f54:	d8801f17 	ldw	r2,124(sp)
 4000f58:	da000404 	addi	r8,sp,16
 4000f5c:	8c3fed16 	blt	r17,r16,4000f14 <__alt_data_end+0xfc000f14>
 4000f60:	d9403517 	ldw	r5,212(sp)
 4000f64:	1c07883a 	add	r3,r3,r16
 4000f68:	10800044 	addi	r2,r2,1
 4000f6c:	41400015 	stw	r5,0(r8)
 4000f70:	44000115 	stw	r16,4(r8)
 4000f74:	d8c02015 	stw	r3,128(sp)
 4000f78:	d8801f15 	stw	r2,124(sp)
 4000f7c:	010001c4 	movi	r4,7
 4000f80:	2080060e 	bge	r4,r2,4000f9c <___vfprintf_internal_r+0xae4>
 4000f84:	d9002d17 	ldw	r4,180(sp)
 4000f88:	d9801e04 	addi	r6,sp,120
 4000f8c:	b80b883a 	mov	r5,r23
 4000f90:	40071a80 	call	40071a8 <__sprint_r>
 4000f94:	103e4c1e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4000f98:	d8c02017 	ldw	r3,128(sp)
 4000f9c:	d8803117 	ldw	r2,196(sp)
 4000fa0:	d9002917 	ldw	r4,164(sp)
 4000fa4:	1100010e 	bge	r2,r4,4000fac <___vfprintf_internal_r+0xaf4>
 4000fa8:	2005883a 	mov	r2,r4
 4000fac:	d9402f17 	ldw	r5,188(sp)
 4000fb0:	288b883a 	add	r5,r5,r2
 4000fb4:	d9402f15 	stw	r5,188(sp)
 4000fb8:	1801c01e 	bne	r3,zero,40016bc <___vfprintf_internal_r+0x1204>
 4000fbc:	a8800007 	ldb	r2,0(r21)
 4000fc0:	d8001f15 	stw	zero,124(sp)
 4000fc4:	da000404 	addi	r8,sp,16
 4000fc8:	103d751e 	bne	r2,zero,40005a0 <__alt_data_end+0xfc0005a0>
 4000fcc:	a823883a 	mov	r17,r21
 4000fd0:	003d8b06 	br	4000600 <__alt_data_end+0xfc000600>
 4000fd4:	8025883a 	mov	r18,r16
 4000fd8:	dc002903 	ldbu	r16,164(sp)
 4000fdc:	e011883a 	mov	r8,fp
 4000fe0:	84003fcc 	andi	r16,r16,255
 4000fe4:	8005e51e 	bne	r16,zero,400277c <___vfprintf_internal_r+0x22c4>
 4000fe8:	94800414 	ori	r18,r18,16
 4000fec:	9080080c 	andi	r2,r18,32
 4000ff0:	10022b26 	beq	r2,zero,40018a0 <___vfprintf_internal_r+0x13e8>
 4000ff4:	d9002e17 	ldw	r4,184(sp)
 4000ff8:	d9402a17 	ldw	r5,168(sp)
 4000ffc:	d8002785 	stb	zero,158(sp)
 4001000:	20c00204 	addi	r3,r4,8
 4001004:	24c00017 	ldw	r19,0(r4)
 4001008:	25800117 	ldw	r22,4(r4)
 400100c:	28042e16 	blt	r5,zero,40020c8 <___vfprintf_internal_r+0x1c10>
 4001010:	013fdfc4 	movi	r4,-129
 4001014:	9d84b03a 	or	r2,r19,r22
 4001018:	d8c02e15 	stw	r3,184(sp)
 400101c:	9124703a 	and	r18,r18,r4
 4001020:	0039883a 	mov	fp,zero
 4001024:	103e801e 	bne	r2,zero,4000a28 <__alt_data_end+0xfc000a28>
 4001028:	d9002a17 	ldw	r4,168(sp)
 400102c:	2002e01e 	bne	r4,zero,4001bb0 <___vfprintf_internal_r+0x16f8>
 4001030:	d8002a15 	stw	zero,168(sp)
 4001034:	d8002b15 	stw	zero,172(sp)
 4001038:	dc001e04 	addi	r16,sp,120
 400103c:	003ef506 	br	4000c14 <__alt_data_end+0xfc000c14>
 4001040:	8025883a 	mov	r18,r16
 4001044:	dc002903 	ldbu	r16,164(sp)
 4001048:	e011883a 	mov	r8,fp
 400104c:	84003fcc 	andi	r16,r16,255
 4001050:	8005ba1e 	bne	r16,zero,400273c <___vfprintf_internal_r+0x2284>
 4001054:	01010074 	movhi	r4,1025
 4001058:	21093a04 	addi	r4,r4,9448
 400105c:	d9003915 	stw	r4,228(sp)
 4001060:	9080080c 	andi	r2,r18,32
 4001064:	10006126 	beq	r2,zero,40011ec <___vfprintf_internal_r+0xd34>
 4001068:	d9402e17 	ldw	r5,184(sp)
 400106c:	2cc00017 	ldw	r19,0(r5)
 4001070:	2d800117 	ldw	r22,4(r5)
 4001074:	29400204 	addi	r5,r5,8
 4001078:	d9402e15 	stw	r5,184(sp)
 400107c:	9080004c 	andi	r2,r18,1
 4001080:	1001ac26 	beq	r2,zero,4001734 <___vfprintf_internal_r+0x127c>
 4001084:	9d84b03a 	or	r2,r19,r22
 4001088:	10038526 	beq	r2,zero,4001ea0 <___vfprintf_internal_r+0x19e8>
 400108c:	d8c02a17 	ldw	r3,168(sp)
 4001090:	00800c04 	movi	r2,48
 4001094:	d8802705 	stb	r2,156(sp)
 4001098:	dc402745 	stb	r17,157(sp)
 400109c:	d8002785 	stb	zero,158(sp)
 40010a0:	90800094 	ori	r2,r18,2
 40010a4:	18047916 	blt	r3,zero,400228c <___vfprintf_internal_r+0x1dd4>
 40010a8:	00bfdfc4 	movi	r2,-129
 40010ac:	90a4703a 	and	r18,r18,r2
 40010b0:	94800094 	ori	r18,r18,2
 40010b4:	0039883a 	mov	fp,zero
 40010b8:	d9003917 	ldw	r4,228(sp)
 40010bc:	dc001e04 	addi	r16,sp,120
 40010c0:	988003cc 	andi	r2,r19,15
 40010c4:	b006973a 	slli	r3,r22,28
 40010c8:	2085883a 	add	r2,r4,r2
 40010cc:	9826d13a 	srli	r19,r19,4
 40010d0:	10800003 	ldbu	r2,0(r2)
 40010d4:	b02cd13a 	srli	r22,r22,4
 40010d8:	843fffc4 	addi	r16,r16,-1
 40010dc:	1ce6b03a 	or	r19,r3,r19
 40010e0:	80800005 	stb	r2,0(r16)
 40010e4:	9d84b03a 	or	r2,r19,r22
 40010e8:	103ff51e 	bne	r2,zero,40010c0 <__alt_data_end+0xfc0010c0>
 40010ec:	d8c02817 	ldw	r3,160(sp)
 40010f0:	1c07c83a 	sub	r3,r3,r16
 40010f4:	d8c02b15 	stw	r3,172(sp)
 40010f8:	003ec606 	br	4000c14 <__alt_data_end+0xfc000c14>
 40010fc:	8025883a 	mov	r18,r16
 4001100:	dc002903 	ldbu	r16,164(sp)
 4001104:	e011883a 	mov	r8,fp
 4001108:	84003fcc 	andi	r16,r16,255
 400110c:	803e9626 	beq	r16,zero,4000b68 <__alt_data_end+0xfc000b68>
 4001110:	d8c02b03 	ldbu	r3,172(sp)
 4001114:	d8c02785 	stb	r3,158(sp)
 4001118:	003e9306 	br	4000b68 <__alt_data_end+0xfc000b68>
 400111c:	00c00044 	movi	r3,1
 4001120:	d8c02905 	stb	r3,164(sp)
 4001124:	00c00ac4 	movi	r3,43
 4001128:	d8c02b05 	stb	r3,172(sp)
 400112c:	ac400007 	ldb	r17,0(r21)
 4001130:	003d4306 	br	4000640 <__alt_data_end+0xfc000640>
 4001134:	84000814 	ori	r16,r16,32
 4001138:	ac400007 	ldb	r17,0(r21)
 400113c:	003d4006 	br	4000640 <__alt_data_end+0xfc000640>
 4001140:	d8802e17 	ldw	r2,184(sp)
 4001144:	8025883a 	mov	r18,r16
 4001148:	d8002785 	stb	zero,158(sp)
 400114c:	14000017 	ldw	r16,0(r2)
 4001150:	e011883a 	mov	r8,fp
 4001154:	14c00104 	addi	r19,r2,4
 4001158:	80042d26 	beq	r16,zero,4002210 <___vfprintf_internal_r+0x1d58>
 400115c:	d8c02a17 	ldw	r3,168(sp)
 4001160:	1803e416 	blt	r3,zero,40020f4 <___vfprintf_internal_r+0x1c3c>
 4001164:	180d883a 	mov	r6,r3
 4001168:	000b883a 	mov	r5,zero
 400116c:	8009883a 	mov	r4,r16
 4001170:	df003d15 	stw	fp,244(sp)
 4001174:	40059280 	call	4005928 <memchr>
 4001178:	da003d17 	ldw	r8,244(sp)
 400117c:	10046826 	beq	r2,zero,4002320 <___vfprintf_internal_r+0x1e68>
 4001180:	1405c83a 	sub	r2,r2,r16
 4001184:	d8802b15 	stw	r2,172(sp)
 4001188:	1003e016 	blt	r2,zero,400210c <___vfprintf_internal_r+0x1c54>
 400118c:	df002783 	ldbu	fp,158(sp)
 4001190:	d8802915 	stw	r2,164(sp)
 4001194:	dcc02e15 	stw	r19,184(sp)
 4001198:	d8002a15 	stw	zero,168(sp)
 400119c:	d8003215 	stw	zero,200(sp)
 40011a0:	003ea206 	br	4000c2c <__alt_data_end+0xfc000c2c>
 40011a4:	8025883a 	mov	r18,r16
 40011a8:	dc002903 	ldbu	r16,164(sp)
 40011ac:	e011883a 	mov	r8,fp
 40011b0:	84003fcc 	andi	r16,r16,255
 40011b4:	803f8d26 	beq	r16,zero,4000fec <__alt_data_end+0xfc000fec>
 40011b8:	d8c02b03 	ldbu	r3,172(sp)
 40011bc:	d8c02785 	stb	r3,158(sp)
 40011c0:	003f8a06 	br	4000fec <__alt_data_end+0xfc000fec>
 40011c4:	8025883a 	mov	r18,r16
 40011c8:	dc002903 	ldbu	r16,164(sp)
 40011cc:	e011883a 	mov	r8,fp
 40011d0:	84003fcc 	andi	r16,r16,255
 40011d4:	8005661e 	bne	r16,zero,4002770 <___vfprintf_internal_r+0x22b8>
 40011d8:	01010074 	movhi	r4,1025
 40011dc:	21093f04 	addi	r4,r4,9468
 40011e0:	d9003915 	stw	r4,228(sp)
 40011e4:	9080080c 	andi	r2,r18,32
 40011e8:	103f9f1e 	bne	r2,zero,4001068 <__alt_data_end+0xfc001068>
 40011ec:	9080040c 	andi	r2,r18,16
 40011f0:	1002eb26 	beq	r2,zero,4001da0 <___vfprintf_internal_r+0x18e8>
 40011f4:	d8802e17 	ldw	r2,184(sp)
 40011f8:	002d883a 	mov	r22,zero
 40011fc:	14c00017 	ldw	r19,0(r2)
 4001200:	10800104 	addi	r2,r2,4
 4001204:	d8802e15 	stw	r2,184(sp)
 4001208:	003f9c06 	br	400107c <__alt_data_end+0xfc00107c>
 400120c:	d8802b07 	ldb	r2,172(sp)
 4001210:	1002e11e 	bne	r2,zero,4001d98 <___vfprintf_internal_r+0x18e0>
 4001214:	00c00044 	movi	r3,1
 4001218:	d8c02905 	stb	r3,164(sp)
 400121c:	00c00804 	movi	r3,32
 4001220:	d8c02b05 	stb	r3,172(sp)
 4001224:	ac400007 	ldb	r17,0(r21)
 4001228:	003d0506 	br	4000640 <__alt_data_end+0xfc000640>
 400122c:	84000054 	ori	r16,r16,1
 4001230:	ac400007 	ldb	r17,0(r21)
 4001234:	003d0206 	br	4000640 <__alt_data_end+0xfc000640>
 4001238:	8025883a 	mov	r18,r16
 400123c:	dc002903 	ldbu	r16,164(sp)
 4001240:	e011883a 	mov	r8,fp
 4001244:	84003fcc 	andi	r16,r16,255
 4001248:	803de726 	beq	r16,zero,40009e8 <__alt_data_end+0xfc0009e8>
 400124c:	d8c02b03 	ldbu	r3,172(sp)
 4001250:	d8c02785 	stb	r3,158(sp)
 4001254:	003de406 	br	40009e8 <__alt_data_end+0xfc0009e8>
 4001258:	84001014 	ori	r16,r16,64
 400125c:	ac400007 	ldb	r17,0(r21)
 4001260:	003cf706 	br	4000640 <__alt_data_end+0xfc000640>
 4001264:	ac400007 	ldb	r17,0(r21)
 4001268:	00801b04 	movi	r2,108
 400126c:	88838f26 	beq	r17,r2,40020ac <___vfprintf_internal_r+0x1bf4>
 4001270:	84000414 	ori	r16,r16,16
 4001274:	003cf206 	br	4000640 <__alt_data_end+0xfc000640>
 4001278:	8025883a 	mov	r18,r16
 400127c:	dc002903 	ldbu	r16,164(sp)
 4001280:	e011883a 	mov	r8,fp
 4001284:	84003fcc 	andi	r16,r16,255
 4001288:	80053f1e 	bne	r16,zero,4002788 <___vfprintf_internal_r+0x22d0>
 400128c:	9080080c 	andi	r2,r18,32
 4001290:	1002d226 	beq	r2,zero,4001ddc <___vfprintf_internal_r+0x1924>
 4001294:	d9002e17 	ldw	r4,184(sp)
 4001298:	d9402f17 	ldw	r5,188(sp)
 400129c:	20800017 	ldw	r2,0(r4)
 40012a0:	2807d7fa 	srai	r3,r5,31
 40012a4:	21000104 	addi	r4,r4,4
 40012a8:	d9002e15 	stw	r4,184(sp)
 40012ac:	11400015 	stw	r5,0(r2)
 40012b0:	10c00115 	stw	r3,4(r2)
 40012b4:	003cb806 	br	4000598 <__alt_data_end+0xfc000598>
 40012b8:	d8c02e17 	ldw	r3,184(sp)
 40012bc:	d9002e17 	ldw	r4,184(sp)
 40012c0:	8025883a 	mov	r18,r16
 40012c4:	18800017 	ldw	r2,0(r3)
 40012c8:	21000104 	addi	r4,r4,4
 40012cc:	00c00044 	movi	r3,1
 40012d0:	e011883a 	mov	r8,fp
 40012d4:	d8c02915 	stw	r3,164(sp)
 40012d8:	d8002785 	stb	zero,158(sp)
 40012dc:	d8801405 	stb	r2,80(sp)
 40012e0:	d9002e15 	stw	r4,184(sp)
 40012e4:	d8c02b15 	stw	r3,172(sp)
 40012e8:	d8002a15 	stw	zero,168(sp)
 40012ec:	d8003215 	stw	zero,200(sp)
 40012f0:	dc001404 	addi	r16,sp,80
 40012f4:	0039883a 	mov	fp,zero
 40012f8:	003e5306 	br	4000c48 <__alt_data_end+0xfc000c48>
 40012fc:	01010074 	movhi	r4,1025
 4001300:	21093f04 	addi	r4,r4,9468
 4001304:	0039883a 	mov	fp,zero
 4001308:	d9003915 	stw	r4,228(sp)
 400130c:	04401e04 	movi	r17,120
 4001310:	003f6906 	br	40010b8 <__alt_data_end+0xfc0010b8>
 4001314:	8025883a 	mov	r18,r16
 4001318:	dc002903 	ldbu	r16,164(sp)
 400131c:	e011883a 	mov	r8,fp
 4001320:	84003fcc 	andi	r16,r16,255
 4001324:	8005081e 	bne	r16,zero,4002748 <___vfprintf_internal_r+0x2290>
 4001328:	883d6126 	beq	r17,zero,40008b0 <__alt_data_end+0xfc0008b0>
 400132c:	00c00044 	movi	r3,1
 4001330:	d8c02915 	stw	r3,164(sp)
 4001334:	dc401405 	stb	r17,80(sp)
 4001338:	d8002785 	stb	zero,158(sp)
 400133c:	003fe906 	br	40012e4 <__alt_data_end+0xfc0012e4>
 4001340:	01410074 	movhi	r5,1025
 4001344:	29493f04 	addi	r5,r5,9468
 4001348:	d9403915 	stw	r5,228(sp)
 400134c:	d8c02e15 	stw	r3,184(sp)
 4001350:	1025883a 	mov	r18,r2
 4001354:	04401e04 	movi	r17,120
 4001358:	9d84b03a 	or	r2,r19,r22
 400135c:	1000fc1e 	bne	r2,zero,4001750 <___vfprintf_internal_r+0x1298>
 4001360:	0039883a 	mov	fp,zero
 4001364:	00800084 	movi	r2,2
 4001368:	10803fcc 	andi	r2,r2,255
 400136c:	00c00044 	movi	r3,1
 4001370:	10c20f26 	beq	r2,r3,4001bb0 <___vfprintf_internal_r+0x16f8>
 4001374:	00c00084 	movi	r3,2
 4001378:	10fd3326 	beq	r2,r3,4000848 <__alt_data_end+0xfc000848>
 400137c:	003e0b06 	br	4000bac <__alt_data_end+0xfc000bac>
 4001380:	d8c02017 	ldw	r3,128(sp)
 4001384:	003e7106 	br	4000d4c <__alt_data_end+0xfc000d4c>
 4001388:	00801944 	movi	r2,101
 400138c:	14407e0e 	bge	r2,r17,4001588 <___vfprintf_internal_r+0x10d0>
 4001390:	d9003617 	ldw	r4,216(sp)
 4001394:	d9403817 	ldw	r5,224(sp)
 4001398:	000d883a 	mov	r6,zero
 400139c:	000f883a 	mov	r7,zero
 40013a0:	d8c03c15 	stw	r3,240(sp)
 40013a4:	da003d15 	stw	r8,244(sp)
 40013a8:	400bc900 	call	400bc90 <__eqdf2>
 40013ac:	d8c03c17 	ldw	r3,240(sp)
 40013b0:	da003d17 	ldw	r8,244(sp)
 40013b4:	1000f71e 	bne	r2,zero,4001794 <___vfprintf_internal_r+0x12dc>
 40013b8:	d8801f17 	ldw	r2,124(sp)
 40013bc:	01010074 	movhi	r4,1025
 40013c0:	21094604 	addi	r4,r4,9496
 40013c4:	18c00044 	addi	r3,r3,1
 40013c8:	10800044 	addi	r2,r2,1
 40013cc:	41000015 	stw	r4,0(r8)
 40013d0:	01000044 	movi	r4,1
 40013d4:	41000115 	stw	r4,4(r8)
 40013d8:	d8c02015 	stw	r3,128(sp)
 40013dc:	d8801f15 	stw	r2,124(sp)
 40013e0:	010001c4 	movi	r4,7
 40013e4:	2082b816 	blt	r4,r2,4001ec8 <___vfprintf_internal_r+0x1a10>
 40013e8:	42000204 	addi	r8,r8,8
 40013ec:	d8802617 	ldw	r2,152(sp)
 40013f0:	d9403317 	ldw	r5,204(sp)
 40013f4:	11400216 	blt	r2,r5,4001400 <___vfprintf_internal_r+0xf48>
 40013f8:	9080004c 	andi	r2,r18,1
 40013fc:	103eb326 	beq	r2,zero,4000ecc <__alt_data_end+0xfc000ecc>
 4001400:	d8803717 	ldw	r2,220(sp)
 4001404:	d9003417 	ldw	r4,208(sp)
 4001408:	d9403717 	ldw	r5,220(sp)
 400140c:	1887883a 	add	r3,r3,r2
 4001410:	d8801f17 	ldw	r2,124(sp)
 4001414:	41000015 	stw	r4,0(r8)
 4001418:	41400115 	stw	r5,4(r8)
 400141c:	10800044 	addi	r2,r2,1
 4001420:	d8c02015 	stw	r3,128(sp)
 4001424:	d8801f15 	stw	r2,124(sp)
 4001428:	010001c4 	movi	r4,7
 400142c:	20832916 	blt	r4,r2,40020d4 <___vfprintf_internal_r+0x1c1c>
 4001430:	42000204 	addi	r8,r8,8
 4001434:	d8803317 	ldw	r2,204(sp)
 4001438:	143fffc4 	addi	r16,r2,-1
 400143c:	043ea30e 	bge	zero,r16,4000ecc <__alt_data_end+0xfc000ecc>
 4001440:	04400404 	movi	r17,16
 4001444:	d8801f17 	ldw	r2,124(sp)
 4001448:	8c00880e 	bge	r17,r16,400166c <___vfprintf_internal_r+0x11b4>
 400144c:	01410074 	movhi	r5,1025
 4001450:	29494684 	addi	r5,r5,9498
 4001454:	d9402c15 	stw	r5,176(sp)
 4001458:	058001c4 	movi	r22,7
 400145c:	dcc02d17 	ldw	r19,180(sp)
 4001460:	00000306 	br	4001470 <___vfprintf_internal_r+0xfb8>
 4001464:	42000204 	addi	r8,r8,8
 4001468:	843ffc04 	addi	r16,r16,-16
 400146c:	8c00820e 	bge	r17,r16,4001678 <___vfprintf_internal_r+0x11c0>
 4001470:	18c00404 	addi	r3,r3,16
 4001474:	10800044 	addi	r2,r2,1
 4001478:	45000015 	stw	r20,0(r8)
 400147c:	44400115 	stw	r17,4(r8)
 4001480:	d8c02015 	stw	r3,128(sp)
 4001484:	d8801f15 	stw	r2,124(sp)
 4001488:	b0bff60e 	bge	r22,r2,4001464 <__alt_data_end+0xfc001464>
 400148c:	d9801e04 	addi	r6,sp,120
 4001490:	b80b883a 	mov	r5,r23
 4001494:	9809883a 	mov	r4,r19
 4001498:	40071a80 	call	40071a8 <__sprint_r>
 400149c:	103d0a1e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 40014a0:	d8c02017 	ldw	r3,128(sp)
 40014a4:	d8801f17 	ldw	r2,124(sp)
 40014a8:	da000404 	addi	r8,sp,16
 40014ac:	003fee06 	br	4001468 <__alt_data_end+0xfc001468>
 40014b0:	d9403117 	ldw	r5,196(sp)
 40014b4:	d8802917 	ldw	r2,164(sp)
 40014b8:	28adc83a 	sub	r22,r5,r2
 40014bc:	05be410e 	bge	zero,r22,4000dc4 <__alt_data_end+0xfc000dc4>
 40014c0:	07000404 	movi	fp,16
 40014c4:	d8801f17 	ldw	r2,124(sp)
 40014c8:	e5838f0e 	bge	fp,r22,4002308 <___vfprintf_internal_r+0x1e50>
 40014cc:	01410074 	movhi	r5,1025
 40014d0:	29494684 	addi	r5,r5,9498
 40014d4:	dc403015 	stw	r17,192(sp)
 40014d8:	d9402c15 	stw	r5,176(sp)
 40014dc:	b023883a 	mov	r17,r22
 40014e0:	04c001c4 	movi	r19,7
 40014e4:	a82d883a 	mov	r22,r21
 40014e8:	902b883a 	mov	r21,r18
 40014ec:	8025883a 	mov	r18,r16
 40014f0:	dc002d17 	ldw	r16,180(sp)
 40014f4:	00000306 	br	4001504 <___vfprintf_internal_r+0x104c>
 40014f8:	8c7ffc04 	addi	r17,r17,-16
 40014fc:	42000204 	addi	r8,r8,8
 4001500:	e440110e 	bge	fp,r17,4001548 <___vfprintf_internal_r+0x1090>
 4001504:	18c00404 	addi	r3,r3,16
 4001508:	10800044 	addi	r2,r2,1
 400150c:	45000015 	stw	r20,0(r8)
 4001510:	47000115 	stw	fp,4(r8)
 4001514:	d8c02015 	stw	r3,128(sp)
 4001518:	d8801f15 	stw	r2,124(sp)
 400151c:	98bff60e 	bge	r19,r2,40014f8 <__alt_data_end+0xfc0014f8>
 4001520:	d9801e04 	addi	r6,sp,120
 4001524:	b80b883a 	mov	r5,r23
 4001528:	8009883a 	mov	r4,r16
 400152c:	40071a80 	call	40071a8 <__sprint_r>
 4001530:	103ce51e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4001534:	8c7ffc04 	addi	r17,r17,-16
 4001538:	d8c02017 	ldw	r3,128(sp)
 400153c:	d8801f17 	ldw	r2,124(sp)
 4001540:	da000404 	addi	r8,sp,16
 4001544:	e47fef16 	blt	fp,r17,4001504 <__alt_data_end+0xfc001504>
 4001548:	9021883a 	mov	r16,r18
 400154c:	a825883a 	mov	r18,r21
 4001550:	b02b883a 	mov	r21,r22
 4001554:	882d883a 	mov	r22,r17
 4001558:	dc403017 	ldw	r17,192(sp)
 400155c:	d9002c17 	ldw	r4,176(sp)
 4001560:	1d87883a 	add	r3,r3,r22
 4001564:	10800044 	addi	r2,r2,1
 4001568:	41000015 	stw	r4,0(r8)
 400156c:	45800115 	stw	r22,4(r8)
 4001570:	d8c02015 	stw	r3,128(sp)
 4001574:	d8801f15 	stw	r2,124(sp)
 4001578:	010001c4 	movi	r4,7
 400157c:	20818e16 	blt	r4,r2,4001bb8 <___vfprintf_internal_r+0x1700>
 4001580:	42000204 	addi	r8,r8,8
 4001584:	003e0f06 	br	4000dc4 <__alt_data_end+0xfc000dc4>
 4001588:	d9403317 	ldw	r5,204(sp)
 400158c:	00800044 	movi	r2,1
 4001590:	18c00044 	addi	r3,r3,1
 4001594:	1141530e 	bge	r2,r5,4001ae4 <___vfprintf_internal_r+0x162c>
 4001598:	dc401f17 	ldw	r17,124(sp)
 400159c:	00800044 	movi	r2,1
 40015a0:	40800115 	stw	r2,4(r8)
 40015a4:	8c400044 	addi	r17,r17,1
 40015a8:	44000015 	stw	r16,0(r8)
 40015ac:	d8c02015 	stw	r3,128(sp)
 40015b0:	dc401f15 	stw	r17,124(sp)
 40015b4:	008001c4 	movi	r2,7
 40015b8:	14416b16 	blt	r2,r17,4001b68 <___vfprintf_internal_r+0x16b0>
 40015bc:	42000204 	addi	r8,r8,8
 40015c0:	d8803717 	ldw	r2,220(sp)
 40015c4:	d9003417 	ldw	r4,208(sp)
 40015c8:	8c400044 	addi	r17,r17,1
 40015cc:	10c7883a 	add	r3,r2,r3
 40015d0:	40800115 	stw	r2,4(r8)
 40015d4:	41000015 	stw	r4,0(r8)
 40015d8:	d8c02015 	stw	r3,128(sp)
 40015dc:	dc401f15 	stw	r17,124(sp)
 40015e0:	008001c4 	movi	r2,7
 40015e4:	14416916 	blt	r2,r17,4001b8c <___vfprintf_internal_r+0x16d4>
 40015e8:	45800204 	addi	r22,r8,8
 40015ec:	d9003617 	ldw	r4,216(sp)
 40015f0:	d9403817 	ldw	r5,224(sp)
 40015f4:	000d883a 	mov	r6,zero
 40015f8:	000f883a 	mov	r7,zero
 40015fc:	d8c03c15 	stw	r3,240(sp)
 4001600:	400bc900 	call	400bc90 <__eqdf2>
 4001604:	d8c03c17 	ldw	r3,240(sp)
 4001608:	1000bc26 	beq	r2,zero,40018fc <___vfprintf_internal_r+0x1444>
 400160c:	d9403317 	ldw	r5,204(sp)
 4001610:	84000044 	addi	r16,r16,1
 4001614:	8c400044 	addi	r17,r17,1
 4001618:	28bfffc4 	addi	r2,r5,-1
 400161c:	1887883a 	add	r3,r3,r2
 4001620:	b0800115 	stw	r2,4(r22)
 4001624:	b4000015 	stw	r16,0(r22)
 4001628:	d8c02015 	stw	r3,128(sp)
 400162c:	dc401f15 	stw	r17,124(sp)
 4001630:	008001c4 	movi	r2,7
 4001634:	14414316 	blt	r2,r17,4001b44 <___vfprintf_internal_r+0x168c>
 4001638:	b5800204 	addi	r22,r22,8
 400163c:	d9003a17 	ldw	r4,232(sp)
 4001640:	df0022c4 	addi	fp,sp,139
 4001644:	8c400044 	addi	r17,r17,1
 4001648:	20c7883a 	add	r3,r4,r3
 400164c:	b7000015 	stw	fp,0(r22)
 4001650:	b1000115 	stw	r4,4(r22)
 4001654:	d8c02015 	stw	r3,128(sp)
 4001658:	dc401f15 	stw	r17,124(sp)
 400165c:	008001c4 	movi	r2,7
 4001660:	14400e16 	blt	r2,r17,400169c <___vfprintf_internal_r+0x11e4>
 4001664:	b2000204 	addi	r8,r22,8
 4001668:	003e1806 	br	4000ecc <__alt_data_end+0xfc000ecc>
 400166c:	01010074 	movhi	r4,1025
 4001670:	21094684 	addi	r4,r4,9498
 4001674:	d9002c15 	stw	r4,176(sp)
 4001678:	d9002c17 	ldw	r4,176(sp)
 400167c:	1c07883a 	add	r3,r3,r16
 4001680:	44000115 	stw	r16,4(r8)
 4001684:	41000015 	stw	r4,0(r8)
 4001688:	10800044 	addi	r2,r2,1
 400168c:	d8c02015 	stw	r3,128(sp)
 4001690:	d8801f15 	stw	r2,124(sp)
 4001694:	010001c4 	movi	r4,7
 4001698:	20be0b0e 	bge	r4,r2,4000ec8 <__alt_data_end+0xfc000ec8>
 400169c:	d9002d17 	ldw	r4,180(sp)
 40016a0:	d9801e04 	addi	r6,sp,120
 40016a4:	b80b883a 	mov	r5,r23
 40016a8:	40071a80 	call	40071a8 <__sprint_r>
 40016ac:	103c861e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 40016b0:	d8c02017 	ldw	r3,128(sp)
 40016b4:	da000404 	addi	r8,sp,16
 40016b8:	003e0406 	br	4000ecc <__alt_data_end+0xfc000ecc>
 40016bc:	d9002d17 	ldw	r4,180(sp)
 40016c0:	d9801e04 	addi	r6,sp,120
 40016c4:	b80b883a 	mov	r5,r23
 40016c8:	40071a80 	call	40071a8 <__sprint_r>
 40016cc:	103e3b26 	beq	r2,zero,4000fbc <__alt_data_end+0xfc000fbc>
 40016d0:	003c7d06 	br	40008c8 <__alt_data_end+0xfc0008c8>
 40016d4:	d9002d17 	ldw	r4,180(sp)
 40016d8:	d9801e04 	addi	r6,sp,120
 40016dc:	b80b883a 	mov	r5,r23
 40016e0:	40071a80 	call	40071a8 <__sprint_r>
 40016e4:	103c781e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 40016e8:	d8c02017 	ldw	r3,128(sp)
 40016ec:	da000404 	addi	r8,sp,16
 40016f0:	003de906 	br	4000e98 <__alt_data_end+0xfc000e98>
 40016f4:	d9002d17 	ldw	r4,180(sp)
 40016f8:	d9801e04 	addi	r6,sp,120
 40016fc:	b80b883a 	mov	r5,r23
 4001700:	40071a80 	call	40071a8 <__sprint_r>
 4001704:	103c701e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4001708:	d8c02017 	ldw	r3,128(sp)
 400170c:	da000404 	addi	r8,sp,16
 4001710:	003d9b06 	br	4000d80 <__alt_data_end+0xfc000d80>
 4001714:	d9002d17 	ldw	r4,180(sp)
 4001718:	d9801e04 	addi	r6,sp,120
 400171c:	b80b883a 	mov	r5,r23
 4001720:	40071a80 	call	40071a8 <__sprint_r>
 4001724:	103c681e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4001728:	d8c02017 	ldw	r3,128(sp)
 400172c:	da000404 	addi	r8,sp,16
 4001730:	003da106 	br	4000db8 <__alt_data_end+0xfc000db8>
 4001734:	d9402a17 	ldw	r5,168(sp)
 4001738:	d8002785 	stb	zero,158(sp)
 400173c:	283f0616 	blt	r5,zero,4001358 <__alt_data_end+0xfc001358>
 4001740:	00ffdfc4 	movi	r3,-129
 4001744:	9d84b03a 	or	r2,r19,r22
 4001748:	90e4703a 	and	r18,r18,r3
 400174c:	103c3b26 	beq	r2,zero,400083c <__alt_data_end+0xfc00083c>
 4001750:	0039883a 	mov	fp,zero
 4001754:	003e5806 	br	40010b8 <__alt_data_end+0xfc0010b8>
 4001758:	9080040c 	andi	r2,r18,16
 400175c:	1001b326 	beq	r2,zero,4001e2c <___vfprintf_internal_r+0x1974>
 4001760:	d8c02e17 	ldw	r3,184(sp)
 4001764:	d9002a17 	ldw	r4,168(sp)
 4001768:	d8002785 	stb	zero,158(sp)
 400176c:	18800104 	addi	r2,r3,4
 4001770:	1cc00017 	ldw	r19,0(r3)
 4001774:	002d883a 	mov	r22,zero
 4001778:	2001b516 	blt	r4,zero,4001e50 <___vfprintf_internal_r+0x1998>
 400177c:	00ffdfc4 	movi	r3,-129
 4001780:	d8802e15 	stw	r2,184(sp)
 4001784:	90e4703a 	and	r18,r18,r3
 4001788:	983d0526 	beq	r19,zero,4000ba0 <__alt_data_end+0xfc000ba0>
 400178c:	0039883a 	mov	fp,zero
 4001790:	003d0806 	br	4000bb4 <__alt_data_end+0xfc000bb4>
 4001794:	dc402617 	ldw	r17,152(sp)
 4001798:	0441d30e 	bge	zero,r17,4001ee8 <___vfprintf_internal_r+0x1a30>
 400179c:	dc403217 	ldw	r17,200(sp)
 40017a0:	d8803317 	ldw	r2,204(sp)
 40017a4:	1440010e 	bge	r2,r17,40017ac <___vfprintf_internal_r+0x12f4>
 40017a8:	1023883a 	mov	r17,r2
 40017ac:	04400a0e 	bge	zero,r17,40017d8 <___vfprintf_internal_r+0x1320>
 40017b0:	d8801f17 	ldw	r2,124(sp)
 40017b4:	1c47883a 	add	r3,r3,r17
 40017b8:	44000015 	stw	r16,0(r8)
 40017bc:	10800044 	addi	r2,r2,1
 40017c0:	44400115 	stw	r17,4(r8)
 40017c4:	d8c02015 	stw	r3,128(sp)
 40017c8:	d8801f15 	stw	r2,124(sp)
 40017cc:	010001c4 	movi	r4,7
 40017d0:	20826516 	blt	r4,r2,4002168 <___vfprintf_internal_r+0x1cb0>
 40017d4:	42000204 	addi	r8,r8,8
 40017d8:	88026116 	blt	r17,zero,4002160 <___vfprintf_internal_r+0x1ca8>
 40017dc:	d9003217 	ldw	r4,200(sp)
 40017e0:	2463c83a 	sub	r17,r4,r17
 40017e4:	04407b0e 	bge	zero,r17,40019d4 <___vfprintf_internal_r+0x151c>
 40017e8:	05800404 	movi	r22,16
 40017ec:	d8801f17 	ldw	r2,124(sp)
 40017f0:	b4419d0e 	bge	r22,r17,4001e68 <___vfprintf_internal_r+0x19b0>
 40017f4:	01010074 	movhi	r4,1025
 40017f8:	21094684 	addi	r4,r4,9498
 40017fc:	d9002c15 	stw	r4,176(sp)
 4001800:	070001c4 	movi	fp,7
 4001804:	dcc02d17 	ldw	r19,180(sp)
 4001808:	00000306 	br	4001818 <___vfprintf_internal_r+0x1360>
 400180c:	42000204 	addi	r8,r8,8
 4001810:	8c7ffc04 	addi	r17,r17,-16
 4001814:	b441970e 	bge	r22,r17,4001e74 <___vfprintf_internal_r+0x19bc>
 4001818:	18c00404 	addi	r3,r3,16
 400181c:	10800044 	addi	r2,r2,1
 4001820:	45000015 	stw	r20,0(r8)
 4001824:	45800115 	stw	r22,4(r8)
 4001828:	d8c02015 	stw	r3,128(sp)
 400182c:	d8801f15 	stw	r2,124(sp)
 4001830:	e0bff60e 	bge	fp,r2,400180c <__alt_data_end+0xfc00180c>
 4001834:	d9801e04 	addi	r6,sp,120
 4001838:	b80b883a 	mov	r5,r23
 400183c:	9809883a 	mov	r4,r19
 4001840:	40071a80 	call	40071a8 <__sprint_r>
 4001844:	103c201e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4001848:	d8c02017 	ldw	r3,128(sp)
 400184c:	d8801f17 	ldw	r2,124(sp)
 4001850:	da000404 	addi	r8,sp,16
 4001854:	003fee06 	br	4001810 <__alt_data_end+0xfc001810>
 4001858:	d9002d17 	ldw	r4,180(sp)
 400185c:	d9801e04 	addi	r6,sp,120
 4001860:	b80b883a 	mov	r5,r23
 4001864:	40071a80 	call	40071a8 <__sprint_r>
 4001868:	103c171e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 400186c:	d8c02017 	ldw	r3,128(sp)
 4001870:	df002787 	ldb	fp,158(sp)
 4001874:	da000404 	addi	r8,sp,16
 4001878:	003d3406 	br	4000d4c <__alt_data_end+0xfc000d4c>
 400187c:	9080040c 	andi	r2,r18,16
 4001880:	10016126 	beq	r2,zero,4001e08 <___vfprintf_internal_r+0x1950>
 4001884:	d9402e17 	ldw	r5,184(sp)
 4001888:	2cc00017 	ldw	r19,0(r5)
 400188c:	29400104 	addi	r5,r5,4
 4001890:	d9402e15 	stw	r5,184(sp)
 4001894:	982dd7fa 	srai	r22,r19,31
 4001898:	b005883a 	mov	r2,r22
 400189c:	003c5a06 	br	4000a08 <__alt_data_end+0xfc000a08>
 40018a0:	9080040c 	andi	r2,r18,16
 40018a4:	10003526 	beq	r2,zero,400197c <___vfprintf_internal_r+0x14c4>
 40018a8:	d8c02e17 	ldw	r3,184(sp)
 40018ac:	d9002a17 	ldw	r4,168(sp)
 40018b0:	d8002785 	stb	zero,158(sp)
 40018b4:	18800104 	addi	r2,r3,4
 40018b8:	1cc00017 	ldw	r19,0(r3)
 40018bc:	002d883a 	mov	r22,zero
 40018c0:	20003716 	blt	r4,zero,40019a0 <___vfprintf_internal_r+0x14e8>
 40018c4:	00ffdfc4 	movi	r3,-129
 40018c8:	d8802e15 	stw	r2,184(sp)
 40018cc:	90e4703a 	and	r18,r18,r3
 40018d0:	0039883a 	mov	fp,zero
 40018d4:	983dd426 	beq	r19,zero,4001028 <__alt_data_end+0xfc001028>
 40018d8:	00800244 	movi	r2,9
 40018dc:	14fc5336 	bltu	r2,r19,4000a2c <__alt_data_end+0xfc000a2c>
 40018e0:	d8c02817 	ldw	r3,160(sp)
 40018e4:	dc001dc4 	addi	r16,sp,119
 40018e8:	9cc00c04 	addi	r19,r19,48
 40018ec:	1c07c83a 	sub	r3,r3,r16
 40018f0:	dcc01dc5 	stb	r19,119(sp)
 40018f4:	d8c02b15 	stw	r3,172(sp)
 40018f8:	003cc606 	br	4000c14 <__alt_data_end+0xfc000c14>
 40018fc:	d8803317 	ldw	r2,204(sp)
 4001900:	143fffc4 	addi	r16,r2,-1
 4001904:	043f4d0e 	bge	zero,r16,400163c <__alt_data_end+0xfc00163c>
 4001908:	07000404 	movi	fp,16
 400190c:	e400810e 	bge	fp,r16,4001b14 <___vfprintf_internal_r+0x165c>
 4001910:	01410074 	movhi	r5,1025
 4001914:	29494684 	addi	r5,r5,9498
 4001918:	d9402c15 	stw	r5,176(sp)
 400191c:	01c001c4 	movi	r7,7
 4001920:	dcc02d17 	ldw	r19,180(sp)
 4001924:	00000306 	br	4001934 <___vfprintf_internal_r+0x147c>
 4001928:	b5800204 	addi	r22,r22,8
 400192c:	843ffc04 	addi	r16,r16,-16
 4001930:	e4007b0e 	bge	fp,r16,4001b20 <___vfprintf_internal_r+0x1668>
 4001934:	18c00404 	addi	r3,r3,16
 4001938:	8c400044 	addi	r17,r17,1
 400193c:	b5000015 	stw	r20,0(r22)
 4001940:	b7000115 	stw	fp,4(r22)
 4001944:	d8c02015 	stw	r3,128(sp)
 4001948:	dc401f15 	stw	r17,124(sp)
 400194c:	3c7ff60e 	bge	r7,r17,4001928 <__alt_data_end+0xfc001928>
 4001950:	d9801e04 	addi	r6,sp,120
 4001954:	b80b883a 	mov	r5,r23
 4001958:	9809883a 	mov	r4,r19
 400195c:	d9c03c15 	stw	r7,240(sp)
 4001960:	40071a80 	call	40071a8 <__sprint_r>
 4001964:	d9c03c17 	ldw	r7,240(sp)
 4001968:	103bd71e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 400196c:	d8c02017 	ldw	r3,128(sp)
 4001970:	dc401f17 	ldw	r17,124(sp)
 4001974:	dd800404 	addi	r22,sp,16
 4001978:	003fec06 	br	400192c <__alt_data_end+0xfc00192c>
 400197c:	9080100c 	andi	r2,r18,64
 4001980:	d8002785 	stb	zero,158(sp)
 4001984:	10010e26 	beq	r2,zero,4001dc0 <___vfprintf_internal_r+0x1908>
 4001988:	d9402e17 	ldw	r5,184(sp)
 400198c:	d8c02a17 	ldw	r3,168(sp)
 4001990:	002d883a 	mov	r22,zero
 4001994:	28800104 	addi	r2,r5,4
 4001998:	2cc0000b 	ldhu	r19,0(r5)
 400199c:	183fc90e 	bge	r3,zero,40018c4 <__alt_data_end+0xfc0018c4>
 40019a0:	d8802e15 	stw	r2,184(sp)
 40019a4:	0039883a 	mov	fp,zero
 40019a8:	9d84b03a 	or	r2,r19,r22
 40019ac:	103c1e1e 	bne	r2,zero,4000a28 <__alt_data_end+0xfc000a28>
 40019b0:	00800044 	movi	r2,1
 40019b4:	003e6c06 	br	4001368 <__alt_data_end+0xfc001368>
 40019b8:	d9002d17 	ldw	r4,180(sp)
 40019bc:	d9801e04 	addi	r6,sp,120
 40019c0:	b80b883a 	mov	r5,r23
 40019c4:	40071a80 	call	40071a8 <__sprint_r>
 40019c8:	103bbf1e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 40019cc:	d8c02017 	ldw	r3,128(sp)
 40019d0:	da000404 	addi	r8,sp,16
 40019d4:	d9003217 	ldw	r4,200(sp)
 40019d8:	d8802617 	ldw	r2,152(sp)
 40019dc:	d9403317 	ldw	r5,204(sp)
 40019e0:	8123883a 	add	r17,r16,r4
 40019e4:	11400216 	blt	r2,r5,40019f0 <___vfprintf_internal_r+0x1538>
 40019e8:	9100004c 	andi	r4,r18,1
 40019ec:	20000d26 	beq	r4,zero,4001a24 <___vfprintf_internal_r+0x156c>
 40019f0:	d9003717 	ldw	r4,220(sp)
 40019f4:	d9403417 	ldw	r5,208(sp)
 40019f8:	1907883a 	add	r3,r3,r4
 40019fc:	d9001f17 	ldw	r4,124(sp)
 4001a00:	41400015 	stw	r5,0(r8)
 4001a04:	d9403717 	ldw	r5,220(sp)
 4001a08:	21000044 	addi	r4,r4,1
 4001a0c:	d8c02015 	stw	r3,128(sp)
 4001a10:	41400115 	stw	r5,4(r8)
 4001a14:	d9001f15 	stw	r4,124(sp)
 4001a18:	014001c4 	movi	r5,7
 4001a1c:	2901e816 	blt	r5,r4,40021c0 <___vfprintf_internal_r+0x1d08>
 4001a20:	42000204 	addi	r8,r8,8
 4001a24:	d9003317 	ldw	r4,204(sp)
 4001a28:	8121883a 	add	r16,r16,r4
 4001a2c:	2085c83a 	sub	r2,r4,r2
 4001a30:	8461c83a 	sub	r16,r16,r17
 4001a34:	1400010e 	bge	r2,r16,4001a3c <___vfprintf_internal_r+0x1584>
 4001a38:	1021883a 	mov	r16,r2
 4001a3c:	04000a0e 	bge	zero,r16,4001a68 <___vfprintf_internal_r+0x15b0>
 4001a40:	d9001f17 	ldw	r4,124(sp)
 4001a44:	1c07883a 	add	r3,r3,r16
 4001a48:	44400015 	stw	r17,0(r8)
 4001a4c:	21000044 	addi	r4,r4,1
 4001a50:	44000115 	stw	r16,4(r8)
 4001a54:	d8c02015 	stw	r3,128(sp)
 4001a58:	d9001f15 	stw	r4,124(sp)
 4001a5c:	014001c4 	movi	r5,7
 4001a60:	2901fb16 	blt	r5,r4,4002250 <___vfprintf_internal_r+0x1d98>
 4001a64:	42000204 	addi	r8,r8,8
 4001a68:	8001f716 	blt	r16,zero,4002248 <___vfprintf_internal_r+0x1d90>
 4001a6c:	1421c83a 	sub	r16,r2,r16
 4001a70:	043d160e 	bge	zero,r16,4000ecc <__alt_data_end+0xfc000ecc>
 4001a74:	04400404 	movi	r17,16
 4001a78:	d8801f17 	ldw	r2,124(sp)
 4001a7c:	8c3efb0e 	bge	r17,r16,400166c <__alt_data_end+0xfc00166c>
 4001a80:	01410074 	movhi	r5,1025
 4001a84:	29494684 	addi	r5,r5,9498
 4001a88:	d9402c15 	stw	r5,176(sp)
 4001a8c:	058001c4 	movi	r22,7
 4001a90:	dcc02d17 	ldw	r19,180(sp)
 4001a94:	00000306 	br	4001aa4 <___vfprintf_internal_r+0x15ec>
 4001a98:	42000204 	addi	r8,r8,8
 4001a9c:	843ffc04 	addi	r16,r16,-16
 4001aa0:	8c3ef50e 	bge	r17,r16,4001678 <__alt_data_end+0xfc001678>
 4001aa4:	18c00404 	addi	r3,r3,16
 4001aa8:	10800044 	addi	r2,r2,1
 4001aac:	45000015 	stw	r20,0(r8)
 4001ab0:	44400115 	stw	r17,4(r8)
 4001ab4:	d8c02015 	stw	r3,128(sp)
 4001ab8:	d8801f15 	stw	r2,124(sp)
 4001abc:	b0bff60e 	bge	r22,r2,4001a98 <__alt_data_end+0xfc001a98>
 4001ac0:	d9801e04 	addi	r6,sp,120
 4001ac4:	b80b883a 	mov	r5,r23
 4001ac8:	9809883a 	mov	r4,r19
 4001acc:	40071a80 	call	40071a8 <__sprint_r>
 4001ad0:	103b7d1e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4001ad4:	d8c02017 	ldw	r3,128(sp)
 4001ad8:	d8801f17 	ldw	r2,124(sp)
 4001adc:	da000404 	addi	r8,sp,16
 4001ae0:	003fee06 	br	4001a9c <__alt_data_end+0xfc001a9c>
 4001ae4:	9088703a 	and	r4,r18,r2
 4001ae8:	203eab1e 	bne	r4,zero,4001598 <__alt_data_end+0xfc001598>
 4001aec:	dc401f17 	ldw	r17,124(sp)
 4001af0:	40800115 	stw	r2,4(r8)
 4001af4:	44000015 	stw	r16,0(r8)
 4001af8:	8c400044 	addi	r17,r17,1
 4001afc:	d8c02015 	stw	r3,128(sp)
 4001b00:	dc401f15 	stw	r17,124(sp)
 4001b04:	008001c4 	movi	r2,7
 4001b08:	14400e16 	blt	r2,r17,4001b44 <___vfprintf_internal_r+0x168c>
 4001b0c:	45800204 	addi	r22,r8,8
 4001b10:	003eca06 	br	400163c <__alt_data_end+0xfc00163c>
 4001b14:	01010074 	movhi	r4,1025
 4001b18:	21094684 	addi	r4,r4,9498
 4001b1c:	d9002c15 	stw	r4,176(sp)
 4001b20:	d8802c17 	ldw	r2,176(sp)
 4001b24:	1c07883a 	add	r3,r3,r16
 4001b28:	8c400044 	addi	r17,r17,1
 4001b2c:	b0800015 	stw	r2,0(r22)
 4001b30:	b4000115 	stw	r16,4(r22)
 4001b34:	d8c02015 	stw	r3,128(sp)
 4001b38:	dc401f15 	stw	r17,124(sp)
 4001b3c:	008001c4 	movi	r2,7
 4001b40:	147ebd0e 	bge	r2,r17,4001638 <__alt_data_end+0xfc001638>
 4001b44:	d9002d17 	ldw	r4,180(sp)
 4001b48:	d9801e04 	addi	r6,sp,120
 4001b4c:	b80b883a 	mov	r5,r23
 4001b50:	40071a80 	call	40071a8 <__sprint_r>
 4001b54:	103b5c1e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4001b58:	d8c02017 	ldw	r3,128(sp)
 4001b5c:	dc401f17 	ldw	r17,124(sp)
 4001b60:	dd800404 	addi	r22,sp,16
 4001b64:	003eb506 	br	400163c <__alt_data_end+0xfc00163c>
 4001b68:	d9002d17 	ldw	r4,180(sp)
 4001b6c:	d9801e04 	addi	r6,sp,120
 4001b70:	b80b883a 	mov	r5,r23
 4001b74:	40071a80 	call	40071a8 <__sprint_r>
 4001b78:	103b531e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4001b7c:	d8c02017 	ldw	r3,128(sp)
 4001b80:	dc401f17 	ldw	r17,124(sp)
 4001b84:	da000404 	addi	r8,sp,16
 4001b88:	003e8d06 	br	40015c0 <__alt_data_end+0xfc0015c0>
 4001b8c:	d9002d17 	ldw	r4,180(sp)
 4001b90:	d9801e04 	addi	r6,sp,120
 4001b94:	b80b883a 	mov	r5,r23
 4001b98:	40071a80 	call	40071a8 <__sprint_r>
 4001b9c:	103b4a1e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4001ba0:	d8c02017 	ldw	r3,128(sp)
 4001ba4:	dc401f17 	ldw	r17,124(sp)
 4001ba8:	dd800404 	addi	r22,sp,16
 4001bac:	003e8f06 	br	40015ec <__alt_data_end+0xfc0015ec>
 4001bb0:	0027883a 	mov	r19,zero
 4001bb4:	003f4a06 	br	40018e0 <__alt_data_end+0xfc0018e0>
 4001bb8:	d9002d17 	ldw	r4,180(sp)
 4001bbc:	d9801e04 	addi	r6,sp,120
 4001bc0:	b80b883a 	mov	r5,r23
 4001bc4:	40071a80 	call	40071a8 <__sprint_r>
 4001bc8:	103b3f1e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4001bcc:	d8c02017 	ldw	r3,128(sp)
 4001bd0:	da000404 	addi	r8,sp,16
 4001bd4:	003c7b06 	br	4000dc4 <__alt_data_end+0xfc000dc4>
 4001bd8:	d9402a17 	ldw	r5,168(sp)
 4001bdc:	04e7c83a 	sub	r19,zero,r19
 4001be0:	07000b44 	movi	fp,45
 4001be4:	9804c03a 	cmpne	r2,r19,zero
 4001be8:	05adc83a 	sub	r22,zero,r22
 4001bec:	df002785 	stb	fp,158(sp)
 4001bf0:	b0adc83a 	sub	r22,r22,r2
 4001bf4:	28017b16 	blt	r5,zero,40021e4 <___vfprintf_internal_r+0x1d2c>
 4001bf8:	00bfdfc4 	movi	r2,-129
 4001bfc:	90a4703a 	and	r18,r18,r2
 4001c00:	003b8906 	br	4000a28 <__alt_data_end+0xfc000a28>
 4001c04:	d9003617 	ldw	r4,216(sp)
 4001c08:	d9403817 	ldw	r5,224(sp)
 4001c0c:	da003d15 	stw	r8,244(sp)
 4001c10:	4006d340 	call	4006d34 <__fpclassifyd>
 4001c14:	da003d17 	ldw	r8,244(sp)
 4001c18:	1000f026 	beq	r2,zero,4001fdc <___vfprintf_internal_r+0x1b24>
 4001c1c:	d9002a17 	ldw	r4,168(sp)
 4001c20:	05bff7c4 	movi	r22,-33
 4001c24:	00bfffc4 	movi	r2,-1
 4001c28:	8dac703a 	and	r22,r17,r22
 4001c2c:	20820026 	beq	r4,r2,4002430 <___vfprintf_internal_r+0x1f78>
 4001c30:	008011c4 	movi	r2,71
 4001c34:	b081f726 	beq	r22,r2,4002414 <___vfprintf_internal_r+0x1f5c>
 4001c38:	d9003817 	ldw	r4,224(sp)
 4001c3c:	90c04014 	ori	r3,r18,256
 4001c40:	d8c02c15 	stw	r3,176(sp)
 4001c44:	20021516 	blt	r4,zero,400249c <___vfprintf_internal_r+0x1fe4>
 4001c48:	dcc03817 	ldw	r19,224(sp)
 4001c4c:	d8002905 	stb	zero,164(sp)
 4001c50:	00801984 	movi	r2,102
 4001c54:	8881f926 	beq	r17,r2,400243c <___vfprintf_internal_r+0x1f84>
 4001c58:	00801184 	movi	r2,70
 4001c5c:	88821c26 	beq	r17,r2,40024d0 <___vfprintf_internal_r+0x2018>
 4001c60:	00801144 	movi	r2,69
 4001c64:	b081ef26 	beq	r22,r2,4002424 <___vfprintf_internal_r+0x1f6c>
 4001c68:	d8c02a17 	ldw	r3,168(sp)
 4001c6c:	d8802104 	addi	r2,sp,132
 4001c70:	d8800315 	stw	r2,12(sp)
 4001c74:	d9403617 	ldw	r5,216(sp)
 4001c78:	d8802504 	addi	r2,sp,148
 4001c7c:	d9002d17 	ldw	r4,180(sp)
 4001c80:	d8800215 	stw	r2,8(sp)
 4001c84:	d8802604 	addi	r2,sp,152
 4001c88:	d8c00015 	stw	r3,0(sp)
 4001c8c:	d8800115 	stw	r2,4(sp)
 4001c90:	01c00084 	movi	r7,2
 4001c94:	980d883a 	mov	r6,r19
 4001c98:	d8c03c15 	stw	r3,240(sp)
 4001c9c:	da003d15 	stw	r8,244(sp)
 4001ca0:	4002be80 	call	4002be8 <_dtoa_r>
 4001ca4:	1021883a 	mov	r16,r2
 4001ca8:	008019c4 	movi	r2,103
 4001cac:	d8c03c17 	ldw	r3,240(sp)
 4001cb0:	da003d17 	ldw	r8,244(sp)
 4001cb4:	88817126 	beq	r17,r2,400227c <___vfprintf_internal_r+0x1dc4>
 4001cb8:	008011c4 	movi	r2,71
 4001cbc:	88829126 	beq	r17,r2,4002704 <___vfprintf_internal_r+0x224c>
 4001cc0:	80f9883a 	add	fp,r16,r3
 4001cc4:	d9003617 	ldw	r4,216(sp)
 4001cc8:	000d883a 	mov	r6,zero
 4001ccc:	000f883a 	mov	r7,zero
 4001cd0:	980b883a 	mov	r5,r19
 4001cd4:	da003d15 	stw	r8,244(sp)
 4001cd8:	400bc900 	call	400bc90 <__eqdf2>
 4001cdc:	da003d17 	ldw	r8,244(sp)
 4001ce0:	10018d26 	beq	r2,zero,4002318 <___vfprintf_internal_r+0x1e60>
 4001ce4:	d8802117 	ldw	r2,132(sp)
 4001ce8:	1700062e 	bgeu	r2,fp,4001d04 <___vfprintf_internal_r+0x184c>
 4001cec:	01000c04 	movi	r4,48
 4001cf0:	10c00044 	addi	r3,r2,1
 4001cf4:	d8c02115 	stw	r3,132(sp)
 4001cf8:	11000005 	stb	r4,0(r2)
 4001cfc:	d8802117 	ldw	r2,132(sp)
 4001d00:	173ffb36 	bltu	r2,fp,4001cf0 <__alt_data_end+0xfc001cf0>
 4001d04:	1405c83a 	sub	r2,r2,r16
 4001d08:	d8803315 	stw	r2,204(sp)
 4001d0c:	008011c4 	movi	r2,71
 4001d10:	b0817626 	beq	r22,r2,40022ec <___vfprintf_internal_r+0x1e34>
 4001d14:	00801944 	movi	r2,101
 4001d18:	1442800e 	bge	r2,r17,400271c <___vfprintf_internal_r+0x2264>
 4001d1c:	d8c02617 	ldw	r3,152(sp)
 4001d20:	00801984 	movi	r2,102
 4001d24:	d8c03215 	stw	r3,200(sp)
 4001d28:	8881fe26 	beq	r17,r2,4002524 <___vfprintf_internal_r+0x206c>
 4001d2c:	d8c03217 	ldw	r3,200(sp)
 4001d30:	d9003317 	ldw	r4,204(sp)
 4001d34:	1901dd16 	blt	r3,r4,40024ac <___vfprintf_internal_r+0x1ff4>
 4001d38:	9480004c 	andi	r18,r18,1
 4001d3c:	90022b1e 	bne	r18,zero,40025ec <___vfprintf_internal_r+0x2134>
 4001d40:	1805883a 	mov	r2,r3
 4001d44:	18028316 	blt	r3,zero,4002754 <___vfprintf_internal_r+0x229c>
 4001d48:	d8c03217 	ldw	r3,200(sp)
 4001d4c:	044019c4 	movi	r17,103
 4001d50:	d8c02b15 	stw	r3,172(sp)
 4001d54:	df002907 	ldb	fp,164(sp)
 4001d58:	e001531e 	bne	fp,zero,40022a8 <___vfprintf_internal_r+0x1df0>
 4001d5c:	df002783 	ldbu	fp,158(sp)
 4001d60:	d8802915 	stw	r2,164(sp)
 4001d64:	dc802c17 	ldw	r18,176(sp)
 4001d68:	d8002a15 	stw	zero,168(sp)
 4001d6c:	003baf06 	br	4000c2c <__alt_data_end+0xfc000c2c>
 4001d70:	d8c02e17 	ldw	r3,184(sp)
 4001d74:	d9002e17 	ldw	r4,184(sp)
 4001d78:	d9402e17 	ldw	r5,184(sp)
 4001d7c:	18c00017 	ldw	r3,0(r3)
 4001d80:	21000117 	ldw	r4,4(r4)
 4001d84:	29400204 	addi	r5,r5,8
 4001d88:	d8c03615 	stw	r3,216(sp)
 4001d8c:	d9003815 	stw	r4,224(sp)
 4001d90:	d9402e15 	stw	r5,184(sp)
 4001d94:	003b5006 	br	4000ad8 <__alt_data_end+0xfc000ad8>
 4001d98:	ac400007 	ldb	r17,0(r21)
 4001d9c:	003a2806 	br	4000640 <__alt_data_end+0xfc000640>
 4001da0:	9080100c 	andi	r2,r18,64
 4001da4:	1000a826 	beq	r2,zero,4002048 <___vfprintf_internal_r+0x1b90>
 4001da8:	d8c02e17 	ldw	r3,184(sp)
 4001dac:	002d883a 	mov	r22,zero
 4001db0:	1cc0000b 	ldhu	r19,0(r3)
 4001db4:	18c00104 	addi	r3,r3,4
 4001db8:	d8c02e15 	stw	r3,184(sp)
 4001dbc:	003caf06 	br	400107c <__alt_data_end+0xfc00107c>
 4001dc0:	d9002e17 	ldw	r4,184(sp)
 4001dc4:	d9402a17 	ldw	r5,168(sp)
 4001dc8:	002d883a 	mov	r22,zero
 4001dcc:	20800104 	addi	r2,r4,4
 4001dd0:	24c00017 	ldw	r19,0(r4)
 4001dd4:	283ebb0e 	bge	r5,zero,40018c4 <__alt_data_end+0xfc0018c4>
 4001dd8:	003ef106 	br	40019a0 <__alt_data_end+0xfc0019a0>
 4001ddc:	9080040c 	andi	r2,r18,16
 4001de0:	1000921e 	bne	r2,zero,400202c <___vfprintf_internal_r+0x1b74>
 4001de4:	9480100c 	andi	r18,r18,64
 4001de8:	90013926 	beq	r18,zero,40022d0 <___vfprintf_internal_r+0x1e18>
 4001dec:	d9402e17 	ldw	r5,184(sp)
 4001df0:	d8c02f17 	ldw	r3,188(sp)
 4001df4:	28800017 	ldw	r2,0(r5)
 4001df8:	29400104 	addi	r5,r5,4
 4001dfc:	d9402e15 	stw	r5,184(sp)
 4001e00:	10c0000d 	sth	r3,0(r2)
 4001e04:	0039e406 	br	4000598 <__alt_data_end+0xfc000598>
 4001e08:	9080100c 	andi	r2,r18,64
 4001e0c:	10008026 	beq	r2,zero,4002010 <___vfprintf_internal_r+0x1b58>
 4001e10:	d8802e17 	ldw	r2,184(sp)
 4001e14:	14c0000f 	ldh	r19,0(r2)
 4001e18:	10800104 	addi	r2,r2,4
 4001e1c:	d8802e15 	stw	r2,184(sp)
 4001e20:	982dd7fa 	srai	r22,r19,31
 4001e24:	b005883a 	mov	r2,r22
 4001e28:	003af706 	br	4000a08 <__alt_data_end+0xfc000a08>
 4001e2c:	9080100c 	andi	r2,r18,64
 4001e30:	d8002785 	stb	zero,158(sp)
 4001e34:	10008a1e 	bne	r2,zero,4002060 <___vfprintf_internal_r+0x1ba8>
 4001e38:	d9002e17 	ldw	r4,184(sp)
 4001e3c:	d9402a17 	ldw	r5,168(sp)
 4001e40:	002d883a 	mov	r22,zero
 4001e44:	20800104 	addi	r2,r4,4
 4001e48:	24c00017 	ldw	r19,0(r4)
 4001e4c:	283e4b0e 	bge	r5,zero,400177c <__alt_data_end+0xfc00177c>
 4001e50:	9d86b03a 	or	r3,r19,r22
 4001e54:	d8802e15 	stw	r2,184(sp)
 4001e58:	183e4c1e 	bne	r3,zero,400178c <__alt_data_end+0xfc00178c>
 4001e5c:	0039883a 	mov	fp,zero
 4001e60:	0005883a 	mov	r2,zero
 4001e64:	003d4006 	br	4001368 <__alt_data_end+0xfc001368>
 4001e68:	01410074 	movhi	r5,1025
 4001e6c:	29494684 	addi	r5,r5,9498
 4001e70:	d9402c15 	stw	r5,176(sp)
 4001e74:	d9402c17 	ldw	r5,176(sp)
 4001e78:	1c47883a 	add	r3,r3,r17
 4001e7c:	10800044 	addi	r2,r2,1
 4001e80:	41400015 	stw	r5,0(r8)
 4001e84:	44400115 	stw	r17,4(r8)
 4001e88:	d8c02015 	stw	r3,128(sp)
 4001e8c:	d8801f15 	stw	r2,124(sp)
 4001e90:	010001c4 	movi	r4,7
 4001e94:	20bec816 	blt	r4,r2,40019b8 <__alt_data_end+0xfc0019b8>
 4001e98:	42000204 	addi	r8,r8,8
 4001e9c:	003ecd06 	br	40019d4 <__alt_data_end+0xfc0019d4>
 4001ea0:	d9002a17 	ldw	r4,168(sp)
 4001ea4:	d8002785 	stb	zero,158(sp)
 4001ea8:	203d2d16 	blt	r4,zero,4001360 <__alt_data_end+0xfc001360>
 4001eac:	00bfdfc4 	movi	r2,-129
 4001eb0:	90a4703a 	and	r18,r18,r2
 4001eb4:	003a6106 	br	400083c <__alt_data_end+0xfc00083c>
 4001eb8:	01010074 	movhi	r4,1025
 4001ebc:	21094684 	addi	r4,r4,9498
 4001ec0:	d9002c15 	stw	r4,176(sp)
 4001ec4:	003bea06 	br	4000e70 <__alt_data_end+0xfc000e70>
 4001ec8:	d9002d17 	ldw	r4,180(sp)
 4001ecc:	d9801e04 	addi	r6,sp,120
 4001ed0:	b80b883a 	mov	r5,r23
 4001ed4:	40071a80 	call	40071a8 <__sprint_r>
 4001ed8:	103a7b1e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4001edc:	d8c02017 	ldw	r3,128(sp)
 4001ee0:	da000404 	addi	r8,sp,16
 4001ee4:	003d4106 	br	40013ec <__alt_data_end+0xfc0013ec>
 4001ee8:	d8801f17 	ldw	r2,124(sp)
 4001eec:	01410074 	movhi	r5,1025
 4001ef0:	01000044 	movi	r4,1
 4001ef4:	18c00044 	addi	r3,r3,1
 4001ef8:	10800044 	addi	r2,r2,1
 4001efc:	29494604 	addi	r5,r5,9496
 4001f00:	41000115 	stw	r4,4(r8)
 4001f04:	41400015 	stw	r5,0(r8)
 4001f08:	d8c02015 	stw	r3,128(sp)
 4001f0c:	d8801f15 	stw	r2,124(sp)
 4001f10:	010001c4 	movi	r4,7
 4001f14:	20805c16 	blt	r4,r2,4002088 <___vfprintf_internal_r+0x1bd0>
 4001f18:	42000204 	addi	r8,r8,8
 4001f1c:	8800041e 	bne	r17,zero,4001f30 <___vfprintf_internal_r+0x1a78>
 4001f20:	d8803317 	ldw	r2,204(sp)
 4001f24:	1000021e 	bne	r2,zero,4001f30 <___vfprintf_internal_r+0x1a78>
 4001f28:	9080004c 	andi	r2,r18,1
 4001f2c:	103be726 	beq	r2,zero,4000ecc <__alt_data_end+0xfc000ecc>
 4001f30:	d9003717 	ldw	r4,220(sp)
 4001f34:	d8801f17 	ldw	r2,124(sp)
 4001f38:	d9403417 	ldw	r5,208(sp)
 4001f3c:	20c7883a 	add	r3,r4,r3
 4001f40:	10800044 	addi	r2,r2,1
 4001f44:	41000115 	stw	r4,4(r8)
 4001f48:	41400015 	stw	r5,0(r8)
 4001f4c:	d8c02015 	stw	r3,128(sp)
 4001f50:	d8801f15 	stw	r2,124(sp)
 4001f54:	010001c4 	movi	r4,7
 4001f58:	20812116 	blt	r4,r2,40023e0 <___vfprintf_internal_r+0x1f28>
 4001f5c:	42000204 	addi	r8,r8,8
 4001f60:	0463c83a 	sub	r17,zero,r17
 4001f64:	0440730e 	bge	zero,r17,4002134 <___vfprintf_internal_r+0x1c7c>
 4001f68:	05800404 	movi	r22,16
 4001f6c:	b440860e 	bge	r22,r17,4002188 <___vfprintf_internal_r+0x1cd0>
 4001f70:	01410074 	movhi	r5,1025
 4001f74:	29494684 	addi	r5,r5,9498
 4001f78:	d9402c15 	stw	r5,176(sp)
 4001f7c:	070001c4 	movi	fp,7
 4001f80:	dcc02d17 	ldw	r19,180(sp)
 4001f84:	00000306 	br	4001f94 <___vfprintf_internal_r+0x1adc>
 4001f88:	42000204 	addi	r8,r8,8
 4001f8c:	8c7ffc04 	addi	r17,r17,-16
 4001f90:	b440800e 	bge	r22,r17,4002194 <___vfprintf_internal_r+0x1cdc>
 4001f94:	18c00404 	addi	r3,r3,16
 4001f98:	10800044 	addi	r2,r2,1
 4001f9c:	45000015 	stw	r20,0(r8)
 4001fa0:	45800115 	stw	r22,4(r8)
 4001fa4:	d8c02015 	stw	r3,128(sp)
 4001fa8:	d8801f15 	stw	r2,124(sp)
 4001fac:	e0bff60e 	bge	fp,r2,4001f88 <__alt_data_end+0xfc001f88>
 4001fb0:	d9801e04 	addi	r6,sp,120
 4001fb4:	b80b883a 	mov	r5,r23
 4001fb8:	9809883a 	mov	r4,r19
 4001fbc:	40071a80 	call	40071a8 <__sprint_r>
 4001fc0:	103a411e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4001fc4:	d8c02017 	ldw	r3,128(sp)
 4001fc8:	d8801f17 	ldw	r2,124(sp)
 4001fcc:	da000404 	addi	r8,sp,16
 4001fd0:	003fee06 	br	4001f8c <__alt_data_end+0xfc001f8c>
 4001fd4:	00bfffc4 	movi	r2,-1
 4001fd8:	003a3f06 	br	40008d8 <__alt_data_end+0xfc0008d8>
 4001fdc:	008011c4 	movi	r2,71
 4001fe0:	1440b816 	blt	r2,r17,40022c4 <___vfprintf_internal_r+0x1e0c>
 4001fe4:	04010074 	movhi	r16,1025
 4001fe8:	84093804 	addi	r16,r16,9440
 4001fec:	00c000c4 	movi	r3,3
 4001ff0:	00bfdfc4 	movi	r2,-129
 4001ff4:	d8c02915 	stw	r3,164(sp)
 4001ff8:	90a4703a 	and	r18,r18,r2
 4001ffc:	df002783 	ldbu	fp,158(sp)
 4002000:	d8c02b15 	stw	r3,172(sp)
 4002004:	d8002a15 	stw	zero,168(sp)
 4002008:	d8003215 	stw	zero,200(sp)
 400200c:	003b0706 	br	4000c2c <__alt_data_end+0xfc000c2c>
 4002010:	d8c02e17 	ldw	r3,184(sp)
 4002014:	1cc00017 	ldw	r19,0(r3)
 4002018:	18c00104 	addi	r3,r3,4
 400201c:	d8c02e15 	stw	r3,184(sp)
 4002020:	982dd7fa 	srai	r22,r19,31
 4002024:	b005883a 	mov	r2,r22
 4002028:	003a7706 	br	4000a08 <__alt_data_end+0xfc000a08>
 400202c:	d8c02e17 	ldw	r3,184(sp)
 4002030:	d9002f17 	ldw	r4,188(sp)
 4002034:	18800017 	ldw	r2,0(r3)
 4002038:	18c00104 	addi	r3,r3,4
 400203c:	d8c02e15 	stw	r3,184(sp)
 4002040:	11000015 	stw	r4,0(r2)
 4002044:	00395406 	br	4000598 <__alt_data_end+0xfc000598>
 4002048:	d9002e17 	ldw	r4,184(sp)
 400204c:	002d883a 	mov	r22,zero
 4002050:	24c00017 	ldw	r19,0(r4)
 4002054:	21000104 	addi	r4,r4,4
 4002058:	d9002e15 	stw	r4,184(sp)
 400205c:	003c0706 	br	400107c <__alt_data_end+0xfc00107c>
 4002060:	d9402e17 	ldw	r5,184(sp)
 4002064:	d8c02a17 	ldw	r3,168(sp)
 4002068:	002d883a 	mov	r22,zero
 400206c:	28800104 	addi	r2,r5,4
 4002070:	2cc0000b 	ldhu	r19,0(r5)
 4002074:	183dc10e 	bge	r3,zero,400177c <__alt_data_end+0xfc00177c>
 4002078:	003f7506 	br	4001e50 <__alt_data_end+0xfc001e50>
 400207c:	04010074 	movhi	r16,1025
 4002080:	84093604 	addi	r16,r16,9432
 4002084:	003aa706 	br	4000b24 <__alt_data_end+0xfc000b24>
 4002088:	d9002d17 	ldw	r4,180(sp)
 400208c:	d9801e04 	addi	r6,sp,120
 4002090:	b80b883a 	mov	r5,r23
 4002094:	40071a80 	call	40071a8 <__sprint_r>
 4002098:	103a0b1e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 400209c:	dc402617 	ldw	r17,152(sp)
 40020a0:	d8c02017 	ldw	r3,128(sp)
 40020a4:	da000404 	addi	r8,sp,16
 40020a8:	003f9c06 	br	4001f1c <__alt_data_end+0xfc001f1c>
 40020ac:	ac400043 	ldbu	r17,1(r21)
 40020b0:	84000814 	ori	r16,r16,32
 40020b4:	ad400044 	addi	r21,r21,1
 40020b8:	8c403fcc 	andi	r17,r17,255
 40020bc:	8c40201c 	xori	r17,r17,128
 40020c0:	8c7fe004 	addi	r17,r17,-128
 40020c4:	00395e06 	br	4000640 <__alt_data_end+0xfc000640>
 40020c8:	d8c02e15 	stw	r3,184(sp)
 40020cc:	0039883a 	mov	fp,zero
 40020d0:	003e3506 	br	40019a8 <__alt_data_end+0xfc0019a8>
 40020d4:	d9002d17 	ldw	r4,180(sp)
 40020d8:	d9801e04 	addi	r6,sp,120
 40020dc:	b80b883a 	mov	r5,r23
 40020e0:	40071a80 	call	40071a8 <__sprint_r>
 40020e4:	1039f81e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 40020e8:	d8c02017 	ldw	r3,128(sp)
 40020ec:	da000404 	addi	r8,sp,16
 40020f0:	003cd006 	br	4001434 <__alt_data_end+0xfc001434>
 40020f4:	8009883a 	mov	r4,r16
 40020f8:	df003d15 	stw	fp,244(sp)
 40020fc:	40070140 	call	4007014 <strlen>
 4002100:	d8802b15 	stw	r2,172(sp)
 4002104:	da003d17 	ldw	r8,244(sp)
 4002108:	103c200e 	bge	r2,zero,400118c <__alt_data_end+0xfc00118c>
 400210c:	0005883a 	mov	r2,zero
 4002110:	003c1e06 	br	400118c <__alt_data_end+0xfc00118c>
 4002114:	d9002d17 	ldw	r4,180(sp)
 4002118:	d9801e04 	addi	r6,sp,120
 400211c:	b80b883a 	mov	r5,r23
 4002120:	40071a80 	call	40071a8 <__sprint_r>
 4002124:	1039e81e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4002128:	d8c02017 	ldw	r3,128(sp)
 400212c:	d8801f17 	ldw	r2,124(sp)
 4002130:	da000404 	addi	r8,sp,16
 4002134:	d9403317 	ldw	r5,204(sp)
 4002138:	10800044 	addi	r2,r2,1
 400213c:	44000015 	stw	r16,0(r8)
 4002140:	28c7883a 	add	r3,r5,r3
 4002144:	003b5b06 	br	4000eb4 <__alt_data_end+0xfc000eb4>
 4002148:	01010074 	movhi	r4,1025
 400214c:	21094a84 	addi	r4,r4,9514
 4002150:	d9003515 	stw	r4,212(sp)
 4002154:	003af206 	br	4000d20 <__alt_data_end+0xfc000d20>
 4002158:	013fffc4 	movi	r4,-1
 400215c:	003a0806 	br	4000980 <__alt_data_end+0xfc000980>
 4002160:	0023883a 	mov	r17,zero
 4002164:	003d9d06 	br	40017dc <__alt_data_end+0xfc0017dc>
 4002168:	d9002d17 	ldw	r4,180(sp)
 400216c:	d9801e04 	addi	r6,sp,120
 4002170:	b80b883a 	mov	r5,r23
 4002174:	40071a80 	call	40071a8 <__sprint_r>
 4002178:	1039d31e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 400217c:	d8c02017 	ldw	r3,128(sp)
 4002180:	da000404 	addi	r8,sp,16
 4002184:	003d9406 	br	40017d8 <__alt_data_end+0xfc0017d8>
 4002188:	01010074 	movhi	r4,1025
 400218c:	21094684 	addi	r4,r4,9498
 4002190:	d9002c15 	stw	r4,176(sp)
 4002194:	d9002c17 	ldw	r4,176(sp)
 4002198:	1c47883a 	add	r3,r3,r17
 400219c:	10800044 	addi	r2,r2,1
 40021a0:	41000015 	stw	r4,0(r8)
 40021a4:	44400115 	stw	r17,4(r8)
 40021a8:	d8c02015 	stw	r3,128(sp)
 40021ac:	d8801f15 	stw	r2,124(sp)
 40021b0:	010001c4 	movi	r4,7
 40021b4:	20bfd716 	blt	r4,r2,4002114 <__alt_data_end+0xfc002114>
 40021b8:	42000204 	addi	r8,r8,8
 40021bc:	003fdd06 	br	4002134 <__alt_data_end+0xfc002134>
 40021c0:	d9002d17 	ldw	r4,180(sp)
 40021c4:	d9801e04 	addi	r6,sp,120
 40021c8:	b80b883a 	mov	r5,r23
 40021cc:	40071a80 	call	40071a8 <__sprint_r>
 40021d0:	1039bd1e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 40021d4:	d8802617 	ldw	r2,152(sp)
 40021d8:	d8c02017 	ldw	r3,128(sp)
 40021dc:	da000404 	addi	r8,sp,16
 40021e0:	003e1006 	br	4001a24 <__alt_data_end+0xfc001a24>
 40021e4:	00800044 	movi	r2,1
 40021e8:	10803fcc 	andi	r2,r2,255
 40021ec:	00c00044 	movi	r3,1
 40021f0:	10fa0d26 	beq	r2,r3,4000a28 <__alt_data_end+0xfc000a28>
 40021f4:	00c00084 	movi	r3,2
 40021f8:	10fbaf26 	beq	r2,r3,40010b8 <__alt_data_end+0xfc0010b8>
 40021fc:	003a6d06 	br	4000bb4 <__alt_data_end+0xfc000bb4>
 4002200:	01010074 	movhi	r4,1025
 4002204:	21094a84 	addi	r4,r4,9514
 4002208:	d9003515 	stw	r4,212(sp)
 400220c:	003b5406 	br	4000f60 <__alt_data_end+0xfc000f60>
 4002210:	d8802a17 	ldw	r2,168(sp)
 4002214:	00c00184 	movi	r3,6
 4002218:	1880012e 	bgeu	r3,r2,4002220 <___vfprintf_internal_r+0x1d68>
 400221c:	1805883a 	mov	r2,r3
 4002220:	d8802b15 	stw	r2,172(sp)
 4002224:	1000ef16 	blt	r2,zero,40025e4 <___vfprintf_internal_r+0x212c>
 4002228:	04010074 	movhi	r16,1025
 400222c:	d8802915 	stw	r2,164(sp)
 4002230:	dcc02e15 	stw	r19,184(sp)
 4002234:	d8002a15 	stw	zero,168(sp)
 4002238:	d8003215 	stw	zero,200(sp)
 400223c:	84094404 	addi	r16,r16,9488
 4002240:	0039883a 	mov	fp,zero
 4002244:	003a8006 	br	4000c48 <__alt_data_end+0xfc000c48>
 4002248:	0021883a 	mov	r16,zero
 400224c:	003e0706 	br	4001a6c <__alt_data_end+0xfc001a6c>
 4002250:	d9002d17 	ldw	r4,180(sp)
 4002254:	d9801e04 	addi	r6,sp,120
 4002258:	b80b883a 	mov	r5,r23
 400225c:	40071a80 	call	40071a8 <__sprint_r>
 4002260:	1039991e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 4002264:	d8802617 	ldw	r2,152(sp)
 4002268:	d9403317 	ldw	r5,204(sp)
 400226c:	d8c02017 	ldw	r3,128(sp)
 4002270:	da000404 	addi	r8,sp,16
 4002274:	2885c83a 	sub	r2,r5,r2
 4002278:	003dfb06 	br	4001a68 <__alt_data_end+0xfc001a68>
 400227c:	9080004c 	andi	r2,r18,1
 4002280:	103e8f1e 	bne	r2,zero,4001cc0 <__alt_data_end+0xfc001cc0>
 4002284:	d8802117 	ldw	r2,132(sp)
 4002288:	003e9e06 	br	4001d04 <__alt_data_end+0xfc001d04>
 400228c:	1025883a 	mov	r18,r2
 4002290:	0039883a 	mov	fp,zero
 4002294:	00800084 	movi	r2,2
 4002298:	003fd306 	br	40021e8 <__alt_data_end+0xfc0021e8>
 400229c:	07000b44 	movi	fp,45
 40022a0:	df002785 	stb	fp,158(sp)
 40022a4:	003a1b06 	br	4000b14 <__alt_data_end+0xfc000b14>
 40022a8:	00c00b44 	movi	r3,45
 40022ac:	d8c02785 	stb	r3,158(sp)
 40022b0:	d8802915 	stw	r2,164(sp)
 40022b4:	dc802c17 	ldw	r18,176(sp)
 40022b8:	d8002a15 	stw	zero,168(sp)
 40022bc:	07000b44 	movi	fp,45
 40022c0:	003a5e06 	br	4000c3c <__alt_data_end+0xfc000c3c>
 40022c4:	04010074 	movhi	r16,1025
 40022c8:	84093904 	addi	r16,r16,9444
 40022cc:	003f4706 	br	4001fec <__alt_data_end+0xfc001fec>
 40022d0:	d9002e17 	ldw	r4,184(sp)
 40022d4:	d9402f17 	ldw	r5,188(sp)
 40022d8:	20800017 	ldw	r2,0(r4)
 40022dc:	21000104 	addi	r4,r4,4
 40022e0:	d9002e15 	stw	r4,184(sp)
 40022e4:	11400015 	stw	r5,0(r2)
 40022e8:	0038ab06 	br	4000598 <__alt_data_end+0xfc000598>
 40022ec:	dd802617 	ldw	r22,152(sp)
 40022f0:	00bfff44 	movi	r2,-3
 40022f4:	b0801c16 	blt	r22,r2,4002368 <___vfprintf_internal_r+0x1eb0>
 40022f8:	d9402a17 	ldw	r5,168(sp)
 40022fc:	2d801a16 	blt	r5,r22,4002368 <___vfprintf_internal_r+0x1eb0>
 4002300:	dd803215 	stw	r22,200(sp)
 4002304:	003e8906 	br	4001d2c <__alt_data_end+0xfc001d2c>
 4002308:	01010074 	movhi	r4,1025
 400230c:	21094684 	addi	r4,r4,9498
 4002310:	d9002c15 	stw	r4,176(sp)
 4002314:	003c9106 	br	400155c <__alt_data_end+0xfc00155c>
 4002318:	e005883a 	mov	r2,fp
 400231c:	003e7906 	br	4001d04 <__alt_data_end+0xfc001d04>
 4002320:	d9002a17 	ldw	r4,168(sp)
 4002324:	df002783 	ldbu	fp,158(sp)
 4002328:	dcc02e15 	stw	r19,184(sp)
 400232c:	d9002915 	stw	r4,164(sp)
 4002330:	d9002b15 	stw	r4,172(sp)
 4002334:	d8002a15 	stw	zero,168(sp)
 4002338:	d8003215 	stw	zero,200(sp)
 400233c:	003a3b06 	br	4000c2c <__alt_data_end+0xfc000c2c>
 4002340:	9080004c 	andi	r2,r18,1
 4002344:	0039883a 	mov	fp,zero
 4002348:	10000426 	beq	r2,zero,400235c <___vfprintf_internal_r+0x1ea4>
 400234c:	00800c04 	movi	r2,48
 4002350:	dc001dc4 	addi	r16,sp,119
 4002354:	d8801dc5 	stb	r2,119(sp)
 4002358:	003b6406 	br	40010ec <__alt_data_end+0xfc0010ec>
 400235c:	d8002b15 	stw	zero,172(sp)
 4002360:	dc001e04 	addi	r16,sp,120
 4002364:	003a2b06 	br	4000c14 <__alt_data_end+0xfc000c14>
 4002368:	8c7fff84 	addi	r17,r17,-2
 400236c:	b5bfffc4 	addi	r22,r22,-1
 4002370:	dd802615 	stw	r22,152(sp)
 4002374:	dc4022c5 	stb	r17,139(sp)
 4002378:	b000bf16 	blt	r22,zero,4002678 <___vfprintf_internal_r+0x21c0>
 400237c:	00800ac4 	movi	r2,43
 4002380:	d8802305 	stb	r2,140(sp)
 4002384:	00800244 	movi	r2,9
 4002388:	15807016 	blt	r2,r22,400254c <___vfprintf_internal_r+0x2094>
 400238c:	00800c04 	movi	r2,48
 4002390:	b5800c04 	addi	r22,r22,48
 4002394:	d8802345 	stb	r2,141(sp)
 4002398:	dd802385 	stb	r22,142(sp)
 400239c:	d88023c4 	addi	r2,sp,143
 40023a0:	df0022c4 	addi	fp,sp,139
 40023a4:	d8c03317 	ldw	r3,204(sp)
 40023a8:	1739c83a 	sub	fp,r2,fp
 40023ac:	d9003317 	ldw	r4,204(sp)
 40023b0:	e0c7883a 	add	r3,fp,r3
 40023b4:	df003a15 	stw	fp,232(sp)
 40023b8:	d8c02b15 	stw	r3,172(sp)
 40023bc:	00800044 	movi	r2,1
 40023c0:	1100b30e 	bge	r2,r4,4002690 <___vfprintf_internal_r+0x21d8>
 40023c4:	d8c02b17 	ldw	r3,172(sp)
 40023c8:	18c00044 	addi	r3,r3,1
 40023cc:	d8c02b15 	stw	r3,172(sp)
 40023d0:	1805883a 	mov	r2,r3
 40023d4:	1800ac16 	blt	r3,zero,4002688 <___vfprintf_internal_r+0x21d0>
 40023d8:	d8003215 	stw	zero,200(sp)
 40023dc:	003e5d06 	br	4001d54 <__alt_data_end+0xfc001d54>
 40023e0:	d9002d17 	ldw	r4,180(sp)
 40023e4:	d9801e04 	addi	r6,sp,120
 40023e8:	b80b883a 	mov	r5,r23
 40023ec:	40071a80 	call	40071a8 <__sprint_r>
 40023f0:	1039351e 	bne	r2,zero,40008c8 <__alt_data_end+0xfc0008c8>
 40023f4:	dc402617 	ldw	r17,152(sp)
 40023f8:	d8c02017 	ldw	r3,128(sp)
 40023fc:	d8801f17 	ldw	r2,124(sp)
 4002400:	da000404 	addi	r8,sp,16
 4002404:	003ed606 	br	4001f60 <__alt_data_end+0xfc001f60>
 4002408:	182b883a 	mov	r21,r3
 400240c:	d8002a15 	stw	zero,168(sp)
 4002410:	00388c06 	br	4000644 <__alt_data_end+0xfc000644>
 4002414:	d8802a17 	ldw	r2,168(sp)
 4002418:	103e071e 	bne	r2,zero,4001c38 <__alt_data_end+0xfc001c38>
 400241c:	dc002a15 	stw	r16,168(sp)
 4002420:	003e0506 	br	4001c38 <__alt_data_end+0xfc001c38>
 4002424:	d9002a17 	ldw	r4,168(sp)
 4002428:	20c00044 	addi	r3,r4,1
 400242c:	003e0f06 	br	4001c6c <__alt_data_end+0xfc001c6c>
 4002430:	01400184 	movi	r5,6
 4002434:	d9402a15 	stw	r5,168(sp)
 4002438:	003dff06 	br	4001c38 <__alt_data_end+0xfc001c38>
 400243c:	d8802104 	addi	r2,sp,132
 4002440:	d8800315 	stw	r2,12(sp)
 4002444:	d8802504 	addi	r2,sp,148
 4002448:	d8800215 	stw	r2,8(sp)
 400244c:	d8802604 	addi	r2,sp,152
 4002450:	d8800115 	stw	r2,4(sp)
 4002454:	d8802a17 	ldw	r2,168(sp)
 4002458:	d9403617 	ldw	r5,216(sp)
 400245c:	d9002d17 	ldw	r4,180(sp)
 4002460:	d8800015 	stw	r2,0(sp)
 4002464:	01c000c4 	movi	r7,3
 4002468:	980d883a 	mov	r6,r19
 400246c:	da003d15 	stw	r8,244(sp)
 4002470:	4002be80 	call	4002be8 <_dtoa_r>
 4002474:	d8c02a17 	ldw	r3,168(sp)
 4002478:	da003d17 	ldw	r8,244(sp)
 400247c:	1021883a 	mov	r16,r2
 4002480:	10f9883a 	add	fp,r2,r3
 4002484:	81000007 	ldb	r4,0(r16)
 4002488:	00800c04 	movi	r2,48
 400248c:	20805e26 	beq	r4,r2,4002608 <___vfprintf_internal_r+0x2150>
 4002490:	d8c02617 	ldw	r3,152(sp)
 4002494:	e0f9883a 	add	fp,fp,r3
 4002498:	003e0a06 	br	4001cc4 <__alt_data_end+0xfc001cc4>
 400249c:	00c00b44 	movi	r3,45
 40024a0:	24e0003c 	xorhi	r19,r4,32768
 40024a4:	d8c02905 	stb	r3,164(sp)
 40024a8:	003de906 	br	4001c50 <__alt_data_end+0xfc001c50>
 40024ac:	d8c03217 	ldw	r3,200(sp)
 40024b0:	00c07a0e 	bge	zero,r3,400269c <___vfprintf_internal_r+0x21e4>
 40024b4:	00800044 	movi	r2,1
 40024b8:	d9003317 	ldw	r4,204(sp)
 40024bc:	1105883a 	add	r2,r2,r4
 40024c0:	d8802b15 	stw	r2,172(sp)
 40024c4:	10004e16 	blt	r2,zero,4002600 <___vfprintf_internal_r+0x2148>
 40024c8:	044019c4 	movi	r17,103
 40024cc:	003e2106 	br	4001d54 <__alt_data_end+0xfc001d54>
 40024d0:	d9002a17 	ldw	r4,168(sp)
 40024d4:	d8802104 	addi	r2,sp,132
 40024d8:	d8800315 	stw	r2,12(sp)
 40024dc:	d9000015 	stw	r4,0(sp)
 40024e0:	d8802504 	addi	r2,sp,148
 40024e4:	d9403617 	ldw	r5,216(sp)
 40024e8:	d9002d17 	ldw	r4,180(sp)
 40024ec:	d8800215 	stw	r2,8(sp)
 40024f0:	d8802604 	addi	r2,sp,152
 40024f4:	d8800115 	stw	r2,4(sp)
 40024f8:	01c000c4 	movi	r7,3
 40024fc:	980d883a 	mov	r6,r19
 4002500:	da003d15 	stw	r8,244(sp)
 4002504:	4002be80 	call	4002be8 <_dtoa_r>
 4002508:	d8c02a17 	ldw	r3,168(sp)
 400250c:	da003d17 	ldw	r8,244(sp)
 4002510:	1021883a 	mov	r16,r2
 4002514:	00801184 	movi	r2,70
 4002518:	80f9883a 	add	fp,r16,r3
 400251c:	88bfd926 	beq	r17,r2,4002484 <__alt_data_end+0xfc002484>
 4002520:	003de806 	br	4001cc4 <__alt_data_end+0xfc001cc4>
 4002524:	d9002a17 	ldw	r4,168(sp)
 4002528:	00c04d0e 	bge	zero,r3,4002660 <___vfprintf_internal_r+0x21a8>
 400252c:	2000441e 	bne	r4,zero,4002640 <___vfprintf_internal_r+0x2188>
 4002530:	9480004c 	andi	r18,r18,1
 4002534:	9000421e 	bne	r18,zero,4002640 <___vfprintf_internal_r+0x2188>
 4002538:	1805883a 	mov	r2,r3
 400253c:	18006f16 	blt	r3,zero,40026fc <___vfprintf_internal_r+0x2244>
 4002540:	d8c03217 	ldw	r3,200(sp)
 4002544:	d8c02b15 	stw	r3,172(sp)
 4002548:	003e0206 	br	4001d54 <__alt_data_end+0xfc001d54>
 400254c:	df0022c4 	addi	fp,sp,139
 4002550:	dc002a15 	stw	r16,168(sp)
 4002554:	4027883a 	mov	r19,r8
 4002558:	e021883a 	mov	r16,fp
 400255c:	b009883a 	mov	r4,r22
 4002560:	01400284 	movi	r5,10
 4002564:	400a8bc0 	call	400a8bc <__modsi3>
 4002568:	10800c04 	addi	r2,r2,48
 400256c:	843fffc4 	addi	r16,r16,-1
 4002570:	b009883a 	mov	r4,r22
 4002574:	01400284 	movi	r5,10
 4002578:	80800005 	stb	r2,0(r16)
 400257c:	400a8380 	call	400a838 <__divsi3>
 4002580:	102d883a 	mov	r22,r2
 4002584:	00800244 	movi	r2,9
 4002588:	15bff416 	blt	r2,r22,400255c <__alt_data_end+0xfc00255c>
 400258c:	9811883a 	mov	r8,r19
 4002590:	b0800c04 	addi	r2,r22,48
 4002594:	8027883a 	mov	r19,r16
 4002598:	997fffc4 	addi	r5,r19,-1
 400259c:	98bfffc5 	stb	r2,-1(r19)
 40025a0:	dc002a17 	ldw	r16,168(sp)
 40025a4:	2f006d2e 	bgeu	r5,fp,400275c <___vfprintf_internal_r+0x22a4>
 40025a8:	d9c02384 	addi	r7,sp,142
 40025ac:	3ccfc83a 	sub	r7,r7,r19
 40025b0:	d9002344 	addi	r4,sp,141
 40025b4:	e1cf883a 	add	r7,fp,r7
 40025b8:	00000106 	br	40025c0 <___vfprintf_internal_r+0x2108>
 40025bc:	28800003 	ldbu	r2,0(r5)
 40025c0:	20800005 	stb	r2,0(r4)
 40025c4:	21000044 	addi	r4,r4,1
 40025c8:	29400044 	addi	r5,r5,1
 40025cc:	393ffb1e 	bne	r7,r4,40025bc <__alt_data_end+0xfc0025bc>
 40025d0:	d8802304 	addi	r2,sp,140
 40025d4:	14c5c83a 	sub	r2,r2,r19
 40025d8:	d8c02344 	addi	r3,sp,141
 40025dc:	1885883a 	add	r2,r3,r2
 40025e0:	003f7006 	br	40023a4 <__alt_data_end+0xfc0023a4>
 40025e4:	0005883a 	mov	r2,zero
 40025e8:	003f0f06 	br	4002228 <__alt_data_end+0xfc002228>
 40025ec:	d8c03217 	ldw	r3,200(sp)
 40025f0:	18c00044 	addi	r3,r3,1
 40025f4:	d8c02b15 	stw	r3,172(sp)
 40025f8:	1805883a 	mov	r2,r3
 40025fc:	183fb20e 	bge	r3,zero,40024c8 <__alt_data_end+0xfc0024c8>
 4002600:	0005883a 	mov	r2,zero
 4002604:	003fb006 	br	40024c8 <__alt_data_end+0xfc0024c8>
 4002608:	d9003617 	ldw	r4,216(sp)
 400260c:	000d883a 	mov	r6,zero
 4002610:	000f883a 	mov	r7,zero
 4002614:	980b883a 	mov	r5,r19
 4002618:	d8c03c15 	stw	r3,240(sp)
 400261c:	da003d15 	stw	r8,244(sp)
 4002620:	400bc900 	call	400bc90 <__eqdf2>
 4002624:	d8c03c17 	ldw	r3,240(sp)
 4002628:	da003d17 	ldw	r8,244(sp)
 400262c:	103f9826 	beq	r2,zero,4002490 <__alt_data_end+0xfc002490>
 4002630:	00800044 	movi	r2,1
 4002634:	10c7c83a 	sub	r3,r2,r3
 4002638:	d8c02615 	stw	r3,152(sp)
 400263c:	003f9506 	br	4002494 <__alt_data_end+0xfc002494>
 4002640:	d9002a17 	ldw	r4,168(sp)
 4002644:	d8c03217 	ldw	r3,200(sp)
 4002648:	20800044 	addi	r2,r4,1
 400264c:	1885883a 	add	r2,r3,r2
 4002650:	d8802b15 	stw	r2,172(sp)
 4002654:	103dbf0e 	bge	r2,zero,4001d54 <__alt_data_end+0xfc001d54>
 4002658:	0005883a 	mov	r2,zero
 400265c:	003dbd06 	br	4001d54 <__alt_data_end+0xfc001d54>
 4002660:	2000201e 	bne	r4,zero,40026e4 <___vfprintf_internal_r+0x222c>
 4002664:	9480004c 	andi	r18,r18,1
 4002668:	90001e1e 	bne	r18,zero,40026e4 <___vfprintf_internal_r+0x222c>
 400266c:	00800044 	movi	r2,1
 4002670:	d8802b15 	stw	r2,172(sp)
 4002674:	003db706 	br	4001d54 <__alt_data_end+0xfc001d54>
 4002678:	00800b44 	movi	r2,45
 400267c:	05adc83a 	sub	r22,zero,r22
 4002680:	d8802305 	stb	r2,140(sp)
 4002684:	003f3f06 	br	4002384 <__alt_data_end+0xfc002384>
 4002688:	0005883a 	mov	r2,zero
 400268c:	003f5206 	br	40023d8 <__alt_data_end+0xfc0023d8>
 4002690:	90a4703a 	and	r18,r18,r2
 4002694:	903f4e26 	beq	r18,zero,40023d0 <__alt_data_end+0xfc0023d0>
 4002698:	003f4a06 	br	40023c4 <__alt_data_end+0xfc0023c4>
 400269c:	00800084 	movi	r2,2
 40026a0:	10c5c83a 	sub	r2,r2,r3
 40026a4:	003f8406 	br	40024b8 <__alt_data_end+0xfc0024b8>
 40026a8:	d9402e17 	ldw	r5,184(sp)
 40026ac:	d9002e17 	ldw	r4,184(sp)
 40026b0:	ac400043 	ldbu	r17,1(r21)
 40026b4:	29400017 	ldw	r5,0(r5)
 40026b8:	20800104 	addi	r2,r4,4
 40026bc:	d8802e15 	stw	r2,184(sp)
 40026c0:	d9402a15 	stw	r5,168(sp)
 40026c4:	182b883a 	mov	r21,r3
 40026c8:	283e7b0e 	bge	r5,zero,40020b8 <__alt_data_end+0xfc0020b8>
 40026cc:	8c403fcc 	andi	r17,r17,255
 40026d0:	017fffc4 	movi	r5,-1
 40026d4:	8c40201c 	xori	r17,r17,128
 40026d8:	d9402a15 	stw	r5,168(sp)
 40026dc:	8c7fe004 	addi	r17,r17,-128
 40026e0:	0037d706 	br	4000640 <__alt_data_end+0xfc000640>
 40026e4:	d8c02a17 	ldw	r3,168(sp)
 40026e8:	18c00084 	addi	r3,r3,2
 40026ec:	d8c02b15 	stw	r3,172(sp)
 40026f0:	1805883a 	mov	r2,r3
 40026f4:	183d970e 	bge	r3,zero,4001d54 <__alt_data_end+0xfc001d54>
 40026f8:	003fd706 	br	4002658 <__alt_data_end+0xfc002658>
 40026fc:	0005883a 	mov	r2,zero
 4002700:	003f8f06 	br	4002540 <__alt_data_end+0xfc002540>
 4002704:	9080004c 	andi	r2,r18,1
 4002708:	103f821e 	bne	r2,zero,4002514 <__alt_data_end+0xfc002514>
 400270c:	d8802117 	ldw	r2,132(sp)
 4002710:	1405c83a 	sub	r2,r2,r16
 4002714:	d8803315 	stw	r2,204(sp)
 4002718:	b47ef426 	beq	r22,r17,40022ec <__alt_data_end+0xfc0022ec>
 400271c:	dd802617 	ldw	r22,152(sp)
 4002720:	003f1206 	br	400236c <__alt_data_end+0xfc00236c>
 4002724:	d8c02b03 	ldbu	r3,172(sp)
 4002728:	d8c02785 	stb	r3,158(sp)
 400272c:	0038df06 	br	4000aac <__alt_data_end+0xfc000aac>
 4002730:	d8c02b03 	ldbu	r3,172(sp)
 4002734:	d8c02785 	stb	r3,158(sp)
 4002738:	0038aa06 	br	40009e4 <__alt_data_end+0xfc0009e4>
 400273c:	d8c02b03 	ldbu	r3,172(sp)
 4002740:	d8c02785 	stb	r3,158(sp)
 4002744:	003a4306 	br	4001054 <__alt_data_end+0xfc001054>
 4002748:	d8c02b03 	ldbu	r3,172(sp)
 400274c:	d8c02785 	stb	r3,158(sp)
 4002750:	003af506 	br	4001328 <__alt_data_end+0xfc001328>
 4002754:	0005883a 	mov	r2,zero
 4002758:	003d7b06 	br	4001d48 <__alt_data_end+0xfc001d48>
 400275c:	d8802344 	addi	r2,sp,141
 4002760:	003f1006 	br	40023a4 <__alt_data_end+0xfc0023a4>
 4002764:	d8c02b03 	ldbu	r3,172(sp)
 4002768:	d8c02785 	stb	r3,158(sp)
 400276c:	0038fd06 	br	4000b64 <__alt_data_end+0xfc000b64>
 4002770:	d8c02b03 	ldbu	r3,172(sp)
 4002774:	d8c02785 	stb	r3,158(sp)
 4002778:	003a9706 	br	40011d8 <__alt_data_end+0xfc0011d8>
 400277c:	d8c02b03 	ldbu	r3,172(sp)
 4002780:	d8c02785 	stb	r3,158(sp)
 4002784:	003a1806 	br	4000fe8 <__alt_data_end+0xfc000fe8>
 4002788:	d8c02b03 	ldbu	r3,172(sp)
 400278c:	d8c02785 	stb	r3,158(sp)
 4002790:	003abe06 	br	400128c <__alt_data_end+0xfc00128c>

04002794 <__vfprintf_internal>:
 4002794:	00810074 	movhi	r2,1025
 4002798:	1090f304 	addi	r2,r2,17356
 400279c:	300f883a 	mov	r7,r6
 40027a0:	280d883a 	mov	r6,r5
 40027a4:	200b883a 	mov	r5,r4
 40027a8:	11000017 	ldw	r4,0(r2)
 40027ac:	40004b81 	jmpi	40004b8 <___vfprintf_internal_r>

040027b0 <__sbprintf>:
 40027b0:	2880030b 	ldhu	r2,12(r5)
 40027b4:	2ac01917 	ldw	r11,100(r5)
 40027b8:	2a80038b 	ldhu	r10,14(r5)
 40027bc:	2a400717 	ldw	r9,28(r5)
 40027c0:	2a000917 	ldw	r8,36(r5)
 40027c4:	defee204 	addi	sp,sp,-1144
 40027c8:	00c10004 	movi	r3,1024
 40027cc:	dc011a15 	stw	r16,1128(sp)
 40027d0:	10bfff4c 	andi	r2,r2,65533
 40027d4:	2821883a 	mov	r16,r5
 40027d8:	d8cb883a 	add	r5,sp,r3
 40027dc:	dc811c15 	stw	r18,1136(sp)
 40027e0:	dc411b15 	stw	r17,1132(sp)
 40027e4:	dfc11d15 	stw	ra,1140(sp)
 40027e8:	2025883a 	mov	r18,r4
 40027ec:	d881030d 	sth	r2,1036(sp)
 40027f0:	dac11915 	stw	r11,1124(sp)
 40027f4:	da81038d 	sth	r10,1038(sp)
 40027f8:	da410715 	stw	r9,1052(sp)
 40027fc:	da010915 	stw	r8,1060(sp)
 4002800:	dec10015 	stw	sp,1024(sp)
 4002804:	dec10415 	stw	sp,1040(sp)
 4002808:	d8c10215 	stw	r3,1032(sp)
 400280c:	d8c10515 	stw	r3,1044(sp)
 4002810:	d8010615 	stw	zero,1048(sp)
 4002814:	40004b80 	call	40004b8 <___vfprintf_internal_r>
 4002818:	1023883a 	mov	r17,r2
 400281c:	10000416 	blt	r2,zero,4002830 <__sbprintf+0x80>
 4002820:	d9410004 	addi	r5,sp,1024
 4002824:	9009883a 	mov	r4,r18
 4002828:	400448c0 	call	400448c <_fflush_r>
 400282c:	10000d1e 	bne	r2,zero,4002864 <__sbprintf+0xb4>
 4002830:	d881030b 	ldhu	r2,1036(sp)
 4002834:	1080100c 	andi	r2,r2,64
 4002838:	10000326 	beq	r2,zero,4002848 <__sbprintf+0x98>
 400283c:	8080030b 	ldhu	r2,12(r16)
 4002840:	10801014 	ori	r2,r2,64
 4002844:	8080030d 	sth	r2,12(r16)
 4002848:	8805883a 	mov	r2,r17
 400284c:	dfc11d17 	ldw	ra,1140(sp)
 4002850:	dc811c17 	ldw	r18,1136(sp)
 4002854:	dc411b17 	ldw	r17,1132(sp)
 4002858:	dc011a17 	ldw	r16,1128(sp)
 400285c:	dec11e04 	addi	sp,sp,1144
 4002860:	f800283a 	ret
 4002864:	047fffc4 	movi	r17,-1
 4002868:	003ff106 	br	4002830 <__alt_data_end+0xfc002830>

0400286c <__swsetup_r>:
 400286c:	00810074 	movhi	r2,1025
 4002870:	defffd04 	addi	sp,sp,-12
 4002874:	1090f304 	addi	r2,r2,17356
 4002878:	dc400115 	stw	r17,4(sp)
 400287c:	2023883a 	mov	r17,r4
 4002880:	11000017 	ldw	r4,0(r2)
 4002884:	dc000015 	stw	r16,0(sp)
 4002888:	dfc00215 	stw	ra,8(sp)
 400288c:	2821883a 	mov	r16,r5
 4002890:	20000226 	beq	r4,zero,400289c <__swsetup_r+0x30>
 4002894:	20800e17 	ldw	r2,56(r4)
 4002898:	10003126 	beq	r2,zero,4002960 <__swsetup_r+0xf4>
 400289c:	8080030b 	ldhu	r2,12(r16)
 40028a0:	10c0020c 	andi	r3,r2,8
 40028a4:	1009883a 	mov	r4,r2
 40028a8:	18000f26 	beq	r3,zero,40028e8 <__swsetup_r+0x7c>
 40028ac:	80c00417 	ldw	r3,16(r16)
 40028b0:	18001526 	beq	r3,zero,4002908 <__swsetup_r+0x9c>
 40028b4:	1100004c 	andi	r4,r2,1
 40028b8:	20001c1e 	bne	r4,zero,400292c <__swsetup_r+0xc0>
 40028bc:	1080008c 	andi	r2,r2,2
 40028c0:	1000291e 	bne	r2,zero,4002968 <__swsetup_r+0xfc>
 40028c4:	80800517 	ldw	r2,20(r16)
 40028c8:	80800215 	stw	r2,8(r16)
 40028cc:	18001c26 	beq	r3,zero,4002940 <__swsetup_r+0xd4>
 40028d0:	0005883a 	mov	r2,zero
 40028d4:	dfc00217 	ldw	ra,8(sp)
 40028d8:	dc400117 	ldw	r17,4(sp)
 40028dc:	dc000017 	ldw	r16,0(sp)
 40028e0:	dec00304 	addi	sp,sp,12
 40028e4:	f800283a 	ret
 40028e8:	2080040c 	andi	r2,r4,16
 40028ec:	10002e26 	beq	r2,zero,40029a8 <__swsetup_r+0x13c>
 40028f0:	2080010c 	andi	r2,r4,4
 40028f4:	10001e1e 	bne	r2,zero,4002970 <__swsetup_r+0x104>
 40028f8:	80c00417 	ldw	r3,16(r16)
 40028fc:	20800214 	ori	r2,r4,8
 4002900:	8080030d 	sth	r2,12(r16)
 4002904:	183feb1e 	bne	r3,zero,40028b4 <__alt_data_end+0xfc0028b4>
 4002908:	1100a00c 	andi	r4,r2,640
 400290c:	01408004 	movi	r5,512
 4002910:	217fe826 	beq	r4,r5,40028b4 <__alt_data_end+0xfc0028b4>
 4002914:	800b883a 	mov	r5,r16
 4002918:	8809883a 	mov	r4,r17
 400291c:	4004f600 	call	4004f60 <__smakebuf_r>
 4002920:	8080030b 	ldhu	r2,12(r16)
 4002924:	80c00417 	ldw	r3,16(r16)
 4002928:	003fe206 	br	40028b4 <__alt_data_end+0xfc0028b4>
 400292c:	80800517 	ldw	r2,20(r16)
 4002930:	80000215 	stw	zero,8(r16)
 4002934:	0085c83a 	sub	r2,zero,r2
 4002938:	80800615 	stw	r2,24(r16)
 400293c:	183fe41e 	bne	r3,zero,40028d0 <__alt_data_end+0xfc0028d0>
 4002940:	80c0030b 	ldhu	r3,12(r16)
 4002944:	0005883a 	mov	r2,zero
 4002948:	1900200c 	andi	r4,r3,128
 400294c:	203fe126 	beq	r4,zero,40028d4 <__alt_data_end+0xfc0028d4>
 4002950:	18c01014 	ori	r3,r3,64
 4002954:	80c0030d 	sth	r3,12(r16)
 4002958:	00bfffc4 	movi	r2,-1
 400295c:	003fdd06 	br	40028d4 <__alt_data_end+0xfc0028d4>
 4002960:	40048780 	call	4004878 <__sinit>
 4002964:	003fcd06 	br	400289c <__alt_data_end+0xfc00289c>
 4002968:	0005883a 	mov	r2,zero
 400296c:	003fd606 	br	40028c8 <__alt_data_end+0xfc0028c8>
 4002970:	81400c17 	ldw	r5,48(r16)
 4002974:	28000626 	beq	r5,zero,4002990 <__swsetup_r+0x124>
 4002978:	80801004 	addi	r2,r16,64
 400297c:	28800326 	beq	r5,r2,400298c <__swsetup_r+0x120>
 4002980:	8809883a 	mov	r4,r17
 4002984:	40049ec0 	call	40049ec <_free_r>
 4002988:	8100030b 	ldhu	r4,12(r16)
 400298c:	80000c15 	stw	zero,48(r16)
 4002990:	80c00417 	ldw	r3,16(r16)
 4002994:	00bff6c4 	movi	r2,-37
 4002998:	1108703a 	and	r4,r2,r4
 400299c:	80000115 	stw	zero,4(r16)
 40029a0:	80c00015 	stw	r3,0(r16)
 40029a4:	003fd506 	br	40028fc <__alt_data_end+0xfc0028fc>
 40029a8:	00800244 	movi	r2,9
 40029ac:	88800015 	stw	r2,0(r17)
 40029b0:	20801014 	ori	r2,r4,64
 40029b4:	8080030d 	sth	r2,12(r16)
 40029b8:	00bfffc4 	movi	r2,-1
 40029bc:	003fc506 	br	40028d4 <__alt_data_end+0xfc0028d4>

040029c0 <quorem>:
 40029c0:	defff204 	addi	sp,sp,-56
 40029c4:	ddc00b15 	stw	r23,44(sp)
 40029c8:	20800417 	ldw	r2,16(r4)
 40029cc:	2dc00417 	ldw	r23,16(r5)
 40029d0:	dfc00d15 	stw	ra,52(sp)
 40029d4:	df000c15 	stw	fp,48(sp)
 40029d8:	dd800a15 	stw	r22,40(sp)
 40029dc:	dd400915 	stw	r21,36(sp)
 40029e0:	dd000815 	stw	r20,32(sp)
 40029e4:	dcc00715 	stw	r19,28(sp)
 40029e8:	dc800615 	stw	r18,24(sp)
 40029ec:	dc400515 	stw	r17,20(sp)
 40029f0:	dc000415 	stw	r16,16(sp)
 40029f4:	15c07a16 	blt	r2,r23,4002be0 <quorem+0x220>
 40029f8:	bdffffc4 	addi	r23,r23,-1
 40029fc:	bde9883a 	add	r20,r23,r23
 4002a00:	28c00504 	addi	r3,r5,20
 4002a04:	a529883a 	add	r20,r20,r20
 4002a08:	1d39883a 	add	fp,r3,r20
 4002a0c:	24c00504 	addi	r19,r4,20
 4002a10:	d9400215 	stw	r5,8(sp)
 4002a14:	9d29883a 	add	r20,r19,r20
 4002a18:	e1400017 	ldw	r5,0(fp)
 4002a1c:	d9000015 	stw	r4,0(sp)
 4002a20:	a1000017 	ldw	r4,0(r20)
 4002a24:	29400044 	addi	r5,r5,1
 4002a28:	d8c00115 	stw	r3,4(sp)
 4002a2c:	dd000315 	stw	r20,12(sp)
 4002a30:	400a9300 	call	400a930 <__udivsi3>
 4002a34:	1025883a 	mov	r18,r2
 4002a38:	10003026 	beq	r2,zero,4002afc <quorem+0x13c>
 4002a3c:	dc400117 	ldw	r17,4(sp)
 4002a40:	9829883a 	mov	r20,r19
 4002a44:	002d883a 	mov	r22,zero
 4002a48:	0021883a 	mov	r16,zero
 4002a4c:	8d400017 	ldw	r21,0(r17)
 4002a50:	900b883a 	mov	r5,r18
 4002a54:	8c400104 	addi	r17,r17,4
 4002a58:	a93fffcc 	andi	r4,r21,65535
 4002a5c:	400a9ec0 	call	400a9ec <__mulsi3>
 4002a60:	a808d43a 	srli	r4,r21,16
 4002a64:	900b883a 	mov	r5,r18
 4002a68:	15ad883a 	add	r22,r2,r22
 4002a6c:	400a9ec0 	call	400a9ec <__mulsi3>
 4002a70:	a1000017 	ldw	r4,0(r20)
 4002a74:	b00cd43a 	srli	r6,r22,16
 4002a78:	b0ffffcc 	andi	r3,r22,65535
 4002a7c:	217fffcc 	andi	r5,r4,65535
 4002a80:	2c21883a 	add	r16,r5,r16
 4002a84:	80c7c83a 	sub	r3,r16,r3
 4002a88:	2008d43a 	srli	r4,r4,16
 4002a8c:	1185883a 	add	r2,r2,r6
 4002a90:	1821d43a 	srai	r16,r3,16
 4002a94:	117fffcc 	andi	r5,r2,65535
 4002a98:	2149c83a 	sub	r4,r4,r5
 4002a9c:	2421883a 	add	r16,r4,r16
 4002aa0:	8008943a 	slli	r4,r16,16
 4002aa4:	18ffffcc 	andi	r3,r3,65535
 4002aa8:	102cd43a 	srli	r22,r2,16
 4002aac:	20c8b03a 	or	r4,r4,r3
 4002ab0:	a1000015 	stw	r4,0(r20)
 4002ab4:	8021d43a 	srai	r16,r16,16
 4002ab8:	a5000104 	addi	r20,r20,4
 4002abc:	e47fe32e 	bgeu	fp,r17,4002a4c <__alt_data_end+0xfc002a4c>
 4002ac0:	d8c00317 	ldw	r3,12(sp)
 4002ac4:	18800017 	ldw	r2,0(r3)
 4002ac8:	10000c1e 	bne	r2,zero,4002afc <quorem+0x13c>
 4002acc:	18bfff04 	addi	r2,r3,-4
 4002ad0:	9880082e 	bgeu	r19,r2,4002af4 <quorem+0x134>
 4002ad4:	18ffff17 	ldw	r3,-4(r3)
 4002ad8:	18000326 	beq	r3,zero,4002ae8 <quorem+0x128>
 4002adc:	00000506 	br	4002af4 <quorem+0x134>
 4002ae0:	10c00017 	ldw	r3,0(r2)
 4002ae4:	1800031e 	bne	r3,zero,4002af4 <quorem+0x134>
 4002ae8:	10bfff04 	addi	r2,r2,-4
 4002aec:	bdffffc4 	addi	r23,r23,-1
 4002af0:	98bffb36 	bltu	r19,r2,4002ae0 <__alt_data_end+0xfc002ae0>
 4002af4:	d8c00017 	ldw	r3,0(sp)
 4002af8:	1dc00415 	stw	r23,16(r3)
 4002afc:	d9400217 	ldw	r5,8(sp)
 4002b00:	d9000017 	ldw	r4,0(sp)
 4002b04:	40066000 	call	4006600 <__mcmp>
 4002b08:	10002816 	blt	r2,zero,4002bac <quorem+0x1ec>
 4002b0c:	dc400117 	ldw	r17,4(sp)
 4002b10:	94800044 	addi	r18,r18,1
 4002b14:	980d883a 	mov	r6,r19
 4002b18:	0007883a 	mov	r3,zero
 4002b1c:	31000017 	ldw	r4,0(r6)
 4002b20:	89400017 	ldw	r5,0(r17)
 4002b24:	31800104 	addi	r6,r6,4
 4002b28:	20bfffcc 	andi	r2,r4,65535
 4002b2c:	10c7883a 	add	r3,r2,r3
 4002b30:	28bfffcc 	andi	r2,r5,65535
 4002b34:	1885c83a 	sub	r2,r3,r2
 4002b38:	280ad43a 	srli	r5,r5,16
 4002b3c:	2008d43a 	srli	r4,r4,16
 4002b40:	1007d43a 	srai	r3,r2,16
 4002b44:	10bfffcc 	andi	r2,r2,65535
 4002b48:	2149c83a 	sub	r4,r4,r5
 4002b4c:	20c9883a 	add	r4,r4,r3
 4002b50:	200a943a 	slli	r5,r4,16
 4002b54:	8c400104 	addi	r17,r17,4
 4002b58:	2007d43a 	srai	r3,r4,16
 4002b5c:	2884b03a 	or	r2,r5,r2
 4002b60:	30bfff15 	stw	r2,-4(r6)
 4002b64:	e47fed2e 	bgeu	fp,r17,4002b1c <__alt_data_end+0xfc002b1c>
 4002b68:	bdc5883a 	add	r2,r23,r23
 4002b6c:	1085883a 	add	r2,r2,r2
 4002b70:	9887883a 	add	r3,r19,r2
 4002b74:	18800017 	ldw	r2,0(r3)
 4002b78:	10000c1e 	bne	r2,zero,4002bac <quorem+0x1ec>
 4002b7c:	18bfff04 	addi	r2,r3,-4
 4002b80:	9880082e 	bgeu	r19,r2,4002ba4 <quorem+0x1e4>
 4002b84:	18ffff17 	ldw	r3,-4(r3)
 4002b88:	18000326 	beq	r3,zero,4002b98 <quorem+0x1d8>
 4002b8c:	00000506 	br	4002ba4 <quorem+0x1e4>
 4002b90:	10c00017 	ldw	r3,0(r2)
 4002b94:	1800031e 	bne	r3,zero,4002ba4 <quorem+0x1e4>
 4002b98:	10bfff04 	addi	r2,r2,-4
 4002b9c:	bdffffc4 	addi	r23,r23,-1
 4002ba0:	98bffb36 	bltu	r19,r2,4002b90 <__alt_data_end+0xfc002b90>
 4002ba4:	d8c00017 	ldw	r3,0(sp)
 4002ba8:	1dc00415 	stw	r23,16(r3)
 4002bac:	9005883a 	mov	r2,r18
 4002bb0:	dfc00d17 	ldw	ra,52(sp)
 4002bb4:	df000c17 	ldw	fp,48(sp)
 4002bb8:	ddc00b17 	ldw	r23,44(sp)
 4002bbc:	dd800a17 	ldw	r22,40(sp)
 4002bc0:	dd400917 	ldw	r21,36(sp)
 4002bc4:	dd000817 	ldw	r20,32(sp)
 4002bc8:	dcc00717 	ldw	r19,28(sp)
 4002bcc:	dc800617 	ldw	r18,24(sp)
 4002bd0:	dc400517 	ldw	r17,20(sp)
 4002bd4:	dc000417 	ldw	r16,16(sp)
 4002bd8:	dec00e04 	addi	sp,sp,56
 4002bdc:	f800283a 	ret
 4002be0:	0005883a 	mov	r2,zero
 4002be4:	003ff206 	br	4002bb0 <__alt_data_end+0xfc002bb0>

04002be8 <_dtoa_r>:
 4002be8:	20801017 	ldw	r2,64(r4)
 4002bec:	deffde04 	addi	sp,sp,-136
 4002bf0:	df002015 	stw	fp,128(sp)
 4002bf4:	dcc01b15 	stw	r19,108(sp)
 4002bf8:	dc801a15 	stw	r18,104(sp)
 4002bfc:	dc401915 	stw	r17,100(sp)
 4002c00:	dc001815 	stw	r16,96(sp)
 4002c04:	dfc02115 	stw	ra,132(sp)
 4002c08:	ddc01f15 	stw	r23,124(sp)
 4002c0c:	dd801e15 	stw	r22,120(sp)
 4002c10:	dd401d15 	stw	r21,116(sp)
 4002c14:	dd001c15 	stw	r20,112(sp)
 4002c18:	d9c00315 	stw	r7,12(sp)
 4002c1c:	2039883a 	mov	fp,r4
 4002c20:	3023883a 	mov	r17,r6
 4002c24:	2825883a 	mov	r18,r5
 4002c28:	dc002417 	ldw	r16,144(sp)
 4002c2c:	3027883a 	mov	r19,r6
 4002c30:	10000826 	beq	r2,zero,4002c54 <_dtoa_r+0x6c>
 4002c34:	21801117 	ldw	r6,68(r4)
 4002c38:	00c00044 	movi	r3,1
 4002c3c:	100b883a 	mov	r5,r2
 4002c40:	1986983a 	sll	r3,r3,r6
 4002c44:	11800115 	stw	r6,4(r2)
 4002c48:	10c00215 	stw	r3,8(r2)
 4002c4c:	4005d240 	call	4005d24 <_Bfree>
 4002c50:	e0001015 	stw	zero,64(fp)
 4002c54:	88002e16 	blt	r17,zero,4002d10 <_dtoa_r+0x128>
 4002c58:	80000015 	stw	zero,0(r16)
 4002c5c:	889ffc2c 	andhi	r2,r17,32752
 4002c60:	00dffc34 	movhi	r3,32752
 4002c64:	10c01c26 	beq	r2,r3,4002cd8 <_dtoa_r+0xf0>
 4002c68:	000d883a 	mov	r6,zero
 4002c6c:	000f883a 	mov	r7,zero
 4002c70:	9009883a 	mov	r4,r18
 4002c74:	980b883a 	mov	r5,r19
 4002c78:	400bc900 	call	400bc90 <__eqdf2>
 4002c7c:	10002b1e 	bne	r2,zero,4002d2c <_dtoa_r+0x144>
 4002c80:	d9c02317 	ldw	r7,140(sp)
 4002c84:	00800044 	movi	r2,1
 4002c88:	38800015 	stw	r2,0(r7)
 4002c8c:	d8802517 	ldw	r2,148(sp)
 4002c90:	10019e26 	beq	r2,zero,400330c <_dtoa_r+0x724>
 4002c94:	d8c02517 	ldw	r3,148(sp)
 4002c98:	00810074 	movhi	r2,1025
 4002c9c:	10894644 	addi	r2,r2,9497
 4002ca0:	18800015 	stw	r2,0(r3)
 4002ca4:	10bfffc4 	addi	r2,r2,-1
 4002ca8:	dfc02117 	ldw	ra,132(sp)
 4002cac:	df002017 	ldw	fp,128(sp)
 4002cb0:	ddc01f17 	ldw	r23,124(sp)
 4002cb4:	dd801e17 	ldw	r22,120(sp)
 4002cb8:	dd401d17 	ldw	r21,116(sp)
 4002cbc:	dd001c17 	ldw	r20,112(sp)
 4002cc0:	dcc01b17 	ldw	r19,108(sp)
 4002cc4:	dc801a17 	ldw	r18,104(sp)
 4002cc8:	dc401917 	ldw	r17,100(sp)
 4002ccc:	dc001817 	ldw	r16,96(sp)
 4002cd0:	dec02204 	addi	sp,sp,136
 4002cd4:	f800283a 	ret
 4002cd8:	d8c02317 	ldw	r3,140(sp)
 4002cdc:	0089c3c4 	movi	r2,9999
 4002ce0:	18800015 	stw	r2,0(r3)
 4002ce4:	90017726 	beq	r18,zero,40032c4 <_dtoa_r+0x6dc>
 4002ce8:	00810074 	movhi	r2,1025
 4002cec:	10895204 	addi	r2,r2,9544
 4002cf0:	d9002517 	ldw	r4,148(sp)
 4002cf4:	203fec26 	beq	r4,zero,4002ca8 <__alt_data_end+0xfc002ca8>
 4002cf8:	10c000c7 	ldb	r3,3(r2)
 4002cfc:	1801781e 	bne	r3,zero,40032e0 <_dtoa_r+0x6f8>
 4002d00:	10c000c4 	addi	r3,r2,3
 4002d04:	d9802517 	ldw	r6,148(sp)
 4002d08:	30c00015 	stw	r3,0(r6)
 4002d0c:	003fe606 	br	4002ca8 <__alt_data_end+0xfc002ca8>
 4002d10:	04e00034 	movhi	r19,32768
 4002d14:	9cffffc4 	addi	r19,r19,-1
 4002d18:	00800044 	movi	r2,1
 4002d1c:	8ce6703a 	and	r19,r17,r19
 4002d20:	80800015 	stw	r2,0(r16)
 4002d24:	9823883a 	mov	r17,r19
 4002d28:	003fcc06 	br	4002c5c <__alt_data_end+0xfc002c5c>
 4002d2c:	d8800204 	addi	r2,sp,8
 4002d30:	d8800015 	stw	r2,0(sp)
 4002d34:	d9c00104 	addi	r7,sp,4
 4002d38:	900b883a 	mov	r5,r18
 4002d3c:	980d883a 	mov	r6,r19
 4002d40:	e009883a 	mov	r4,fp
 4002d44:	8820d53a 	srli	r16,r17,20
 4002d48:	40069cc0 	call	40069cc <__d2b>
 4002d4c:	d8800915 	stw	r2,36(sp)
 4002d50:	8001651e 	bne	r16,zero,40032e8 <_dtoa_r+0x700>
 4002d54:	dd800217 	ldw	r22,8(sp)
 4002d58:	dc000117 	ldw	r16,4(sp)
 4002d5c:	00800804 	movi	r2,32
 4002d60:	b421883a 	add	r16,r22,r16
 4002d64:	80c10c84 	addi	r3,r16,1074
 4002d68:	10c2d10e 	bge	r2,r3,40038b0 <_dtoa_r+0xcc8>
 4002d6c:	00801004 	movi	r2,64
 4002d70:	81010484 	addi	r4,r16,1042
 4002d74:	10c7c83a 	sub	r3,r2,r3
 4002d78:	9108d83a 	srl	r4,r18,r4
 4002d7c:	88e2983a 	sll	r17,r17,r3
 4002d80:	2448b03a 	or	r4,r4,r17
 4002d84:	400d1ac0 	call	400d1ac <__floatunsidf>
 4002d88:	017f8434 	movhi	r5,65040
 4002d8c:	01800044 	movi	r6,1
 4002d90:	1009883a 	mov	r4,r2
 4002d94:	194b883a 	add	r5,r3,r5
 4002d98:	843fffc4 	addi	r16,r16,-1
 4002d9c:	d9801115 	stw	r6,68(sp)
 4002da0:	000d883a 	mov	r6,zero
 4002da4:	01cffe34 	movhi	r7,16376
 4002da8:	400c7540 	call	400c754 <__subdf3>
 4002dac:	0198dbf4 	movhi	r6,25455
 4002db0:	01cff4f4 	movhi	r7,16339
 4002db4:	3190d844 	addi	r6,r6,17249
 4002db8:	39e1e9c4 	addi	r7,r7,-30809
 4002dbc:	1009883a 	mov	r4,r2
 4002dc0:	180b883a 	mov	r5,r3
 4002dc4:	400bee80 	call	400bee8 <__muldf3>
 4002dc8:	01a2d874 	movhi	r6,35681
 4002dcc:	01cff1f4 	movhi	r7,16327
 4002dd0:	31b22cc4 	addi	r6,r6,-14157
 4002dd4:	39e28a04 	addi	r7,r7,-30168
 4002dd8:	180b883a 	mov	r5,r3
 4002ddc:	1009883a 	mov	r4,r2
 4002de0:	400aa140 	call	400aa14 <__adddf3>
 4002de4:	8009883a 	mov	r4,r16
 4002de8:	1029883a 	mov	r20,r2
 4002dec:	1823883a 	mov	r17,r3
 4002df0:	400d0d00 	call	400d0d0 <__floatsidf>
 4002df4:	019427f4 	movhi	r6,20639
 4002df8:	01cff4f4 	movhi	r7,16339
 4002dfc:	319e7ec4 	addi	r6,r6,31227
 4002e00:	39d104c4 	addi	r7,r7,17427
 4002e04:	1009883a 	mov	r4,r2
 4002e08:	180b883a 	mov	r5,r3
 4002e0c:	400bee80 	call	400bee8 <__muldf3>
 4002e10:	100d883a 	mov	r6,r2
 4002e14:	180f883a 	mov	r7,r3
 4002e18:	a009883a 	mov	r4,r20
 4002e1c:	880b883a 	mov	r5,r17
 4002e20:	400aa140 	call	400aa14 <__adddf3>
 4002e24:	1009883a 	mov	r4,r2
 4002e28:	180b883a 	mov	r5,r3
 4002e2c:	1029883a 	mov	r20,r2
 4002e30:	1823883a 	mov	r17,r3
 4002e34:	400d0500 	call	400d050 <__fixdfsi>
 4002e38:	000d883a 	mov	r6,zero
 4002e3c:	000f883a 	mov	r7,zero
 4002e40:	a009883a 	mov	r4,r20
 4002e44:	880b883a 	mov	r5,r17
 4002e48:	d8800515 	stw	r2,20(sp)
 4002e4c:	400bdf40 	call	400bdf4 <__ledf2>
 4002e50:	10028716 	blt	r2,zero,4003870 <_dtoa_r+0xc88>
 4002e54:	d8c00517 	ldw	r3,20(sp)
 4002e58:	00800584 	movi	r2,22
 4002e5c:	10c27536 	bltu	r2,r3,4003834 <_dtoa_r+0xc4c>
 4002e60:	180490fa 	slli	r2,r3,3
 4002e64:	00c10074 	movhi	r3,1025
 4002e68:	18c96e04 	addi	r3,r3,9656
 4002e6c:	1885883a 	add	r2,r3,r2
 4002e70:	11000017 	ldw	r4,0(r2)
 4002e74:	11400117 	ldw	r5,4(r2)
 4002e78:	900d883a 	mov	r6,r18
 4002e7c:	980f883a 	mov	r7,r19
 4002e80:	400bd180 	call	400bd18 <__gedf2>
 4002e84:	00828d0e 	bge	zero,r2,40038bc <_dtoa_r+0xcd4>
 4002e88:	d9000517 	ldw	r4,20(sp)
 4002e8c:	d8000e15 	stw	zero,56(sp)
 4002e90:	213fffc4 	addi	r4,r4,-1
 4002e94:	d9000515 	stw	r4,20(sp)
 4002e98:	b42dc83a 	sub	r22,r22,r16
 4002e9c:	b5bfffc4 	addi	r22,r22,-1
 4002ea0:	b0026f16 	blt	r22,zero,4003860 <_dtoa_r+0xc78>
 4002ea4:	d8000815 	stw	zero,32(sp)
 4002ea8:	d9c00517 	ldw	r7,20(sp)
 4002eac:	38026416 	blt	r7,zero,4003840 <_dtoa_r+0xc58>
 4002eb0:	b1ed883a 	add	r22,r22,r7
 4002eb4:	d9c00d15 	stw	r7,52(sp)
 4002eb8:	d8000a15 	stw	zero,40(sp)
 4002ebc:	d9800317 	ldw	r6,12(sp)
 4002ec0:	00800244 	movi	r2,9
 4002ec4:	11811436 	bltu	r2,r6,4003318 <_dtoa_r+0x730>
 4002ec8:	00800144 	movi	r2,5
 4002ecc:	1184e10e 	bge	r2,r6,4004254 <_dtoa_r+0x166c>
 4002ed0:	31bfff04 	addi	r6,r6,-4
 4002ed4:	d9800315 	stw	r6,12(sp)
 4002ed8:	0023883a 	mov	r17,zero
 4002edc:	d9800317 	ldw	r6,12(sp)
 4002ee0:	008000c4 	movi	r2,3
 4002ee4:	30836726 	beq	r6,r2,4003c84 <_dtoa_r+0x109c>
 4002ee8:	1183410e 	bge	r2,r6,4003bf0 <_dtoa_r+0x1008>
 4002eec:	d9c00317 	ldw	r7,12(sp)
 4002ef0:	00800104 	movi	r2,4
 4002ef4:	38827c26 	beq	r7,r2,40038e8 <_dtoa_r+0xd00>
 4002ef8:	00800144 	movi	r2,5
 4002efc:	3884c41e 	bne	r7,r2,4004210 <_dtoa_r+0x1628>
 4002f00:	00800044 	movi	r2,1
 4002f04:	d8800b15 	stw	r2,44(sp)
 4002f08:	d8c00517 	ldw	r3,20(sp)
 4002f0c:	d9002217 	ldw	r4,136(sp)
 4002f10:	1907883a 	add	r3,r3,r4
 4002f14:	19800044 	addi	r6,r3,1
 4002f18:	d8c00c15 	stw	r3,48(sp)
 4002f1c:	d9800615 	stw	r6,24(sp)
 4002f20:	0183a40e 	bge	zero,r6,4003db4 <_dtoa_r+0x11cc>
 4002f24:	d9800617 	ldw	r6,24(sp)
 4002f28:	3021883a 	mov	r16,r6
 4002f2c:	e0001115 	stw	zero,68(fp)
 4002f30:	008005c4 	movi	r2,23
 4002f34:	1184c92e 	bgeu	r2,r6,400425c <_dtoa_r+0x1674>
 4002f38:	00c00044 	movi	r3,1
 4002f3c:	00800104 	movi	r2,4
 4002f40:	1085883a 	add	r2,r2,r2
 4002f44:	11000504 	addi	r4,r2,20
 4002f48:	180b883a 	mov	r5,r3
 4002f4c:	18c00044 	addi	r3,r3,1
 4002f50:	313ffb2e 	bgeu	r6,r4,4002f40 <__alt_data_end+0xfc002f40>
 4002f54:	e1401115 	stw	r5,68(fp)
 4002f58:	e009883a 	mov	r4,fp
 4002f5c:	4005c7c0 	call	4005c7c <_Balloc>
 4002f60:	d8800715 	stw	r2,28(sp)
 4002f64:	e0801015 	stw	r2,64(fp)
 4002f68:	00800384 	movi	r2,14
 4002f6c:	1400f736 	bltu	r2,r16,400334c <_dtoa_r+0x764>
 4002f70:	8800f626 	beq	r17,zero,400334c <_dtoa_r+0x764>
 4002f74:	d9c00517 	ldw	r7,20(sp)
 4002f78:	01c39a0e 	bge	zero,r7,4003de4 <_dtoa_r+0x11fc>
 4002f7c:	388003cc 	andi	r2,r7,15
 4002f80:	100490fa 	slli	r2,r2,3
 4002f84:	382bd13a 	srai	r21,r7,4
 4002f88:	00c10074 	movhi	r3,1025
 4002f8c:	18c96e04 	addi	r3,r3,9656
 4002f90:	1885883a 	add	r2,r3,r2
 4002f94:	a8c0040c 	andi	r3,r21,16
 4002f98:	12400017 	ldw	r9,0(r2)
 4002f9c:	12000117 	ldw	r8,4(r2)
 4002fa0:	18037926 	beq	r3,zero,4003d88 <_dtoa_r+0x11a0>
 4002fa4:	00810074 	movhi	r2,1025
 4002fa8:	10896404 	addi	r2,r2,9616
 4002fac:	11800817 	ldw	r6,32(r2)
 4002fb0:	11c00917 	ldw	r7,36(r2)
 4002fb4:	9009883a 	mov	r4,r18
 4002fb8:	980b883a 	mov	r5,r19
 4002fbc:	da001715 	stw	r8,92(sp)
 4002fc0:	da401615 	stw	r9,88(sp)
 4002fc4:	400b2c00 	call	400b2c0 <__divdf3>
 4002fc8:	da001717 	ldw	r8,92(sp)
 4002fcc:	da401617 	ldw	r9,88(sp)
 4002fd0:	ad4003cc 	andi	r21,r21,15
 4002fd4:	040000c4 	movi	r16,3
 4002fd8:	1023883a 	mov	r17,r2
 4002fdc:	1829883a 	mov	r20,r3
 4002fe0:	a8001126 	beq	r21,zero,4003028 <_dtoa_r+0x440>
 4002fe4:	05c10074 	movhi	r23,1025
 4002fe8:	bdc96404 	addi	r23,r23,9616
 4002fec:	4805883a 	mov	r2,r9
 4002ff0:	4007883a 	mov	r3,r8
 4002ff4:	a980004c 	andi	r6,r21,1
 4002ff8:	1009883a 	mov	r4,r2
 4002ffc:	a82bd07a 	srai	r21,r21,1
 4003000:	180b883a 	mov	r5,r3
 4003004:	30000426 	beq	r6,zero,4003018 <_dtoa_r+0x430>
 4003008:	b9800017 	ldw	r6,0(r23)
 400300c:	b9c00117 	ldw	r7,4(r23)
 4003010:	84000044 	addi	r16,r16,1
 4003014:	400bee80 	call	400bee8 <__muldf3>
 4003018:	bdc00204 	addi	r23,r23,8
 400301c:	a83ff51e 	bne	r21,zero,4002ff4 <__alt_data_end+0xfc002ff4>
 4003020:	1013883a 	mov	r9,r2
 4003024:	1811883a 	mov	r8,r3
 4003028:	480d883a 	mov	r6,r9
 400302c:	400f883a 	mov	r7,r8
 4003030:	8809883a 	mov	r4,r17
 4003034:	a00b883a 	mov	r5,r20
 4003038:	400b2c00 	call	400b2c0 <__divdf3>
 400303c:	d8800f15 	stw	r2,60(sp)
 4003040:	d8c01015 	stw	r3,64(sp)
 4003044:	d8c00e17 	ldw	r3,56(sp)
 4003048:	18000626 	beq	r3,zero,4003064 <_dtoa_r+0x47c>
 400304c:	d9000f17 	ldw	r4,60(sp)
 4003050:	d9401017 	ldw	r5,64(sp)
 4003054:	000d883a 	mov	r6,zero
 4003058:	01cffc34 	movhi	r7,16368
 400305c:	400bdf40 	call	400bdf4 <__ledf2>
 4003060:	10040b16 	blt	r2,zero,4004090 <_dtoa_r+0x14a8>
 4003064:	8009883a 	mov	r4,r16
 4003068:	400d0d00 	call	400d0d0 <__floatsidf>
 400306c:	d9800f17 	ldw	r6,60(sp)
 4003070:	d9c01017 	ldw	r7,64(sp)
 4003074:	1009883a 	mov	r4,r2
 4003078:	180b883a 	mov	r5,r3
 400307c:	400bee80 	call	400bee8 <__muldf3>
 4003080:	000d883a 	mov	r6,zero
 4003084:	01d00734 	movhi	r7,16412
 4003088:	1009883a 	mov	r4,r2
 400308c:	180b883a 	mov	r5,r3
 4003090:	400aa140 	call	400aa14 <__adddf3>
 4003094:	1021883a 	mov	r16,r2
 4003098:	d8800617 	ldw	r2,24(sp)
 400309c:	047f3034 	movhi	r17,64704
 40030a0:	1c63883a 	add	r17,r3,r17
 40030a4:	10031826 	beq	r2,zero,4003d08 <_dtoa_r+0x1120>
 40030a8:	d8c00517 	ldw	r3,20(sp)
 40030ac:	db000617 	ldw	r12,24(sp)
 40030b0:	d8c01315 	stw	r3,76(sp)
 40030b4:	d9000b17 	ldw	r4,44(sp)
 40030b8:	20038f26 	beq	r4,zero,4003ef8 <_dtoa_r+0x1310>
 40030bc:	60bfffc4 	addi	r2,r12,-1
 40030c0:	100490fa 	slli	r2,r2,3
 40030c4:	00c10074 	movhi	r3,1025
 40030c8:	18c96e04 	addi	r3,r3,9656
 40030cc:	1885883a 	add	r2,r3,r2
 40030d0:	11800017 	ldw	r6,0(r2)
 40030d4:	11c00117 	ldw	r7,4(r2)
 40030d8:	d8800717 	ldw	r2,28(sp)
 40030dc:	0009883a 	mov	r4,zero
 40030e0:	014ff834 	movhi	r5,16352
 40030e4:	db001615 	stw	r12,88(sp)
 40030e8:	15c00044 	addi	r23,r2,1
 40030ec:	400b2c00 	call	400b2c0 <__divdf3>
 40030f0:	800d883a 	mov	r6,r16
 40030f4:	880f883a 	mov	r7,r17
 40030f8:	1009883a 	mov	r4,r2
 40030fc:	180b883a 	mov	r5,r3
 4003100:	400c7540 	call	400c754 <__subdf3>
 4003104:	d9401017 	ldw	r5,64(sp)
 4003108:	d9000f17 	ldw	r4,60(sp)
 400310c:	102b883a 	mov	r21,r2
 4003110:	d8c01215 	stw	r3,72(sp)
 4003114:	400d0500 	call	400d050 <__fixdfsi>
 4003118:	1009883a 	mov	r4,r2
 400311c:	1029883a 	mov	r20,r2
 4003120:	400d0d00 	call	400d0d0 <__floatsidf>
 4003124:	d9000f17 	ldw	r4,60(sp)
 4003128:	d9401017 	ldw	r5,64(sp)
 400312c:	100d883a 	mov	r6,r2
 4003130:	180f883a 	mov	r7,r3
 4003134:	400c7540 	call	400c754 <__subdf3>
 4003138:	1823883a 	mov	r17,r3
 400313c:	d8c00717 	ldw	r3,28(sp)
 4003140:	d9401217 	ldw	r5,72(sp)
 4003144:	a2000c04 	addi	r8,r20,48
 4003148:	1021883a 	mov	r16,r2
 400314c:	1a000005 	stb	r8,0(r3)
 4003150:	800d883a 	mov	r6,r16
 4003154:	880f883a 	mov	r7,r17
 4003158:	a809883a 	mov	r4,r21
 400315c:	4029883a 	mov	r20,r8
 4003160:	400bd180 	call	400bd18 <__gedf2>
 4003164:	00841d16 	blt	zero,r2,40041dc <_dtoa_r+0x15f4>
 4003168:	800d883a 	mov	r6,r16
 400316c:	880f883a 	mov	r7,r17
 4003170:	0009883a 	mov	r4,zero
 4003174:	014ffc34 	movhi	r5,16368
 4003178:	400c7540 	call	400c754 <__subdf3>
 400317c:	d9401217 	ldw	r5,72(sp)
 4003180:	100d883a 	mov	r6,r2
 4003184:	180f883a 	mov	r7,r3
 4003188:	a809883a 	mov	r4,r21
 400318c:	400bd180 	call	400bd18 <__gedf2>
 4003190:	db001617 	ldw	r12,88(sp)
 4003194:	00840e16 	blt	zero,r2,40041d0 <_dtoa_r+0x15e8>
 4003198:	00800044 	movi	r2,1
 400319c:	13006b0e 	bge	r2,r12,400334c <_dtoa_r+0x764>
 40031a0:	d9000717 	ldw	r4,28(sp)
 40031a4:	dd800f15 	stw	r22,60(sp)
 40031a8:	dcc01015 	stw	r19,64(sp)
 40031ac:	2319883a 	add	r12,r4,r12
 40031b0:	dcc01217 	ldw	r19,72(sp)
 40031b4:	602d883a 	mov	r22,r12
 40031b8:	dc801215 	stw	r18,72(sp)
 40031bc:	b825883a 	mov	r18,r23
 40031c0:	00000906 	br	40031e8 <_dtoa_r+0x600>
 40031c4:	400c7540 	call	400c754 <__subdf3>
 40031c8:	a80d883a 	mov	r6,r21
 40031cc:	980f883a 	mov	r7,r19
 40031d0:	1009883a 	mov	r4,r2
 40031d4:	180b883a 	mov	r5,r3
 40031d8:	400bdf40 	call	400bdf4 <__ledf2>
 40031dc:	1003e816 	blt	r2,zero,4004180 <_dtoa_r+0x1598>
 40031e0:	b825883a 	mov	r18,r23
 40031e4:	bd83e926 	beq	r23,r22,400418c <_dtoa_r+0x15a4>
 40031e8:	a809883a 	mov	r4,r21
 40031ec:	980b883a 	mov	r5,r19
 40031f0:	000d883a 	mov	r6,zero
 40031f4:	01d00934 	movhi	r7,16420
 40031f8:	400bee80 	call	400bee8 <__muldf3>
 40031fc:	000d883a 	mov	r6,zero
 4003200:	01d00934 	movhi	r7,16420
 4003204:	8009883a 	mov	r4,r16
 4003208:	880b883a 	mov	r5,r17
 400320c:	102b883a 	mov	r21,r2
 4003210:	1827883a 	mov	r19,r3
 4003214:	400bee80 	call	400bee8 <__muldf3>
 4003218:	180b883a 	mov	r5,r3
 400321c:	1009883a 	mov	r4,r2
 4003220:	1821883a 	mov	r16,r3
 4003224:	1023883a 	mov	r17,r2
 4003228:	400d0500 	call	400d050 <__fixdfsi>
 400322c:	1009883a 	mov	r4,r2
 4003230:	1029883a 	mov	r20,r2
 4003234:	400d0d00 	call	400d0d0 <__floatsidf>
 4003238:	8809883a 	mov	r4,r17
 400323c:	800b883a 	mov	r5,r16
 4003240:	100d883a 	mov	r6,r2
 4003244:	180f883a 	mov	r7,r3
 4003248:	400c7540 	call	400c754 <__subdf3>
 400324c:	a5000c04 	addi	r20,r20,48
 4003250:	a80d883a 	mov	r6,r21
 4003254:	980f883a 	mov	r7,r19
 4003258:	1009883a 	mov	r4,r2
 400325c:	180b883a 	mov	r5,r3
 4003260:	95000005 	stb	r20,0(r18)
 4003264:	1021883a 	mov	r16,r2
 4003268:	1823883a 	mov	r17,r3
 400326c:	400bdf40 	call	400bdf4 <__ledf2>
 4003270:	bdc00044 	addi	r23,r23,1
 4003274:	800d883a 	mov	r6,r16
 4003278:	880f883a 	mov	r7,r17
 400327c:	0009883a 	mov	r4,zero
 4003280:	014ffc34 	movhi	r5,16368
 4003284:	103fcf0e 	bge	r2,zero,40031c4 <__alt_data_end+0xfc0031c4>
 4003288:	d8c01317 	ldw	r3,76(sp)
 400328c:	d8c00515 	stw	r3,20(sp)
 4003290:	d9400917 	ldw	r5,36(sp)
 4003294:	e009883a 	mov	r4,fp
 4003298:	4005d240 	call	4005d24 <_Bfree>
 400329c:	d9000517 	ldw	r4,20(sp)
 40032a0:	d9802317 	ldw	r6,140(sp)
 40032a4:	d9c02517 	ldw	r7,148(sp)
 40032a8:	b8000005 	stb	zero,0(r23)
 40032ac:	20800044 	addi	r2,r4,1
 40032b0:	30800015 	stw	r2,0(r6)
 40032b4:	3802aa26 	beq	r7,zero,4003d60 <_dtoa_r+0x1178>
 40032b8:	3dc00015 	stw	r23,0(r7)
 40032bc:	d8800717 	ldw	r2,28(sp)
 40032c0:	003e7906 	br	4002ca8 <__alt_data_end+0xfc002ca8>
 40032c4:	00800434 	movhi	r2,16
 40032c8:	10bfffc4 	addi	r2,r2,-1
 40032cc:	88a2703a 	and	r17,r17,r2
 40032d0:	883e851e 	bne	r17,zero,4002ce8 <__alt_data_end+0xfc002ce8>
 40032d4:	00810074 	movhi	r2,1025
 40032d8:	10894f04 	addi	r2,r2,9532
 40032dc:	003e8406 	br	4002cf0 <__alt_data_end+0xfc002cf0>
 40032e0:	10c00204 	addi	r3,r2,8
 40032e4:	003e8706 	br	4002d04 <__alt_data_end+0xfc002d04>
 40032e8:	01400434 	movhi	r5,16
 40032ec:	297fffc4 	addi	r5,r5,-1
 40032f0:	994a703a 	and	r5,r19,r5
 40032f4:	9009883a 	mov	r4,r18
 40032f8:	843f0044 	addi	r16,r16,-1023
 40032fc:	294ffc34 	orhi	r5,r5,16368
 4003300:	dd800217 	ldw	r22,8(sp)
 4003304:	d8001115 	stw	zero,68(sp)
 4003308:	003ea506 	br	4002da0 <__alt_data_end+0xfc002da0>
 400330c:	00810074 	movhi	r2,1025
 4003310:	10894604 	addi	r2,r2,9496
 4003314:	003e6406 	br	4002ca8 <__alt_data_end+0xfc002ca8>
 4003318:	e0001115 	stw	zero,68(fp)
 400331c:	000b883a 	mov	r5,zero
 4003320:	e009883a 	mov	r4,fp
 4003324:	4005c7c0 	call	4005c7c <_Balloc>
 4003328:	01bfffc4 	movi	r6,-1
 400332c:	01c00044 	movi	r7,1
 4003330:	d8800715 	stw	r2,28(sp)
 4003334:	d9800c15 	stw	r6,48(sp)
 4003338:	e0801015 	stw	r2,64(fp)
 400333c:	d8000315 	stw	zero,12(sp)
 4003340:	d9c00b15 	stw	r7,44(sp)
 4003344:	d9800615 	stw	r6,24(sp)
 4003348:	d8002215 	stw	zero,136(sp)
 400334c:	d8800117 	ldw	r2,4(sp)
 4003350:	10008916 	blt	r2,zero,4003578 <_dtoa_r+0x990>
 4003354:	d9000517 	ldw	r4,20(sp)
 4003358:	00c00384 	movi	r3,14
 400335c:	19008616 	blt	r3,r4,4003578 <_dtoa_r+0x990>
 4003360:	200490fa 	slli	r2,r4,3
 4003364:	00c10074 	movhi	r3,1025
 4003368:	d9802217 	ldw	r6,136(sp)
 400336c:	18c96e04 	addi	r3,r3,9656
 4003370:	1885883a 	add	r2,r3,r2
 4003374:	14000017 	ldw	r16,0(r2)
 4003378:	14400117 	ldw	r17,4(r2)
 400337c:	30016316 	blt	r6,zero,400390c <_dtoa_r+0xd24>
 4003380:	800d883a 	mov	r6,r16
 4003384:	880f883a 	mov	r7,r17
 4003388:	9009883a 	mov	r4,r18
 400338c:	980b883a 	mov	r5,r19
 4003390:	400b2c00 	call	400b2c0 <__divdf3>
 4003394:	180b883a 	mov	r5,r3
 4003398:	1009883a 	mov	r4,r2
 400339c:	400d0500 	call	400d050 <__fixdfsi>
 40033a0:	1009883a 	mov	r4,r2
 40033a4:	102b883a 	mov	r21,r2
 40033a8:	400d0d00 	call	400d0d0 <__floatsidf>
 40033ac:	800d883a 	mov	r6,r16
 40033b0:	880f883a 	mov	r7,r17
 40033b4:	1009883a 	mov	r4,r2
 40033b8:	180b883a 	mov	r5,r3
 40033bc:	400bee80 	call	400bee8 <__muldf3>
 40033c0:	100d883a 	mov	r6,r2
 40033c4:	180f883a 	mov	r7,r3
 40033c8:	9009883a 	mov	r4,r18
 40033cc:	980b883a 	mov	r5,r19
 40033d0:	400c7540 	call	400c754 <__subdf3>
 40033d4:	d9c00717 	ldw	r7,28(sp)
 40033d8:	1009883a 	mov	r4,r2
 40033dc:	a8800c04 	addi	r2,r21,48
 40033e0:	38800005 	stb	r2,0(r7)
 40033e4:	3dc00044 	addi	r23,r7,1
 40033e8:	d9c00617 	ldw	r7,24(sp)
 40033ec:	01800044 	movi	r6,1
 40033f0:	180b883a 	mov	r5,r3
 40033f4:	2005883a 	mov	r2,r4
 40033f8:	39803826 	beq	r7,r6,40034dc <_dtoa_r+0x8f4>
 40033fc:	000d883a 	mov	r6,zero
 4003400:	01d00934 	movhi	r7,16420
 4003404:	400bee80 	call	400bee8 <__muldf3>
 4003408:	000d883a 	mov	r6,zero
 400340c:	000f883a 	mov	r7,zero
 4003410:	1009883a 	mov	r4,r2
 4003414:	180b883a 	mov	r5,r3
 4003418:	1025883a 	mov	r18,r2
 400341c:	1827883a 	mov	r19,r3
 4003420:	400bc900 	call	400bc90 <__eqdf2>
 4003424:	103f9a26 	beq	r2,zero,4003290 <__alt_data_end+0xfc003290>
 4003428:	d9c00617 	ldw	r7,24(sp)
 400342c:	d8c00717 	ldw	r3,28(sp)
 4003430:	b829883a 	mov	r20,r23
 4003434:	38bfffc4 	addi	r2,r7,-1
 4003438:	18ad883a 	add	r22,r3,r2
 400343c:	00000a06 	br	4003468 <_dtoa_r+0x880>
 4003440:	400bee80 	call	400bee8 <__muldf3>
 4003444:	000d883a 	mov	r6,zero
 4003448:	000f883a 	mov	r7,zero
 400344c:	1009883a 	mov	r4,r2
 4003450:	180b883a 	mov	r5,r3
 4003454:	1025883a 	mov	r18,r2
 4003458:	1827883a 	mov	r19,r3
 400345c:	b829883a 	mov	r20,r23
 4003460:	400bc900 	call	400bc90 <__eqdf2>
 4003464:	103f8a26 	beq	r2,zero,4003290 <__alt_data_end+0xfc003290>
 4003468:	800d883a 	mov	r6,r16
 400346c:	880f883a 	mov	r7,r17
 4003470:	9009883a 	mov	r4,r18
 4003474:	980b883a 	mov	r5,r19
 4003478:	400b2c00 	call	400b2c0 <__divdf3>
 400347c:	180b883a 	mov	r5,r3
 4003480:	1009883a 	mov	r4,r2
 4003484:	400d0500 	call	400d050 <__fixdfsi>
 4003488:	1009883a 	mov	r4,r2
 400348c:	102b883a 	mov	r21,r2
 4003490:	400d0d00 	call	400d0d0 <__floatsidf>
 4003494:	800d883a 	mov	r6,r16
 4003498:	880f883a 	mov	r7,r17
 400349c:	1009883a 	mov	r4,r2
 40034a0:	180b883a 	mov	r5,r3
 40034a4:	400bee80 	call	400bee8 <__muldf3>
 40034a8:	100d883a 	mov	r6,r2
 40034ac:	180f883a 	mov	r7,r3
 40034b0:	9009883a 	mov	r4,r18
 40034b4:	980b883a 	mov	r5,r19
 40034b8:	400c7540 	call	400c754 <__subdf3>
 40034bc:	aa000c04 	addi	r8,r21,48
 40034c0:	a2000005 	stb	r8,0(r20)
 40034c4:	000d883a 	mov	r6,zero
 40034c8:	01d00934 	movhi	r7,16420
 40034cc:	1009883a 	mov	r4,r2
 40034d0:	180b883a 	mov	r5,r3
 40034d4:	a5c00044 	addi	r23,r20,1
 40034d8:	b53fd91e 	bne	r22,r20,4003440 <__alt_data_end+0xfc003440>
 40034dc:	100d883a 	mov	r6,r2
 40034e0:	180f883a 	mov	r7,r3
 40034e4:	1009883a 	mov	r4,r2
 40034e8:	180b883a 	mov	r5,r3
 40034ec:	400aa140 	call	400aa14 <__adddf3>
 40034f0:	100d883a 	mov	r6,r2
 40034f4:	180f883a 	mov	r7,r3
 40034f8:	8009883a 	mov	r4,r16
 40034fc:	880b883a 	mov	r5,r17
 4003500:	1027883a 	mov	r19,r2
 4003504:	1825883a 	mov	r18,r3
 4003508:	400bdf40 	call	400bdf4 <__ledf2>
 400350c:	10000816 	blt	r2,zero,4003530 <_dtoa_r+0x948>
 4003510:	980d883a 	mov	r6,r19
 4003514:	900f883a 	mov	r7,r18
 4003518:	8009883a 	mov	r4,r16
 400351c:	880b883a 	mov	r5,r17
 4003520:	400bc900 	call	400bc90 <__eqdf2>
 4003524:	103f5a1e 	bne	r2,zero,4003290 <__alt_data_end+0xfc003290>
 4003528:	ad40004c 	andi	r21,r21,1
 400352c:	a83f5826 	beq	r21,zero,4003290 <__alt_data_end+0xfc003290>
 4003530:	bd3fffc3 	ldbu	r20,-1(r23)
 4003534:	b8bfffc4 	addi	r2,r23,-1
 4003538:	1007883a 	mov	r3,r2
 400353c:	01400e44 	movi	r5,57
 4003540:	d9800717 	ldw	r6,28(sp)
 4003544:	00000506 	br	400355c <_dtoa_r+0x974>
 4003548:	18ffffc4 	addi	r3,r3,-1
 400354c:	11824726 	beq	r2,r6,4003e6c <_dtoa_r+0x1284>
 4003550:	1d000003 	ldbu	r20,0(r3)
 4003554:	102f883a 	mov	r23,r2
 4003558:	10bfffc4 	addi	r2,r2,-1
 400355c:	a1003fcc 	andi	r4,r20,255
 4003560:	2100201c 	xori	r4,r4,128
 4003564:	213fe004 	addi	r4,r4,-128
 4003568:	217ff726 	beq	r4,r5,4003548 <__alt_data_end+0xfc003548>
 400356c:	a2000044 	addi	r8,r20,1
 4003570:	12000005 	stb	r8,0(r2)
 4003574:	003f4606 	br	4003290 <__alt_data_end+0xfc003290>
 4003578:	d9000b17 	ldw	r4,44(sp)
 400357c:	2000c826 	beq	r4,zero,40038a0 <_dtoa_r+0xcb8>
 4003580:	d9800317 	ldw	r6,12(sp)
 4003584:	00c00044 	movi	r3,1
 4003588:	1980f90e 	bge	r3,r6,4003970 <_dtoa_r+0xd88>
 400358c:	d8800617 	ldw	r2,24(sp)
 4003590:	d8c00a17 	ldw	r3,40(sp)
 4003594:	157fffc4 	addi	r21,r2,-1
 4003598:	1d41f316 	blt	r3,r21,4003d68 <_dtoa_r+0x1180>
 400359c:	1d6bc83a 	sub	r21,r3,r21
 40035a0:	d9c00617 	ldw	r7,24(sp)
 40035a4:	3802aa16 	blt	r7,zero,4004050 <_dtoa_r+0x1468>
 40035a8:	dd000817 	ldw	r20,32(sp)
 40035ac:	d8800617 	ldw	r2,24(sp)
 40035b0:	d8c00817 	ldw	r3,32(sp)
 40035b4:	01400044 	movi	r5,1
 40035b8:	e009883a 	mov	r4,fp
 40035bc:	1887883a 	add	r3,r3,r2
 40035c0:	d8c00815 	stw	r3,32(sp)
 40035c4:	b0ad883a 	add	r22,r22,r2
 40035c8:	40060b00 	call	40060b0 <__i2b>
 40035cc:	1023883a 	mov	r17,r2
 40035d0:	a0000826 	beq	r20,zero,40035f4 <_dtoa_r+0xa0c>
 40035d4:	0580070e 	bge	zero,r22,40035f4 <_dtoa_r+0xa0c>
 40035d8:	a005883a 	mov	r2,r20
 40035dc:	b500b916 	blt	r22,r20,40038c4 <_dtoa_r+0xcdc>
 40035e0:	d9000817 	ldw	r4,32(sp)
 40035e4:	a0a9c83a 	sub	r20,r20,r2
 40035e8:	b0adc83a 	sub	r22,r22,r2
 40035ec:	2089c83a 	sub	r4,r4,r2
 40035f0:	d9000815 	stw	r4,32(sp)
 40035f4:	d9800a17 	ldw	r6,40(sp)
 40035f8:	0181810e 	bge	zero,r6,4003c00 <_dtoa_r+0x1018>
 40035fc:	d9c00b17 	ldw	r7,44(sp)
 4003600:	3800b326 	beq	r7,zero,40038d0 <_dtoa_r+0xce8>
 4003604:	a800b226 	beq	r21,zero,40038d0 <_dtoa_r+0xce8>
 4003608:	880b883a 	mov	r5,r17
 400360c:	a80d883a 	mov	r6,r21
 4003610:	e009883a 	mov	r4,fp
 4003614:	40063780 	call	4006378 <__pow5mult>
 4003618:	d9800917 	ldw	r6,36(sp)
 400361c:	100b883a 	mov	r5,r2
 4003620:	e009883a 	mov	r4,fp
 4003624:	1023883a 	mov	r17,r2
 4003628:	40060ec0 	call	40060ec <__multiply>
 400362c:	1021883a 	mov	r16,r2
 4003630:	d8800a17 	ldw	r2,40(sp)
 4003634:	d9400917 	ldw	r5,36(sp)
 4003638:	e009883a 	mov	r4,fp
 400363c:	1545c83a 	sub	r2,r2,r21
 4003640:	d8800a15 	stw	r2,40(sp)
 4003644:	4005d240 	call	4005d24 <_Bfree>
 4003648:	d8c00a17 	ldw	r3,40(sp)
 400364c:	18009f1e 	bne	r3,zero,40038cc <_dtoa_r+0xce4>
 4003650:	05c00044 	movi	r23,1
 4003654:	e009883a 	mov	r4,fp
 4003658:	b80b883a 	mov	r5,r23
 400365c:	40060b00 	call	40060b0 <__i2b>
 4003660:	d9000d17 	ldw	r4,52(sp)
 4003664:	102b883a 	mov	r21,r2
 4003668:	2000ce26 	beq	r4,zero,40039a4 <_dtoa_r+0xdbc>
 400366c:	200d883a 	mov	r6,r4
 4003670:	100b883a 	mov	r5,r2
 4003674:	e009883a 	mov	r4,fp
 4003678:	40063780 	call	4006378 <__pow5mult>
 400367c:	d9800317 	ldw	r6,12(sp)
 4003680:	102b883a 	mov	r21,r2
 4003684:	b981810e 	bge	r23,r6,4003c8c <_dtoa_r+0x10a4>
 4003688:	0027883a 	mov	r19,zero
 400368c:	a8800417 	ldw	r2,16(r21)
 4003690:	05c00804 	movi	r23,32
 4003694:	10800104 	addi	r2,r2,4
 4003698:	1085883a 	add	r2,r2,r2
 400369c:	1085883a 	add	r2,r2,r2
 40036a0:	a885883a 	add	r2,r21,r2
 40036a4:	11000017 	ldw	r4,0(r2)
 40036a8:	4005f980 	call	4005f98 <__hi0bits>
 40036ac:	b885c83a 	sub	r2,r23,r2
 40036b0:	1585883a 	add	r2,r2,r22
 40036b4:	108007cc 	andi	r2,r2,31
 40036b8:	1000b326 	beq	r2,zero,4003988 <_dtoa_r+0xda0>
 40036bc:	00c00804 	movi	r3,32
 40036c0:	1887c83a 	sub	r3,r3,r2
 40036c4:	01000104 	movi	r4,4
 40036c8:	20c2cd0e 	bge	r4,r3,4004200 <_dtoa_r+0x1618>
 40036cc:	00c00704 	movi	r3,28
 40036d0:	1885c83a 	sub	r2,r3,r2
 40036d4:	d8c00817 	ldw	r3,32(sp)
 40036d8:	a0a9883a 	add	r20,r20,r2
 40036dc:	b0ad883a 	add	r22,r22,r2
 40036e0:	1887883a 	add	r3,r3,r2
 40036e4:	d8c00815 	stw	r3,32(sp)
 40036e8:	d9800817 	ldw	r6,32(sp)
 40036ec:	0180040e 	bge	zero,r6,4003700 <_dtoa_r+0xb18>
 40036f0:	800b883a 	mov	r5,r16
 40036f4:	e009883a 	mov	r4,fp
 40036f8:	40064b80 	call	40064b8 <__lshift>
 40036fc:	1021883a 	mov	r16,r2
 4003700:	0580050e 	bge	zero,r22,4003718 <_dtoa_r+0xb30>
 4003704:	a80b883a 	mov	r5,r21
 4003708:	b00d883a 	mov	r6,r22
 400370c:	e009883a 	mov	r4,fp
 4003710:	40064b80 	call	40064b8 <__lshift>
 4003714:	102b883a 	mov	r21,r2
 4003718:	d9c00e17 	ldw	r7,56(sp)
 400371c:	3801211e 	bne	r7,zero,4003ba4 <_dtoa_r+0xfbc>
 4003720:	d9800617 	ldw	r6,24(sp)
 4003724:	0181380e 	bge	zero,r6,4003c08 <_dtoa_r+0x1020>
 4003728:	d8c00b17 	ldw	r3,44(sp)
 400372c:	1800ab1e 	bne	r3,zero,40039dc <_dtoa_r+0xdf4>
 4003730:	dc800717 	ldw	r18,28(sp)
 4003734:	dcc00617 	ldw	r19,24(sp)
 4003738:	9029883a 	mov	r20,r18
 400373c:	00000206 	br	4003748 <_dtoa_r+0xb60>
 4003740:	4005d4c0 	call	4005d4c <__multadd>
 4003744:	1021883a 	mov	r16,r2
 4003748:	a80b883a 	mov	r5,r21
 400374c:	8009883a 	mov	r4,r16
 4003750:	40029c00 	call	40029c0 <quorem>
 4003754:	10800c04 	addi	r2,r2,48
 4003758:	90800005 	stb	r2,0(r18)
 400375c:	94800044 	addi	r18,r18,1
 4003760:	9507c83a 	sub	r3,r18,r20
 4003764:	000f883a 	mov	r7,zero
 4003768:	01800284 	movi	r6,10
 400376c:	800b883a 	mov	r5,r16
 4003770:	e009883a 	mov	r4,fp
 4003774:	1cfff216 	blt	r3,r19,4003740 <__alt_data_end+0xfc003740>
 4003778:	1011883a 	mov	r8,r2
 400377c:	d8800617 	ldw	r2,24(sp)
 4003780:	0082370e 	bge	zero,r2,4004060 <_dtoa_r+0x1478>
 4003784:	d9000717 	ldw	r4,28(sp)
 4003788:	0025883a 	mov	r18,zero
 400378c:	20af883a 	add	r23,r4,r2
 4003790:	01800044 	movi	r6,1
 4003794:	800b883a 	mov	r5,r16
 4003798:	e009883a 	mov	r4,fp
 400379c:	da001715 	stw	r8,92(sp)
 40037a0:	40064b80 	call	40064b8 <__lshift>
 40037a4:	a80b883a 	mov	r5,r21
 40037a8:	1009883a 	mov	r4,r2
 40037ac:	d8800915 	stw	r2,36(sp)
 40037b0:	40066000 	call	4006600 <__mcmp>
 40037b4:	da001717 	ldw	r8,92(sp)
 40037b8:	0081800e 	bge	zero,r2,4003dbc <_dtoa_r+0x11d4>
 40037bc:	b93fffc3 	ldbu	r4,-1(r23)
 40037c0:	b8bfffc4 	addi	r2,r23,-1
 40037c4:	1007883a 	mov	r3,r2
 40037c8:	01800e44 	movi	r6,57
 40037cc:	d9c00717 	ldw	r7,28(sp)
 40037d0:	00000506 	br	40037e8 <_dtoa_r+0xc00>
 40037d4:	18ffffc4 	addi	r3,r3,-1
 40037d8:	11c12326 	beq	r2,r7,4003c68 <_dtoa_r+0x1080>
 40037dc:	19000003 	ldbu	r4,0(r3)
 40037e0:	102f883a 	mov	r23,r2
 40037e4:	10bfffc4 	addi	r2,r2,-1
 40037e8:	21403fcc 	andi	r5,r4,255
 40037ec:	2940201c 	xori	r5,r5,128
 40037f0:	297fe004 	addi	r5,r5,-128
 40037f4:	29bff726 	beq	r5,r6,40037d4 <__alt_data_end+0xfc0037d4>
 40037f8:	21000044 	addi	r4,r4,1
 40037fc:	11000005 	stb	r4,0(r2)
 4003800:	a80b883a 	mov	r5,r21
 4003804:	e009883a 	mov	r4,fp
 4003808:	4005d240 	call	4005d24 <_Bfree>
 400380c:	883ea026 	beq	r17,zero,4003290 <__alt_data_end+0xfc003290>
 4003810:	90000426 	beq	r18,zero,4003824 <_dtoa_r+0xc3c>
 4003814:	94400326 	beq	r18,r17,4003824 <_dtoa_r+0xc3c>
 4003818:	900b883a 	mov	r5,r18
 400381c:	e009883a 	mov	r4,fp
 4003820:	4005d240 	call	4005d24 <_Bfree>
 4003824:	880b883a 	mov	r5,r17
 4003828:	e009883a 	mov	r4,fp
 400382c:	4005d240 	call	4005d24 <_Bfree>
 4003830:	003e9706 	br	4003290 <__alt_data_end+0xfc003290>
 4003834:	01800044 	movi	r6,1
 4003838:	d9800e15 	stw	r6,56(sp)
 400383c:	003d9606 	br	4002e98 <__alt_data_end+0xfc002e98>
 4003840:	d8800817 	ldw	r2,32(sp)
 4003844:	d8c00517 	ldw	r3,20(sp)
 4003848:	d8000d15 	stw	zero,52(sp)
 400384c:	10c5c83a 	sub	r2,r2,r3
 4003850:	00c9c83a 	sub	r4,zero,r3
 4003854:	d8800815 	stw	r2,32(sp)
 4003858:	d9000a15 	stw	r4,40(sp)
 400385c:	003d9706 	br	4002ebc <__alt_data_end+0xfc002ebc>
 4003860:	05adc83a 	sub	r22,zero,r22
 4003864:	dd800815 	stw	r22,32(sp)
 4003868:	002d883a 	mov	r22,zero
 400386c:	003d8e06 	br	4002ea8 <__alt_data_end+0xfc002ea8>
 4003870:	d9000517 	ldw	r4,20(sp)
 4003874:	400d0d00 	call	400d0d0 <__floatsidf>
 4003878:	100d883a 	mov	r6,r2
 400387c:	180f883a 	mov	r7,r3
 4003880:	a009883a 	mov	r4,r20
 4003884:	880b883a 	mov	r5,r17
 4003888:	400bc900 	call	400bc90 <__eqdf2>
 400388c:	103d7126 	beq	r2,zero,4002e54 <__alt_data_end+0xfc002e54>
 4003890:	d9c00517 	ldw	r7,20(sp)
 4003894:	39ffffc4 	addi	r7,r7,-1
 4003898:	d9c00515 	stw	r7,20(sp)
 400389c:	003d6d06 	br	4002e54 <__alt_data_end+0xfc002e54>
 40038a0:	dd400a17 	ldw	r21,40(sp)
 40038a4:	dd000817 	ldw	r20,32(sp)
 40038a8:	0023883a 	mov	r17,zero
 40038ac:	003f4806 	br	40035d0 <__alt_data_end+0xfc0035d0>
 40038b0:	10e3c83a 	sub	r17,r2,r3
 40038b4:	9448983a 	sll	r4,r18,r17
 40038b8:	003d3206 	br	4002d84 <__alt_data_end+0xfc002d84>
 40038bc:	d8000e15 	stw	zero,56(sp)
 40038c0:	003d7506 	br	4002e98 <__alt_data_end+0xfc002e98>
 40038c4:	b005883a 	mov	r2,r22
 40038c8:	003f4506 	br	40035e0 <__alt_data_end+0xfc0035e0>
 40038cc:	dc000915 	stw	r16,36(sp)
 40038d0:	d9800a17 	ldw	r6,40(sp)
 40038d4:	d9400917 	ldw	r5,36(sp)
 40038d8:	e009883a 	mov	r4,fp
 40038dc:	40063780 	call	4006378 <__pow5mult>
 40038e0:	1021883a 	mov	r16,r2
 40038e4:	003f5a06 	br	4003650 <__alt_data_end+0xfc003650>
 40038e8:	01c00044 	movi	r7,1
 40038ec:	d9c00b15 	stw	r7,44(sp)
 40038f0:	d8802217 	ldw	r2,136(sp)
 40038f4:	0081280e 	bge	zero,r2,4003d98 <_dtoa_r+0x11b0>
 40038f8:	100d883a 	mov	r6,r2
 40038fc:	1021883a 	mov	r16,r2
 4003900:	d8800c15 	stw	r2,48(sp)
 4003904:	d8800615 	stw	r2,24(sp)
 4003908:	003d8806 	br	4002f2c <__alt_data_end+0xfc002f2c>
 400390c:	d8800617 	ldw	r2,24(sp)
 4003910:	00be9b16 	blt	zero,r2,4003380 <__alt_data_end+0xfc003380>
 4003914:	10010f1e 	bne	r2,zero,4003d54 <_dtoa_r+0x116c>
 4003918:	880b883a 	mov	r5,r17
 400391c:	000d883a 	mov	r6,zero
 4003920:	01d00534 	movhi	r7,16404
 4003924:	8009883a 	mov	r4,r16
 4003928:	400bee80 	call	400bee8 <__muldf3>
 400392c:	900d883a 	mov	r6,r18
 4003930:	980f883a 	mov	r7,r19
 4003934:	1009883a 	mov	r4,r2
 4003938:	180b883a 	mov	r5,r3
 400393c:	400bd180 	call	400bd18 <__gedf2>
 4003940:	002b883a 	mov	r21,zero
 4003944:	0023883a 	mov	r17,zero
 4003948:	1000bf16 	blt	r2,zero,4003c48 <_dtoa_r+0x1060>
 400394c:	d9802217 	ldw	r6,136(sp)
 4003950:	ddc00717 	ldw	r23,28(sp)
 4003954:	018c303a 	nor	r6,zero,r6
 4003958:	d9800515 	stw	r6,20(sp)
 400395c:	a80b883a 	mov	r5,r21
 4003960:	e009883a 	mov	r4,fp
 4003964:	4005d240 	call	4005d24 <_Bfree>
 4003968:	883e4926 	beq	r17,zero,4003290 <__alt_data_end+0xfc003290>
 400396c:	003fad06 	br	4003824 <__alt_data_end+0xfc003824>
 4003970:	d9c01117 	ldw	r7,68(sp)
 4003974:	3801bc26 	beq	r7,zero,4004068 <_dtoa_r+0x1480>
 4003978:	10810cc4 	addi	r2,r2,1075
 400397c:	dd400a17 	ldw	r21,40(sp)
 4003980:	dd000817 	ldw	r20,32(sp)
 4003984:	003f0a06 	br	40035b0 <__alt_data_end+0xfc0035b0>
 4003988:	00800704 	movi	r2,28
 400398c:	d9000817 	ldw	r4,32(sp)
 4003990:	a0a9883a 	add	r20,r20,r2
 4003994:	b0ad883a 	add	r22,r22,r2
 4003998:	2089883a 	add	r4,r4,r2
 400399c:	d9000815 	stw	r4,32(sp)
 40039a0:	003f5106 	br	40036e8 <__alt_data_end+0xfc0036e8>
 40039a4:	d8c00317 	ldw	r3,12(sp)
 40039a8:	b8c1fc0e 	bge	r23,r3,400419c <_dtoa_r+0x15b4>
 40039ac:	0027883a 	mov	r19,zero
 40039b0:	b805883a 	mov	r2,r23
 40039b4:	003f3e06 	br	40036b0 <__alt_data_end+0xfc0036b0>
 40039b8:	880b883a 	mov	r5,r17
 40039bc:	e009883a 	mov	r4,fp
 40039c0:	000f883a 	mov	r7,zero
 40039c4:	01800284 	movi	r6,10
 40039c8:	4005d4c0 	call	4005d4c <__multadd>
 40039cc:	d9000c17 	ldw	r4,48(sp)
 40039d0:	1023883a 	mov	r17,r2
 40039d4:	0102040e 	bge	zero,r4,40041e8 <_dtoa_r+0x1600>
 40039d8:	d9000615 	stw	r4,24(sp)
 40039dc:	0500050e 	bge	zero,r20,40039f4 <_dtoa_r+0xe0c>
 40039e0:	880b883a 	mov	r5,r17
 40039e4:	a00d883a 	mov	r6,r20
 40039e8:	e009883a 	mov	r4,fp
 40039ec:	40064b80 	call	40064b8 <__lshift>
 40039f0:	1023883a 	mov	r17,r2
 40039f4:	9801241e 	bne	r19,zero,4003e88 <_dtoa_r+0x12a0>
 40039f8:	8829883a 	mov	r20,r17
 40039fc:	d9000617 	ldw	r4,24(sp)
 4003a00:	dcc00717 	ldw	r19,28(sp)
 4003a04:	9480004c 	andi	r18,r18,1
 4003a08:	20bfffc4 	addi	r2,r4,-1
 4003a0c:	9885883a 	add	r2,r19,r2
 4003a10:	d8800415 	stw	r2,16(sp)
 4003a14:	dc800615 	stw	r18,24(sp)
 4003a18:	a80b883a 	mov	r5,r21
 4003a1c:	8009883a 	mov	r4,r16
 4003a20:	40029c00 	call	40029c0 <quorem>
 4003a24:	880b883a 	mov	r5,r17
 4003a28:	8009883a 	mov	r4,r16
 4003a2c:	102f883a 	mov	r23,r2
 4003a30:	40066000 	call	4006600 <__mcmp>
 4003a34:	a80b883a 	mov	r5,r21
 4003a38:	a00d883a 	mov	r6,r20
 4003a3c:	e009883a 	mov	r4,fp
 4003a40:	102d883a 	mov	r22,r2
 4003a44:	40066600 	call	4006660 <__mdiff>
 4003a48:	1007883a 	mov	r3,r2
 4003a4c:	10800317 	ldw	r2,12(r2)
 4003a50:	bc800c04 	addi	r18,r23,48
 4003a54:	180b883a 	mov	r5,r3
 4003a58:	10004e1e 	bne	r2,zero,4003b94 <_dtoa_r+0xfac>
 4003a5c:	8009883a 	mov	r4,r16
 4003a60:	d8c01615 	stw	r3,88(sp)
 4003a64:	40066000 	call	4006600 <__mcmp>
 4003a68:	d8c01617 	ldw	r3,88(sp)
 4003a6c:	e009883a 	mov	r4,fp
 4003a70:	d8801615 	stw	r2,88(sp)
 4003a74:	180b883a 	mov	r5,r3
 4003a78:	4005d240 	call	4005d24 <_Bfree>
 4003a7c:	d8801617 	ldw	r2,88(sp)
 4003a80:	1000041e 	bne	r2,zero,4003a94 <_dtoa_r+0xeac>
 4003a84:	d9800317 	ldw	r6,12(sp)
 4003a88:	3000021e 	bne	r6,zero,4003a94 <_dtoa_r+0xeac>
 4003a8c:	d8c00617 	ldw	r3,24(sp)
 4003a90:	18003726 	beq	r3,zero,4003b70 <_dtoa_r+0xf88>
 4003a94:	b0002016 	blt	r22,zero,4003b18 <_dtoa_r+0xf30>
 4003a98:	b000041e 	bne	r22,zero,4003aac <_dtoa_r+0xec4>
 4003a9c:	d9000317 	ldw	r4,12(sp)
 4003aa0:	2000021e 	bne	r4,zero,4003aac <_dtoa_r+0xec4>
 4003aa4:	d8c00617 	ldw	r3,24(sp)
 4003aa8:	18001b26 	beq	r3,zero,4003b18 <_dtoa_r+0xf30>
 4003aac:	00810716 	blt	zero,r2,4003ecc <_dtoa_r+0x12e4>
 4003ab0:	d8c00417 	ldw	r3,16(sp)
 4003ab4:	9d800044 	addi	r22,r19,1
 4003ab8:	9c800005 	stb	r18,0(r19)
 4003abc:	b02f883a 	mov	r23,r22
 4003ac0:	98c10626 	beq	r19,r3,4003edc <_dtoa_r+0x12f4>
 4003ac4:	800b883a 	mov	r5,r16
 4003ac8:	000f883a 	mov	r7,zero
 4003acc:	01800284 	movi	r6,10
 4003ad0:	e009883a 	mov	r4,fp
 4003ad4:	4005d4c0 	call	4005d4c <__multadd>
 4003ad8:	1021883a 	mov	r16,r2
 4003adc:	000f883a 	mov	r7,zero
 4003ae0:	01800284 	movi	r6,10
 4003ae4:	880b883a 	mov	r5,r17
 4003ae8:	e009883a 	mov	r4,fp
 4003aec:	8d002526 	beq	r17,r20,4003b84 <_dtoa_r+0xf9c>
 4003af0:	4005d4c0 	call	4005d4c <__multadd>
 4003af4:	a00b883a 	mov	r5,r20
 4003af8:	000f883a 	mov	r7,zero
 4003afc:	01800284 	movi	r6,10
 4003b00:	e009883a 	mov	r4,fp
 4003b04:	1023883a 	mov	r17,r2
 4003b08:	4005d4c0 	call	4005d4c <__multadd>
 4003b0c:	1029883a 	mov	r20,r2
 4003b10:	b027883a 	mov	r19,r22
 4003b14:	003fc006 	br	4003a18 <__alt_data_end+0xfc003a18>
 4003b18:	9011883a 	mov	r8,r18
 4003b1c:	00800e0e 	bge	zero,r2,4003b58 <_dtoa_r+0xf70>
 4003b20:	800b883a 	mov	r5,r16
 4003b24:	01800044 	movi	r6,1
 4003b28:	e009883a 	mov	r4,fp
 4003b2c:	da001715 	stw	r8,92(sp)
 4003b30:	40064b80 	call	40064b8 <__lshift>
 4003b34:	a80b883a 	mov	r5,r21
 4003b38:	1009883a 	mov	r4,r2
 4003b3c:	1021883a 	mov	r16,r2
 4003b40:	40066000 	call	4006600 <__mcmp>
 4003b44:	da001717 	ldw	r8,92(sp)
 4003b48:	0081960e 	bge	zero,r2,40041a4 <_dtoa_r+0x15bc>
 4003b4c:	00800e44 	movi	r2,57
 4003b50:	40817026 	beq	r8,r2,4004114 <_dtoa_r+0x152c>
 4003b54:	ba000c44 	addi	r8,r23,49
 4003b58:	8825883a 	mov	r18,r17
 4003b5c:	9dc00044 	addi	r23,r19,1
 4003b60:	9a000005 	stb	r8,0(r19)
 4003b64:	a023883a 	mov	r17,r20
 4003b68:	dc000915 	stw	r16,36(sp)
 4003b6c:	003f2406 	br	4003800 <__alt_data_end+0xfc003800>
 4003b70:	00800e44 	movi	r2,57
 4003b74:	9011883a 	mov	r8,r18
 4003b78:	90816626 	beq	r18,r2,4004114 <_dtoa_r+0x152c>
 4003b7c:	05bff516 	blt	zero,r22,4003b54 <__alt_data_end+0xfc003b54>
 4003b80:	003ff506 	br	4003b58 <__alt_data_end+0xfc003b58>
 4003b84:	4005d4c0 	call	4005d4c <__multadd>
 4003b88:	1023883a 	mov	r17,r2
 4003b8c:	1029883a 	mov	r20,r2
 4003b90:	003fdf06 	br	4003b10 <__alt_data_end+0xfc003b10>
 4003b94:	e009883a 	mov	r4,fp
 4003b98:	4005d240 	call	4005d24 <_Bfree>
 4003b9c:	00800044 	movi	r2,1
 4003ba0:	003fbc06 	br	4003a94 <__alt_data_end+0xfc003a94>
 4003ba4:	a80b883a 	mov	r5,r21
 4003ba8:	8009883a 	mov	r4,r16
 4003bac:	40066000 	call	4006600 <__mcmp>
 4003bb0:	103edb0e 	bge	r2,zero,4003720 <__alt_data_end+0xfc003720>
 4003bb4:	800b883a 	mov	r5,r16
 4003bb8:	000f883a 	mov	r7,zero
 4003bbc:	01800284 	movi	r6,10
 4003bc0:	e009883a 	mov	r4,fp
 4003bc4:	4005d4c0 	call	4005d4c <__multadd>
 4003bc8:	1021883a 	mov	r16,r2
 4003bcc:	d8800517 	ldw	r2,20(sp)
 4003bd0:	d8c00b17 	ldw	r3,44(sp)
 4003bd4:	10bfffc4 	addi	r2,r2,-1
 4003bd8:	d8800515 	stw	r2,20(sp)
 4003bdc:	183f761e 	bne	r3,zero,40039b8 <__alt_data_end+0xfc0039b8>
 4003be0:	d9000c17 	ldw	r4,48(sp)
 4003be4:	0101730e 	bge	zero,r4,40041b4 <_dtoa_r+0x15cc>
 4003be8:	d9000615 	stw	r4,24(sp)
 4003bec:	003ed006 	br	4003730 <__alt_data_end+0xfc003730>
 4003bf0:	00800084 	movi	r2,2
 4003bf4:	3081861e 	bne	r6,r2,4004210 <_dtoa_r+0x1628>
 4003bf8:	d8000b15 	stw	zero,44(sp)
 4003bfc:	003f3c06 	br	40038f0 <__alt_data_end+0xfc0038f0>
 4003c00:	dc000917 	ldw	r16,36(sp)
 4003c04:	003e9206 	br	4003650 <__alt_data_end+0xfc003650>
 4003c08:	d9c00317 	ldw	r7,12(sp)
 4003c0c:	00800084 	movi	r2,2
 4003c10:	11fec50e 	bge	r2,r7,4003728 <__alt_data_end+0xfc003728>
 4003c14:	d9000617 	ldw	r4,24(sp)
 4003c18:	20013c1e 	bne	r4,zero,400410c <_dtoa_r+0x1524>
 4003c1c:	a80b883a 	mov	r5,r21
 4003c20:	000f883a 	mov	r7,zero
 4003c24:	01800144 	movi	r6,5
 4003c28:	e009883a 	mov	r4,fp
 4003c2c:	4005d4c0 	call	4005d4c <__multadd>
 4003c30:	100b883a 	mov	r5,r2
 4003c34:	8009883a 	mov	r4,r16
 4003c38:	102b883a 	mov	r21,r2
 4003c3c:	40066000 	call	4006600 <__mcmp>
 4003c40:	dc000915 	stw	r16,36(sp)
 4003c44:	00bf410e 	bge	zero,r2,400394c <__alt_data_end+0xfc00394c>
 4003c48:	d9c00717 	ldw	r7,28(sp)
 4003c4c:	00800c44 	movi	r2,49
 4003c50:	38800005 	stb	r2,0(r7)
 4003c54:	d8800517 	ldw	r2,20(sp)
 4003c58:	3dc00044 	addi	r23,r7,1
 4003c5c:	10800044 	addi	r2,r2,1
 4003c60:	d8800515 	stw	r2,20(sp)
 4003c64:	003f3d06 	br	400395c <__alt_data_end+0xfc00395c>
 4003c68:	d9800517 	ldw	r6,20(sp)
 4003c6c:	d9c00717 	ldw	r7,28(sp)
 4003c70:	00800c44 	movi	r2,49
 4003c74:	31800044 	addi	r6,r6,1
 4003c78:	d9800515 	stw	r6,20(sp)
 4003c7c:	38800005 	stb	r2,0(r7)
 4003c80:	003edf06 	br	4003800 <__alt_data_end+0xfc003800>
 4003c84:	d8000b15 	stw	zero,44(sp)
 4003c88:	003c9f06 	br	4002f08 <__alt_data_end+0xfc002f08>
 4003c8c:	903e7e1e 	bne	r18,zero,4003688 <__alt_data_end+0xfc003688>
 4003c90:	00800434 	movhi	r2,16
 4003c94:	10bfffc4 	addi	r2,r2,-1
 4003c98:	9884703a 	and	r2,r19,r2
 4003c9c:	1000ea1e 	bne	r2,zero,4004048 <_dtoa_r+0x1460>
 4003ca0:	9cdffc2c 	andhi	r19,r19,32752
 4003ca4:	9800e826 	beq	r19,zero,4004048 <_dtoa_r+0x1460>
 4003ca8:	d9c00817 	ldw	r7,32(sp)
 4003cac:	b5800044 	addi	r22,r22,1
 4003cb0:	04c00044 	movi	r19,1
 4003cb4:	39c00044 	addi	r7,r7,1
 4003cb8:	d9c00815 	stw	r7,32(sp)
 4003cbc:	d8800d17 	ldw	r2,52(sp)
 4003cc0:	103e721e 	bne	r2,zero,400368c <__alt_data_end+0xfc00368c>
 4003cc4:	00800044 	movi	r2,1
 4003cc8:	003e7906 	br	40036b0 <__alt_data_end+0xfc0036b0>
 4003ccc:	8009883a 	mov	r4,r16
 4003cd0:	400d0d00 	call	400d0d0 <__floatsidf>
 4003cd4:	d9800f17 	ldw	r6,60(sp)
 4003cd8:	d9c01017 	ldw	r7,64(sp)
 4003cdc:	1009883a 	mov	r4,r2
 4003ce0:	180b883a 	mov	r5,r3
 4003ce4:	400bee80 	call	400bee8 <__muldf3>
 4003ce8:	000d883a 	mov	r6,zero
 4003cec:	01d00734 	movhi	r7,16412
 4003cf0:	1009883a 	mov	r4,r2
 4003cf4:	180b883a 	mov	r5,r3
 4003cf8:	400aa140 	call	400aa14 <__adddf3>
 4003cfc:	047f3034 	movhi	r17,64704
 4003d00:	1021883a 	mov	r16,r2
 4003d04:	1c63883a 	add	r17,r3,r17
 4003d08:	d9000f17 	ldw	r4,60(sp)
 4003d0c:	d9401017 	ldw	r5,64(sp)
 4003d10:	000d883a 	mov	r6,zero
 4003d14:	01d00534 	movhi	r7,16404
 4003d18:	400c7540 	call	400c754 <__subdf3>
 4003d1c:	800d883a 	mov	r6,r16
 4003d20:	880f883a 	mov	r7,r17
 4003d24:	1009883a 	mov	r4,r2
 4003d28:	180b883a 	mov	r5,r3
 4003d2c:	102b883a 	mov	r21,r2
 4003d30:	1829883a 	mov	r20,r3
 4003d34:	400bd180 	call	400bd18 <__gedf2>
 4003d38:	00806c16 	blt	zero,r2,4003eec <_dtoa_r+0x1304>
 4003d3c:	89e0003c 	xorhi	r7,r17,32768
 4003d40:	800d883a 	mov	r6,r16
 4003d44:	a809883a 	mov	r4,r21
 4003d48:	a00b883a 	mov	r5,r20
 4003d4c:	400bdf40 	call	400bdf4 <__ledf2>
 4003d50:	103d7e0e 	bge	r2,zero,400334c <__alt_data_end+0xfc00334c>
 4003d54:	002b883a 	mov	r21,zero
 4003d58:	0023883a 	mov	r17,zero
 4003d5c:	003efb06 	br	400394c <__alt_data_end+0xfc00394c>
 4003d60:	d8800717 	ldw	r2,28(sp)
 4003d64:	003bd006 	br	4002ca8 <__alt_data_end+0xfc002ca8>
 4003d68:	d9000a17 	ldw	r4,40(sp)
 4003d6c:	d9800d17 	ldw	r6,52(sp)
 4003d70:	dd400a15 	stw	r21,40(sp)
 4003d74:	a905c83a 	sub	r2,r21,r4
 4003d78:	308d883a 	add	r6,r6,r2
 4003d7c:	d9800d15 	stw	r6,52(sp)
 4003d80:	002b883a 	mov	r21,zero
 4003d84:	003e0606 	br	40035a0 <__alt_data_end+0xfc0035a0>
 4003d88:	9023883a 	mov	r17,r18
 4003d8c:	9829883a 	mov	r20,r19
 4003d90:	04000084 	movi	r16,2
 4003d94:	003c9206 	br	4002fe0 <__alt_data_end+0xfc002fe0>
 4003d98:	04000044 	movi	r16,1
 4003d9c:	dc000c15 	stw	r16,48(sp)
 4003da0:	dc000615 	stw	r16,24(sp)
 4003da4:	dc002215 	stw	r16,136(sp)
 4003da8:	e0001115 	stw	zero,68(fp)
 4003dac:	000b883a 	mov	r5,zero
 4003db0:	003c6906 	br	4002f58 <__alt_data_end+0xfc002f58>
 4003db4:	3021883a 	mov	r16,r6
 4003db8:	003ffb06 	br	4003da8 <__alt_data_end+0xfc003da8>
 4003dbc:	1000021e 	bne	r2,zero,4003dc8 <_dtoa_r+0x11e0>
 4003dc0:	4200004c 	andi	r8,r8,1
 4003dc4:	403e7d1e 	bne	r8,zero,40037bc <__alt_data_end+0xfc0037bc>
 4003dc8:	01000c04 	movi	r4,48
 4003dcc:	00000106 	br	4003dd4 <_dtoa_r+0x11ec>
 4003dd0:	102f883a 	mov	r23,r2
 4003dd4:	b8bfffc4 	addi	r2,r23,-1
 4003dd8:	10c00007 	ldb	r3,0(r2)
 4003ddc:	193ffc26 	beq	r3,r4,4003dd0 <__alt_data_end+0xfc003dd0>
 4003de0:	003e8706 	br	4003800 <__alt_data_end+0xfc003800>
 4003de4:	d8800517 	ldw	r2,20(sp)
 4003de8:	00a3c83a 	sub	r17,zero,r2
 4003dec:	8800a426 	beq	r17,zero,4004080 <_dtoa_r+0x1498>
 4003df0:	888003cc 	andi	r2,r17,15
 4003df4:	100490fa 	slli	r2,r2,3
 4003df8:	00c10074 	movhi	r3,1025
 4003dfc:	18c96e04 	addi	r3,r3,9656
 4003e00:	1885883a 	add	r2,r3,r2
 4003e04:	11800017 	ldw	r6,0(r2)
 4003e08:	11c00117 	ldw	r7,4(r2)
 4003e0c:	9009883a 	mov	r4,r18
 4003e10:	980b883a 	mov	r5,r19
 4003e14:	8823d13a 	srai	r17,r17,4
 4003e18:	400bee80 	call	400bee8 <__muldf3>
 4003e1c:	d8800f15 	stw	r2,60(sp)
 4003e20:	d8c01015 	stw	r3,64(sp)
 4003e24:	8800e826 	beq	r17,zero,40041c8 <_dtoa_r+0x15e0>
 4003e28:	05010074 	movhi	r20,1025
 4003e2c:	a5096404 	addi	r20,r20,9616
 4003e30:	04000084 	movi	r16,2
 4003e34:	8980004c 	andi	r6,r17,1
 4003e38:	1009883a 	mov	r4,r2
 4003e3c:	8823d07a 	srai	r17,r17,1
 4003e40:	180b883a 	mov	r5,r3
 4003e44:	30000426 	beq	r6,zero,4003e58 <_dtoa_r+0x1270>
 4003e48:	a1800017 	ldw	r6,0(r20)
 4003e4c:	a1c00117 	ldw	r7,4(r20)
 4003e50:	84000044 	addi	r16,r16,1
 4003e54:	400bee80 	call	400bee8 <__muldf3>
 4003e58:	a5000204 	addi	r20,r20,8
 4003e5c:	883ff51e 	bne	r17,zero,4003e34 <__alt_data_end+0xfc003e34>
 4003e60:	d8800f15 	stw	r2,60(sp)
 4003e64:	d8c01015 	stw	r3,64(sp)
 4003e68:	003c7606 	br	4003044 <__alt_data_end+0xfc003044>
 4003e6c:	00c00c04 	movi	r3,48
 4003e70:	10c00005 	stb	r3,0(r2)
 4003e74:	d8c00517 	ldw	r3,20(sp)
 4003e78:	bd3fffc3 	ldbu	r20,-1(r23)
 4003e7c:	18c00044 	addi	r3,r3,1
 4003e80:	d8c00515 	stw	r3,20(sp)
 4003e84:	003db906 	br	400356c <__alt_data_end+0xfc00356c>
 4003e88:	89400117 	ldw	r5,4(r17)
 4003e8c:	e009883a 	mov	r4,fp
 4003e90:	4005c7c0 	call	4005c7c <_Balloc>
 4003e94:	89800417 	ldw	r6,16(r17)
 4003e98:	89400304 	addi	r5,r17,12
 4003e9c:	11000304 	addi	r4,r2,12
 4003ea0:	31800084 	addi	r6,r6,2
 4003ea4:	318d883a 	add	r6,r6,r6
 4003ea8:	318d883a 	add	r6,r6,r6
 4003eac:	1027883a 	mov	r19,r2
 4003eb0:	4005a0c0 	call	4005a0c <memcpy>
 4003eb4:	01800044 	movi	r6,1
 4003eb8:	980b883a 	mov	r5,r19
 4003ebc:	e009883a 	mov	r4,fp
 4003ec0:	40064b80 	call	40064b8 <__lshift>
 4003ec4:	1029883a 	mov	r20,r2
 4003ec8:	003ecc06 	br	40039fc <__alt_data_end+0xfc0039fc>
 4003ecc:	00800e44 	movi	r2,57
 4003ed0:	90809026 	beq	r18,r2,4004114 <_dtoa_r+0x152c>
 4003ed4:	92000044 	addi	r8,r18,1
 4003ed8:	003f1f06 	br	4003b58 <__alt_data_end+0xfc003b58>
 4003edc:	9011883a 	mov	r8,r18
 4003ee0:	8825883a 	mov	r18,r17
 4003ee4:	a023883a 	mov	r17,r20
 4003ee8:	003e2906 	br	4003790 <__alt_data_end+0xfc003790>
 4003eec:	002b883a 	mov	r21,zero
 4003ef0:	0023883a 	mov	r17,zero
 4003ef4:	003f5406 	br	4003c48 <__alt_data_end+0xfc003c48>
 4003ef8:	61bfffc4 	addi	r6,r12,-1
 4003efc:	300490fa 	slli	r2,r6,3
 4003f00:	00c10074 	movhi	r3,1025
 4003f04:	18c96e04 	addi	r3,r3,9656
 4003f08:	1885883a 	add	r2,r3,r2
 4003f0c:	11000017 	ldw	r4,0(r2)
 4003f10:	11400117 	ldw	r5,4(r2)
 4003f14:	d8800717 	ldw	r2,28(sp)
 4003f18:	880f883a 	mov	r7,r17
 4003f1c:	d9801215 	stw	r6,72(sp)
 4003f20:	800d883a 	mov	r6,r16
 4003f24:	db001615 	stw	r12,88(sp)
 4003f28:	15c00044 	addi	r23,r2,1
 4003f2c:	400bee80 	call	400bee8 <__muldf3>
 4003f30:	d9401017 	ldw	r5,64(sp)
 4003f34:	d9000f17 	ldw	r4,60(sp)
 4003f38:	d8c01515 	stw	r3,84(sp)
 4003f3c:	d8801415 	stw	r2,80(sp)
 4003f40:	400d0500 	call	400d050 <__fixdfsi>
 4003f44:	1009883a 	mov	r4,r2
 4003f48:	1021883a 	mov	r16,r2
 4003f4c:	400d0d00 	call	400d0d0 <__floatsidf>
 4003f50:	d9000f17 	ldw	r4,60(sp)
 4003f54:	d9401017 	ldw	r5,64(sp)
 4003f58:	100d883a 	mov	r6,r2
 4003f5c:	180f883a 	mov	r7,r3
 4003f60:	400c7540 	call	400c754 <__subdf3>
 4003f64:	1829883a 	mov	r20,r3
 4003f68:	d8c00717 	ldw	r3,28(sp)
 4003f6c:	84000c04 	addi	r16,r16,48
 4003f70:	1023883a 	mov	r17,r2
 4003f74:	1c000005 	stb	r16,0(r3)
 4003f78:	db001617 	ldw	r12,88(sp)
 4003f7c:	00800044 	movi	r2,1
 4003f80:	60802226 	beq	r12,r2,400400c <_dtoa_r+0x1424>
 4003f84:	d9c00717 	ldw	r7,28(sp)
 4003f88:	8805883a 	mov	r2,r17
 4003f8c:	b82b883a 	mov	r21,r23
 4003f90:	3b19883a 	add	r12,r7,r12
 4003f94:	6023883a 	mov	r17,r12
 4003f98:	a007883a 	mov	r3,r20
 4003f9c:	dc800f15 	stw	r18,60(sp)
 4003fa0:	000d883a 	mov	r6,zero
 4003fa4:	01d00934 	movhi	r7,16420
 4003fa8:	1009883a 	mov	r4,r2
 4003fac:	180b883a 	mov	r5,r3
 4003fb0:	400bee80 	call	400bee8 <__muldf3>
 4003fb4:	180b883a 	mov	r5,r3
 4003fb8:	1009883a 	mov	r4,r2
 4003fbc:	1829883a 	mov	r20,r3
 4003fc0:	1025883a 	mov	r18,r2
 4003fc4:	400d0500 	call	400d050 <__fixdfsi>
 4003fc8:	1009883a 	mov	r4,r2
 4003fcc:	1021883a 	mov	r16,r2
 4003fd0:	400d0d00 	call	400d0d0 <__floatsidf>
 4003fd4:	100d883a 	mov	r6,r2
 4003fd8:	180f883a 	mov	r7,r3
 4003fdc:	9009883a 	mov	r4,r18
 4003fe0:	a00b883a 	mov	r5,r20
 4003fe4:	84000c04 	addi	r16,r16,48
 4003fe8:	400c7540 	call	400c754 <__subdf3>
 4003fec:	ad400044 	addi	r21,r21,1
 4003ff0:	ac3fffc5 	stb	r16,-1(r21)
 4003ff4:	ac7fea1e 	bne	r21,r17,4003fa0 <__alt_data_end+0xfc003fa0>
 4003ff8:	1023883a 	mov	r17,r2
 4003ffc:	d8801217 	ldw	r2,72(sp)
 4004000:	dc800f17 	ldw	r18,60(sp)
 4004004:	1829883a 	mov	r20,r3
 4004008:	b8af883a 	add	r23,r23,r2
 400400c:	d9001417 	ldw	r4,80(sp)
 4004010:	d9401517 	ldw	r5,84(sp)
 4004014:	000d883a 	mov	r6,zero
 4004018:	01cff834 	movhi	r7,16352
 400401c:	400aa140 	call	400aa14 <__adddf3>
 4004020:	880d883a 	mov	r6,r17
 4004024:	a00f883a 	mov	r7,r20
 4004028:	1009883a 	mov	r4,r2
 400402c:	180b883a 	mov	r5,r3
 4004030:	400bdf40 	call	400bdf4 <__ledf2>
 4004034:	10003e0e 	bge	r2,zero,4004130 <_dtoa_r+0x1548>
 4004038:	d9001317 	ldw	r4,76(sp)
 400403c:	bd3fffc3 	ldbu	r20,-1(r23)
 4004040:	d9000515 	stw	r4,20(sp)
 4004044:	003d3b06 	br	4003534 <__alt_data_end+0xfc003534>
 4004048:	0027883a 	mov	r19,zero
 400404c:	003f1b06 	br	4003cbc <__alt_data_end+0xfc003cbc>
 4004050:	d8800817 	ldw	r2,32(sp)
 4004054:	11e9c83a 	sub	r20,r2,r7
 4004058:	0005883a 	mov	r2,zero
 400405c:	003d5406 	br	40035b0 <__alt_data_end+0xfc0035b0>
 4004060:	00800044 	movi	r2,1
 4004064:	003dc706 	br	4003784 <__alt_data_end+0xfc003784>
 4004068:	d8c00217 	ldw	r3,8(sp)
 400406c:	00800d84 	movi	r2,54
 4004070:	dd400a17 	ldw	r21,40(sp)
 4004074:	10c5c83a 	sub	r2,r2,r3
 4004078:	dd000817 	ldw	r20,32(sp)
 400407c:	003d4c06 	br	40035b0 <__alt_data_end+0xfc0035b0>
 4004080:	dc800f15 	stw	r18,60(sp)
 4004084:	dcc01015 	stw	r19,64(sp)
 4004088:	04000084 	movi	r16,2
 400408c:	003bed06 	br	4003044 <__alt_data_end+0xfc003044>
 4004090:	d9000617 	ldw	r4,24(sp)
 4004094:	203f0d26 	beq	r4,zero,4003ccc <__alt_data_end+0xfc003ccc>
 4004098:	d9800c17 	ldw	r6,48(sp)
 400409c:	01bcab0e 	bge	zero,r6,400334c <__alt_data_end+0xfc00334c>
 40040a0:	d9401017 	ldw	r5,64(sp)
 40040a4:	d9000f17 	ldw	r4,60(sp)
 40040a8:	000d883a 	mov	r6,zero
 40040ac:	01d00934 	movhi	r7,16420
 40040b0:	400bee80 	call	400bee8 <__muldf3>
 40040b4:	81000044 	addi	r4,r16,1
 40040b8:	d8800f15 	stw	r2,60(sp)
 40040bc:	d8c01015 	stw	r3,64(sp)
 40040c0:	400d0d00 	call	400d0d0 <__floatsidf>
 40040c4:	d9800f17 	ldw	r6,60(sp)
 40040c8:	d9c01017 	ldw	r7,64(sp)
 40040cc:	1009883a 	mov	r4,r2
 40040d0:	180b883a 	mov	r5,r3
 40040d4:	400bee80 	call	400bee8 <__muldf3>
 40040d8:	01d00734 	movhi	r7,16412
 40040dc:	000d883a 	mov	r6,zero
 40040e0:	1009883a 	mov	r4,r2
 40040e4:	180b883a 	mov	r5,r3
 40040e8:	400aa140 	call	400aa14 <__adddf3>
 40040ec:	d9c00517 	ldw	r7,20(sp)
 40040f0:	047f3034 	movhi	r17,64704
 40040f4:	1021883a 	mov	r16,r2
 40040f8:	39ffffc4 	addi	r7,r7,-1
 40040fc:	d9c01315 	stw	r7,76(sp)
 4004100:	1c63883a 	add	r17,r3,r17
 4004104:	db000c17 	ldw	r12,48(sp)
 4004108:	003bea06 	br	40030b4 <__alt_data_end+0xfc0030b4>
 400410c:	dc000915 	stw	r16,36(sp)
 4004110:	003e0e06 	br	400394c <__alt_data_end+0xfc00394c>
 4004114:	01000e44 	movi	r4,57
 4004118:	8825883a 	mov	r18,r17
 400411c:	9dc00044 	addi	r23,r19,1
 4004120:	99000005 	stb	r4,0(r19)
 4004124:	a023883a 	mov	r17,r20
 4004128:	dc000915 	stw	r16,36(sp)
 400412c:	003da406 	br	40037c0 <__alt_data_end+0xfc0037c0>
 4004130:	d9801417 	ldw	r6,80(sp)
 4004134:	d9c01517 	ldw	r7,84(sp)
 4004138:	0009883a 	mov	r4,zero
 400413c:	014ff834 	movhi	r5,16352
 4004140:	400c7540 	call	400c754 <__subdf3>
 4004144:	880d883a 	mov	r6,r17
 4004148:	a00f883a 	mov	r7,r20
 400414c:	1009883a 	mov	r4,r2
 4004150:	180b883a 	mov	r5,r3
 4004154:	400bd180 	call	400bd18 <__gedf2>
 4004158:	00bc7c0e 	bge	zero,r2,400334c <__alt_data_end+0xfc00334c>
 400415c:	01000c04 	movi	r4,48
 4004160:	00000106 	br	4004168 <_dtoa_r+0x1580>
 4004164:	102f883a 	mov	r23,r2
 4004168:	b8bfffc4 	addi	r2,r23,-1
 400416c:	10c00007 	ldb	r3,0(r2)
 4004170:	193ffc26 	beq	r3,r4,4004164 <__alt_data_end+0xfc004164>
 4004174:	d9801317 	ldw	r6,76(sp)
 4004178:	d9800515 	stw	r6,20(sp)
 400417c:	003c4406 	br	4003290 <__alt_data_end+0xfc003290>
 4004180:	d9801317 	ldw	r6,76(sp)
 4004184:	d9800515 	stw	r6,20(sp)
 4004188:	003cea06 	br	4003534 <__alt_data_end+0xfc003534>
 400418c:	dd800f17 	ldw	r22,60(sp)
 4004190:	dcc01017 	ldw	r19,64(sp)
 4004194:	dc801217 	ldw	r18,72(sp)
 4004198:	003c6c06 	br	400334c <__alt_data_end+0xfc00334c>
 400419c:	903e031e 	bne	r18,zero,40039ac <__alt_data_end+0xfc0039ac>
 40041a0:	003ebb06 	br	4003c90 <__alt_data_end+0xfc003c90>
 40041a4:	103e6c1e 	bne	r2,zero,4003b58 <__alt_data_end+0xfc003b58>
 40041a8:	4080004c 	andi	r2,r8,1
 40041ac:	103e6a26 	beq	r2,zero,4003b58 <__alt_data_end+0xfc003b58>
 40041b0:	003e6606 	br	4003b4c <__alt_data_end+0xfc003b4c>
 40041b4:	d8c00317 	ldw	r3,12(sp)
 40041b8:	00800084 	movi	r2,2
 40041bc:	10c02916 	blt	r2,r3,4004264 <_dtoa_r+0x167c>
 40041c0:	d9000c17 	ldw	r4,48(sp)
 40041c4:	003e8806 	br	4003be8 <__alt_data_end+0xfc003be8>
 40041c8:	04000084 	movi	r16,2
 40041cc:	003b9d06 	br	4003044 <__alt_data_end+0xfc003044>
 40041d0:	d9001317 	ldw	r4,76(sp)
 40041d4:	d9000515 	stw	r4,20(sp)
 40041d8:	003cd606 	br	4003534 <__alt_data_end+0xfc003534>
 40041dc:	d8801317 	ldw	r2,76(sp)
 40041e0:	d8800515 	stw	r2,20(sp)
 40041e4:	003c2a06 	br	4003290 <__alt_data_end+0xfc003290>
 40041e8:	d9800317 	ldw	r6,12(sp)
 40041ec:	00800084 	movi	r2,2
 40041f0:	11801516 	blt	r2,r6,4004248 <_dtoa_r+0x1660>
 40041f4:	d9c00c17 	ldw	r7,48(sp)
 40041f8:	d9c00615 	stw	r7,24(sp)
 40041fc:	003df706 	br	40039dc <__alt_data_end+0xfc0039dc>
 4004200:	193d3926 	beq	r3,r4,40036e8 <__alt_data_end+0xfc0036e8>
 4004204:	00c00f04 	movi	r3,60
 4004208:	1885c83a 	sub	r2,r3,r2
 400420c:	003ddf06 	br	400398c <__alt_data_end+0xfc00398c>
 4004210:	e009883a 	mov	r4,fp
 4004214:	e0001115 	stw	zero,68(fp)
 4004218:	000b883a 	mov	r5,zero
 400421c:	4005c7c0 	call	4005c7c <_Balloc>
 4004220:	d8800715 	stw	r2,28(sp)
 4004224:	d8c00717 	ldw	r3,28(sp)
 4004228:	00bfffc4 	movi	r2,-1
 400422c:	01000044 	movi	r4,1
 4004230:	d8800c15 	stw	r2,48(sp)
 4004234:	e0c01015 	stw	r3,64(fp)
 4004238:	d9000b15 	stw	r4,44(sp)
 400423c:	d8800615 	stw	r2,24(sp)
 4004240:	d8002215 	stw	zero,136(sp)
 4004244:	003c4106 	br	400334c <__alt_data_end+0xfc00334c>
 4004248:	d8c00c17 	ldw	r3,48(sp)
 400424c:	d8c00615 	stw	r3,24(sp)
 4004250:	003e7006 	br	4003c14 <__alt_data_end+0xfc003c14>
 4004254:	04400044 	movi	r17,1
 4004258:	003b2006 	br	4002edc <__alt_data_end+0xfc002edc>
 400425c:	000b883a 	mov	r5,zero
 4004260:	003b3d06 	br	4002f58 <__alt_data_end+0xfc002f58>
 4004264:	d8800c17 	ldw	r2,48(sp)
 4004268:	d8800615 	stw	r2,24(sp)
 400426c:	003e6906 	br	4003c14 <__alt_data_end+0xfc003c14>

04004270 <__sflush_r>:
 4004270:	2880030b 	ldhu	r2,12(r5)
 4004274:	defffb04 	addi	sp,sp,-20
 4004278:	dcc00315 	stw	r19,12(sp)
 400427c:	dc400115 	stw	r17,4(sp)
 4004280:	dfc00415 	stw	ra,16(sp)
 4004284:	dc800215 	stw	r18,8(sp)
 4004288:	dc000015 	stw	r16,0(sp)
 400428c:	10c0020c 	andi	r3,r2,8
 4004290:	2823883a 	mov	r17,r5
 4004294:	2027883a 	mov	r19,r4
 4004298:	1800311e 	bne	r3,zero,4004360 <__sflush_r+0xf0>
 400429c:	28c00117 	ldw	r3,4(r5)
 40042a0:	10820014 	ori	r2,r2,2048
 40042a4:	2880030d 	sth	r2,12(r5)
 40042a8:	00c04b0e 	bge	zero,r3,40043d8 <__sflush_r+0x168>
 40042ac:	8a000a17 	ldw	r8,40(r17)
 40042b0:	40002326 	beq	r8,zero,4004340 <__sflush_r+0xd0>
 40042b4:	9c000017 	ldw	r16,0(r19)
 40042b8:	10c4000c 	andi	r3,r2,4096
 40042bc:	98000015 	stw	zero,0(r19)
 40042c0:	18004826 	beq	r3,zero,40043e4 <__sflush_r+0x174>
 40042c4:	89801417 	ldw	r6,80(r17)
 40042c8:	10c0010c 	andi	r3,r2,4
 40042cc:	18000626 	beq	r3,zero,40042e8 <__sflush_r+0x78>
 40042d0:	88c00117 	ldw	r3,4(r17)
 40042d4:	88800c17 	ldw	r2,48(r17)
 40042d8:	30cdc83a 	sub	r6,r6,r3
 40042dc:	10000226 	beq	r2,zero,40042e8 <__sflush_r+0x78>
 40042e0:	88800f17 	ldw	r2,60(r17)
 40042e4:	308dc83a 	sub	r6,r6,r2
 40042e8:	89400717 	ldw	r5,28(r17)
 40042ec:	000f883a 	mov	r7,zero
 40042f0:	9809883a 	mov	r4,r19
 40042f4:	403ee83a 	callr	r8
 40042f8:	00ffffc4 	movi	r3,-1
 40042fc:	10c04426 	beq	r2,r3,4004410 <__sflush_r+0x1a0>
 4004300:	88c0030b 	ldhu	r3,12(r17)
 4004304:	89000417 	ldw	r4,16(r17)
 4004308:	88000115 	stw	zero,4(r17)
 400430c:	197dffcc 	andi	r5,r3,63487
 4004310:	8940030d 	sth	r5,12(r17)
 4004314:	89000015 	stw	r4,0(r17)
 4004318:	18c4000c 	andi	r3,r3,4096
 400431c:	18002c1e 	bne	r3,zero,40043d0 <__sflush_r+0x160>
 4004320:	89400c17 	ldw	r5,48(r17)
 4004324:	9c000015 	stw	r16,0(r19)
 4004328:	28000526 	beq	r5,zero,4004340 <__sflush_r+0xd0>
 400432c:	88801004 	addi	r2,r17,64
 4004330:	28800226 	beq	r5,r2,400433c <__sflush_r+0xcc>
 4004334:	9809883a 	mov	r4,r19
 4004338:	40049ec0 	call	40049ec <_free_r>
 400433c:	88000c15 	stw	zero,48(r17)
 4004340:	0005883a 	mov	r2,zero
 4004344:	dfc00417 	ldw	ra,16(sp)
 4004348:	dcc00317 	ldw	r19,12(sp)
 400434c:	dc800217 	ldw	r18,8(sp)
 4004350:	dc400117 	ldw	r17,4(sp)
 4004354:	dc000017 	ldw	r16,0(sp)
 4004358:	dec00504 	addi	sp,sp,20
 400435c:	f800283a 	ret
 4004360:	2c800417 	ldw	r18,16(r5)
 4004364:	903ff626 	beq	r18,zero,4004340 <__alt_data_end+0xfc004340>
 4004368:	2c000017 	ldw	r16,0(r5)
 400436c:	108000cc 	andi	r2,r2,3
 4004370:	2c800015 	stw	r18,0(r5)
 4004374:	84a1c83a 	sub	r16,r16,r18
 4004378:	1000131e 	bne	r2,zero,40043c8 <__sflush_r+0x158>
 400437c:	28800517 	ldw	r2,20(r5)
 4004380:	88800215 	stw	r2,8(r17)
 4004384:	04000316 	blt	zero,r16,4004394 <__sflush_r+0x124>
 4004388:	003fed06 	br	4004340 <__alt_data_end+0xfc004340>
 400438c:	90a5883a 	add	r18,r18,r2
 4004390:	043feb0e 	bge	zero,r16,4004340 <__alt_data_end+0xfc004340>
 4004394:	88800917 	ldw	r2,36(r17)
 4004398:	89400717 	ldw	r5,28(r17)
 400439c:	800f883a 	mov	r7,r16
 40043a0:	900d883a 	mov	r6,r18
 40043a4:	9809883a 	mov	r4,r19
 40043a8:	103ee83a 	callr	r2
 40043ac:	80a1c83a 	sub	r16,r16,r2
 40043b0:	00bff616 	blt	zero,r2,400438c <__alt_data_end+0xfc00438c>
 40043b4:	88c0030b 	ldhu	r3,12(r17)
 40043b8:	00bfffc4 	movi	r2,-1
 40043bc:	18c01014 	ori	r3,r3,64
 40043c0:	88c0030d 	sth	r3,12(r17)
 40043c4:	003fdf06 	br	4004344 <__alt_data_end+0xfc004344>
 40043c8:	0005883a 	mov	r2,zero
 40043cc:	003fec06 	br	4004380 <__alt_data_end+0xfc004380>
 40043d0:	88801415 	stw	r2,80(r17)
 40043d4:	003fd206 	br	4004320 <__alt_data_end+0xfc004320>
 40043d8:	28c00f17 	ldw	r3,60(r5)
 40043dc:	00ffb316 	blt	zero,r3,40042ac <__alt_data_end+0xfc0042ac>
 40043e0:	003fd706 	br	4004340 <__alt_data_end+0xfc004340>
 40043e4:	89400717 	ldw	r5,28(r17)
 40043e8:	000d883a 	mov	r6,zero
 40043ec:	01c00044 	movi	r7,1
 40043f0:	9809883a 	mov	r4,r19
 40043f4:	403ee83a 	callr	r8
 40043f8:	100d883a 	mov	r6,r2
 40043fc:	00bfffc4 	movi	r2,-1
 4004400:	30801426 	beq	r6,r2,4004454 <__sflush_r+0x1e4>
 4004404:	8880030b 	ldhu	r2,12(r17)
 4004408:	8a000a17 	ldw	r8,40(r17)
 400440c:	003fae06 	br	40042c8 <__alt_data_end+0xfc0042c8>
 4004410:	98c00017 	ldw	r3,0(r19)
 4004414:	183fba26 	beq	r3,zero,4004300 <__alt_data_end+0xfc004300>
 4004418:	01000744 	movi	r4,29
 400441c:	19000626 	beq	r3,r4,4004438 <__sflush_r+0x1c8>
 4004420:	01000584 	movi	r4,22
 4004424:	19000426 	beq	r3,r4,4004438 <__sflush_r+0x1c8>
 4004428:	88c0030b 	ldhu	r3,12(r17)
 400442c:	18c01014 	ori	r3,r3,64
 4004430:	88c0030d 	sth	r3,12(r17)
 4004434:	003fc306 	br	4004344 <__alt_data_end+0xfc004344>
 4004438:	8880030b 	ldhu	r2,12(r17)
 400443c:	88c00417 	ldw	r3,16(r17)
 4004440:	88000115 	stw	zero,4(r17)
 4004444:	10bdffcc 	andi	r2,r2,63487
 4004448:	8880030d 	sth	r2,12(r17)
 400444c:	88c00015 	stw	r3,0(r17)
 4004450:	003fb306 	br	4004320 <__alt_data_end+0xfc004320>
 4004454:	98800017 	ldw	r2,0(r19)
 4004458:	103fea26 	beq	r2,zero,4004404 <__alt_data_end+0xfc004404>
 400445c:	00c00744 	movi	r3,29
 4004460:	10c00226 	beq	r2,r3,400446c <__sflush_r+0x1fc>
 4004464:	00c00584 	movi	r3,22
 4004468:	10c0031e 	bne	r2,r3,4004478 <__sflush_r+0x208>
 400446c:	9c000015 	stw	r16,0(r19)
 4004470:	0005883a 	mov	r2,zero
 4004474:	003fb306 	br	4004344 <__alt_data_end+0xfc004344>
 4004478:	88c0030b 	ldhu	r3,12(r17)
 400447c:	3005883a 	mov	r2,r6
 4004480:	18c01014 	ori	r3,r3,64
 4004484:	88c0030d 	sth	r3,12(r17)
 4004488:	003fae06 	br	4004344 <__alt_data_end+0xfc004344>

0400448c <_fflush_r>:
 400448c:	defffd04 	addi	sp,sp,-12
 4004490:	dc000115 	stw	r16,4(sp)
 4004494:	dfc00215 	stw	ra,8(sp)
 4004498:	2021883a 	mov	r16,r4
 400449c:	20000226 	beq	r4,zero,40044a8 <_fflush_r+0x1c>
 40044a0:	20800e17 	ldw	r2,56(r4)
 40044a4:	10000c26 	beq	r2,zero,40044d8 <_fflush_r+0x4c>
 40044a8:	2880030f 	ldh	r2,12(r5)
 40044ac:	1000051e 	bne	r2,zero,40044c4 <_fflush_r+0x38>
 40044b0:	0005883a 	mov	r2,zero
 40044b4:	dfc00217 	ldw	ra,8(sp)
 40044b8:	dc000117 	ldw	r16,4(sp)
 40044bc:	dec00304 	addi	sp,sp,12
 40044c0:	f800283a 	ret
 40044c4:	8009883a 	mov	r4,r16
 40044c8:	dfc00217 	ldw	ra,8(sp)
 40044cc:	dc000117 	ldw	r16,4(sp)
 40044d0:	dec00304 	addi	sp,sp,12
 40044d4:	40042701 	jmpi	4004270 <__sflush_r>
 40044d8:	d9400015 	stw	r5,0(sp)
 40044dc:	40048780 	call	4004878 <__sinit>
 40044e0:	d9400017 	ldw	r5,0(sp)
 40044e4:	003ff006 	br	40044a8 <__alt_data_end+0xfc0044a8>

040044e8 <fflush>:
 40044e8:	20000526 	beq	r4,zero,4004500 <fflush+0x18>
 40044ec:	00810074 	movhi	r2,1025
 40044f0:	1090f304 	addi	r2,r2,17356
 40044f4:	200b883a 	mov	r5,r4
 40044f8:	11000017 	ldw	r4,0(r2)
 40044fc:	400448c1 	jmpi	400448c <_fflush_r>
 4004500:	00810074 	movhi	r2,1025
 4004504:	1090f204 	addi	r2,r2,17352
 4004508:	11000017 	ldw	r4,0(r2)
 400450c:	01410034 	movhi	r5,1024
 4004510:	29512304 	addi	r5,r5,17548
 4004514:	4004dc01 	jmpi	4004dc0 <_fwalk_reent>

04004518 <__fp_unlock>:
 4004518:	0005883a 	mov	r2,zero
 400451c:	f800283a 	ret

04004520 <_cleanup_r>:
 4004520:	01410074 	movhi	r5,1025
 4004524:	29624d04 	addi	r5,r5,-30412
 4004528:	4004dc01 	jmpi	4004dc0 <_fwalk_reent>

0400452c <__sinit.part.1>:
 400452c:	defff704 	addi	sp,sp,-36
 4004530:	00c10034 	movhi	r3,1024
 4004534:	dfc00815 	stw	ra,32(sp)
 4004538:	ddc00715 	stw	r23,28(sp)
 400453c:	dd800615 	stw	r22,24(sp)
 4004540:	dd400515 	stw	r21,20(sp)
 4004544:	dd000415 	stw	r20,16(sp)
 4004548:	dcc00315 	stw	r19,12(sp)
 400454c:	dc800215 	stw	r18,8(sp)
 4004550:	dc400115 	stw	r17,4(sp)
 4004554:	dc000015 	stw	r16,0(sp)
 4004558:	18d14804 	addi	r3,r3,17696
 400455c:	24000117 	ldw	r16,4(r4)
 4004560:	20c00f15 	stw	r3,60(r4)
 4004564:	2080bb04 	addi	r2,r4,748
 4004568:	00c000c4 	movi	r3,3
 400456c:	20c0b915 	stw	r3,740(r4)
 4004570:	2080ba15 	stw	r2,744(r4)
 4004574:	2000b815 	stw	zero,736(r4)
 4004578:	05c00204 	movi	r23,8
 400457c:	00800104 	movi	r2,4
 4004580:	2025883a 	mov	r18,r4
 4004584:	b80d883a 	mov	r6,r23
 4004588:	81001704 	addi	r4,r16,92
 400458c:	000b883a 	mov	r5,zero
 4004590:	80000015 	stw	zero,0(r16)
 4004594:	80000115 	stw	zero,4(r16)
 4004598:	80000215 	stw	zero,8(r16)
 400459c:	8080030d 	sth	r2,12(r16)
 40045a0:	80001915 	stw	zero,100(r16)
 40045a4:	8000038d 	sth	zero,14(r16)
 40045a8:	80000415 	stw	zero,16(r16)
 40045ac:	80000515 	stw	zero,20(r16)
 40045b0:	80000615 	stw	zero,24(r16)
 40045b4:	4005b540 	call	4005b54 <memset>
 40045b8:	05810034 	movhi	r22,1024
 40045bc:	94400217 	ldw	r17,8(r18)
 40045c0:	05410034 	movhi	r21,1024
 40045c4:	05010034 	movhi	r20,1024
 40045c8:	04c10034 	movhi	r19,1024
 40045cc:	b59b7f04 	addi	r22,r22,28156
 40045d0:	ad5b9604 	addi	r21,r21,28248
 40045d4:	a51bb504 	addi	r20,r20,28372
 40045d8:	9cdbcc04 	addi	r19,r19,28464
 40045dc:	85800815 	stw	r22,32(r16)
 40045e0:	85400915 	stw	r21,36(r16)
 40045e4:	85000a15 	stw	r20,40(r16)
 40045e8:	84c00b15 	stw	r19,44(r16)
 40045ec:	84000715 	stw	r16,28(r16)
 40045f0:	00800284 	movi	r2,10
 40045f4:	8880030d 	sth	r2,12(r17)
 40045f8:	00800044 	movi	r2,1
 40045fc:	b80d883a 	mov	r6,r23
 4004600:	89001704 	addi	r4,r17,92
 4004604:	000b883a 	mov	r5,zero
 4004608:	88000015 	stw	zero,0(r17)
 400460c:	88000115 	stw	zero,4(r17)
 4004610:	88000215 	stw	zero,8(r17)
 4004614:	88001915 	stw	zero,100(r17)
 4004618:	8880038d 	sth	r2,14(r17)
 400461c:	88000415 	stw	zero,16(r17)
 4004620:	88000515 	stw	zero,20(r17)
 4004624:	88000615 	stw	zero,24(r17)
 4004628:	4005b540 	call	4005b54 <memset>
 400462c:	94000317 	ldw	r16,12(r18)
 4004630:	00800484 	movi	r2,18
 4004634:	8c400715 	stw	r17,28(r17)
 4004638:	8d800815 	stw	r22,32(r17)
 400463c:	8d400915 	stw	r21,36(r17)
 4004640:	8d000a15 	stw	r20,40(r17)
 4004644:	8cc00b15 	stw	r19,44(r17)
 4004648:	8080030d 	sth	r2,12(r16)
 400464c:	00800084 	movi	r2,2
 4004650:	80000015 	stw	zero,0(r16)
 4004654:	80000115 	stw	zero,4(r16)
 4004658:	80000215 	stw	zero,8(r16)
 400465c:	80001915 	stw	zero,100(r16)
 4004660:	8080038d 	sth	r2,14(r16)
 4004664:	80000415 	stw	zero,16(r16)
 4004668:	80000515 	stw	zero,20(r16)
 400466c:	80000615 	stw	zero,24(r16)
 4004670:	b80d883a 	mov	r6,r23
 4004674:	000b883a 	mov	r5,zero
 4004678:	81001704 	addi	r4,r16,92
 400467c:	4005b540 	call	4005b54 <memset>
 4004680:	00800044 	movi	r2,1
 4004684:	84000715 	stw	r16,28(r16)
 4004688:	85800815 	stw	r22,32(r16)
 400468c:	85400915 	stw	r21,36(r16)
 4004690:	85000a15 	stw	r20,40(r16)
 4004694:	84c00b15 	stw	r19,44(r16)
 4004698:	90800e15 	stw	r2,56(r18)
 400469c:	dfc00817 	ldw	ra,32(sp)
 40046a0:	ddc00717 	ldw	r23,28(sp)
 40046a4:	dd800617 	ldw	r22,24(sp)
 40046a8:	dd400517 	ldw	r21,20(sp)
 40046ac:	dd000417 	ldw	r20,16(sp)
 40046b0:	dcc00317 	ldw	r19,12(sp)
 40046b4:	dc800217 	ldw	r18,8(sp)
 40046b8:	dc400117 	ldw	r17,4(sp)
 40046bc:	dc000017 	ldw	r16,0(sp)
 40046c0:	dec00904 	addi	sp,sp,36
 40046c4:	f800283a 	ret

040046c8 <__fp_lock>:
 40046c8:	0005883a 	mov	r2,zero
 40046cc:	f800283a 	ret

040046d0 <__sfmoreglue>:
 40046d0:	defffc04 	addi	sp,sp,-16
 40046d4:	dc800215 	stw	r18,8(sp)
 40046d8:	2825883a 	mov	r18,r5
 40046dc:	dc000015 	stw	r16,0(sp)
 40046e0:	01401a04 	movi	r5,104
 40046e4:	2021883a 	mov	r16,r4
 40046e8:	913fffc4 	addi	r4,r18,-1
 40046ec:	dfc00315 	stw	ra,12(sp)
 40046f0:	dc400115 	stw	r17,4(sp)
 40046f4:	400a9ec0 	call	400a9ec <__mulsi3>
 40046f8:	8009883a 	mov	r4,r16
 40046fc:	11401d04 	addi	r5,r2,116
 4004700:	1023883a 	mov	r17,r2
 4004704:	400511c0 	call	400511c <_malloc_r>
 4004708:	1021883a 	mov	r16,r2
 400470c:	10000726 	beq	r2,zero,400472c <__sfmoreglue+0x5c>
 4004710:	11000304 	addi	r4,r2,12
 4004714:	10000015 	stw	zero,0(r2)
 4004718:	14800115 	stw	r18,4(r2)
 400471c:	11000215 	stw	r4,8(r2)
 4004720:	89801a04 	addi	r6,r17,104
 4004724:	000b883a 	mov	r5,zero
 4004728:	4005b540 	call	4005b54 <memset>
 400472c:	8005883a 	mov	r2,r16
 4004730:	dfc00317 	ldw	ra,12(sp)
 4004734:	dc800217 	ldw	r18,8(sp)
 4004738:	dc400117 	ldw	r17,4(sp)
 400473c:	dc000017 	ldw	r16,0(sp)
 4004740:	dec00404 	addi	sp,sp,16
 4004744:	f800283a 	ret

04004748 <__sfp>:
 4004748:	defffb04 	addi	sp,sp,-20
 400474c:	dc000015 	stw	r16,0(sp)
 4004750:	04010074 	movhi	r16,1025
 4004754:	8410f204 	addi	r16,r16,17352
 4004758:	dcc00315 	stw	r19,12(sp)
 400475c:	2027883a 	mov	r19,r4
 4004760:	81000017 	ldw	r4,0(r16)
 4004764:	dfc00415 	stw	ra,16(sp)
 4004768:	dc800215 	stw	r18,8(sp)
 400476c:	20800e17 	ldw	r2,56(r4)
 4004770:	dc400115 	stw	r17,4(sp)
 4004774:	1000021e 	bne	r2,zero,4004780 <__sfp+0x38>
 4004778:	400452c0 	call	400452c <__sinit.part.1>
 400477c:	81000017 	ldw	r4,0(r16)
 4004780:	2480b804 	addi	r18,r4,736
 4004784:	047fffc4 	movi	r17,-1
 4004788:	91000117 	ldw	r4,4(r18)
 400478c:	94000217 	ldw	r16,8(r18)
 4004790:	213fffc4 	addi	r4,r4,-1
 4004794:	20000a16 	blt	r4,zero,40047c0 <__sfp+0x78>
 4004798:	8080030f 	ldh	r2,12(r16)
 400479c:	10000c26 	beq	r2,zero,40047d0 <__sfp+0x88>
 40047a0:	80c01d04 	addi	r3,r16,116
 40047a4:	00000206 	br	40047b0 <__sfp+0x68>
 40047a8:	18bfe60f 	ldh	r2,-104(r3)
 40047ac:	10000826 	beq	r2,zero,40047d0 <__sfp+0x88>
 40047b0:	213fffc4 	addi	r4,r4,-1
 40047b4:	1c3ffd04 	addi	r16,r3,-12
 40047b8:	18c01a04 	addi	r3,r3,104
 40047bc:	247ffa1e 	bne	r4,r17,40047a8 <__alt_data_end+0xfc0047a8>
 40047c0:	90800017 	ldw	r2,0(r18)
 40047c4:	10001d26 	beq	r2,zero,400483c <__sfp+0xf4>
 40047c8:	1025883a 	mov	r18,r2
 40047cc:	003fee06 	br	4004788 <__alt_data_end+0xfc004788>
 40047d0:	00bfffc4 	movi	r2,-1
 40047d4:	8080038d 	sth	r2,14(r16)
 40047d8:	00800044 	movi	r2,1
 40047dc:	8080030d 	sth	r2,12(r16)
 40047e0:	80001915 	stw	zero,100(r16)
 40047e4:	80000015 	stw	zero,0(r16)
 40047e8:	80000215 	stw	zero,8(r16)
 40047ec:	80000115 	stw	zero,4(r16)
 40047f0:	80000415 	stw	zero,16(r16)
 40047f4:	80000515 	stw	zero,20(r16)
 40047f8:	80000615 	stw	zero,24(r16)
 40047fc:	01800204 	movi	r6,8
 4004800:	000b883a 	mov	r5,zero
 4004804:	81001704 	addi	r4,r16,92
 4004808:	4005b540 	call	4005b54 <memset>
 400480c:	8005883a 	mov	r2,r16
 4004810:	80000c15 	stw	zero,48(r16)
 4004814:	80000d15 	stw	zero,52(r16)
 4004818:	80001115 	stw	zero,68(r16)
 400481c:	80001215 	stw	zero,72(r16)
 4004820:	dfc00417 	ldw	ra,16(sp)
 4004824:	dcc00317 	ldw	r19,12(sp)
 4004828:	dc800217 	ldw	r18,8(sp)
 400482c:	dc400117 	ldw	r17,4(sp)
 4004830:	dc000017 	ldw	r16,0(sp)
 4004834:	dec00504 	addi	sp,sp,20
 4004838:	f800283a 	ret
 400483c:	01400104 	movi	r5,4
 4004840:	9809883a 	mov	r4,r19
 4004844:	40046d00 	call	40046d0 <__sfmoreglue>
 4004848:	90800015 	stw	r2,0(r18)
 400484c:	103fde1e 	bne	r2,zero,40047c8 <__alt_data_end+0xfc0047c8>
 4004850:	00800304 	movi	r2,12
 4004854:	98800015 	stw	r2,0(r19)
 4004858:	0005883a 	mov	r2,zero
 400485c:	003ff006 	br	4004820 <__alt_data_end+0xfc004820>

04004860 <_cleanup>:
 4004860:	00810074 	movhi	r2,1025
 4004864:	1090f204 	addi	r2,r2,17352
 4004868:	11000017 	ldw	r4,0(r2)
 400486c:	01410074 	movhi	r5,1025
 4004870:	29624d04 	addi	r5,r5,-30412
 4004874:	4004dc01 	jmpi	4004dc0 <_fwalk_reent>

04004878 <__sinit>:
 4004878:	20800e17 	ldw	r2,56(r4)
 400487c:	10000126 	beq	r2,zero,4004884 <__sinit+0xc>
 4004880:	f800283a 	ret
 4004884:	400452c1 	jmpi	400452c <__sinit.part.1>

04004888 <__sfp_lock_acquire>:
 4004888:	f800283a 	ret

0400488c <__sfp_lock_release>:
 400488c:	f800283a 	ret

04004890 <__sinit_lock_acquire>:
 4004890:	f800283a 	ret

04004894 <__sinit_lock_release>:
 4004894:	f800283a 	ret

04004898 <__fp_lock_all>:
 4004898:	00810074 	movhi	r2,1025
 400489c:	1090f304 	addi	r2,r2,17356
 40048a0:	11000017 	ldw	r4,0(r2)
 40048a4:	01410034 	movhi	r5,1024
 40048a8:	2951b204 	addi	r5,r5,18120
 40048ac:	4004cfc1 	jmpi	4004cfc <_fwalk>

040048b0 <__fp_unlock_all>:
 40048b0:	00810074 	movhi	r2,1025
 40048b4:	1090f304 	addi	r2,r2,17356
 40048b8:	11000017 	ldw	r4,0(r2)
 40048bc:	01410034 	movhi	r5,1024
 40048c0:	29514604 	addi	r5,r5,17688
 40048c4:	4004cfc1 	jmpi	4004cfc <_fwalk>

040048c8 <_malloc_trim_r>:
 40048c8:	defffb04 	addi	sp,sp,-20
 40048cc:	dcc00315 	stw	r19,12(sp)
 40048d0:	04c10074 	movhi	r19,1025
 40048d4:	dc800215 	stw	r18,8(sp)
 40048d8:	dc400115 	stw	r17,4(sp)
 40048dc:	dc000015 	stw	r16,0(sp)
 40048e0:	dfc00415 	stw	ra,16(sp)
 40048e4:	2821883a 	mov	r16,r5
 40048e8:	9ccb2a04 	addi	r19,r19,11432
 40048ec:	2025883a 	mov	r18,r4
 40048f0:	400d8540 	call	400d854 <__malloc_lock>
 40048f4:	98800217 	ldw	r2,8(r19)
 40048f8:	14400117 	ldw	r17,4(r2)
 40048fc:	00bfff04 	movi	r2,-4
 4004900:	88a2703a 	and	r17,r17,r2
 4004904:	8c21c83a 	sub	r16,r17,r16
 4004908:	8403fbc4 	addi	r16,r16,4079
 400490c:	8020d33a 	srli	r16,r16,12
 4004910:	0083ffc4 	movi	r2,4095
 4004914:	843fffc4 	addi	r16,r16,-1
 4004918:	8020933a 	slli	r16,r16,12
 400491c:	1400060e 	bge	r2,r16,4004938 <_malloc_trim_r+0x70>
 4004920:	000b883a 	mov	r5,zero
 4004924:	9009883a 	mov	r4,r18
 4004928:	4006da80 	call	4006da8 <_sbrk_r>
 400492c:	98c00217 	ldw	r3,8(r19)
 4004930:	1c47883a 	add	r3,r3,r17
 4004934:	10c00a26 	beq	r2,r3,4004960 <_malloc_trim_r+0x98>
 4004938:	9009883a 	mov	r4,r18
 400493c:	400d8780 	call	400d878 <__malloc_unlock>
 4004940:	0005883a 	mov	r2,zero
 4004944:	dfc00417 	ldw	ra,16(sp)
 4004948:	dcc00317 	ldw	r19,12(sp)
 400494c:	dc800217 	ldw	r18,8(sp)
 4004950:	dc400117 	ldw	r17,4(sp)
 4004954:	dc000017 	ldw	r16,0(sp)
 4004958:	dec00504 	addi	sp,sp,20
 400495c:	f800283a 	ret
 4004960:	040bc83a 	sub	r5,zero,r16
 4004964:	9009883a 	mov	r4,r18
 4004968:	4006da80 	call	4006da8 <_sbrk_r>
 400496c:	00ffffc4 	movi	r3,-1
 4004970:	10c00d26 	beq	r2,r3,40049a8 <_malloc_trim_r+0xe0>
 4004974:	00c10074 	movhi	r3,1025
 4004978:	18d81304 	addi	r3,r3,24652
 400497c:	18800017 	ldw	r2,0(r3)
 4004980:	99000217 	ldw	r4,8(r19)
 4004984:	8c23c83a 	sub	r17,r17,r16
 4004988:	8c400054 	ori	r17,r17,1
 400498c:	1421c83a 	sub	r16,r2,r16
 4004990:	24400115 	stw	r17,4(r4)
 4004994:	9009883a 	mov	r4,r18
 4004998:	1c000015 	stw	r16,0(r3)
 400499c:	400d8780 	call	400d878 <__malloc_unlock>
 40049a0:	00800044 	movi	r2,1
 40049a4:	003fe706 	br	4004944 <__alt_data_end+0xfc004944>
 40049a8:	000b883a 	mov	r5,zero
 40049ac:	9009883a 	mov	r4,r18
 40049b0:	4006da80 	call	4006da8 <_sbrk_r>
 40049b4:	99000217 	ldw	r4,8(r19)
 40049b8:	014003c4 	movi	r5,15
 40049bc:	1107c83a 	sub	r3,r2,r4
 40049c0:	28ffdd0e 	bge	r5,r3,4004938 <__alt_data_end+0xfc004938>
 40049c4:	01410074 	movhi	r5,1025
 40049c8:	2950f504 	addi	r5,r5,17364
 40049cc:	29400017 	ldw	r5,0(r5)
 40049d0:	18c00054 	ori	r3,r3,1
 40049d4:	20c00115 	stw	r3,4(r4)
 40049d8:	00c10074 	movhi	r3,1025
 40049dc:	1145c83a 	sub	r2,r2,r5
 40049e0:	18d81304 	addi	r3,r3,24652
 40049e4:	18800015 	stw	r2,0(r3)
 40049e8:	003fd306 	br	4004938 <__alt_data_end+0xfc004938>

040049ec <_free_r>:
 40049ec:	28004126 	beq	r5,zero,4004af4 <_free_r+0x108>
 40049f0:	defffd04 	addi	sp,sp,-12
 40049f4:	dc400115 	stw	r17,4(sp)
 40049f8:	dc000015 	stw	r16,0(sp)
 40049fc:	2023883a 	mov	r17,r4
 4004a00:	2821883a 	mov	r16,r5
 4004a04:	dfc00215 	stw	ra,8(sp)
 4004a08:	400d8540 	call	400d854 <__malloc_lock>
 4004a0c:	81ffff17 	ldw	r7,-4(r16)
 4004a10:	00bfff84 	movi	r2,-2
 4004a14:	01010074 	movhi	r4,1025
 4004a18:	81bffe04 	addi	r6,r16,-8
 4004a1c:	3884703a 	and	r2,r7,r2
 4004a20:	210b2a04 	addi	r4,r4,11432
 4004a24:	308b883a 	add	r5,r6,r2
 4004a28:	2a400117 	ldw	r9,4(r5)
 4004a2c:	22000217 	ldw	r8,8(r4)
 4004a30:	00ffff04 	movi	r3,-4
 4004a34:	48c6703a 	and	r3,r9,r3
 4004a38:	2a005726 	beq	r5,r8,4004b98 <_free_r+0x1ac>
 4004a3c:	28c00115 	stw	r3,4(r5)
 4004a40:	39c0004c 	andi	r7,r7,1
 4004a44:	3800091e 	bne	r7,zero,4004a6c <_free_r+0x80>
 4004a48:	823ffe17 	ldw	r8,-8(r16)
 4004a4c:	22400204 	addi	r9,r4,8
 4004a50:	320dc83a 	sub	r6,r6,r8
 4004a54:	31c00217 	ldw	r7,8(r6)
 4004a58:	1205883a 	add	r2,r2,r8
 4004a5c:	3a406526 	beq	r7,r9,4004bf4 <_free_r+0x208>
 4004a60:	32000317 	ldw	r8,12(r6)
 4004a64:	3a000315 	stw	r8,12(r7)
 4004a68:	41c00215 	stw	r7,8(r8)
 4004a6c:	28cf883a 	add	r7,r5,r3
 4004a70:	39c00117 	ldw	r7,4(r7)
 4004a74:	39c0004c 	andi	r7,r7,1
 4004a78:	38003a26 	beq	r7,zero,4004b64 <_free_r+0x178>
 4004a7c:	10c00054 	ori	r3,r2,1
 4004a80:	30c00115 	stw	r3,4(r6)
 4004a84:	3087883a 	add	r3,r6,r2
 4004a88:	18800015 	stw	r2,0(r3)
 4004a8c:	00c07fc4 	movi	r3,511
 4004a90:	18801936 	bltu	r3,r2,4004af8 <_free_r+0x10c>
 4004a94:	1004d0fa 	srli	r2,r2,3
 4004a98:	01c00044 	movi	r7,1
 4004a9c:	21400117 	ldw	r5,4(r4)
 4004aa0:	10c00044 	addi	r3,r2,1
 4004aa4:	18c7883a 	add	r3,r3,r3
 4004aa8:	1005d0ba 	srai	r2,r2,2
 4004aac:	18c7883a 	add	r3,r3,r3
 4004ab0:	18c7883a 	add	r3,r3,r3
 4004ab4:	1907883a 	add	r3,r3,r4
 4004ab8:	3884983a 	sll	r2,r7,r2
 4004abc:	19c00017 	ldw	r7,0(r3)
 4004ac0:	1a3ffe04 	addi	r8,r3,-8
 4004ac4:	1144b03a 	or	r2,r2,r5
 4004ac8:	32000315 	stw	r8,12(r6)
 4004acc:	31c00215 	stw	r7,8(r6)
 4004ad0:	20800115 	stw	r2,4(r4)
 4004ad4:	19800015 	stw	r6,0(r3)
 4004ad8:	39800315 	stw	r6,12(r7)
 4004adc:	8809883a 	mov	r4,r17
 4004ae0:	dfc00217 	ldw	ra,8(sp)
 4004ae4:	dc400117 	ldw	r17,4(sp)
 4004ae8:	dc000017 	ldw	r16,0(sp)
 4004aec:	dec00304 	addi	sp,sp,12
 4004af0:	400d8781 	jmpi	400d878 <__malloc_unlock>
 4004af4:	f800283a 	ret
 4004af8:	100ad27a 	srli	r5,r2,9
 4004afc:	00c00104 	movi	r3,4
 4004b00:	19404a36 	bltu	r3,r5,4004c2c <_free_r+0x240>
 4004b04:	100ad1ba 	srli	r5,r2,6
 4004b08:	28c00e44 	addi	r3,r5,57
 4004b0c:	18c7883a 	add	r3,r3,r3
 4004b10:	29400e04 	addi	r5,r5,56
 4004b14:	18c7883a 	add	r3,r3,r3
 4004b18:	18c7883a 	add	r3,r3,r3
 4004b1c:	1909883a 	add	r4,r3,r4
 4004b20:	20c00017 	ldw	r3,0(r4)
 4004b24:	01c10074 	movhi	r7,1025
 4004b28:	213ffe04 	addi	r4,r4,-8
 4004b2c:	39cb2a04 	addi	r7,r7,11432
 4004b30:	20c04426 	beq	r4,r3,4004c44 <_free_r+0x258>
 4004b34:	01ffff04 	movi	r7,-4
 4004b38:	19400117 	ldw	r5,4(r3)
 4004b3c:	29ca703a 	and	r5,r5,r7
 4004b40:	1140022e 	bgeu	r2,r5,4004b4c <_free_r+0x160>
 4004b44:	18c00217 	ldw	r3,8(r3)
 4004b48:	20fffb1e 	bne	r4,r3,4004b38 <__alt_data_end+0xfc004b38>
 4004b4c:	19000317 	ldw	r4,12(r3)
 4004b50:	31000315 	stw	r4,12(r6)
 4004b54:	30c00215 	stw	r3,8(r6)
 4004b58:	21800215 	stw	r6,8(r4)
 4004b5c:	19800315 	stw	r6,12(r3)
 4004b60:	003fde06 	br	4004adc <__alt_data_end+0xfc004adc>
 4004b64:	29c00217 	ldw	r7,8(r5)
 4004b68:	10c5883a 	add	r2,r2,r3
 4004b6c:	00c10074 	movhi	r3,1025
 4004b70:	18cb2c04 	addi	r3,r3,11440
 4004b74:	38c03b26 	beq	r7,r3,4004c64 <_free_r+0x278>
 4004b78:	2a000317 	ldw	r8,12(r5)
 4004b7c:	11400054 	ori	r5,r2,1
 4004b80:	3087883a 	add	r3,r6,r2
 4004b84:	3a000315 	stw	r8,12(r7)
 4004b88:	41c00215 	stw	r7,8(r8)
 4004b8c:	31400115 	stw	r5,4(r6)
 4004b90:	18800015 	stw	r2,0(r3)
 4004b94:	003fbd06 	br	4004a8c <__alt_data_end+0xfc004a8c>
 4004b98:	39c0004c 	andi	r7,r7,1
 4004b9c:	10c5883a 	add	r2,r2,r3
 4004ba0:	3800071e 	bne	r7,zero,4004bc0 <_free_r+0x1d4>
 4004ba4:	81fffe17 	ldw	r7,-8(r16)
 4004ba8:	31cdc83a 	sub	r6,r6,r7
 4004bac:	30c00317 	ldw	r3,12(r6)
 4004bb0:	31400217 	ldw	r5,8(r6)
 4004bb4:	11c5883a 	add	r2,r2,r7
 4004bb8:	28c00315 	stw	r3,12(r5)
 4004bbc:	19400215 	stw	r5,8(r3)
 4004bc0:	10c00054 	ori	r3,r2,1
 4004bc4:	30c00115 	stw	r3,4(r6)
 4004bc8:	00c10074 	movhi	r3,1025
 4004bcc:	18d0f604 	addi	r3,r3,17368
 4004bd0:	18c00017 	ldw	r3,0(r3)
 4004bd4:	21800215 	stw	r6,8(r4)
 4004bd8:	10ffc036 	bltu	r2,r3,4004adc <__alt_data_end+0xfc004adc>
 4004bdc:	00810074 	movhi	r2,1025
 4004be0:	10980b04 	addi	r2,r2,24620
 4004be4:	11400017 	ldw	r5,0(r2)
 4004be8:	8809883a 	mov	r4,r17
 4004bec:	40048c80 	call	40048c8 <_malloc_trim_r>
 4004bf0:	003fba06 	br	4004adc <__alt_data_end+0xfc004adc>
 4004bf4:	28c9883a 	add	r4,r5,r3
 4004bf8:	21000117 	ldw	r4,4(r4)
 4004bfc:	2100004c 	andi	r4,r4,1
 4004c00:	2000391e 	bne	r4,zero,4004ce8 <_free_r+0x2fc>
 4004c04:	29c00217 	ldw	r7,8(r5)
 4004c08:	29000317 	ldw	r4,12(r5)
 4004c0c:	1885883a 	add	r2,r3,r2
 4004c10:	10c00054 	ori	r3,r2,1
 4004c14:	39000315 	stw	r4,12(r7)
 4004c18:	21c00215 	stw	r7,8(r4)
 4004c1c:	30c00115 	stw	r3,4(r6)
 4004c20:	308d883a 	add	r6,r6,r2
 4004c24:	30800015 	stw	r2,0(r6)
 4004c28:	003fac06 	br	4004adc <__alt_data_end+0xfc004adc>
 4004c2c:	00c00504 	movi	r3,20
 4004c30:	19401536 	bltu	r3,r5,4004c88 <_free_r+0x29c>
 4004c34:	28c01704 	addi	r3,r5,92
 4004c38:	18c7883a 	add	r3,r3,r3
 4004c3c:	294016c4 	addi	r5,r5,91
 4004c40:	003fb406 	br	4004b14 <__alt_data_end+0xfc004b14>
 4004c44:	280bd0ba 	srai	r5,r5,2
 4004c48:	00c00044 	movi	r3,1
 4004c4c:	38800117 	ldw	r2,4(r7)
 4004c50:	194a983a 	sll	r5,r3,r5
 4004c54:	2007883a 	mov	r3,r4
 4004c58:	2884b03a 	or	r2,r5,r2
 4004c5c:	38800115 	stw	r2,4(r7)
 4004c60:	003fbb06 	br	4004b50 <__alt_data_end+0xfc004b50>
 4004c64:	21800515 	stw	r6,20(r4)
 4004c68:	21800415 	stw	r6,16(r4)
 4004c6c:	10c00054 	ori	r3,r2,1
 4004c70:	31c00315 	stw	r7,12(r6)
 4004c74:	31c00215 	stw	r7,8(r6)
 4004c78:	30c00115 	stw	r3,4(r6)
 4004c7c:	308d883a 	add	r6,r6,r2
 4004c80:	30800015 	stw	r2,0(r6)
 4004c84:	003f9506 	br	4004adc <__alt_data_end+0xfc004adc>
 4004c88:	00c01504 	movi	r3,84
 4004c8c:	19400536 	bltu	r3,r5,4004ca4 <_free_r+0x2b8>
 4004c90:	100ad33a 	srli	r5,r2,12
 4004c94:	28c01bc4 	addi	r3,r5,111
 4004c98:	18c7883a 	add	r3,r3,r3
 4004c9c:	29401b84 	addi	r5,r5,110
 4004ca0:	003f9c06 	br	4004b14 <__alt_data_end+0xfc004b14>
 4004ca4:	00c05504 	movi	r3,340
 4004ca8:	19400536 	bltu	r3,r5,4004cc0 <_free_r+0x2d4>
 4004cac:	100ad3fa 	srli	r5,r2,15
 4004cb0:	28c01e04 	addi	r3,r5,120
 4004cb4:	18c7883a 	add	r3,r3,r3
 4004cb8:	29401dc4 	addi	r5,r5,119
 4004cbc:	003f9506 	br	4004b14 <__alt_data_end+0xfc004b14>
 4004cc0:	00c15504 	movi	r3,1364
 4004cc4:	19400536 	bltu	r3,r5,4004cdc <_free_r+0x2f0>
 4004cc8:	100ad4ba 	srli	r5,r2,18
 4004ccc:	28c01f44 	addi	r3,r5,125
 4004cd0:	18c7883a 	add	r3,r3,r3
 4004cd4:	29401f04 	addi	r5,r5,124
 4004cd8:	003f8e06 	br	4004b14 <__alt_data_end+0xfc004b14>
 4004cdc:	00c03f84 	movi	r3,254
 4004ce0:	01401f84 	movi	r5,126
 4004ce4:	003f8b06 	br	4004b14 <__alt_data_end+0xfc004b14>
 4004ce8:	10c00054 	ori	r3,r2,1
 4004cec:	30c00115 	stw	r3,4(r6)
 4004cf0:	308d883a 	add	r6,r6,r2
 4004cf4:	30800015 	stw	r2,0(r6)
 4004cf8:	003f7806 	br	4004adc <__alt_data_end+0xfc004adc>

04004cfc <_fwalk>:
 4004cfc:	defff704 	addi	sp,sp,-36
 4004d00:	dd000415 	stw	r20,16(sp)
 4004d04:	dfc00815 	stw	ra,32(sp)
 4004d08:	ddc00715 	stw	r23,28(sp)
 4004d0c:	dd800615 	stw	r22,24(sp)
 4004d10:	dd400515 	stw	r21,20(sp)
 4004d14:	dcc00315 	stw	r19,12(sp)
 4004d18:	dc800215 	stw	r18,8(sp)
 4004d1c:	dc400115 	stw	r17,4(sp)
 4004d20:	dc000015 	stw	r16,0(sp)
 4004d24:	2500b804 	addi	r20,r4,736
 4004d28:	a0002326 	beq	r20,zero,4004db8 <_fwalk+0xbc>
 4004d2c:	282b883a 	mov	r21,r5
 4004d30:	002f883a 	mov	r23,zero
 4004d34:	05800044 	movi	r22,1
 4004d38:	04ffffc4 	movi	r19,-1
 4004d3c:	a4400117 	ldw	r17,4(r20)
 4004d40:	a4800217 	ldw	r18,8(r20)
 4004d44:	8c7fffc4 	addi	r17,r17,-1
 4004d48:	88000d16 	blt	r17,zero,4004d80 <_fwalk+0x84>
 4004d4c:	94000304 	addi	r16,r18,12
 4004d50:	94800384 	addi	r18,r18,14
 4004d54:	8080000b 	ldhu	r2,0(r16)
 4004d58:	8c7fffc4 	addi	r17,r17,-1
 4004d5c:	813ffd04 	addi	r4,r16,-12
 4004d60:	b080042e 	bgeu	r22,r2,4004d74 <_fwalk+0x78>
 4004d64:	9080000f 	ldh	r2,0(r18)
 4004d68:	14c00226 	beq	r2,r19,4004d74 <_fwalk+0x78>
 4004d6c:	a83ee83a 	callr	r21
 4004d70:	b8aeb03a 	or	r23,r23,r2
 4004d74:	84001a04 	addi	r16,r16,104
 4004d78:	94801a04 	addi	r18,r18,104
 4004d7c:	8cfff51e 	bne	r17,r19,4004d54 <__alt_data_end+0xfc004d54>
 4004d80:	a5000017 	ldw	r20,0(r20)
 4004d84:	a03fed1e 	bne	r20,zero,4004d3c <__alt_data_end+0xfc004d3c>
 4004d88:	b805883a 	mov	r2,r23
 4004d8c:	dfc00817 	ldw	ra,32(sp)
 4004d90:	ddc00717 	ldw	r23,28(sp)
 4004d94:	dd800617 	ldw	r22,24(sp)
 4004d98:	dd400517 	ldw	r21,20(sp)
 4004d9c:	dd000417 	ldw	r20,16(sp)
 4004da0:	dcc00317 	ldw	r19,12(sp)
 4004da4:	dc800217 	ldw	r18,8(sp)
 4004da8:	dc400117 	ldw	r17,4(sp)
 4004dac:	dc000017 	ldw	r16,0(sp)
 4004db0:	dec00904 	addi	sp,sp,36
 4004db4:	f800283a 	ret
 4004db8:	002f883a 	mov	r23,zero
 4004dbc:	003ff206 	br	4004d88 <__alt_data_end+0xfc004d88>

04004dc0 <_fwalk_reent>:
 4004dc0:	defff704 	addi	sp,sp,-36
 4004dc4:	dd000415 	stw	r20,16(sp)
 4004dc8:	dfc00815 	stw	ra,32(sp)
 4004dcc:	ddc00715 	stw	r23,28(sp)
 4004dd0:	dd800615 	stw	r22,24(sp)
 4004dd4:	dd400515 	stw	r21,20(sp)
 4004dd8:	dcc00315 	stw	r19,12(sp)
 4004ddc:	dc800215 	stw	r18,8(sp)
 4004de0:	dc400115 	stw	r17,4(sp)
 4004de4:	dc000015 	stw	r16,0(sp)
 4004de8:	2500b804 	addi	r20,r4,736
 4004dec:	a0002326 	beq	r20,zero,4004e7c <_fwalk_reent+0xbc>
 4004df0:	282b883a 	mov	r21,r5
 4004df4:	2027883a 	mov	r19,r4
 4004df8:	002f883a 	mov	r23,zero
 4004dfc:	05800044 	movi	r22,1
 4004e00:	04bfffc4 	movi	r18,-1
 4004e04:	a4400117 	ldw	r17,4(r20)
 4004e08:	a4000217 	ldw	r16,8(r20)
 4004e0c:	8c7fffc4 	addi	r17,r17,-1
 4004e10:	88000c16 	blt	r17,zero,4004e44 <_fwalk_reent+0x84>
 4004e14:	84000304 	addi	r16,r16,12
 4004e18:	8080000b 	ldhu	r2,0(r16)
 4004e1c:	8c7fffc4 	addi	r17,r17,-1
 4004e20:	817ffd04 	addi	r5,r16,-12
 4004e24:	b080052e 	bgeu	r22,r2,4004e3c <_fwalk_reent+0x7c>
 4004e28:	8080008f 	ldh	r2,2(r16)
 4004e2c:	9809883a 	mov	r4,r19
 4004e30:	14800226 	beq	r2,r18,4004e3c <_fwalk_reent+0x7c>
 4004e34:	a83ee83a 	callr	r21
 4004e38:	b8aeb03a 	or	r23,r23,r2
 4004e3c:	84001a04 	addi	r16,r16,104
 4004e40:	8cbff51e 	bne	r17,r18,4004e18 <__alt_data_end+0xfc004e18>
 4004e44:	a5000017 	ldw	r20,0(r20)
 4004e48:	a03fee1e 	bne	r20,zero,4004e04 <__alt_data_end+0xfc004e04>
 4004e4c:	b805883a 	mov	r2,r23
 4004e50:	dfc00817 	ldw	ra,32(sp)
 4004e54:	ddc00717 	ldw	r23,28(sp)
 4004e58:	dd800617 	ldw	r22,24(sp)
 4004e5c:	dd400517 	ldw	r21,20(sp)
 4004e60:	dd000417 	ldw	r20,16(sp)
 4004e64:	dcc00317 	ldw	r19,12(sp)
 4004e68:	dc800217 	ldw	r18,8(sp)
 4004e6c:	dc400117 	ldw	r17,4(sp)
 4004e70:	dc000017 	ldw	r16,0(sp)
 4004e74:	dec00904 	addi	sp,sp,36
 4004e78:	f800283a 	ret
 4004e7c:	002f883a 	mov	r23,zero
 4004e80:	003ff206 	br	4004e4c <__alt_data_end+0xfc004e4c>

04004e84 <_setlocale_r>:
 4004e84:	30001b26 	beq	r6,zero,4004ef4 <_setlocale_r+0x70>
 4004e88:	01410074 	movhi	r5,1025
 4004e8c:	defffe04 	addi	sp,sp,-8
 4004e90:	29495404 	addi	r5,r5,9552
 4004e94:	3009883a 	mov	r4,r6
 4004e98:	dc000015 	stw	r16,0(sp)
 4004e9c:	dfc00115 	stw	ra,4(sp)
 4004ea0:	3021883a 	mov	r16,r6
 4004ea4:	4006f380 	call	4006f38 <strcmp>
 4004ea8:	1000061e 	bne	r2,zero,4004ec4 <_setlocale_r+0x40>
 4004eac:	00810074 	movhi	r2,1025
 4004eb0:	10895304 	addi	r2,r2,9548
 4004eb4:	dfc00117 	ldw	ra,4(sp)
 4004eb8:	dc000017 	ldw	r16,0(sp)
 4004ebc:	dec00204 	addi	sp,sp,8
 4004ec0:	f800283a 	ret
 4004ec4:	01410074 	movhi	r5,1025
 4004ec8:	29495304 	addi	r5,r5,9548
 4004ecc:	8009883a 	mov	r4,r16
 4004ed0:	4006f380 	call	4006f38 <strcmp>
 4004ed4:	103ff526 	beq	r2,zero,4004eac <__alt_data_end+0xfc004eac>
 4004ed8:	01410074 	movhi	r5,1025
 4004edc:	29493e04 	addi	r5,r5,9464
 4004ee0:	8009883a 	mov	r4,r16
 4004ee4:	4006f380 	call	4006f38 <strcmp>
 4004ee8:	103ff026 	beq	r2,zero,4004eac <__alt_data_end+0xfc004eac>
 4004eec:	0005883a 	mov	r2,zero
 4004ef0:	003ff006 	br	4004eb4 <__alt_data_end+0xfc004eb4>
 4004ef4:	00810074 	movhi	r2,1025
 4004ef8:	10895304 	addi	r2,r2,9548
 4004efc:	f800283a 	ret

04004f00 <__locale_charset>:
 4004f00:	00810074 	movhi	r2,1025
 4004f04:	108b1404 	addi	r2,r2,11344
 4004f08:	f800283a 	ret

04004f0c <__locale_mb_cur_max>:
 4004f0c:	00810074 	movhi	r2,1025
 4004f10:	1090f404 	addi	r2,r2,17360
 4004f14:	10800017 	ldw	r2,0(r2)
 4004f18:	f800283a 	ret

04004f1c <__locale_msgcharset>:
 4004f1c:	00810074 	movhi	r2,1025
 4004f20:	108b0c04 	addi	r2,r2,11312
 4004f24:	f800283a 	ret

04004f28 <__locale_cjk_lang>:
 4004f28:	0005883a 	mov	r2,zero
 4004f2c:	f800283a 	ret

04004f30 <_localeconv_r>:
 4004f30:	00810074 	movhi	r2,1025
 4004f34:	108b1c04 	addi	r2,r2,11376
 4004f38:	f800283a 	ret

04004f3c <setlocale>:
 4004f3c:	00810074 	movhi	r2,1025
 4004f40:	1090f304 	addi	r2,r2,17356
 4004f44:	280d883a 	mov	r6,r5
 4004f48:	200b883a 	mov	r5,r4
 4004f4c:	11000017 	ldw	r4,0(r2)
 4004f50:	4004e841 	jmpi	4004e84 <_setlocale_r>

04004f54 <localeconv>:
 4004f54:	00810074 	movhi	r2,1025
 4004f58:	108b1c04 	addi	r2,r2,11376
 4004f5c:	f800283a 	ret

04004f60 <__smakebuf_r>:
 4004f60:	2880030b 	ldhu	r2,12(r5)
 4004f64:	10c0008c 	andi	r3,r2,2
 4004f68:	1800411e 	bne	r3,zero,4005070 <__smakebuf_r+0x110>
 4004f6c:	deffec04 	addi	sp,sp,-80
 4004f70:	dc000f15 	stw	r16,60(sp)
 4004f74:	2821883a 	mov	r16,r5
 4004f78:	2940038f 	ldh	r5,14(r5)
 4004f7c:	dc401015 	stw	r17,64(sp)
 4004f80:	dfc01315 	stw	ra,76(sp)
 4004f84:	dcc01215 	stw	r19,72(sp)
 4004f88:	dc801115 	stw	r18,68(sp)
 4004f8c:	2023883a 	mov	r17,r4
 4004f90:	28001c16 	blt	r5,zero,4005004 <__smakebuf_r+0xa4>
 4004f94:	d80d883a 	mov	r6,sp
 4004f98:	4008c400 	call	4008c40 <_fstat_r>
 4004f9c:	10001816 	blt	r2,zero,4005000 <__smakebuf_r+0xa0>
 4004fa0:	d8800117 	ldw	r2,4(sp)
 4004fa4:	00e00014 	movui	r3,32768
 4004fa8:	10bc000c 	andi	r2,r2,61440
 4004fac:	14c80020 	cmpeqi	r19,r2,8192
 4004fb0:	10c03726 	beq	r2,r3,4005090 <__smakebuf_r+0x130>
 4004fb4:	80c0030b 	ldhu	r3,12(r16)
 4004fb8:	18c20014 	ori	r3,r3,2048
 4004fbc:	80c0030d 	sth	r3,12(r16)
 4004fc0:	00c80004 	movi	r3,8192
 4004fc4:	10c0521e 	bne	r2,r3,4005110 <__smakebuf_r+0x1b0>
 4004fc8:	8140038f 	ldh	r5,14(r16)
 4004fcc:	8809883a 	mov	r4,r17
 4004fd0:	40091640 	call	4009164 <_isatty_r>
 4004fd4:	10004c26 	beq	r2,zero,4005108 <__smakebuf_r+0x1a8>
 4004fd8:	8080030b 	ldhu	r2,12(r16)
 4004fdc:	80c010c4 	addi	r3,r16,67
 4004fe0:	80c00015 	stw	r3,0(r16)
 4004fe4:	10800054 	ori	r2,r2,1
 4004fe8:	8080030d 	sth	r2,12(r16)
 4004fec:	00800044 	movi	r2,1
 4004ff0:	80c00415 	stw	r3,16(r16)
 4004ff4:	80800515 	stw	r2,20(r16)
 4004ff8:	04810004 	movi	r18,1024
 4004ffc:	00000706 	br	400501c <__smakebuf_r+0xbc>
 4005000:	8080030b 	ldhu	r2,12(r16)
 4005004:	10c0200c 	andi	r3,r2,128
 4005008:	18001f1e 	bne	r3,zero,4005088 <__smakebuf_r+0x128>
 400500c:	04810004 	movi	r18,1024
 4005010:	10820014 	ori	r2,r2,2048
 4005014:	8080030d 	sth	r2,12(r16)
 4005018:	0027883a 	mov	r19,zero
 400501c:	900b883a 	mov	r5,r18
 4005020:	8809883a 	mov	r4,r17
 4005024:	400511c0 	call	400511c <_malloc_r>
 4005028:	10002c26 	beq	r2,zero,40050dc <__smakebuf_r+0x17c>
 400502c:	80c0030b 	ldhu	r3,12(r16)
 4005030:	01010034 	movhi	r4,1024
 4005034:	21114804 	addi	r4,r4,17696
 4005038:	89000f15 	stw	r4,60(r17)
 400503c:	18c02014 	ori	r3,r3,128
 4005040:	80c0030d 	sth	r3,12(r16)
 4005044:	80800015 	stw	r2,0(r16)
 4005048:	80800415 	stw	r2,16(r16)
 400504c:	84800515 	stw	r18,20(r16)
 4005050:	98001a1e 	bne	r19,zero,40050bc <__smakebuf_r+0x15c>
 4005054:	dfc01317 	ldw	ra,76(sp)
 4005058:	dcc01217 	ldw	r19,72(sp)
 400505c:	dc801117 	ldw	r18,68(sp)
 4005060:	dc401017 	ldw	r17,64(sp)
 4005064:	dc000f17 	ldw	r16,60(sp)
 4005068:	dec01404 	addi	sp,sp,80
 400506c:	f800283a 	ret
 4005070:	288010c4 	addi	r2,r5,67
 4005074:	28800015 	stw	r2,0(r5)
 4005078:	28800415 	stw	r2,16(r5)
 400507c:	00800044 	movi	r2,1
 4005080:	28800515 	stw	r2,20(r5)
 4005084:	f800283a 	ret
 4005088:	04801004 	movi	r18,64
 400508c:	003fe006 	br	4005010 <__alt_data_end+0xfc005010>
 4005090:	81000a17 	ldw	r4,40(r16)
 4005094:	00c10034 	movhi	r3,1024
 4005098:	18dbb504 	addi	r3,r3,28372
 400509c:	20ffc51e 	bne	r4,r3,4004fb4 <__alt_data_end+0xfc004fb4>
 40050a0:	8080030b 	ldhu	r2,12(r16)
 40050a4:	04810004 	movi	r18,1024
 40050a8:	84801315 	stw	r18,76(r16)
 40050ac:	1484b03a 	or	r2,r2,r18
 40050b0:	8080030d 	sth	r2,12(r16)
 40050b4:	0027883a 	mov	r19,zero
 40050b8:	003fd806 	br	400501c <__alt_data_end+0xfc00501c>
 40050bc:	8140038f 	ldh	r5,14(r16)
 40050c0:	8809883a 	mov	r4,r17
 40050c4:	40091640 	call	4009164 <_isatty_r>
 40050c8:	103fe226 	beq	r2,zero,4005054 <__alt_data_end+0xfc005054>
 40050cc:	8080030b 	ldhu	r2,12(r16)
 40050d0:	10800054 	ori	r2,r2,1
 40050d4:	8080030d 	sth	r2,12(r16)
 40050d8:	003fde06 	br	4005054 <__alt_data_end+0xfc005054>
 40050dc:	8080030b 	ldhu	r2,12(r16)
 40050e0:	10c0800c 	andi	r3,r2,512
 40050e4:	183fdb1e 	bne	r3,zero,4005054 <__alt_data_end+0xfc005054>
 40050e8:	10800094 	ori	r2,r2,2
 40050ec:	80c010c4 	addi	r3,r16,67
 40050f0:	8080030d 	sth	r2,12(r16)
 40050f4:	00800044 	movi	r2,1
 40050f8:	80c00015 	stw	r3,0(r16)
 40050fc:	80c00415 	stw	r3,16(r16)
 4005100:	80800515 	stw	r2,20(r16)
 4005104:	003fd306 	br	4005054 <__alt_data_end+0xfc005054>
 4005108:	04810004 	movi	r18,1024
 400510c:	003fc306 	br	400501c <__alt_data_end+0xfc00501c>
 4005110:	0027883a 	mov	r19,zero
 4005114:	04810004 	movi	r18,1024
 4005118:	003fc006 	br	400501c <__alt_data_end+0xfc00501c>

0400511c <_malloc_r>:
 400511c:	defff504 	addi	sp,sp,-44
 4005120:	dc800315 	stw	r18,12(sp)
 4005124:	dfc00a15 	stw	ra,40(sp)
 4005128:	df000915 	stw	fp,36(sp)
 400512c:	ddc00815 	stw	r23,32(sp)
 4005130:	dd800715 	stw	r22,28(sp)
 4005134:	dd400615 	stw	r21,24(sp)
 4005138:	dd000515 	stw	r20,20(sp)
 400513c:	dcc00415 	stw	r19,16(sp)
 4005140:	dc400215 	stw	r17,8(sp)
 4005144:	dc000115 	stw	r16,4(sp)
 4005148:	288002c4 	addi	r2,r5,11
 400514c:	00c00584 	movi	r3,22
 4005150:	2025883a 	mov	r18,r4
 4005154:	18807f2e 	bgeu	r3,r2,4005354 <_malloc_r+0x238>
 4005158:	047ffe04 	movi	r17,-8
 400515c:	1462703a 	and	r17,r2,r17
 4005160:	8800a316 	blt	r17,zero,40053f0 <_malloc_r+0x2d4>
 4005164:	8940a236 	bltu	r17,r5,40053f0 <_malloc_r+0x2d4>
 4005168:	400d8540 	call	400d854 <__malloc_lock>
 400516c:	00807dc4 	movi	r2,503
 4005170:	1441e92e 	bgeu	r2,r17,4005918 <_malloc_r+0x7fc>
 4005174:	8804d27a 	srli	r2,r17,9
 4005178:	1000a126 	beq	r2,zero,4005400 <_malloc_r+0x2e4>
 400517c:	00c00104 	movi	r3,4
 4005180:	18811e36 	bltu	r3,r2,40055fc <_malloc_r+0x4e0>
 4005184:	8804d1ba 	srli	r2,r17,6
 4005188:	12000e44 	addi	r8,r2,57
 400518c:	11c00e04 	addi	r7,r2,56
 4005190:	4209883a 	add	r4,r8,r8
 4005194:	04c10074 	movhi	r19,1025
 4005198:	2109883a 	add	r4,r4,r4
 400519c:	9ccb2a04 	addi	r19,r19,11432
 40051a0:	2109883a 	add	r4,r4,r4
 40051a4:	9909883a 	add	r4,r19,r4
 40051a8:	24000117 	ldw	r16,4(r4)
 40051ac:	213ffe04 	addi	r4,r4,-8
 40051b0:	24009726 	beq	r4,r16,4005410 <_malloc_r+0x2f4>
 40051b4:	80800117 	ldw	r2,4(r16)
 40051b8:	01bfff04 	movi	r6,-4
 40051bc:	014003c4 	movi	r5,15
 40051c0:	1184703a 	and	r2,r2,r6
 40051c4:	1447c83a 	sub	r3,r2,r17
 40051c8:	28c00716 	blt	r5,r3,40051e8 <_malloc_r+0xcc>
 40051cc:	1800920e 	bge	r3,zero,4005418 <_malloc_r+0x2fc>
 40051d0:	84000317 	ldw	r16,12(r16)
 40051d4:	24008e26 	beq	r4,r16,4005410 <_malloc_r+0x2f4>
 40051d8:	80800117 	ldw	r2,4(r16)
 40051dc:	1184703a 	and	r2,r2,r6
 40051e0:	1447c83a 	sub	r3,r2,r17
 40051e4:	28fff90e 	bge	r5,r3,40051cc <__alt_data_end+0xfc0051cc>
 40051e8:	3809883a 	mov	r4,r7
 40051ec:	01810074 	movhi	r6,1025
 40051f0:	9c000417 	ldw	r16,16(r19)
 40051f4:	318b2a04 	addi	r6,r6,11432
 40051f8:	32000204 	addi	r8,r6,8
 40051fc:	82013426 	beq	r16,r8,40056d0 <_malloc_r+0x5b4>
 4005200:	80c00117 	ldw	r3,4(r16)
 4005204:	00bfff04 	movi	r2,-4
 4005208:	188e703a 	and	r7,r3,r2
 400520c:	3c45c83a 	sub	r2,r7,r17
 4005210:	00c003c4 	movi	r3,15
 4005214:	18811f16 	blt	r3,r2,4005694 <_malloc_r+0x578>
 4005218:	32000515 	stw	r8,20(r6)
 400521c:	32000415 	stw	r8,16(r6)
 4005220:	10007f0e 	bge	r2,zero,4005420 <_malloc_r+0x304>
 4005224:	00807fc4 	movi	r2,511
 4005228:	11c0fd36 	bltu	r2,r7,4005620 <_malloc_r+0x504>
 400522c:	3806d0fa 	srli	r3,r7,3
 4005230:	01c00044 	movi	r7,1
 4005234:	30800117 	ldw	r2,4(r6)
 4005238:	19400044 	addi	r5,r3,1
 400523c:	294b883a 	add	r5,r5,r5
 4005240:	1807d0ba 	srai	r3,r3,2
 4005244:	294b883a 	add	r5,r5,r5
 4005248:	294b883a 	add	r5,r5,r5
 400524c:	298b883a 	add	r5,r5,r6
 4005250:	38c6983a 	sll	r3,r7,r3
 4005254:	29c00017 	ldw	r7,0(r5)
 4005258:	2a7ffe04 	addi	r9,r5,-8
 400525c:	1886b03a 	or	r3,r3,r2
 4005260:	82400315 	stw	r9,12(r16)
 4005264:	81c00215 	stw	r7,8(r16)
 4005268:	30c00115 	stw	r3,4(r6)
 400526c:	2c000015 	stw	r16,0(r5)
 4005270:	3c000315 	stw	r16,12(r7)
 4005274:	2005d0ba 	srai	r2,r4,2
 4005278:	01400044 	movi	r5,1
 400527c:	288a983a 	sll	r5,r5,r2
 4005280:	19406f36 	bltu	r3,r5,4005440 <_malloc_r+0x324>
 4005284:	28c4703a 	and	r2,r5,r3
 4005288:	10000a1e 	bne	r2,zero,40052b4 <_malloc_r+0x198>
 400528c:	00bfff04 	movi	r2,-4
 4005290:	294b883a 	add	r5,r5,r5
 4005294:	2088703a 	and	r4,r4,r2
 4005298:	28c4703a 	and	r2,r5,r3
 400529c:	21000104 	addi	r4,r4,4
 40052a0:	1000041e 	bne	r2,zero,40052b4 <_malloc_r+0x198>
 40052a4:	294b883a 	add	r5,r5,r5
 40052a8:	28c4703a 	and	r2,r5,r3
 40052ac:	21000104 	addi	r4,r4,4
 40052b0:	103ffc26 	beq	r2,zero,40052a4 <__alt_data_end+0xfc0052a4>
 40052b4:	02bfff04 	movi	r10,-4
 40052b8:	024003c4 	movi	r9,15
 40052bc:	21800044 	addi	r6,r4,1
 40052c0:	318d883a 	add	r6,r6,r6
 40052c4:	318d883a 	add	r6,r6,r6
 40052c8:	318d883a 	add	r6,r6,r6
 40052cc:	998d883a 	add	r6,r19,r6
 40052d0:	333ffe04 	addi	r12,r6,-8
 40052d4:	2017883a 	mov	r11,r4
 40052d8:	31800104 	addi	r6,r6,4
 40052dc:	34000017 	ldw	r16,0(r6)
 40052e0:	31fffd04 	addi	r7,r6,-12
 40052e4:	81c0041e 	bne	r16,r7,40052f8 <_malloc_r+0x1dc>
 40052e8:	0000fb06 	br	40056d8 <_malloc_r+0x5bc>
 40052ec:	1801030e 	bge	r3,zero,40056fc <_malloc_r+0x5e0>
 40052f0:	84000317 	ldw	r16,12(r16)
 40052f4:	81c0f826 	beq	r16,r7,40056d8 <_malloc_r+0x5bc>
 40052f8:	80800117 	ldw	r2,4(r16)
 40052fc:	1284703a 	and	r2,r2,r10
 4005300:	1447c83a 	sub	r3,r2,r17
 4005304:	48fff90e 	bge	r9,r3,40052ec <__alt_data_end+0xfc0052ec>
 4005308:	80800317 	ldw	r2,12(r16)
 400530c:	81000217 	ldw	r4,8(r16)
 4005310:	89400054 	ori	r5,r17,1
 4005314:	81400115 	stw	r5,4(r16)
 4005318:	20800315 	stw	r2,12(r4)
 400531c:	11000215 	stw	r4,8(r2)
 4005320:	8463883a 	add	r17,r16,r17
 4005324:	9c400515 	stw	r17,20(r19)
 4005328:	9c400415 	stw	r17,16(r19)
 400532c:	18800054 	ori	r2,r3,1
 4005330:	88800115 	stw	r2,4(r17)
 4005334:	8a000315 	stw	r8,12(r17)
 4005338:	8a000215 	stw	r8,8(r17)
 400533c:	88e3883a 	add	r17,r17,r3
 4005340:	88c00015 	stw	r3,0(r17)
 4005344:	9009883a 	mov	r4,r18
 4005348:	400d8780 	call	400d878 <__malloc_unlock>
 400534c:	80800204 	addi	r2,r16,8
 4005350:	00001b06 	br	40053c0 <_malloc_r+0x2a4>
 4005354:	04400404 	movi	r17,16
 4005358:	89402536 	bltu	r17,r5,40053f0 <_malloc_r+0x2d4>
 400535c:	400d8540 	call	400d854 <__malloc_lock>
 4005360:	00800184 	movi	r2,6
 4005364:	01000084 	movi	r4,2
 4005368:	04c10074 	movhi	r19,1025
 400536c:	1085883a 	add	r2,r2,r2
 4005370:	9ccb2a04 	addi	r19,r19,11432
 4005374:	1085883a 	add	r2,r2,r2
 4005378:	9885883a 	add	r2,r19,r2
 400537c:	14000117 	ldw	r16,4(r2)
 4005380:	10fffe04 	addi	r3,r2,-8
 4005384:	80c0d926 	beq	r16,r3,40056ec <_malloc_r+0x5d0>
 4005388:	80c00117 	ldw	r3,4(r16)
 400538c:	81000317 	ldw	r4,12(r16)
 4005390:	00bfff04 	movi	r2,-4
 4005394:	1884703a 	and	r2,r3,r2
 4005398:	81400217 	ldw	r5,8(r16)
 400539c:	8085883a 	add	r2,r16,r2
 40053a0:	10c00117 	ldw	r3,4(r2)
 40053a4:	29000315 	stw	r4,12(r5)
 40053a8:	21400215 	stw	r5,8(r4)
 40053ac:	18c00054 	ori	r3,r3,1
 40053b0:	10c00115 	stw	r3,4(r2)
 40053b4:	9009883a 	mov	r4,r18
 40053b8:	400d8780 	call	400d878 <__malloc_unlock>
 40053bc:	80800204 	addi	r2,r16,8
 40053c0:	dfc00a17 	ldw	ra,40(sp)
 40053c4:	df000917 	ldw	fp,36(sp)
 40053c8:	ddc00817 	ldw	r23,32(sp)
 40053cc:	dd800717 	ldw	r22,28(sp)
 40053d0:	dd400617 	ldw	r21,24(sp)
 40053d4:	dd000517 	ldw	r20,20(sp)
 40053d8:	dcc00417 	ldw	r19,16(sp)
 40053dc:	dc800317 	ldw	r18,12(sp)
 40053e0:	dc400217 	ldw	r17,8(sp)
 40053e4:	dc000117 	ldw	r16,4(sp)
 40053e8:	dec00b04 	addi	sp,sp,44
 40053ec:	f800283a 	ret
 40053f0:	00800304 	movi	r2,12
 40053f4:	90800015 	stw	r2,0(r18)
 40053f8:	0005883a 	mov	r2,zero
 40053fc:	003ff006 	br	40053c0 <__alt_data_end+0xfc0053c0>
 4005400:	01002004 	movi	r4,128
 4005404:	02001004 	movi	r8,64
 4005408:	01c00fc4 	movi	r7,63
 400540c:	003f6106 	br	4005194 <__alt_data_end+0xfc005194>
 4005410:	4009883a 	mov	r4,r8
 4005414:	003f7506 	br	40051ec <__alt_data_end+0xfc0051ec>
 4005418:	81000317 	ldw	r4,12(r16)
 400541c:	003fde06 	br	4005398 <__alt_data_end+0xfc005398>
 4005420:	81c5883a 	add	r2,r16,r7
 4005424:	11400117 	ldw	r5,4(r2)
 4005428:	9009883a 	mov	r4,r18
 400542c:	29400054 	ori	r5,r5,1
 4005430:	11400115 	stw	r5,4(r2)
 4005434:	400d8780 	call	400d878 <__malloc_unlock>
 4005438:	80800204 	addi	r2,r16,8
 400543c:	003fe006 	br	40053c0 <__alt_data_end+0xfc0053c0>
 4005440:	9c000217 	ldw	r16,8(r19)
 4005444:	00bfff04 	movi	r2,-4
 4005448:	85800117 	ldw	r22,4(r16)
 400544c:	b0ac703a 	and	r22,r22,r2
 4005450:	b4400336 	bltu	r22,r17,4005460 <_malloc_r+0x344>
 4005454:	b445c83a 	sub	r2,r22,r17
 4005458:	00c003c4 	movi	r3,15
 400545c:	18805d16 	blt	r3,r2,40055d4 <_malloc_r+0x4b8>
 4005460:	05c10074 	movhi	r23,1025
 4005464:	00810074 	movhi	r2,1025
 4005468:	10980b04 	addi	r2,r2,24620
 400546c:	bdd0f504 	addi	r23,r23,17364
 4005470:	15400017 	ldw	r21,0(r2)
 4005474:	b8c00017 	ldw	r3,0(r23)
 4005478:	00bfffc4 	movi	r2,-1
 400547c:	858d883a 	add	r6,r16,r22
 4005480:	8d6b883a 	add	r21,r17,r21
 4005484:	1880ea26 	beq	r3,r2,4005830 <_malloc_r+0x714>
 4005488:	ad4403c4 	addi	r21,r21,4111
 400548c:	00bc0004 	movi	r2,-4096
 4005490:	a8aa703a 	and	r21,r21,r2
 4005494:	a80b883a 	mov	r5,r21
 4005498:	9009883a 	mov	r4,r18
 400549c:	d9800015 	stw	r6,0(sp)
 40054a0:	4006da80 	call	4006da8 <_sbrk_r>
 40054a4:	1029883a 	mov	r20,r2
 40054a8:	00bfffc4 	movi	r2,-1
 40054ac:	d9800017 	ldw	r6,0(sp)
 40054b0:	a080e826 	beq	r20,r2,4005854 <_malloc_r+0x738>
 40054b4:	a180a636 	bltu	r20,r6,4005750 <_malloc_r+0x634>
 40054b8:	07010074 	movhi	fp,1025
 40054bc:	e7181304 	addi	fp,fp,24652
 40054c0:	e0800017 	ldw	r2,0(fp)
 40054c4:	a887883a 	add	r3,r21,r2
 40054c8:	e0c00015 	stw	r3,0(fp)
 40054cc:	3500e626 	beq	r6,r20,4005868 <_malloc_r+0x74c>
 40054d0:	b9000017 	ldw	r4,0(r23)
 40054d4:	00bfffc4 	movi	r2,-1
 40054d8:	2080ee26 	beq	r4,r2,4005894 <_malloc_r+0x778>
 40054dc:	a185c83a 	sub	r2,r20,r6
 40054e0:	10c5883a 	add	r2,r2,r3
 40054e4:	e0800015 	stw	r2,0(fp)
 40054e8:	a0c001cc 	andi	r3,r20,7
 40054ec:	1800bc26 	beq	r3,zero,40057e0 <_malloc_r+0x6c4>
 40054f0:	a0e9c83a 	sub	r20,r20,r3
 40054f4:	00840204 	movi	r2,4104
 40054f8:	a5000204 	addi	r20,r20,8
 40054fc:	10c7c83a 	sub	r3,r2,r3
 4005500:	a545883a 	add	r2,r20,r21
 4005504:	1083ffcc 	andi	r2,r2,4095
 4005508:	18abc83a 	sub	r21,r3,r2
 400550c:	a80b883a 	mov	r5,r21
 4005510:	9009883a 	mov	r4,r18
 4005514:	4006da80 	call	4006da8 <_sbrk_r>
 4005518:	00ffffc4 	movi	r3,-1
 400551c:	10c0e126 	beq	r2,r3,40058a4 <_malloc_r+0x788>
 4005520:	1505c83a 	sub	r2,r2,r20
 4005524:	1545883a 	add	r2,r2,r21
 4005528:	10800054 	ori	r2,r2,1
 400552c:	e0c00017 	ldw	r3,0(fp)
 4005530:	9d000215 	stw	r20,8(r19)
 4005534:	a0800115 	stw	r2,4(r20)
 4005538:	a8c7883a 	add	r3,r21,r3
 400553c:	e0c00015 	stw	r3,0(fp)
 4005540:	84c00e26 	beq	r16,r19,400557c <_malloc_r+0x460>
 4005544:	018003c4 	movi	r6,15
 4005548:	3580a72e 	bgeu	r6,r22,40057e8 <_malloc_r+0x6cc>
 400554c:	81400117 	ldw	r5,4(r16)
 4005550:	013ffe04 	movi	r4,-8
 4005554:	b0bffd04 	addi	r2,r22,-12
 4005558:	1104703a 	and	r2,r2,r4
 400555c:	2900004c 	andi	r4,r5,1
 4005560:	2088b03a 	or	r4,r4,r2
 4005564:	81000115 	stw	r4,4(r16)
 4005568:	01400144 	movi	r5,5
 400556c:	8089883a 	add	r4,r16,r2
 4005570:	21400115 	stw	r5,4(r4)
 4005574:	21400215 	stw	r5,8(r4)
 4005578:	3080cd36 	bltu	r6,r2,40058b0 <_malloc_r+0x794>
 400557c:	00810074 	movhi	r2,1025
 4005580:	10980a04 	addi	r2,r2,24616
 4005584:	11000017 	ldw	r4,0(r2)
 4005588:	20c0012e 	bgeu	r4,r3,4005590 <_malloc_r+0x474>
 400558c:	10c00015 	stw	r3,0(r2)
 4005590:	00810074 	movhi	r2,1025
 4005594:	10980904 	addi	r2,r2,24612
 4005598:	11000017 	ldw	r4,0(r2)
 400559c:	9c000217 	ldw	r16,8(r19)
 40055a0:	20c0012e 	bgeu	r4,r3,40055a8 <_malloc_r+0x48c>
 40055a4:	10c00015 	stw	r3,0(r2)
 40055a8:	80c00117 	ldw	r3,4(r16)
 40055ac:	00bfff04 	movi	r2,-4
 40055b0:	1886703a 	and	r3,r3,r2
 40055b4:	1c45c83a 	sub	r2,r3,r17
 40055b8:	1c400236 	bltu	r3,r17,40055c4 <_malloc_r+0x4a8>
 40055bc:	00c003c4 	movi	r3,15
 40055c0:	18800416 	blt	r3,r2,40055d4 <_malloc_r+0x4b8>
 40055c4:	9009883a 	mov	r4,r18
 40055c8:	400d8780 	call	400d878 <__malloc_unlock>
 40055cc:	0005883a 	mov	r2,zero
 40055d0:	003f7b06 	br	40053c0 <__alt_data_end+0xfc0053c0>
 40055d4:	88c00054 	ori	r3,r17,1
 40055d8:	80c00115 	stw	r3,4(r16)
 40055dc:	8463883a 	add	r17,r16,r17
 40055e0:	10800054 	ori	r2,r2,1
 40055e4:	9c400215 	stw	r17,8(r19)
 40055e8:	88800115 	stw	r2,4(r17)
 40055ec:	9009883a 	mov	r4,r18
 40055f0:	400d8780 	call	400d878 <__malloc_unlock>
 40055f4:	80800204 	addi	r2,r16,8
 40055f8:	003f7106 	br	40053c0 <__alt_data_end+0xfc0053c0>
 40055fc:	00c00504 	movi	r3,20
 4005600:	18804a2e 	bgeu	r3,r2,400572c <_malloc_r+0x610>
 4005604:	00c01504 	movi	r3,84
 4005608:	18806e36 	bltu	r3,r2,40057c4 <_malloc_r+0x6a8>
 400560c:	8804d33a 	srli	r2,r17,12
 4005610:	12001bc4 	addi	r8,r2,111
 4005614:	11c01b84 	addi	r7,r2,110
 4005618:	4209883a 	add	r4,r8,r8
 400561c:	003edd06 	br	4005194 <__alt_data_end+0xfc005194>
 4005620:	3804d27a 	srli	r2,r7,9
 4005624:	00c00104 	movi	r3,4
 4005628:	1880442e 	bgeu	r3,r2,400573c <_malloc_r+0x620>
 400562c:	00c00504 	movi	r3,20
 4005630:	18808136 	bltu	r3,r2,4005838 <_malloc_r+0x71c>
 4005634:	11401704 	addi	r5,r2,92
 4005638:	10c016c4 	addi	r3,r2,91
 400563c:	294b883a 	add	r5,r5,r5
 4005640:	294b883a 	add	r5,r5,r5
 4005644:	294b883a 	add	r5,r5,r5
 4005648:	994b883a 	add	r5,r19,r5
 400564c:	28800017 	ldw	r2,0(r5)
 4005650:	01810074 	movhi	r6,1025
 4005654:	297ffe04 	addi	r5,r5,-8
 4005658:	318b2a04 	addi	r6,r6,11432
 400565c:	28806526 	beq	r5,r2,40057f4 <_malloc_r+0x6d8>
 4005660:	01bfff04 	movi	r6,-4
 4005664:	10c00117 	ldw	r3,4(r2)
 4005668:	1986703a 	and	r3,r3,r6
 400566c:	38c0022e 	bgeu	r7,r3,4005678 <_malloc_r+0x55c>
 4005670:	10800217 	ldw	r2,8(r2)
 4005674:	28bffb1e 	bne	r5,r2,4005664 <__alt_data_end+0xfc005664>
 4005678:	11400317 	ldw	r5,12(r2)
 400567c:	98c00117 	ldw	r3,4(r19)
 4005680:	81400315 	stw	r5,12(r16)
 4005684:	80800215 	stw	r2,8(r16)
 4005688:	2c000215 	stw	r16,8(r5)
 400568c:	14000315 	stw	r16,12(r2)
 4005690:	003ef806 	br	4005274 <__alt_data_end+0xfc005274>
 4005694:	88c00054 	ori	r3,r17,1
 4005698:	80c00115 	stw	r3,4(r16)
 400569c:	8463883a 	add	r17,r16,r17
 40056a0:	34400515 	stw	r17,20(r6)
 40056a4:	34400415 	stw	r17,16(r6)
 40056a8:	10c00054 	ori	r3,r2,1
 40056ac:	8a000315 	stw	r8,12(r17)
 40056b0:	8a000215 	stw	r8,8(r17)
 40056b4:	88c00115 	stw	r3,4(r17)
 40056b8:	88a3883a 	add	r17,r17,r2
 40056bc:	88800015 	stw	r2,0(r17)
 40056c0:	9009883a 	mov	r4,r18
 40056c4:	400d8780 	call	400d878 <__malloc_unlock>
 40056c8:	80800204 	addi	r2,r16,8
 40056cc:	003f3c06 	br	40053c0 <__alt_data_end+0xfc0053c0>
 40056d0:	30c00117 	ldw	r3,4(r6)
 40056d4:	003ee706 	br	4005274 <__alt_data_end+0xfc005274>
 40056d8:	5ac00044 	addi	r11,r11,1
 40056dc:	588000cc 	andi	r2,r11,3
 40056e0:	31800204 	addi	r6,r6,8
 40056e4:	103efd1e 	bne	r2,zero,40052dc <__alt_data_end+0xfc0052dc>
 40056e8:	00002406 	br	400577c <_malloc_r+0x660>
 40056ec:	14000317 	ldw	r16,12(r2)
 40056f0:	143f251e 	bne	r2,r16,4005388 <__alt_data_end+0xfc005388>
 40056f4:	21000084 	addi	r4,r4,2
 40056f8:	003ebc06 	br	40051ec <__alt_data_end+0xfc0051ec>
 40056fc:	8085883a 	add	r2,r16,r2
 4005700:	10c00117 	ldw	r3,4(r2)
 4005704:	81000317 	ldw	r4,12(r16)
 4005708:	81400217 	ldw	r5,8(r16)
 400570c:	18c00054 	ori	r3,r3,1
 4005710:	10c00115 	stw	r3,4(r2)
 4005714:	29000315 	stw	r4,12(r5)
 4005718:	21400215 	stw	r5,8(r4)
 400571c:	9009883a 	mov	r4,r18
 4005720:	400d8780 	call	400d878 <__malloc_unlock>
 4005724:	80800204 	addi	r2,r16,8
 4005728:	003f2506 	br	40053c0 <__alt_data_end+0xfc0053c0>
 400572c:	12001704 	addi	r8,r2,92
 4005730:	11c016c4 	addi	r7,r2,91
 4005734:	4209883a 	add	r4,r8,r8
 4005738:	003e9606 	br	4005194 <__alt_data_end+0xfc005194>
 400573c:	3804d1ba 	srli	r2,r7,6
 4005740:	11400e44 	addi	r5,r2,57
 4005744:	10c00e04 	addi	r3,r2,56
 4005748:	294b883a 	add	r5,r5,r5
 400574c:	003fbc06 	br	4005640 <__alt_data_end+0xfc005640>
 4005750:	84ff5926 	beq	r16,r19,40054b8 <__alt_data_end+0xfc0054b8>
 4005754:	00810074 	movhi	r2,1025
 4005758:	108b2a04 	addi	r2,r2,11432
 400575c:	14000217 	ldw	r16,8(r2)
 4005760:	00bfff04 	movi	r2,-4
 4005764:	80c00117 	ldw	r3,4(r16)
 4005768:	1886703a 	and	r3,r3,r2
 400576c:	003f9106 	br	40055b4 <__alt_data_end+0xfc0055b4>
 4005770:	60800217 	ldw	r2,8(r12)
 4005774:	213fffc4 	addi	r4,r4,-1
 4005778:	1300651e 	bne	r2,r12,4005910 <_malloc_r+0x7f4>
 400577c:	208000cc 	andi	r2,r4,3
 4005780:	633ffe04 	addi	r12,r12,-8
 4005784:	103ffa1e 	bne	r2,zero,4005770 <__alt_data_end+0xfc005770>
 4005788:	98800117 	ldw	r2,4(r19)
 400578c:	0146303a 	nor	r3,zero,r5
 4005790:	1884703a 	and	r2,r3,r2
 4005794:	98800115 	stw	r2,4(r19)
 4005798:	294b883a 	add	r5,r5,r5
 400579c:	117f2836 	bltu	r2,r5,4005440 <__alt_data_end+0xfc005440>
 40057a0:	283f2726 	beq	r5,zero,4005440 <__alt_data_end+0xfc005440>
 40057a4:	2886703a 	and	r3,r5,r2
 40057a8:	5809883a 	mov	r4,r11
 40057ac:	183ec31e 	bne	r3,zero,40052bc <__alt_data_end+0xfc0052bc>
 40057b0:	294b883a 	add	r5,r5,r5
 40057b4:	2886703a 	and	r3,r5,r2
 40057b8:	21000104 	addi	r4,r4,4
 40057bc:	183ffc26 	beq	r3,zero,40057b0 <__alt_data_end+0xfc0057b0>
 40057c0:	003ebe06 	br	40052bc <__alt_data_end+0xfc0052bc>
 40057c4:	00c05504 	movi	r3,340
 40057c8:	18801236 	bltu	r3,r2,4005814 <_malloc_r+0x6f8>
 40057cc:	8804d3fa 	srli	r2,r17,15
 40057d0:	12001e04 	addi	r8,r2,120
 40057d4:	11c01dc4 	addi	r7,r2,119
 40057d8:	4209883a 	add	r4,r8,r8
 40057dc:	003e6d06 	br	4005194 <__alt_data_end+0xfc005194>
 40057e0:	00c40004 	movi	r3,4096
 40057e4:	003f4606 	br	4005500 <__alt_data_end+0xfc005500>
 40057e8:	00800044 	movi	r2,1
 40057ec:	a0800115 	stw	r2,4(r20)
 40057f0:	003f7406 	br	40055c4 <__alt_data_end+0xfc0055c4>
 40057f4:	1805d0ba 	srai	r2,r3,2
 40057f8:	01c00044 	movi	r7,1
 40057fc:	30c00117 	ldw	r3,4(r6)
 4005800:	388e983a 	sll	r7,r7,r2
 4005804:	2805883a 	mov	r2,r5
 4005808:	38c6b03a 	or	r3,r7,r3
 400580c:	30c00115 	stw	r3,4(r6)
 4005810:	003f9b06 	br	4005680 <__alt_data_end+0xfc005680>
 4005814:	00c15504 	movi	r3,1364
 4005818:	18801a36 	bltu	r3,r2,4005884 <_malloc_r+0x768>
 400581c:	8804d4ba 	srli	r2,r17,18
 4005820:	12001f44 	addi	r8,r2,125
 4005824:	11c01f04 	addi	r7,r2,124
 4005828:	4209883a 	add	r4,r8,r8
 400582c:	003e5906 	br	4005194 <__alt_data_end+0xfc005194>
 4005830:	ad400404 	addi	r21,r21,16
 4005834:	003f1706 	br	4005494 <__alt_data_end+0xfc005494>
 4005838:	00c01504 	movi	r3,84
 400583c:	18802336 	bltu	r3,r2,40058cc <_malloc_r+0x7b0>
 4005840:	3804d33a 	srli	r2,r7,12
 4005844:	11401bc4 	addi	r5,r2,111
 4005848:	10c01b84 	addi	r3,r2,110
 400584c:	294b883a 	add	r5,r5,r5
 4005850:	003f7b06 	br	4005640 <__alt_data_end+0xfc005640>
 4005854:	9c000217 	ldw	r16,8(r19)
 4005858:	00bfff04 	movi	r2,-4
 400585c:	80c00117 	ldw	r3,4(r16)
 4005860:	1886703a 	and	r3,r3,r2
 4005864:	003f5306 	br	40055b4 <__alt_data_end+0xfc0055b4>
 4005868:	3083ffcc 	andi	r2,r6,4095
 400586c:	103f181e 	bne	r2,zero,40054d0 <__alt_data_end+0xfc0054d0>
 4005870:	99000217 	ldw	r4,8(r19)
 4005874:	b545883a 	add	r2,r22,r21
 4005878:	10800054 	ori	r2,r2,1
 400587c:	20800115 	stw	r2,4(r4)
 4005880:	003f3e06 	br	400557c <__alt_data_end+0xfc00557c>
 4005884:	01003f84 	movi	r4,254
 4005888:	02001fc4 	movi	r8,127
 400588c:	01c01f84 	movi	r7,126
 4005890:	003e4006 	br	4005194 <__alt_data_end+0xfc005194>
 4005894:	00810074 	movhi	r2,1025
 4005898:	1090f504 	addi	r2,r2,17364
 400589c:	15000015 	stw	r20,0(r2)
 40058a0:	003f1106 	br	40054e8 <__alt_data_end+0xfc0054e8>
 40058a4:	00800044 	movi	r2,1
 40058a8:	002b883a 	mov	r21,zero
 40058ac:	003f1f06 	br	400552c <__alt_data_end+0xfc00552c>
 40058b0:	81400204 	addi	r5,r16,8
 40058b4:	9009883a 	mov	r4,r18
 40058b8:	40049ec0 	call	40049ec <_free_r>
 40058bc:	00810074 	movhi	r2,1025
 40058c0:	10981304 	addi	r2,r2,24652
 40058c4:	10c00017 	ldw	r3,0(r2)
 40058c8:	003f2c06 	br	400557c <__alt_data_end+0xfc00557c>
 40058cc:	00c05504 	movi	r3,340
 40058d0:	18800536 	bltu	r3,r2,40058e8 <_malloc_r+0x7cc>
 40058d4:	3804d3fa 	srli	r2,r7,15
 40058d8:	11401e04 	addi	r5,r2,120
 40058dc:	10c01dc4 	addi	r3,r2,119
 40058e0:	294b883a 	add	r5,r5,r5
 40058e4:	003f5606 	br	4005640 <__alt_data_end+0xfc005640>
 40058e8:	00c15504 	movi	r3,1364
 40058ec:	18800536 	bltu	r3,r2,4005904 <_malloc_r+0x7e8>
 40058f0:	3804d4ba 	srli	r2,r7,18
 40058f4:	11401f44 	addi	r5,r2,125
 40058f8:	10c01f04 	addi	r3,r2,124
 40058fc:	294b883a 	add	r5,r5,r5
 4005900:	003f4f06 	br	4005640 <__alt_data_end+0xfc005640>
 4005904:	01403f84 	movi	r5,254
 4005908:	00c01f84 	movi	r3,126
 400590c:	003f4c06 	br	4005640 <__alt_data_end+0xfc005640>
 4005910:	98800117 	ldw	r2,4(r19)
 4005914:	003fa006 	br	4005798 <__alt_data_end+0xfc005798>
 4005918:	8808d0fa 	srli	r4,r17,3
 400591c:	20800044 	addi	r2,r4,1
 4005920:	1085883a 	add	r2,r2,r2
 4005924:	003e9006 	br	4005368 <__alt_data_end+0xfc005368>

04005928 <memchr>:
 4005928:	208000cc 	andi	r2,r4,3
 400592c:	280f883a 	mov	r7,r5
 4005930:	10003426 	beq	r2,zero,4005a04 <memchr+0xdc>
 4005934:	30bfffc4 	addi	r2,r6,-1
 4005938:	30001a26 	beq	r6,zero,40059a4 <memchr+0x7c>
 400593c:	20c00003 	ldbu	r3,0(r4)
 4005940:	29803fcc 	andi	r6,r5,255
 4005944:	30c0051e 	bne	r6,r3,400595c <memchr+0x34>
 4005948:	00001806 	br	40059ac <memchr+0x84>
 400594c:	10001526 	beq	r2,zero,40059a4 <memchr+0x7c>
 4005950:	20c00003 	ldbu	r3,0(r4)
 4005954:	10bfffc4 	addi	r2,r2,-1
 4005958:	30c01426 	beq	r6,r3,40059ac <memchr+0x84>
 400595c:	21000044 	addi	r4,r4,1
 4005960:	20c000cc 	andi	r3,r4,3
 4005964:	183ff91e 	bne	r3,zero,400594c <__alt_data_end+0xfc00594c>
 4005968:	020000c4 	movi	r8,3
 400596c:	40801136 	bltu	r8,r2,40059b4 <memchr+0x8c>
 4005970:	10000c26 	beq	r2,zero,40059a4 <memchr+0x7c>
 4005974:	20c00003 	ldbu	r3,0(r4)
 4005978:	29403fcc 	andi	r5,r5,255
 400597c:	28c00b26 	beq	r5,r3,40059ac <memchr+0x84>
 4005980:	20c00044 	addi	r3,r4,1
 4005984:	39803fcc 	andi	r6,r7,255
 4005988:	2089883a 	add	r4,r4,r2
 400598c:	00000306 	br	400599c <memchr+0x74>
 4005990:	18c00044 	addi	r3,r3,1
 4005994:	197fffc3 	ldbu	r5,-1(r3)
 4005998:	31400526 	beq	r6,r5,40059b0 <memchr+0x88>
 400599c:	1805883a 	mov	r2,r3
 40059a0:	20fffb1e 	bne	r4,r3,4005990 <__alt_data_end+0xfc005990>
 40059a4:	0005883a 	mov	r2,zero
 40059a8:	f800283a 	ret
 40059ac:	2005883a 	mov	r2,r4
 40059b0:	f800283a 	ret
 40059b4:	28c03fcc 	andi	r3,r5,255
 40059b8:	1812923a 	slli	r9,r3,8
 40059bc:	02ffbff4 	movhi	r11,65279
 40059c0:	02a02074 	movhi	r10,32897
 40059c4:	48d2b03a 	or	r9,r9,r3
 40059c8:	4806943a 	slli	r3,r9,16
 40059cc:	5affbfc4 	addi	r11,r11,-257
 40059d0:	52a02004 	addi	r10,r10,-32640
 40059d4:	48d2b03a 	or	r9,r9,r3
 40059d8:	20c00017 	ldw	r3,0(r4)
 40059dc:	48c6f03a 	xor	r3,r9,r3
 40059e0:	1acd883a 	add	r6,r3,r11
 40059e4:	00c6303a 	nor	r3,zero,r3
 40059e8:	30c6703a 	and	r3,r6,r3
 40059ec:	1a86703a 	and	r3,r3,r10
 40059f0:	183fe01e 	bne	r3,zero,4005974 <__alt_data_end+0xfc005974>
 40059f4:	10bfff04 	addi	r2,r2,-4
 40059f8:	21000104 	addi	r4,r4,4
 40059fc:	40bff636 	bltu	r8,r2,40059d8 <__alt_data_end+0xfc0059d8>
 4005a00:	003fdb06 	br	4005970 <__alt_data_end+0xfc005970>
 4005a04:	3005883a 	mov	r2,r6
 4005a08:	003fd706 	br	4005968 <__alt_data_end+0xfc005968>

04005a0c <memcpy>:
 4005a0c:	defffd04 	addi	sp,sp,-12
 4005a10:	dfc00215 	stw	ra,8(sp)
 4005a14:	dc400115 	stw	r17,4(sp)
 4005a18:	dc000015 	stw	r16,0(sp)
 4005a1c:	00c003c4 	movi	r3,15
 4005a20:	2005883a 	mov	r2,r4
 4005a24:	1980452e 	bgeu	r3,r6,4005b3c <memcpy+0x130>
 4005a28:	2906b03a 	or	r3,r5,r4
 4005a2c:	18c000cc 	andi	r3,r3,3
 4005a30:	1800441e 	bne	r3,zero,4005b44 <memcpy+0x138>
 4005a34:	347ffc04 	addi	r17,r6,-16
 4005a38:	8822d13a 	srli	r17,r17,4
 4005a3c:	28c00104 	addi	r3,r5,4
 4005a40:	23400104 	addi	r13,r4,4
 4005a44:	8820913a 	slli	r16,r17,4
 4005a48:	2b000204 	addi	r12,r5,8
 4005a4c:	22c00204 	addi	r11,r4,8
 4005a50:	84000504 	addi	r16,r16,20
 4005a54:	2a800304 	addi	r10,r5,12
 4005a58:	22400304 	addi	r9,r4,12
 4005a5c:	2c21883a 	add	r16,r5,r16
 4005a60:	2811883a 	mov	r8,r5
 4005a64:	200f883a 	mov	r7,r4
 4005a68:	41000017 	ldw	r4,0(r8)
 4005a6c:	1fc00017 	ldw	ra,0(r3)
 4005a70:	63c00017 	ldw	r15,0(r12)
 4005a74:	39000015 	stw	r4,0(r7)
 4005a78:	53800017 	ldw	r14,0(r10)
 4005a7c:	6fc00015 	stw	ra,0(r13)
 4005a80:	5bc00015 	stw	r15,0(r11)
 4005a84:	4b800015 	stw	r14,0(r9)
 4005a88:	18c00404 	addi	r3,r3,16
 4005a8c:	39c00404 	addi	r7,r7,16
 4005a90:	42000404 	addi	r8,r8,16
 4005a94:	6b400404 	addi	r13,r13,16
 4005a98:	63000404 	addi	r12,r12,16
 4005a9c:	5ac00404 	addi	r11,r11,16
 4005aa0:	52800404 	addi	r10,r10,16
 4005aa4:	4a400404 	addi	r9,r9,16
 4005aa8:	1c3fef1e 	bne	r3,r16,4005a68 <__alt_data_end+0xfc005a68>
 4005aac:	89c00044 	addi	r7,r17,1
 4005ab0:	380e913a 	slli	r7,r7,4
 4005ab4:	310003cc 	andi	r4,r6,15
 4005ab8:	02c000c4 	movi	r11,3
 4005abc:	11c7883a 	add	r3,r2,r7
 4005ac0:	29cb883a 	add	r5,r5,r7
 4005ac4:	5900212e 	bgeu	r11,r4,4005b4c <memcpy+0x140>
 4005ac8:	1813883a 	mov	r9,r3
 4005acc:	2811883a 	mov	r8,r5
 4005ad0:	200f883a 	mov	r7,r4
 4005ad4:	42800017 	ldw	r10,0(r8)
 4005ad8:	4a400104 	addi	r9,r9,4
 4005adc:	39ffff04 	addi	r7,r7,-4
 4005ae0:	4abfff15 	stw	r10,-4(r9)
 4005ae4:	42000104 	addi	r8,r8,4
 4005ae8:	59fffa36 	bltu	r11,r7,4005ad4 <__alt_data_end+0xfc005ad4>
 4005aec:	213fff04 	addi	r4,r4,-4
 4005af0:	2008d0ba 	srli	r4,r4,2
 4005af4:	318000cc 	andi	r6,r6,3
 4005af8:	21000044 	addi	r4,r4,1
 4005afc:	2109883a 	add	r4,r4,r4
 4005b00:	2109883a 	add	r4,r4,r4
 4005b04:	1907883a 	add	r3,r3,r4
 4005b08:	290b883a 	add	r5,r5,r4
 4005b0c:	30000626 	beq	r6,zero,4005b28 <memcpy+0x11c>
 4005b10:	198d883a 	add	r6,r3,r6
 4005b14:	29c00003 	ldbu	r7,0(r5)
 4005b18:	18c00044 	addi	r3,r3,1
 4005b1c:	29400044 	addi	r5,r5,1
 4005b20:	19ffffc5 	stb	r7,-1(r3)
 4005b24:	19bffb1e 	bne	r3,r6,4005b14 <__alt_data_end+0xfc005b14>
 4005b28:	dfc00217 	ldw	ra,8(sp)
 4005b2c:	dc400117 	ldw	r17,4(sp)
 4005b30:	dc000017 	ldw	r16,0(sp)
 4005b34:	dec00304 	addi	sp,sp,12
 4005b38:	f800283a 	ret
 4005b3c:	2007883a 	mov	r3,r4
 4005b40:	003ff206 	br	4005b0c <__alt_data_end+0xfc005b0c>
 4005b44:	2007883a 	mov	r3,r4
 4005b48:	003ff106 	br	4005b10 <__alt_data_end+0xfc005b10>
 4005b4c:	200d883a 	mov	r6,r4
 4005b50:	003fee06 	br	4005b0c <__alt_data_end+0xfc005b0c>

04005b54 <memset>:
 4005b54:	20c000cc 	andi	r3,r4,3
 4005b58:	2005883a 	mov	r2,r4
 4005b5c:	18004426 	beq	r3,zero,4005c70 <memset+0x11c>
 4005b60:	31ffffc4 	addi	r7,r6,-1
 4005b64:	30004026 	beq	r6,zero,4005c68 <memset+0x114>
 4005b68:	2813883a 	mov	r9,r5
 4005b6c:	200d883a 	mov	r6,r4
 4005b70:	2007883a 	mov	r3,r4
 4005b74:	00000406 	br	4005b88 <memset+0x34>
 4005b78:	3a3fffc4 	addi	r8,r7,-1
 4005b7c:	31800044 	addi	r6,r6,1
 4005b80:	38003926 	beq	r7,zero,4005c68 <memset+0x114>
 4005b84:	400f883a 	mov	r7,r8
 4005b88:	18c00044 	addi	r3,r3,1
 4005b8c:	32400005 	stb	r9,0(r6)
 4005b90:	1a0000cc 	andi	r8,r3,3
 4005b94:	403ff81e 	bne	r8,zero,4005b78 <__alt_data_end+0xfc005b78>
 4005b98:	010000c4 	movi	r4,3
 4005b9c:	21c02d2e 	bgeu	r4,r7,4005c54 <memset+0x100>
 4005ba0:	29003fcc 	andi	r4,r5,255
 4005ba4:	200c923a 	slli	r6,r4,8
 4005ba8:	3108b03a 	or	r4,r6,r4
 4005bac:	200c943a 	slli	r6,r4,16
 4005bb0:	218cb03a 	or	r6,r4,r6
 4005bb4:	010003c4 	movi	r4,15
 4005bb8:	21c0182e 	bgeu	r4,r7,4005c1c <memset+0xc8>
 4005bbc:	3b3ffc04 	addi	r12,r7,-16
 4005bc0:	6018d13a 	srli	r12,r12,4
 4005bc4:	1a000104 	addi	r8,r3,4
 4005bc8:	1ac00204 	addi	r11,r3,8
 4005bcc:	6008913a 	slli	r4,r12,4
 4005bd0:	1a800304 	addi	r10,r3,12
 4005bd4:	1813883a 	mov	r9,r3
 4005bd8:	21000504 	addi	r4,r4,20
 4005bdc:	1909883a 	add	r4,r3,r4
 4005be0:	49800015 	stw	r6,0(r9)
 4005be4:	41800015 	stw	r6,0(r8)
 4005be8:	59800015 	stw	r6,0(r11)
 4005bec:	51800015 	stw	r6,0(r10)
 4005bf0:	42000404 	addi	r8,r8,16
 4005bf4:	4a400404 	addi	r9,r9,16
 4005bf8:	5ac00404 	addi	r11,r11,16
 4005bfc:	52800404 	addi	r10,r10,16
 4005c00:	413ff71e 	bne	r8,r4,4005be0 <__alt_data_end+0xfc005be0>
 4005c04:	63000044 	addi	r12,r12,1
 4005c08:	6018913a 	slli	r12,r12,4
 4005c0c:	39c003cc 	andi	r7,r7,15
 4005c10:	010000c4 	movi	r4,3
 4005c14:	1b07883a 	add	r3,r3,r12
 4005c18:	21c00e2e 	bgeu	r4,r7,4005c54 <memset+0x100>
 4005c1c:	1813883a 	mov	r9,r3
 4005c20:	3811883a 	mov	r8,r7
 4005c24:	010000c4 	movi	r4,3
 4005c28:	49800015 	stw	r6,0(r9)
 4005c2c:	423fff04 	addi	r8,r8,-4
 4005c30:	4a400104 	addi	r9,r9,4
 4005c34:	223ffc36 	bltu	r4,r8,4005c28 <__alt_data_end+0xfc005c28>
 4005c38:	393fff04 	addi	r4,r7,-4
 4005c3c:	2008d0ba 	srli	r4,r4,2
 4005c40:	39c000cc 	andi	r7,r7,3
 4005c44:	21000044 	addi	r4,r4,1
 4005c48:	2109883a 	add	r4,r4,r4
 4005c4c:	2109883a 	add	r4,r4,r4
 4005c50:	1907883a 	add	r3,r3,r4
 4005c54:	38000526 	beq	r7,zero,4005c6c <memset+0x118>
 4005c58:	19cf883a 	add	r7,r3,r7
 4005c5c:	19400005 	stb	r5,0(r3)
 4005c60:	18c00044 	addi	r3,r3,1
 4005c64:	38fffd1e 	bne	r7,r3,4005c5c <__alt_data_end+0xfc005c5c>
 4005c68:	f800283a 	ret
 4005c6c:	f800283a 	ret
 4005c70:	2007883a 	mov	r3,r4
 4005c74:	300f883a 	mov	r7,r6
 4005c78:	003fc706 	br	4005b98 <__alt_data_end+0xfc005b98>

04005c7c <_Balloc>:
 4005c7c:	20801317 	ldw	r2,76(r4)
 4005c80:	defffc04 	addi	sp,sp,-16
 4005c84:	dc400115 	stw	r17,4(sp)
 4005c88:	dc000015 	stw	r16,0(sp)
 4005c8c:	dfc00315 	stw	ra,12(sp)
 4005c90:	dc800215 	stw	r18,8(sp)
 4005c94:	2023883a 	mov	r17,r4
 4005c98:	2821883a 	mov	r16,r5
 4005c9c:	10000f26 	beq	r2,zero,4005cdc <_Balloc+0x60>
 4005ca0:	8407883a 	add	r3,r16,r16
 4005ca4:	18c7883a 	add	r3,r3,r3
 4005ca8:	10c7883a 	add	r3,r2,r3
 4005cac:	18800017 	ldw	r2,0(r3)
 4005cb0:	10001126 	beq	r2,zero,4005cf8 <_Balloc+0x7c>
 4005cb4:	11000017 	ldw	r4,0(r2)
 4005cb8:	19000015 	stw	r4,0(r3)
 4005cbc:	10000415 	stw	zero,16(r2)
 4005cc0:	10000315 	stw	zero,12(r2)
 4005cc4:	dfc00317 	ldw	ra,12(sp)
 4005cc8:	dc800217 	ldw	r18,8(sp)
 4005ccc:	dc400117 	ldw	r17,4(sp)
 4005cd0:	dc000017 	ldw	r16,0(sp)
 4005cd4:	dec00404 	addi	sp,sp,16
 4005cd8:	f800283a 	ret
 4005cdc:	01800844 	movi	r6,33
 4005ce0:	01400104 	movi	r5,4
 4005ce4:	40088580 	call	4008858 <_calloc_r>
 4005ce8:	88801315 	stw	r2,76(r17)
 4005cec:	103fec1e 	bne	r2,zero,4005ca0 <__alt_data_end+0xfc005ca0>
 4005cf0:	0005883a 	mov	r2,zero
 4005cf4:	003ff306 	br	4005cc4 <__alt_data_end+0xfc005cc4>
 4005cf8:	01400044 	movi	r5,1
 4005cfc:	2c24983a 	sll	r18,r5,r16
 4005d00:	8809883a 	mov	r4,r17
 4005d04:	91800144 	addi	r6,r18,5
 4005d08:	318d883a 	add	r6,r6,r6
 4005d0c:	318d883a 	add	r6,r6,r6
 4005d10:	40088580 	call	4008858 <_calloc_r>
 4005d14:	103ff626 	beq	r2,zero,4005cf0 <__alt_data_end+0xfc005cf0>
 4005d18:	14000115 	stw	r16,4(r2)
 4005d1c:	14800215 	stw	r18,8(r2)
 4005d20:	003fe606 	br	4005cbc <__alt_data_end+0xfc005cbc>

04005d24 <_Bfree>:
 4005d24:	28000826 	beq	r5,zero,4005d48 <_Bfree+0x24>
 4005d28:	28c00117 	ldw	r3,4(r5)
 4005d2c:	20801317 	ldw	r2,76(r4)
 4005d30:	18c7883a 	add	r3,r3,r3
 4005d34:	18c7883a 	add	r3,r3,r3
 4005d38:	10c5883a 	add	r2,r2,r3
 4005d3c:	10c00017 	ldw	r3,0(r2)
 4005d40:	28c00015 	stw	r3,0(r5)
 4005d44:	11400015 	stw	r5,0(r2)
 4005d48:	f800283a 	ret

04005d4c <__multadd>:
 4005d4c:	defff704 	addi	sp,sp,-36
 4005d50:	dc800215 	stw	r18,8(sp)
 4005d54:	2c800417 	ldw	r18,16(r5)
 4005d58:	dd800615 	stw	r22,24(sp)
 4005d5c:	dd400515 	stw	r21,20(sp)
 4005d60:	dd000415 	stw	r20,16(sp)
 4005d64:	dcc00315 	stw	r19,12(sp)
 4005d68:	dc400115 	stw	r17,4(sp)
 4005d6c:	dc000015 	stw	r16,0(sp)
 4005d70:	dfc00815 	stw	ra,32(sp)
 4005d74:	ddc00715 	stw	r23,28(sp)
 4005d78:	2827883a 	mov	r19,r5
 4005d7c:	2029883a 	mov	r20,r4
 4005d80:	3023883a 	mov	r17,r6
 4005d84:	3821883a 	mov	r16,r7
 4005d88:	2d400504 	addi	r21,r5,20
 4005d8c:	002d883a 	mov	r22,zero
 4005d90:	adc00017 	ldw	r23,0(r21)
 4005d94:	880b883a 	mov	r5,r17
 4005d98:	ad400104 	addi	r21,r21,4
 4005d9c:	b93fffcc 	andi	r4,r23,65535
 4005da0:	400a9ec0 	call	400a9ec <__mulsi3>
 4005da4:	b808d43a 	srli	r4,r23,16
 4005da8:	880b883a 	mov	r5,r17
 4005dac:	1421883a 	add	r16,r2,r16
 4005db0:	400a9ec0 	call	400a9ec <__mulsi3>
 4005db4:	800ed43a 	srli	r7,r16,16
 4005db8:	80ffffcc 	andi	r3,r16,65535
 4005dbc:	b5800044 	addi	r22,r22,1
 4005dc0:	11c5883a 	add	r2,r2,r7
 4005dc4:	100e943a 	slli	r7,r2,16
 4005dc8:	1020d43a 	srli	r16,r2,16
 4005dcc:	38c7883a 	add	r3,r7,r3
 4005dd0:	a8ffff15 	stw	r3,-4(r21)
 4005dd4:	b4bfee16 	blt	r22,r18,4005d90 <__alt_data_end+0xfc005d90>
 4005dd8:	80000926 	beq	r16,zero,4005e00 <__multadd+0xb4>
 4005ddc:	98800217 	ldw	r2,8(r19)
 4005de0:	9080130e 	bge	r18,r2,4005e30 <__multadd+0xe4>
 4005de4:	90800144 	addi	r2,r18,5
 4005de8:	1085883a 	add	r2,r2,r2
 4005dec:	1085883a 	add	r2,r2,r2
 4005df0:	9885883a 	add	r2,r19,r2
 4005df4:	14000015 	stw	r16,0(r2)
 4005df8:	94800044 	addi	r18,r18,1
 4005dfc:	9c800415 	stw	r18,16(r19)
 4005e00:	9805883a 	mov	r2,r19
 4005e04:	dfc00817 	ldw	ra,32(sp)
 4005e08:	ddc00717 	ldw	r23,28(sp)
 4005e0c:	dd800617 	ldw	r22,24(sp)
 4005e10:	dd400517 	ldw	r21,20(sp)
 4005e14:	dd000417 	ldw	r20,16(sp)
 4005e18:	dcc00317 	ldw	r19,12(sp)
 4005e1c:	dc800217 	ldw	r18,8(sp)
 4005e20:	dc400117 	ldw	r17,4(sp)
 4005e24:	dc000017 	ldw	r16,0(sp)
 4005e28:	dec00904 	addi	sp,sp,36
 4005e2c:	f800283a 	ret
 4005e30:	99400117 	ldw	r5,4(r19)
 4005e34:	a009883a 	mov	r4,r20
 4005e38:	29400044 	addi	r5,r5,1
 4005e3c:	4005c7c0 	call	4005c7c <_Balloc>
 4005e40:	99800417 	ldw	r6,16(r19)
 4005e44:	99400304 	addi	r5,r19,12
 4005e48:	11000304 	addi	r4,r2,12
 4005e4c:	31800084 	addi	r6,r6,2
 4005e50:	318d883a 	add	r6,r6,r6
 4005e54:	318d883a 	add	r6,r6,r6
 4005e58:	1023883a 	mov	r17,r2
 4005e5c:	4005a0c0 	call	4005a0c <memcpy>
 4005e60:	98000a26 	beq	r19,zero,4005e8c <__multadd+0x140>
 4005e64:	98c00117 	ldw	r3,4(r19)
 4005e68:	a0801317 	ldw	r2,76(r20)
 4005e6c:	18c7883a 	add	r3,r3,r3
 4005e70:	18c7883a 	add	r3,r3,r3
 4005e74:	10c5883a 	add	r2,r2,r3
 4005e78:	10c00017 	ldw	r3,0(r2)
 4005e7c:	98c00015 	stw	r3,0(r19)
 4005e80:	14c00015 	stw	r19,0(r2)
 4005e84:	8827883a 	mov	r19,r17
 4005e88:	003fd606 	br	4005de4 <__alt_data_end+0xfc005de4>
 4005e8c:	8827883a 	mov	r19,r17
 4005e90:	003fd406 	br	4005de4 <__alt_data_end+0xfc005de4>

04005e94 <__s2b>:
 4005e94:	defff904 	addi	sp,sp,-28
 4005e98:	dc400115 	stw	r17,4(sp)
 4005e9c:	dc000015 	stw	r16,0(sp)
 4005ea0:	2023883a 	mov	r17,r4
 4005ea4:	2821883a 	mov	r16,r5
 4005ea8:	39000204 	addi	r4,r7,8
 4005eac:	01400244 	movi	r5,9
 4005eb0:	dcc00315 	stw	r19,12(sp)
 4005eb4:	dc800215 	stw	r18,8(sp)
 4005eb8:	dfc00615 	stw	ra,24(sp)
 4005ebc:	dd400515 	stw	r21,20(sp)
 4005ec0:	dd000415 	stw	r20,16(sp)
 4005ec4:	3825883a 	mov	r18,r7
 4005ec8:	3027883a 	mov	r19,r6
 4005ecc:	400a8380 	call	400a838 <__divsi3>
 4005ed0:	00c00044 	movi	r3,1
 4005ed4:	000b883a 	mov	r5,zero
 4005ed8:	1880030e 	bge	r3,r2,4005ee8 <__s2b+0x54>
 4005edc:	18c7883a 	add	r3,r3,r3
 4005ee0:	29400044 	addi	r5,r5,1
 4005ee4:	18bffd16 	blt	r3,r2,4005edc <__alt_data_end+0xfc005edc>
 4005ee8:	8809883a 	mov	r4,r17
 4005eec:	4005c7c0 	call	4005c7c <_Balloc>
 4005ef0:	d8c00717 	ldw	r3,28(sp)
 4005ef4:	10c00515 	stw	r3,20(r2)
 4005ef8:	00c00044 	movi	r3,1
 4005efc:	10c00415 	stw	r3,16(r2)
 4005f00:	00c00244 	movi	r3,9
 4005f04:	1cc0210e 	bge	r3,r19,4005f8c <__s2b+0xf8>
 4005f08:	80eb883a 	add	r21,r16,r3
 4005f0c:	a829883a 	mov	r20,r21
 4005f10:	84e1883a 	add	r16,r16,r19
 4005f14:	a1c00007 	ldb	r7,0(r20)
 4005f18:	01800284 	movi	r6,10
 4005f1c:	a5000044 	addi	r20,r20,1
 4005f20:	100b883a 	mov	r5,r2
 4005f24:	39fff404 	addi	r7,r7,-48
 4005f28:	8809883a 	mov	r4,r17
 4005f2c:	4005d4c0 	call	4005d4c <__multadd>
 4005f30:	a43ff81e 	bne	r20,r16,4005f14 <__alt_data_end+0xfc005f14>
 4005f34:	ace1883a 	add	r16,r21,r19
 4005f38:	843ffe04 	addi	r16,r16,-8
 4005f3c:	9c800a0e 	bge	r19,r18,4005f68 <__s2b+0xd4>
 4005f40:	94e5c83a 	sub	r18,r18,r19
 4005f44:	84a5883a 	add	r18,r16,r18
 4005f48:	81c00007 	ldb	r7,0(r16)
 4005f4c:	01800284 	movi	r6,10
 4005f50:	84000044 	addi	r16,r16,1
 4005f54:	100b883a 	mov	r5,r2
 4005f58:	39fff404 	addi	r7,r7,-48
 4005f5c:	8809883a 	mov	r4,r17
 4005f60:	4005d4c0 	call	4005d4c <__multadd>
 4005f64:	84bff81e 	bne	r16,r18,4005f48 <__alt_data_end+0xfc005f48>
 4005f68:	dfc00617 	ldw	ra,24(sp)
 4005f6c:	dd400517 	ldw	r21,20(sp)
 4005f70:	dd000417 	ldw	r20,16(sp)
 4005f74:	dcc00317 	ldw	r19,12(sp)
 4005f78:	dc800217 	ldw	r18,8(sp)
 4005f7c:	dc400117 	ldw	r17,4(sp)
 4005f80:	dc000017 	ldw	r16,0(sp)
 4005f84:	dec00704 	addi	sp,sp,28
 4005f88:	f800283a 	ret
 4005f8c:	84000284 	addi	r16,r16,10
 4005f90:	1827883a 	mov	r19,r3
 4005f94:	003fe906 	br	4005f3c <__alt_data_end+0xfc005f3c>

04005f98 <__hi0bits>:
 4005f98:	20bfffec 	andhi	r2,r4,65535
 4005f9c:	1000141e 	bne	r2,zero,4005ff0 <__hi0bits+0x58>
 4005fa0:	2008943a 	slli	r4,r4,16
 4005fa4:	00800404 	movi	r2,16
 4005fa8:	20ffc02c 	andhi	r3,r4,65280
 4005fac:	1800021e 	bne	r3,zero,4005fb8 <__hi0bits+0x20>
 4005fb0:	2008923a 	slli	r4,r4,8
 4005fb4:	10800204 	addi	r2,r2,8
 4005fb8:	20fc002c 	andhi	r3,r4,61440
 4005fbc:	1800021e 	bne	r3,zero,4005fc8 <__hi0bits+0x30>
 4005fc0:	2008913a 	slli	r4,r4,4
 4005fc4:	10800104 	addi	r2,r2,4
 4005fc8:	20f0002c 	andhi	r3,r4,49152
 4005fcc:	1800031e 	bne	r3,zero,4005fdc <__hi0bits+0x44>
 4005fd0:	2109883a 	add	r4,r4,r4
 4005fd4:	10800084 	addi	r2,r2,2
 4005fd8:	2109883a 	add	r4,r4,r4
 4005fdc:	20000316 	blt	r4,zero,4005fec <__hi0bits+0x54>
 4005fe0:	2110002c 	andhi	r4,r4,16384
 4005fe4:	2000041e 	bne	r4,zero,4005ff8 <__hi0bits+0x60>
 4005fe8:	00800804 	movi	r2,32
 4005fec:	f800283a 	ret
 4005ff0:	0005883a 	mov	r2,zero
 4005ff4:	003fec06 	br	4005fa8 <__alt_data_end+0xfc005fa8>
 4005ff8:	10800044 	addi	r2,r2,1
 4005ffc:	f800283a 	ret

04006000 <__lo0bits>:
 4006000:	20c00017 	ldw	r3,0(r4)
 4006004:	188001cc 	andi	r2,r3,7
 4006008:	10000826 	beq	r2,zero,400602c <__lo0bits+0x2c>
 400600c:	1880004c 	andi	r2,r3,1
 4006010:	1000211e 	bne	r2,zero,4006098 <__lo0bits+0x98>
 4006014:	1880008c 	andi	r2,r3,2
 4006018:	1000211e 	bne	r2,zero,40060a0 <__lo0bits+0xa0>
 400601c:	1806d0ba 	srli	r3,r3,2
 4006020:	00800084 	movi	r2,2
 4006024:	20c00015 	stw	r3,0(r4)
 4006028:	f800283a 	ret
 400602c:	18bfffcc 	andi	r2,r3,65535
 4006030:	10001326 	beq	r2,zero,4006080 <__lo0bits+0x80>
 4006034:	0005883a 	mov	r2,zero
 4006038:	19403fcc 	andi	r5,r3,255
 400603c:	2800021e 	bne	r5,zero,4006048 <__lo0bits+0x48>
 4006040:	1806d23a 	srli	r3,r3,8
 4006044:	10800204 	addi	r2,r2,8
 4006048:	194003cc 	andi	r5,r3,15
 400604c:	2800021e 	bne	r5,zero,4006058 <__lo0bits+0x58>
 4006050:	1806d13a 	srli	r3,r3,4
 4006054:	10800104 	addi	r2,r2,4
 4006058:	194000cc 	andi	r5,r3,3
 400605c:	2800021e 	bne	r5,zero,4006068 <__lo0bits+0x68>
 4006060:	1806d0ba 	srli	r3,r3,2
 4006064:	10800084 	addi	r2,r2,2
 4006068:	1940004c 	andi	r5,r3,1
 400606c:	2800081e 	bne	r5,zero,4006090 <__lo0bits+0x90>
 4006070:	1806d07a 	srli	r3,r3,1
 4006074:	1800051e 	bne	r3,zero,400608c <__lo0bits+0x8c>
 4006078:	00800804 	movi	r2,32
 400607c:	f800283a 	ret
 4006080:	1806d43a 	srli	r3,r3,16
 4006084:	00800404 	movi	r2,16
 4006088:	003feb06 	br	4006038 <__alt_data_end+0xfc006038>
 400608c:	10800044 	addi	r2,r2,1
 4006090:	20c00015 	stw	r3,0(r4)
 4006094:	f800283a 	ret
 4006098:	0005883a 	mov	r2,zero
 400609c:	f800283a 	ret
 40060a0:	1806d07a 	srli	r3,r3,1
 40060a4:	00800044 	movi	r2,1
 40060a8:	20c00015 	stw	r3,0(r4)
 40060ac:	f800283a 	ret

040060b0 <__i2b>:
 40060b0:	defffd04 	addi	sp,sp,-12
 40060b4:	dc000015 	stw	r16,0(sp)
 40060b8:	04000044 	movi	r16,1
 40060bc:	dc400115 	stw	r17,4(sp)
 40060c0:	2823883a 	mov	r17,r5
 40060c4:	800b883a 	mov	r5,r16
 40060c8:	dfc00215 	stw	ra,8(sp)
 40060cc:	4005c7c0 	call	4005c7c <_Balloc>
 40060d0:	14400515 	stw	r17,20(r2)
 40060d4:	14000415 	stw	r16,16(r2)
 40060d8:	dfc00217 	ldw	ra,8(sp)
 40060dc:	dc400117 	ldw	r17,4(sp)
 40060e0:	dc000017 	ldw	r16,0(sp)
 40060e4:	dec00304 	addi	sp,sp,12
 40060e8:	f800283a 	ret

040060ec <__multiply>:
 40060ec:	deffef04 	addi	sp,sp,-68
 40060f0:	dc400815 	stw	r17,32(sp)
 40060f4:	dc000715 	stw	r16,28(sp)
 40060f8:	34400417 	ldw	r17,16(r6)
 40060fc:	2c000417 	ldw	r16,16(r5)
 4006100:	dd800d15 	stw	r22,52(sp)
 4006104:	dc800915 	stw	r18,36(sp)
 4006108:	dfc01015 	stw	ra,64(sp)
 400610c:	df000f15 	stw	fp,60(sp)
 4006110:	ddc00e15 	stw	r23,56(sp)
 4006114:	dd400c15 	stw	r21,48(sp)
 4006118:	dd000b15 	stw	r20,44(sp)
 400611c:	dcc00a15 	stw	r19,40(sp)
 4006120:	2825883a 	mov	r18,r5
 4006124:	302d883a 	mov	r22,r6
 4006128:	8440050e 	bge	r16,r17,4006140 <__multiply+0x54>
 400612c:	8007883a 	mov	r3,r16
 4006130:	3025883a 	mov	r18,r6
 4006134:	8821883a 	mov	r16,r17
 4006138:	282d883a 	mov	r22,r5
 400613c:	1823883a 	mov	r17,r3
 4006140:	90800217 	ldw	r2,8(r18)
 4006144:	8447883a 	add	r3,r16,r17
 4006148:	d8c00215 	stw	r3,8(sp)
 400614c:	91400117 	ldw	r5,4(r18)
 4006150:	10c0010e 	bge	r2,r3,4006158 <__multiply+0x6c>
 4006154:	29400044 	addi	r5,r5,1
 4006158:	4005c7c0 	call	4005c7c <_Balloc>
 400615c:	d8c00217 	ldw	r3,8(sp)
 4006160:	d8800615 	stw	r2,24(sp)
 4006164:	18eb883a 	add	r21,r3,r3
 4006168:	ad6b883a 	add	r21,r21,r21
 400616c:	10c00504 	addi	r3,r2,20
 4006170:	1d6b883a 	add	r21,r3,r21
 4006174:	d8c00115 	stw	r3,4(sp)
 4006178:	dd400315 	stw	r21,12(sp)
 400617c:	1805883a 	mov	r2,r3
 4006180:	1d40042e 	bgeu	r3,r21,4006194 <__multiply+0xa8>
 4006184:	d8c00317 	ldw	r3,12(sp)
 4006188:	10000015 	stw	zero,0(r2)
 400618c:	10800104 	addi	r2,r2,4
 4006190:	10fffc36 	bltu	r2,r3,4006184 <__alt_data_end+0xfc006184>
 4006194:	8c63883a 	add	r17,r17,r17
 4006198:	b5800504 	addi	r22,r22,20
 400619c:	8c63883a 	add	r17,r17,r17
 40061a0:	94800504 	addi	r18,r18,20
 40061a4:	8421883a 	add	r16,r16,r16
 40061a8:	b463883a 	add	r17,r22,r17
 40061ac:	8421883a 	add	r16,r16,r16
 40061b0:	dd800015 	stw	r22,0(sp)
 40061b4:	dc800415 	stw	r18,16(sp)
 40061b8:	dc400515 	stw	r17,20(sp)
 40061bc:	9429883a 	add	r20,r18,r16
 40061c0:	b4404f2e 	bgeu	r22,r17,4006300 <__multiply+0x214>
 40061c4:	d8c00017 	ldw	r3,0(sp)
 40061c8:	1c800017 	ldw	r18,0(r3)
 40061cc:	947fffcc 	andi	r17,r18,65535
 40061d0:	88001e26 	beq	r17,zero,400624c <__multiply+0x160>
 40061d4:	dd800117 	ldw	r22,4(sp)
 40061d8:	dd400417 	ldw	r21,16(sp)
 40061dc:	0027883a 	mov	r19,zero
 40061e0:	ac800017 	ldw	r18,0(r21)
 40061e4:	b4000017 	ldw	r16,0(r22)
 40061e8:	880b883a 	mov	r5,r17
 40061ec:	913fffcc 	andi	r4,r18,65535
 40061f0:	400a9ec0 	call	400a9ec <__mulsi3>
 40061f4:	9008d43a 	srli	r4,r18,16
 40061f8:	84bfffcc 	andi	r18,r16,65535
 40061fc:	1485883a 	add	r2,r2,r18
 4006200:	14e5883a 	add	r18,r2,r19
 4006204:	8020d43a 	srli	r16,r16,16
 4006208:	9026d43a 	srli	r19,r18,16
 400620c:	880b883a 	mov	r5,r17
 4006210:	400a9ec0 	call	400a9ec <__mulsi3>
 4006214:	1405883a 	add	r2,r2,r16
 4006218:	14e1883a 	add	r16,r2,r19
 400621c:	90ffffcc 	andi	r3,r18,65535
 4006220:	8024943a 	slli	r18,r16,16
 4006224:	ad400104 	addi	r21,r21,4
 4006228:	b005883a 	mov	r2,r22
 400622c:	90c6b03a 	or	r3,r18,r3
 4006230:	b0c00015 	stw	r3,0(r22)
 4006234:	8026d43a 	srli	r19,r16,16
 4006238:	b5800104 	addi	r22,r22,4
 400623c:	ad3fe836 	bltu	r21,r20,40061e0 <__alt_data_end+0xfc0061e0>
 4006240:	d8c00017 	ldw	r3,0(sp)
 4006244:	14c00115 	stw	r19,4(r2)
 4006248:	1c800017 	ldw	r18,0(r3)
 400624c:	9024d43a 	srli	r18,r18,16
 4006250:	90002226 	beq	r18,zero,40062dc <__multiply+0x1f0>
 4006254:	d8c00117 	ldw	r3,4(sp)
 4006258:	dd800417 	ldw	r22,16(sp)
 400625c:	002f883a 	mov	r23,zero
 4006260:	1f000017 	ldw	fp,0(r3)
 4006264:	1823883a 	mov	r17,r3
 4006268:	182b883a 	mov	r21,r3
 400626c:	e021883a 	mov	r16,fp
 4006270:	00000106 	br	4006278 <__multiply+0x18c>
 4006274:	982b883a 	mov	r21,r19
 4006278:	b100000b 	ldhu	r4,0(r22)
 400627c:	8020d43a 	srli	r16,r16,16
 4006280:	900b883a 	mov	r5,r18
 4006284:	400a9ec0 	call	400a9ec <__mulsi3>
 4006288:	1405883a 	add	r2,r2,r16
 400628c:	15ef883a 	add	r23,r2,r23
 4006290:	b804943a 	slli	r2,r23,16
 4006294:	e0ffffcc 	andi	r3,fp,65535
 4006298:	8c400104 	addi	r17,r17,4
 400629c:	10c6b03a 	or	r3,r2,r3
 40062a0:	88ffff15 	stw	r3,-4(r17)
 40062a4:	b5800104 	addi	r22,r22,4
 40062a8:	b13fff17 	ldw	r4,-4(r22)
 40062ac:	acc00104 	addi	r19,r21,4
 40062b0:	900b883a 	mov	r5,r18
 40062b4:	2008d43a 	srli	r4,r4,16
 40062b8:	9c000017 	ldw	r16,0(r19)
 40062bc:	400a9ec0 	call	400a9ec <__mulsi3>
 40062c0:	b806d43a 	srli	r3,r23,16
 40062c4:	813fffcc 	andi	r4,r16,65535
 40062c8:	1105883a 	add	r2,r2,r4
 40062cc:	10f9883a 	add	fp,r2,r3
 40062d0:	e02ed43a 	srli	r23,fp,16
 40062d4:	b53fe736 	bltu	r22,r20,4006274 <__alt_data_end+0xfc006274>
 40062d8:	af000115 	stw	fp,4(r21)
 40062dc:	d8c00017 	ldw	r3,0(sp)
 40062e0:	d9000517 	ldw	r4,20(sp)
 40062e4:	18c00104 	addi	r3,r3,4
 40062e8:	d8c00015 	stw	r3,0(sp)
 40062ec:	d8c00117 	ldw	r3,4(sp)
 40062f0:	18c00104 	addi	r3,r3,4
 40062f4:	d8c00115 	stw	r3,4(sp)
 40062f8:	d8c00017 	ldw	r3,0(sp)
 40062fc:	193fb136 	bltu	r3,r4,40061c4 <__alt_data_end+0xfc0061c4>
 4006300:	d8c00217 	ldw	r3,8(sp)
 4006304:	00c00c0e 	bge	zero,r3,4006338 <__multiply+0x24c>
 4006308:	d8c00317 	ldw	r3,12(sp)
 400630c:	18bfff17 	ldw	r2,-4(r3)
 4006310:	1d7fff04 	addi	r21,r3,-4
 4006314:	10000326 	beq	r2,zero,4006324 <__multiply+0x238>
 4006318:	00000706 	br	4006338 <__multiply+0x24c>
 400631c:	a8800017 	ldw	r2,0(r21)
 4006320:	1000051e 	bne	r2,zero,4006338 <__multiply+0x24c>
 4006324:	d8c00217 	ldw	r3,8(sp)
 4006328:	ad7fff04 	addi	r21,r21,-4
 400632c:	18ffffc4 	addi	r3,r3,-1
 4006330:	d8c00215 	stw	r3,8(sp)
 4006334:	183ff91e 	bne	r3,zero,400631c <__alt_data_end+0xfc00631c>
 4006338:	d8c00617 	ldw	r3,24(sp)
 400633c:	d9000217 	ldw	r4,8(sp)
 4006340:	1805883a 	mov	r2,r3
 4006344:	19000415 	stw	r4,16(r3)
 4006348:	dfc01017 	ldw	ra,64(sp)
 400634c:	df000f17 	ldw	fp,60(sp)
 4006350:	ddc00e17 	ldw	r23,56(sp)
 4006354:	dd800d17 	ldw	r22,52(sp)
 4006358:	dd400c17 	ldw	r21,48(sp)
 400635c:	dd000b17 	ldw	r20,44(sp)
 4006360:	dcc00a17 	ldw	r19,40(sp)
 4006364:	dc800917 	ldw	r18,36(sp)
 4006368:	dc400817 	ldw	r17,32(sp)
 400636c:	dc000717 	ldw	r16,28(sp)
 4006370:	dec01104 	addi	sp,sp,68
 4006374:	f800283a 	ret

04006378 <__pow5mult>:
 4006378:	defffa04 	addi	sp,sp,-24
 400637c:	dcc00315 	stw	r19,12(sp)
 4006380:	dc000015 	stw	r16,0(sp)
 4006384:	dfc00515 	stw	ra,20(sp)
 4006388:	dd000415 	stw	r20,16(sp)
 400638c:	dc800215 	stw	r18,8(sp)
 4006390:	dc400115 	stw	r17,4(sp)
 4006394:	308000cc 	andi	r2,r6,3
 4006398:	3021883a 	mov	r16,r6
 400639c:	2027883a 	mov	r19,r4
 40063a0:	10002f1e 	bne	r2,zero,4006460 <__pow5mult+0xe8>
 40063a4:	2825883a 	mov	r18,r5
 40063a8:	8021d0ba 	srai	r16,r16,2
 40063ac:	80001a26 	beq	r16,zero,4006418 <__pow5mult+0xa0>
 40063b0:	9c401217 	ldw	r17,72(r19)
 40063b4:	8800061e 	bne	r17,zero,40063d0 <__pow5mult+0x58>
 40063b8:	00003406 	br	400648c <__pow5mult+0x114>
 40063bc:	8021d07a 	srai	r16,r16,1
 40063c0:	80001526 	beq	r16,zero,4006418 <__pow5mult+0xa0>
 40063c4:	88800017 	ldw	r2,0(r17)
 40063c8:	10001c26 	beq	r2,zero,400643c <__pow5mult+0xc4>
 40063cc:	1023883a 	mov	r17,r2
 40063d0:	8080004c 	andi	r2,r16,1
 40063d4:	103ff926 	beq	r2,zero,40063bc <__alt_data_end+0xfc0063bc>
 40063d8:	880d883a 	mov	r6,r17
 40063dc:	900b883a 	mov	r5,r18
 40063e0:	9809883a 	mov	r4,r19
 40063e4:	40060ec0 	call	40060ec <__multiply>
 40063e8:	90001b26 	beq	r18,zero,4006458 <__pow5mult+0xe0>
 40063ec:	91000117 	ldw	r4,4(r18)
 40063f0:	98c01317 	ldw	r3,76(r19)
 40063f4:	8021d07a 	srai	r16,r16,1
 40063f8:	2109883a 	add	r4,r4,r4
 40063fc:	2109883a 	add	r4,r4,r4
 4006400:	1907883a 	add	r3,r3,r4
 4006404:	19000017 	ldw	r4,0(r3)
 4006408:	91000015 	stw	r4,0(r18)
 400640c:	1c800015 	stw	r18,0(r3)
 4006410:	1025883a 	mov	r18,r2
 4006414:	803feb1e 	bne	r16,zero,40063c4 <__alt_data_end+0xfc0063c4>
 4006418:	9005883a 	mov	r2,r18
 400641c:	dfc00517 	ldw	ra,20(sp)
 4006420:	dd000417 	ldw	r20,16(sp)
 4006424:	dcc00317 	ldw	r19,12(sp)
 4006428:	dc800217 	ldw	r18,8(sp)
 400642c:	dc400117 	ldw	r17,4(sp)
 4006430:	dc000017 	ldw	r16,0(sp)
 4006434:	dec00604 	addi	sp,sp,24
 4006438:	f800283a 	ret
 400643c:	880d883a 	mov	r6,r17
 4006440:	880b883a 	mov	r5,r17
 4006444:	9809883a 	mov	r4,r19
 4006448:	40060ec0 	call	40060ec <__multiply>
 400644c:	88800015 	stw	r2,0(r17)
 4006450:	10000015 	stw	zero,0(r2)
 4006454:	003fdd06 	br	40063cc <__alt_data_end+0xfc0063cc>
 4006458:	1025883a 	mov	r18,r2
 400645c:	003fd706 	br	40063bc <__alt_data_end+0xfc0063bc>
 4006460:	10bfffc4 	addi	r2,r2,-1
 4006464:	1085883a 	add	r2,r2,r2
 4006468:	00c10074 	movhi	r3,1025
 400646c:	18c95704 	addi	r3,r3,9564
 4006470:	1085883a 	add	r2,r2,r2
 4006474:	1885883a 	add	r2,r3,r2
 4006478:	11800017 	ldw	r6,0(r2)
 400647c:	000f883a 	mov	r7,zero
 4006480:	4005d4c0 	call	4005d4c <__multadd>
 4006484:	1025883a 	mov	r18,r2
 4006488:	003fc706 	br	40063a8 <__alt_data_end+0xfc0063a8>
 400648c:	05000044 	movi	r20,1
 4006490:	a00b883a 	mov	r5,r20
 4006494:	9809883a 	mov	r4,r19
 4006498:	4005c7c0 	call	4005c7c <_Balloc>
 400649c:	1023883a 	mov	r17,r2
 40064a0:	00809c44 	movi	r2,625
 40064a4:	88800515 	stw	r2,20(r17)
 40064a8:	8d000415 	stw	r20,16(r17)
 40064ac:	9c401215 	stw	r17,72(r19)
 40064b0:	88000015 	stw	zero,0(r17)
 40064b4:	003fc606 	br	40063d0 <__alt_data_end+0xfc0063d0>

040064b8 <__lshift>:
 40064b8:	defff904 	addi	sp,sp,-28
 40064bc:	dd400515 	stw	r21,20(sp)
 40064c0:	dcc00315 	stw	r19,12(sp)
 40064c4:	302bd17a 	srai	r21,r6,5
 40064c8:	2cc00417 	ldw	r19,16(r5)
 40064cc:	28800217 	ldw	r2,8(r5)
 40064d0:	dd000415 	stw	r20,16(sp)
 40064d4:	ace7883a 	add	r19,r21,r19
 40064d8:	dc800215 	stw	r18,8(sp)
 40064dc:	dc400115 	stw	r17,4(sp)
 40064e0:	dc000015 	stw	r16,0(sp)
 40064e4:	dfc00615 	stw	ra,24(sp)
 40064e8:	9c000044 	addi	r16,r19,1
 40064ec:	2823883a 	mov	r17,r5
 40064f0:	3029883a 	mov	r20,r6
 40064f4:	2025883a 	mov	r18,r4
 40064f8:	29400117 	ldw	r5,4(r5)
 40064fc:	1400030e 	bge	r2,r16,400650c <__lshift+0x54>
 4006500:	1085883a 	add	r2,r2,r2
 4006504:	29400044 	addi	r5,r5,1
 4006508:	143ffd16 	blt	r2,r16,4006500 <__alt_data_end+0xfc006500>
 400650c:	9009883a 	mov	r4,r18
 4006510:	4005c7c0 	call	4005c7c <_Balloc>
 4006514:	10c00504 	addi	r3,r2,20
 4006518:	0540070e 	bge	zero,r21,4006538 <__lshift+0x80>
 400651c:	ad6b883a 	add	r21,r21,r21
 4006520:	ad6b883a 	add	r21,r21,r21
 4006524:	1809883a 	mov	r4,r3
 4006528:	1d47883a 	add	r3,r3,r21
 400652c:	20000015 	stw	zero,0(r4)
 4006530:	21000104 	addi	r4,r4,4
 4006534:	193ffd1e 	bne	r3,r4,400652c <__alt_data_end+0xfc00652c>
 4006538:	8a000417 	ldw	r8,16(r17)
 400653c:	89000504 	addi	r4,r17,20
 4006540:	a18007cc 	andi	r6,r20,31
 4006544:	4211883a 	add	r8,r8,r8
 4006548:	4211883a 	add	r8,r8,r8
 400654c:	2211883a 	add	r8,r4,r8
 4006550:	30002326 	beq	r6,zero,40065e0 <__lshift+0x128>
 4006554:	02400804 	movi	r9,32
 4006558:	4993c83a 	sub	r9,r9,r6
 400655c:	000b883a 	mov	r5,zero
 4006560:	21c00017 	ldw	r7,0(r4)
 4006564:	1815883a 	mov	r10,r3
 4006568:	18c00104 	addi	r3,r3,4
 400656c:	398e983a 	sll	r7,r7,r6
 4006570:	21000104 	addi	r4,r4,4
 4006574:	394ab03a 	or	r5,r7,r5
 4006578:	197fff15 	stw	r5,-4(r3)
 400657c:	217fff17 	ldw	r5,-4(r4)
 4006580:	2a4ad83a 	srl	r5,r5,r9
 4006584:	223ff636 	bltu	r4,r8,4006560 <__alt_data_end+0xfc006560>
 4006588:	51400115 	stw	r5,4(r10)
 400658c:	28001a1e 	bne	r5,zero,40065f8 <__lshift+0x140>
 4006590:	843fffc4 	addi	r16,r16,-1
 4006594:	14000415 	stw	r16,16(r2)
 4006598:	88000826 	beq	r17,zero,40065bc <__lshift+0x104>
 400659c:	89000117 	ldw	r4,4(r17)
 40065a0:	90c01317 	ldw	r3,76(r18)
 40065a4:	2109883a 	add	r4,r4,r4
 40065a8:	2109883a 	add	r4,r4,r4
 40065ac:	1907883a 	add	r3,r3,r4
 40065b0:	19000017 	ldw	r4,0(r3)
 40065b4:	89000015 	stw	r4,0(r17)
 40065b8:	1c400015 	stw	r17,0(r3)
 40065bc:	dfc00617 	ldw	ra,24(sp)
 40065c0:	dd400517 	ldw	r21,20(sp)
 40065c4:	dd000417 	ldw	r20,16(sp)
 40065c8:	dcc00317 	ldw	r19,12(sp)
 40065cc:	dc800217 	ldw	r18,8(sp)
 40065d0:	dc400117 	ldw	r17,4(sp)
 40065d4:	dc000017 	ldw	r16,0(sp)
 40065d8:	dec00704 	addi	sp,sp,28
 40065dc:	f800283a 	ret
 40065e0:	21400017 	ldw	r5,0(r4)
 40065e4:	18c00104 	addi	r3,r3,4
 40065e8:	21000104 	addi	r4,r4,4
 40065ec:	197fff15 	stw	r5,-4(r3)
 40065f0:	223ffb36 	bltu	r4,r8,40065e0 <__alt_data_end+0xfc0065e0>
 40065f4:	003fe606 	br	4006590 <__alt_data_end+0xfc006590>
 40065f8:	9c000084 	addi	r16,r19,2
 40065fc:	003fe406 	br	4006590 <__alt_data_end+0xfc006590>

04006600 <__mcmp>:
 4006600:	20800417 	ldw	r2,16(r4)
 4006604:	28c00417 	ldw	r3,16(r5)
 4006608:	10c5c83a 	sub	r2,r2,r3
 400660c:	1000111e 	bne	r2,zero,4006654 <__mcmp+0x54>
 4006610:	18c7883a 	add	r3,r3,r3
 4006614:	18c7883a 	add	r3,r3,r3
 4006618:	21000504 	addi	r4,r4,20
 400661c:	29400504 	addi	r5,r5,20
 4006620:	20c5883a 	add	r2,r4,r3
 4006624:	28cb883a 	add	r5,r5,r3
 4006628:	00000106 	br	4006630 <__mcmp+0x30>
 400662c:	20800a2e 	bgeu	r4,r2,4006658 <__mcmp+0x58>
 4006630:	10bfff04 	addi	r2,r2,-4
 4006634:	297fff04 	addi	r5,r5,-4
 4006638:	11800017 	ldw	r6,0(r2)
 400663c:	28c00017 	ldw	r3,0(r5)
 4006640:	30fffa26 	beq	r6,r3,400662c <__alt_data_end+0xfc00662c>
 4006644:	30c00236 	bltu	r6,r3,4006650 <__mcmp+0x50>
 4006648:	00800044 	movi	r2,1
 400664c:	f800283a 	ret
 4006650:	00bfffc4 	movi	r2,-1
 4006654:	f800283a 	ret
 4006658:	0005883a 	mov	r2,zero
 400665c:	f800283a 	ret

04006660 <__mdiff>:
 4006660:	28c00417 	ldw	r3,16(r5)
 4006664:	30800417 	ldw	r2,16(r6)
 4006668:	defffa04 	addi	sp,sp,-24
 400666c:	dcc00315 	stw	r19,12(sp)
 4006670:	dc800215 	stw	r18,8(sp)
 4006674:	dfc00515 	stw	ra,20(sp)
 4006678:	dd000415 	stw	r20,16(sp)
 400667c:	dc400115 	stw	r17,4(sp)
 4006680:	dc000015 	stw	r16,0(sp)
 4006684:	1887c83a 	sub	r3,r3,r2
 4006688:	2825883a 	mov	r18,r5
 400668c:	3027883a 	mov	r19,r6
 4006690:	1800141e 	bne	r3,zero,40066e4 <__mdiff+0x84>
 4006694:	1085883a 	add	r2,r2,r2
 4006698:	1085883a 	add	r2,r2,r2
 400669c:	2a000504 	addi	r8,r5,20
 40066a0:	34000504 	addi	r16,r6,20
 40066a4:	4087883a 	add	r3,r8,r2
 40066a8:	8085883a 	add	r2,r16,r2
 40066ac:	00000106 	br	40066b4 <__mdiff+0x54>
 40066b0:	40c0592e 	bgeu	r8,r3,4006818 <__mdiff+0x1b8>
 40066b4:	18ffff04 	addi	r3,r3,-4
 40066b8:	10bfff04 	addi	r2,r2,-4
 40066bc:	19c00017 	ldw	r7,0(r3)
 40066c0:	11400017 	ldw	r5,0(r2)
 40066c4:	397ffa26 	beq	r7,r5,40066b0 <__alt_data_end+0xfc0066b0>
 40066c8:	3940592e 	bgeu	r7,r5,4006830 <__mdiff+0x1d0>
 40066cc:	9005883a 	mov	r2,r18
 40066d0:	4023883a 	mov	r17,r8
 40066d4:	9825883a 	mov	r18,r19
 40066d8:	05000044 	movi	r20,1
 40066dc:	1027883a 	mov	r19,r2
 40066e0:	00000406 	br	40066f4 <__mdiff+0x94>
 40066e4:	18005616 	blt	r3,zero,4006840 <__mdiff+0x1e0>
 40066e8:	34400504 	addi	r17,r6,20
 40066ec:	2c000504 	addi	r16,r5,20
 40066f0:	0029883a 	mov	r20,zero
 40066f4:	91400117 	ldw	r5,4(r18)
 40066f8:	4005c7c0 	call	4005c7c <_Balloc>
 40066fc:	92400417 	ldw	r9,16(r18)
 4006700:	9b000417 	ldw	r12,16(r19)
 4006704:	12c00504 	addi	r11,r2,20
 4006708:	4a51883a 	add	r8,r9,r9
 400670c:	6319883a 	add	r12,r12,r12
 4006710:	4211883a 	add	r8,r8,r8
 4006714:	6319883a 	add	r12,r12,r12
 4006718:	15000315 	stw	r20,12(r2)
 400671c:	8211883a 	add	r8,r16,r8
 4006720:	8b19883a 	add	r12,r17,r12
 4006724:	0007883a 	mov	r3,zero
 4006728:	81400017 	ldw	r5,0(r16)
 400672c:	89c00017 	ldw	r7,0(r17)
 4006730:	59800104 	addi	r6,r11,4
 4006734:	293fffcc 	andi	r4,r5,65535
 4006738:	20c7883a 	add	r3,r4,r3
 400673c:	393fffcc 	andi	r4,r7,65535
 4006740:	1909c83a 	sub	r4,r3,r4
 4006744:	280ad43a 	srli	r5,r5,16
 4006748:	380ed43a 	srli	r7,r7,16
 400674c:	2007d43a 	srai	r3,r4,16
 4006750:	213fffcc 	andi	r4,r4,65535
 4006754:	29cbc83a 	sub	r5,r5,r7
 4006758:	28c7883a 	add	r3,r5,r3
 400675c:	180a943a 	slli	r5,r3,16
 4006760:	8c400104 	addi	r17,r17,4
 4006764:	84000104 	addi	r16,r16,4
 4006768:	2908b03a 	or	r4,r5,r4
 400676c:	59000015 	stw	r4,0(r11)
 4006770:	1807d43a 	srai	r3,r3,16
 4006774:	3015883a 	mov	r10,r6
 4006778:	3017883a 	mov	r11,r6
 400677c:	8b3fea36 	bltu	r17,r12,4006728 <__alt_data_end+0xfc006728>
 4006780:	8200162e 	bgeu	r16,r8,40067dc <__mdiff+0x17c>
 4006784:	8017883a 	mov	r11,r16
 4006788:	59400017 	ldw	r5,0(r11)
 400678c:	31800104 	addi	r6,r6,4
 4006790:	5ac00104 	addi	r11,r11,4
 4006794:	293fffcc 	andi	r4,r5,65535
 4006798:	20c7883a 	add	r3,r4,r3
 400679c:	280ed43a 	srli	r7,r5,16
 40067a0:	180bd43a 	srai	r5,r3,16
 40067a4:	193fffcc 	andi	r4,r3,65535
 40067a8:	3947883a 	add	r3,r7,r5
 40067ac:	180a943a 	slli	r5,r3,16
 40067b0:	1807d43a 	srai	r3,r3,16
 40067b4:	2908b03a 	or	r4,r5,r4
 40067b8:	313fff15 	stw	r4,-4(r6)
 40067bc:	5a3ff236 	bltu	r11,r8,4006788 <__alt_data_end+0xfc006788>
 40067c0:	0406303a 	nor	r3,zero,r16
 40067c4:	1a07883a 	add	r3,r3,r8
 40067c8:	1806d0ba 	srli	r3,r3,2
 40067cc:	18c00044 	addi	r3,r3,1
 40067d0:	18c7883a 	add	r3,r3,r3
 40067d4:	18c7883a 	add	r3,r3,r3
 40067d8:	50d5883a 	add	r10,r10,r3
 40067dc:	50ffff04 	addi	r3,r10,-4
 40067e0:	2000041e 	bne	r4,zero,40067f4 <__mdiff+0x194>
 40067e4:	18ffff04 	addi	r3,r3,-4
 40067e8:	19000017 	ldw	r4,0(r3)
 40067ec:	4a7fffc4 	addi	r9,r9,-1
 40067f0:	203ffc26 	beq	r4,zero,40067e4 <__alt_data_end+0xfc0067e4>
 40067f4:	12400415 	stw	r9,16(r2)
 40067f8:	dfc00517 	ldw	ra,20(sp)
 40067fc:	dd000417 	ldw	r20,16(sp)
 4006800:	dcc00317 	ldw	r19,12(sp)
 4006804:	dc800217 	ldw	r18,8(sp)
 4006808:	dc400117 	ldw	r17,4(sp)
 400680c:	dc000017 	ldw	r16,0(sp)
 4006810:	dec00604 	addi	sp,sp,24
 4006814:	f800283a 	ret
 4006818:	000b883a 	mov	r5,zero
 400681c:	4005c7c0 	call	4005c7c <_Balloc>
 4006820:	00c00044 	movi	r3,1
 4006824:	10c00415 	stw	r3,16(r2)
 4006828:	10000515 	stw	zero,20(r2)
 400682c:	003ff206 	br	40067f8 <__alt_data_end+0xfc0067f8>
 4006830:	8023883a 	mov	r17,r16
 4006834:	0029883a 	mov	r20,zero
 4006838:	4021883a 	mov	r16,r8
 400683c:	003fad06 	br	40066f4 <__alt_data_end+0xfc0066f4>
 4006840:	9005883a 	mov	r2,r18
 4006844:	94400504 	addi	r17,r18,20
 4006848:	9c000504 	addi	r16,r19,20
 400684c:	9825883a 	mov	r18,r19
 4006850:	05000044 	movi	r20,1
 4006854:	1027883a 	mov	r19,r2
 4006858:	003fa606 	br	40066f4 <__alt_data_end+0xfc0066f4>

0400685c <__ulp>:
 400685c:	295ffc2c 	andhi	r5,r5,32752
 4006860:	00bf3034 	movhi	r2,64704
 4006864:	2887883a 	add	r3,r5,r2
 4006868:	00c0020e 	bge	zero,r3,4006874 <__ulp+0x18>
 400686c:	0005883a 	mov	r2,zero
 4006870:	f800283a 	ret
 4006874:	00c7c83a 	sub	r3,zero,r3
 4006878:	1807d53a 	srai	r3,r3,20
 400687c:	008004c4 	movi	r2,19
 4006880:	10c00b0e 	bge	r2,r3,40068b0 <__ulp+0x54>
 4006884:	18bffb04 	addi	r2,r3,-20
 4006888:	01000784 	movi	r4,30
 400688c:	0007883a 	mov	r3,zero
 4006890:	20800516 	blt	r4,r2,40068a8 <__ulp+0x4c>
 4006894:	010007c4 	movi	r4,31
 4006898:	2089c83a 	sub	r4,r4,r2
 400689c:	00800044 	movi	r2,1
 40068a0:	1104983a 	sll	r2,r2,r4
 40068a4:	f800283a 	ret
 40068a8:	00800044 	movi	r2,1
 40068ac:	f800283a 	ret
 40068b0:	01400234 	movhi	r5,8
 40068b4:	28c7d83a 	sra	r3,r5,r3
 40068b8:	0005883a 	mov	r2,zero
 40068bc:	f800283a 	ret

040068c0 <__b2d>:
 40068c0:	defffa04 	addi	sp,sp,-24
 40068c4:	dc000015 	stw	r16,0(sp)
 40068c8:	24000417 	ldw	r16,16(r4)
 40068cc:	dc400115 	stw	r17,4(sp)
 40068d0:	24400504 	addi	r17,r4,20
 40068d4:	8421883a 	add	r16,r16,r16
 40068d8:	8421883a 	add	r16,r16,r16
 40068dc:	8c21883a 	add	r16,r17,r16
 40068e0:	dc800215 	stw	r18,8(sp)
 40068e4:	84bfff17 	ldw	r18,-4(r16)
 40068e8:	dd000415 	stw	r20,16(sp)
 40068ec:	dcc00315 	stw	r19,12(sp)
 40068f0:	9009883a 	mov	r4,r18
 40068f4:	2829883a 	mov	r20,r5
 40068f8:	dfc00515 	stw	ra,20(sp)
 40068fc:	4005f980 	call	4005f98 <__hi0bits>
 4006900:	00c00804 	movi	r3,32
 4006904:	1889c83a 	sub	r4,r3,r2
 4006908:	a1000015 	stw	r4,0(r20)
 400690c:	01000284 	movi	r4,10
 4006910:	84ffff04 	addi	r19,r16,-4
 4006914:	20801216 	blt	r4,r2,4006960 <__b2d+0xa0>
 4006918:	018002c4 	movi	r6,11
 400691c:	308dc83a 	sub	r6,r6,r2
 4006920:	9186d83a 	srl	r3,r18,r6
 4006924:	18cffc34 	orhi	r3,r3,16368
 4006928:	8cc0212e 	bgeu	r17,r19,40069b0 <__b2d+0xf0>
 400692c:	813ffe17 	ldw	r4,-8(r16)
 4006930:	218cd83a 	srl	r6,r4,r6
 4006934:	10800544 	addi	r2,r2,21
 4006938:	9084983a 	sll	r2,r18,r2
 400693c:	1184b03a 	or	r2,r2,r6
 4006940:	dfc00517 	ldw	ra,20(sp)
 4006944:	dd000417 	ldw	r20,16(sp)
 4006948:	dcc00317 	ldw	r19,12(sp)
 400694c:	dc800217 	ldw	r18,8(sp)
 4006950:	dc400117 	ldw	r17,4(sp)
 4006954:	dc000017 	ldw	r16,0(sp)
 4006958:	dec00604 	addi	sp,sp,24
 400695c:	f800283a 	ret
 4006960:	8cc00f2e 	bgeu	r17,r19,40069a0 <__b2d+0xe0>
 4006964:	117ffd44 	addi	r5,r2,-11
 4006968:	80bffe17 	ldw	r2,-8(r16)
 400696c:	28000e26 	beq	r5,zero,40069a8 <__b2d+0xe8>
 4006970:	1949c83a 	sub	r4,r3,r5
 4006974:	9164983a 	sll	r18,r18,r5
 4006978:	1106d83a 	srl	r3,r2,r4
 400697c:	81bffe04 	addi	r6,r16,-8
 4006980:	948ffc34 	orhi	r18,r18,16368
 4006984:	90c6b03a 	or	r3,r18,r3
 4006988:	89800e2e 	bgeu	r17,r6,40069c4 <__b2d+0x104>
 400698c:	81bffd17 	ldw	r6,-12(r16)
 4006990:	1144983a 	sll	r2,r2,r5
 4006994:	310ad83a 	srl	r5,r6,r4
 4006998:	2884b03a 	or	r2,r5,r2
 400699c:	003fe806 	br	4006940 <__alt_data_end+0xfc006940>
 40069a0:	10bffd44 	addi	r2,r2,-11
 40069a4:	1000041e 	bne	r2,zero,40069b8 <__b2d+0xf8>
 40069a8:	90cffc34 	orhi	r3,r18,16368
 40069ac:	003fe406 	br	4006940 <__alt_data_end+0xfc006940>
 40069b0:	000d883a 	mov	r6,zero
 40069b4:	003fdf06 	br	4006934 <__alt_data_end+0xfc006934>
 40069b8:	90a4983a 	sll	r18,r18,r2
 40069bc:	0005883a 	mov	r2,zero
 40069c0:	003ff906 	br	40069a8 <__alt_data_end+0xfc0069a8>
 40069c4:	1144983a 	sll	r2,r2,r5
 40069c8:	003fdd06 	br	4006940 <__alt_data_end+0xfc006940>

040069cc <__d2b>:
 40069cc:	defff804 	addi	sp,sp,-32
 40069d0:	dc000215 	stw	r16,8(sp)
 40069d4:	3021883a 	mov	r16,r6
 40069d8:	dc400315 	stw	r17,12(sp)
 40069dc:	8022907a 	slli	r17,r16,1
 40069e0:	dd000615 	stw	r20,24(sp)
 40069e4:	2829883a 	mov	r20,r5
 40069e8:	01400044 	movi	r5,1
 40069ec:	dcc00515 	stw	r19,20(sp)
 40069f0:	dc800415 	stw	r18,16(sp)
 40069f4:	dfc00715 	stw	ra,28(sp)
 40069f8:	3825883a 	mov	r18,r7
 40069fc:	8822d57a 	srli	r17,r17,21
 4006a00:	4005c7c0 	call	4005c7c <_Balloc>
 4006a04:	1027883a 	mov	r19,r2
 4006a08:	00800434 	movhi	r2,16
 4006a0c:	10bfffc4 	addi	r2,r2,-1
 4006a10:	808c703a 	and	r6,r16,r2
 4006a14:	88000126 	beq	r17,zero,4006a1c <__d2b+0x50>
 4006a18:	31800434 	orhi	r6,r6,16
 4006a1c:	d9800015 	stw	r6,0(sp)
 4006a20:	a0002426 	beq	r20,zero,4006ab4 <__d2b+0xe8>
 4006a24:	d9000104 	addi	r4,sp,4
 4006a28:	dd000115 	stw	r20,4(sp)
 4006a2c:	40060000 	call	4006000 <__lo0bits>
 4006a30:	d8c00017 	ldw	r3,0(sp)
 4006a34:	10002f1e 	bne	r2,zero,4006af4 <__d2b+0x128>
 4006a38:	d9000117 	ldw	r4,4(sp)
 4006a3c:	99000515 	stw	r4,20(r19)
 4006a40:	1821003a 	cmpeq	r16,r3,zero
 4006a44:	01000084 	movi	r4,2
 4006a48:	2421c83a 	sub	r16,r4,r16
 4006a4c:	98c00615 	stw	r3,24(r19)
 4006a50:	9c000415 	stw	r16,16(r19)
 4006a54:	88001f1e 	bne	r17,zero,4006ad4 <__d2b+0x108>
 4006a58:	10bef384 	addi	r2,r2,-1074
 4006a5c:	90800015 	stw	r2,0(r18)
 4006a60:	00900034 	movhi	r2,16384
 4006a64:	10bfffc4 	addi	r2,r2,-1
 4006a68:	8085883a 	add	r2,r16,r2
 4006a6c:	1085883a 	add	r2,r2,r2
 4006a70:	1085883a 	add	r2,r2,r2
 4006a74:	9885883a 	add	r2,r19,r2
 4006a78:	11000517 	ldw	r4,20(r2)
 4006a7c:	8020917a 	slli	r16,r16,5
 4006a80:	4005f980 	call	4005f98 <__hi0bits>
 4006a84:	d8c00817 	ldw	r3,32(sp)
 4006a88:	8085c83a 	sub	r2,r16,r2
 4006a8c:	18800015 	stw	r2,0(r3)
 4006a90:	9805883a 	mov	r2,r19
 4006a94:	dfc00717 	ldw	ra,28(sp)
 4006a98:	dd000617 	ldw	r20,24(sp)
 4006a9c:	dcc00517 	ldw	r19,20(sp)
 4006aa0:	dc800417 	ldw	r18,16(sp)
 4006aa4:	dc400317 	ldw	r17,12(sp)
 4006aa8:	dc000217 	ldw	r16,8(sp)
 4006aac:	dec00804 	addi	sp,sp,32
 4006ab0:	f800283a 	ret
 4006ab4:	d809883a 	mov	r4,sp
 4006ab8:	40060000 	call	4006000 <__lo0bits>
 4006abc:	d8c00017 	ldw	r3,0(sp)
 4006ac0:	04000044 	movi	r16,1
 4006ac4:	9c000415 	stw	r16,16(r19)
 4006ac8:	98c00515 	stw	r3,20(r19)
 4006acc:	10800804 	addi	r2,r2,32
 4006ad0:	883fe126 	beq	r17,zero,4006a58 <__alt_data_end+0xfc006a58>
 4006ad4:	00c00d44 	movi	r3,53
 4006ad8:	8c7ef344 	addi	r17,r17,-1075
 4006adc:	88a3883a 	add	r17,r17,r2
 4006ae0:	1885c83a 	sub	r2,r3,r2
 4006ae4:	d8c00817 	ldw	r3,32(sp)
 4006ae8:	94400015 	stw	r17,0(r18)
 4006aec:	18800015 	stw	r2,0(r3)
 4006af0:	003fe706 	br	4006a90 <__alt_data_end+0xfc006a90>
 4006af4:	01000804 	movi	r4,32
 4006af8:	2089c83a 	sub	r4,r4,r2
 4006afc:	1908983a 	sll	r4,r3,r4
 4006b00:	d9400117 	ldw	r5,4(sp)
 4006b04:	1886d83a 	srl	r3,r3,r2
 4006b08:	2148b03a 	or	r4,r4,r5
 4006b0c:	99000515 	stw	r4,20(r19)
 4006b10:	d8c00015 	stw	r3,0(sp)
 4006b14:	003fca06 	br	4006a40 <__alt_data_end+0xfc006a40>

04006b18 <__ratio>:
 4006b18:	defff904 	addi	sp,sp,-28
 4006b1c:	dc400315 	stw	r17,12(sp)
 4006b20:	2823883a 	mov	r17,r5
 4006b24:	d9400104 	addi	r5,sp,4
 4006b28:	dfc00615 	stw	ra,24(sp)
 4006b2c:	dcc00515 	stw	r19,20(sp)
 4006b30:	dc800415 	stw	r18,16(sp)
 4006b34:	2027883a 	mov	r19,r4
 4006b38:	dc000215 	stw	r16,8(sp)
 4006b3c:	40068c00 	call	40068c0 <__b2d>
 4006b40:	d80b883a 	mov	r5,sp
 4006b44:	8809883a 	mov	r4,r17
 4006b48:	1025883a 	mov	r18,r2
 4006b4c:	1821883a 	mov	r16,r3
 4006b50:	40068c00 	call	40068c0 <__b2d>
 4006b54:	8a000417 	ldw	r8,16(r17)
 4006b58:	99000417 	ldw	r4,16(r19)
 4006b5c:	d9400117 	ldw	r5,4(sp)
 4006b60:	2209c83a 	sub	r4,r4,r8
 4006b64:	2010917a 	slli	r8,r4,5
 4006b68:	d9000017 	ldw	r4,0(sp)
 4006b6c:	2909c83a 	sub	r4,r5,r4
 4006b70:	4109883a 	add	r4,r8,r4
 4006b74:	01000e0e 	bge	zero,r4,4006bb0 <__ratio+0x98>
 4006b78:	2008953a 	slli	r4,r4,20
 4006b7c:	2421883a 	add	r16,r4,r16
 4006b80:	100d883a 	mov	r6,r2
 4006b84:	180f883a 	mov	r7,r3
 4006b88:	9009883a 	mov	r4,r18
 4006b8c:	800b883a 	mov	r5,r16
 4006b90:	400b2c00 	call	400b2c0 <__divdf3>
 4006b94:	dfc00617 	ldw	ra,24(sp)
 4006b98:	dcc00517 	ldw	r19,20(sp)
 4006b9c:	dc800417 	ldw	r18,16(sp)
 4006ba0:	dc400317 	ldw	r17,12(sp)
 4006ba4:	dc000217 	ldw	r16,8(sp)
 4006ba8:	dec00704 	addi	sp,sp,28
 4006bac:	f800283a 	ret
 4006bb0:	2008953a 	slli	r4,r4,20
 4006bb4:	1907c83a 	sub	r3,r3,r4
 4006bb8:	003ff106 	br	4006b80 <__alt_data_end+0xfc006b80>

04006bbc <_mprec_log10>:
 4006bbc:	defffe04 	addi	sp,sp,-8
 4006bc0:	dc000015 	stw	r16,0(sp)
 4006bc4:	dfc00115 	stw	ra,4(sp)
 4006bc8:	008005c4 	movi	r2,23
 4006bcc:	2021883a 	mov	r16,r4
 4006bd0:	11000d0e 	bge	r2,r4,4006c08 <_mprec_log10+0x4c>
 4006bd4:	0005883a 	mov	r2,zero
 4006bd8:	00cffc34 	movhi	r3,16368
 4006bdc:	843fffc4 	addi	r16,r16,-1
 4006be0:	000d883a 	mov	r6,zero
 4006be4:	01d00934 	movhi	r7,16420
 4006be8:	1009883a 	mov	r4,r2
 4006bec:	180b883a 	mov	r5,r3
 4006bf0:	400bee80 	call	400bee8 <__muldf3>
 4006bf4:	803ff91e 	bne	r16,zero,4006bdc <__alt_data_end+0xfc006bdc>
 4006bf8:	dfc00117 	ldw	ra,4(sp)
 4006bfc:	dc000017 	ldw	r16,0(sp)
 4006c00:	dec00204 	addi	sp,sp,8
 4006c04:	f800283a 	ret
 4006c08:	202090fa 	slli	r16,r4,3
 4006c0c:	00810074 	movhi	r2,1025
 4006c10:	10896e04 	addi	r2,r2,9656
 4006c14:	1421883a 	add	r16,r2,r16
 4006c18:	80800017 	ldw	r2,0(r16)
 4006c1c:	80c00117 	ldw	r3,4(r16)
 4006c20:	dfc00117 	ldw	ra,4(sp)
 4006c24:	dc000017 	ldw	r16,0(sp)
 4006c28:	dec00204 	addi	sp,sp,8
 4006c2c:	f800283a 	ret

04006c30 <__copybits>:
 4006c30:	297fffc4 	addi	r5,r5,-1
 4006c34:	280fd17a 	srai	r7,r5,5
 4006c38:	30c00417 	ldw	r3,16(r6)
 4006c3c:	30800504 	addi	r2,r6,20
 4006c40:	39c00044 	addi	r7,r7,1
 4006c44:	18c7883a 	add	r3,r3,r3
 4006c48:	39cf883a 	add	r7,r7,r7
 4006c4c:	18c7883a 	add	r3,r3,r3
 4006c50:	39cf883a 	add	r7,r7,r7
 4006c54:	10c7883a 	add	r3,r2,r3
 4006c58:	21cf883a 	add	r7,r4,r7
 4006c5c:	10c00d2e 	bgeu	r2,r3,4006c94 <__copybits+0x64>
 4006c60:	200b883a 	mov	r5,r4
 4006c64:	12000017 	ldw	r8,0(r2)
 4006c68:	29400104 	addi	r5,r5,4
 4006c6c:	10800104 	addi	r2,r2,4
 4006c70:	2a3fff15 	stw	r8,-4(r5)
 4006c74:	10fffb36 	bltu	r2,r3,4006c64 <__alt_data_end+0xfc006c64>
 4006c78:	1985c83a 	sub	r2,r3,r6
 4006c7c:	10bffac4 	addi	r2,r2,-21
 4006c80:	1004d0ba 	srli	r2,r2,2
 4006c84:	10800044 	addi	r2,r2,1
 4006c88:	1085883a 	add	r2,r2,r2
 4006c8c:	1085883a 	add	r2,r2,r2
 4006c90:	2089883a 	add	r4,r4,r2
 4006c94:	21c0032e 	bgeu	r4,r7,4006ca4 <__copybits+0x74>
 4006c98:	20000015 	stw	zero,0(r4)
 4006c9c:	21000104 	addi	r4,r4,4
 4006ca0:	21fffd36 	bltu	r4,r7,4006c98 <__alt_data_end+0xfc006c98>
 4006ca4:	f800283a 	ret

04006ca8 <__any_on>:
 4006ca8:	20c00417 	ldw	r3,16(r4)
 4006cac:	2805d17a 	srai	r2,r5,5
 4006cb0:	21000504 	addi	r4,r4,20
 4006cb4:	18800d0e 	bge	r3,r2,4006cec <__any_on+0x44>
 4006cb8:	18c7883a 	add	r3,r3,r3
 4006cbc:	18c7883a 	add	r3,r3,r3
 4006cc0:	20c7883a 	add	r3,r4,r3
 4006cc4:	20c0192e 	bgeu	r4,r3,4006d2c <__any_on+0x84>
 4006cc8:	18bfff17 	ldw	r2,-4(r3)
 4006ccc:	18ffff04 	addi	r3,r3,-4
 4006cd0:	1000041e 	bne	r2,zero,4006ce4 <__any_on+0x3c>
 4006cd4:	20c0142e 	bgeu	r4,r3,4006d28 <__any_on+0x80>
 4006cd8:	18ffff04 	addi	r3,r3,-4
 4006cdc:	19400017 	ldw	r5,0(r3)
 4006ce0:	283ffc26 	beq	r5,zero,4006cd4 <__alt_data_end+0xfc006cd4>
 4006ce4:	00800044 	movi	r2,1
 4006ce8:	f800283a 	ret
 4006cec:	10c00a0e 	bge	r2,r3,4006d18 <__any_on+0x70>
 4006cf0:	1085883a 	add	r2,r2,r2
 4006cf4:	1085883a 	add	r2,r2,r2
 4006cf8:	294007cc 	andi	r5,r5,31
 4006cfc:	2087883a 	add	r3,r4,r2
 4006d00:	283ff026 	beq	r5,zero,4006cc4 <__alt_data_end+0xfc006cc4>
 4006d04:	19800017 	ldw	r6,0(r3)
 4006d08:	3144d83a 	srl	r2,r6,r5
 4006d0c:	114a983a 	sll	r5,r2,r5
 4006d10:	317ff41e 	bne	r6,r5,4006ce4 <__alt_data_end+0xfc006ce4>
 4006d14:	003feb06 	br	4006cc4 <__alt_data_end+0xfc006cc4>
 4006d18:	1085883a 	add	r2,r2,r2
 4006d1c:	1085883a 	add	r2,r2,r2
 4006d20:	2087883a 	add	r3,r4,r2
 4006d24:	003fe706 	br	4006cc4 <__alt_data_end+0xfc006cc4>
 4006d28:	f800283a 	ret
 4006d2c:	0005883a 	mov	r2,zero
 4006d30:	f800283a 	ret

04006d34 <__fpclassifyd>:
 4006d34:	00a00034 	movhi	r2,32768
 4006d38:	10bfffc4 	addi	r2,r2,-1
 4006d3c:	2884703a 	and	r2,r5,r2
 4006d40:	10000726 	beq	r2,zero,4006d60 <__fpclassifyd+0x2c>
 4006d44:	00fffc34 	movhi	r3,65520
 4006d48:	019ff834 	movhi	r6,32736
 4006d4c:	28c7883a 	add	r3,r5,r3
 4006d50:	31bfffc4 	addi	r6,r6,-1
 4006d54:	30c00536 	bltu	r6,r3,4006d6c <__fpclassifyd+0x38>
 4006d58:	00800104 	movi	r2,4
 4006d5c:	f800283a 	ret
 4006d60:	2000021e 	bne	r4,zero,4006d6c <__fpclassifyd+0x38>
 4006d64:	00800084 	movi	r2,2
 4006d68:	f800283a 	ret
 4006d6c:	00dffc34 	movhi	r3,32752
 4006d70:	019ff834 	movhi	r6,32736
 4006d74:	28cb883a 	add	r5,r5,r3
 4006d78:	31bfffc4 	addi	r6,r6,-1
 4006d7c:	317ff62e 	bgeu	r6,r5,4006d58 <__alt_data_end+0xfc006d58>
 4006d80:	01400434 	movhi	r5,16
 4006d84:	297fffc4 	addi	r5,r5,-1
 4006d88:	28800236 	bltu	r5,r2,4006d94 <__fpclassifyd+0x60>
 4006d8c:	008000c4 	movi	r2,3
 4006d90:	f800283a 	ret
 4006d94:	10c00226 	beq	r2,r3,4006da0 <__fpclassifyd+0x6c>
 4006d98:	0005883a 	mov	r2,zero
 4006d9c:	f800283a 	ret
 4006da0:	2005003a 	cmpeq	r2,r4,zero
 4006da4:	f800283a 	ret

04006da8 <_sbrk_r>:
 4006da8:	defffd04 	addi	sp,sp,-12
 4006dac:	dc000015 	stw	r16,0(sp)
 4006db0:	04010074 	movhi	r16,1025
 4006db4:	dc400115 	stw	r17,4(sp)
 4006db8:	84180c04 	addi	r16,r16,24624
 4006dbc:	2023883a 	mov	r17,r4
 4006dc0:	2809883a 	mov	r4,r5
 4006dc4:	dfc00215 	stw	ra,8(sp)
 4006dc8:	80000015 	stw	zero,0(r16)
 4006dcc:	400da600 	call	400da60 <sbrk>
 4006dd0:	00ffffc4 	movi	r3,-1
 4006dd4:	10c00526 	beq	r2,r3,4006dec <_sbrk_r+0x44>
 4006dd8:	dfc00217 	ldw	ra,8(sp)
 4006ddc:	dc400117 	ldw	r17,4(sp)
 4006de0:	dc000017 	ldw	r16,0(sp)
 4006de4:	dec00304 	addi	sp,sp,12
 4006de8:	f800283a 	ret
 4006dec:	80c00017 	ldw	r3,0(r16)
 4006df0:	183ff926 	beq	r3,zero,4006dd8 <__alt_data_end+0xfc006dd8>
 4006df4:	88c00015 	stw	r3,0(r17)
 4006df8:	003ff706 	br	4006dd8 <__alt_data_end+0xfc006dd8>

04006dfc <__sread>:
 4006dfc:	defffe04 	addi	sp,sp,-8
 4006e00:	dc000015 	stw	r16,0(sp)
 4006e04:	2821883a 	mov	r16,r5
 4006e08:	2940038f 	ldh	r5,14(r5)
 4006e0c:	dfc00115 	stw	ra,4(sp)
 4006e10:	40093740 	call	4009374 <_read_r>
 4006e14:	10000716 	blt	r2,zero,4006e34 <__sread+0x38>
 4006e18:	80c01417 	ldw	r3,80(r16)
 4006e1c:	1887883a 	add	r3,r3,r2
 4006e20:	80c01415 	stw	r3,80(r16)
 4006e24:	dfc00117 	ldw	ra,4(sp)
 4006e28:	dc000017 	ldw	r16,0(sp)
 4006e2c:	dec00204 	addi	sp,sp,8
 4006e30:	f800283a 	ret
 4006e34:	80c0030b 	ldhu	r3,12(r16)
 4006e38:	18fbffcc 	andi	r3,r3,61439
 4006e3c:	80c0030d 	sth	r3,12(r16)
 4006e40:	dfc00117 	ldw	ra,4(sp)
 4006e44:	dc000017 	ldw	r16,0(sp)
 4006e48:	dec00204 	addi	sp,sp,8
 4006e4c:	f800283a 	ret

04006e50 <__seofread>:
 4006e50:	0005883a 	mov	r2,zero
 4006e54:	f800283a 	ret

04006e58 <__swrite>:
 4006e58:	2880030b 	ldhu	r2,12(r5)
 4006e5c:	defffb04 	addi	sp,sp,-20
 4006e60:	dcc00315 	stw	r19,12(sp)
 4006e64:	dc800215 	stw	r18,8(sp)
 4006e68:	dc400115 	stw	r17,4(sp)
 4006e6c:	dc000015 	stw	r16,0(sp)
 4006e70:	dfc00415 	stw	ra,16(sp)
 4006e74:	10c0400c 	andi	r3,r2,256
 4006e78:	2821883a 	mov	r16,r5
 4006e7c:	2023883a 	mov	r17,r4
 4006e80:	3025883a 	mov	r18,r6
 4006e84:	3827883a 	mov	r19,r7
 4006e88:	18000526 	beq	r3,zero,4006ea0 <__swrite+0x48>
 4006e8c:	2940038f 	ldh	r5,14(r5)
 4006e90:	01c00084 	movi	r7,2
 4006e94:	000d883a 	mov	r6,zero
 4006e98:	40091b80 	call	40091b8 <_lseek_r>
 4006e9c:	8080030b 	ldhu	r2,12(r16)
 4006ea0:	8140038f 	ldh	r5,14(r16)
 4006ea4:	10bbffcc 	andi	r2,r2,61439
 4006ea8:	980f883a 	mov	r7,r19
 4006eac:	900d883a 	mov	r6,r18
 4006eb0:	8809883a 	mov	r4,r17
 4006eb4:	8080030d 	sth	r2,12(r16)
 4006eb8:	dfc00417 	ldw	ra,16(sp)
 4006ebc:	dcc00317 	ldw	r19,12(sp)
 4006ec0:	dc800217 	ldw	r18,8(sp)
 4006ec4:	dc400117 	ldw	r17,4(sp)
 4006ec8:	dc000017 	ldw	r16,0(sp)
 4006ecc:	dec00504 	addi	sp,sp,20
 4006ed0:	40087a41 	jmpi	40087a4 <_write_r>

04006ed4 <__sseek>:
 4006ed4:	defffe04 	addi	sp,sp,-8
 4006ed8:	dc000015 	stw	r16,0(sp)
 4006edc:	2821883a 	mov	r16,r5
 4006ee0:	2940038f 	ldh	r5,14(r5)
 4006ee4:	dfc00115 	stw	ra,4(sp)
 4006ee8:	40091b80 	call	40091b8 <_lseek_r>
 4006eec:	00ffffc4 	movi	r3,-1
 4006ef0:	10c00826 	beq	r2,r3,4006f14 <__sseek+0x40>
 4006ef4:	80c0030b 	ldhu	r3,12(r16)
 4006ef8:	80801415 	stw	r2,80(r16)
 4006efc:	18c40014 	ori	r3,r3,4096
 4006f00:	80c0030d 	sth	r3,12(r16)
 4006f04:	dfc00117 	ldw	ra,4(sp)
 4006f08:	dc000017 	ldw	r16,0(sp)
 4006f0c:	dec00204 	addi	sp,sp,8
 4006f10:	f800283a 	ret
 4006f14:	80c0030b 	ldhu	r3,12(r16)
 4006f18:	18fbffcc 	andi	r3,r3,61439
 4006f1c:	80c0030d 	sth	r3,12(r16)
 4006f20:	dfc00117 	ldw	ra,4(sp)
 4006f24:	dc000017 	ldw	r16,0(sp)
 4006f28:	dec00204 	addi	sp,sp,8
 4006f2c:	f800283a 	ret

04006f30 <__sclose>:
 4006f30:	2940038f 	ldh	r5,14(r5)
 4006f34:	40088041 	jmpi	4008804 <_close_r>

04006f38 <strcmp>:
 4006f38:	2144b03a 	or	r2,r4,r5
 4006f3c:	108000cc 	andi	r2,r2,3
 4006f40:	1000171e 	bne	r2,zero,4006fa0 <strcmp+0x68>
 4006f44:	20800017 	ldw	r2,0(r4)
 4006f48:	28c00017 	ldw	r3,0(r5)
 4006f4c:	10c0141e 	bne	r2,r3,4006fa0 <strcmp+0x68>
 4006f50:	027fbff4 	movhi	r9,65279
 4006f54:	4a7fbfc4 	addi	r9,r9,-257
 4006f58:	0086303a 	nor	r3,zero,r2
 4006f5c:	02202074 	movhi	r8,32897
 4006f60:	1245883a 	add	r2,r2,r9
 4006f64:	42202004 	addi	r8,r8,-32640
 4006f68:	10c4703a 	and	r2,r2,r3
 4006f6c:	1204703a 	and	r2,r2,r8
 4006f70:	10000226 	beq	r2,zero,4006f7c <strcmp+0x44>
 4006f74:	00002306 	br	4007004 <strcmp+0xcc>
 4006f78:	1000221e 	bne	r2,zero,4007004 <strcmp+0xcc>
 4006f7c:	21000104 	addi	r4,r4,4
 4006f80:	20c00017 	ldw	r3,0(r4)
 4006f84:	29400104 	addi	r5,r5,4
 4006f88:	29800017 	ldw	r6,0(r5)
 4006f8c:	1a4f883a 	add	r7,r3,r9
 4006f90:	00c4303a 	nor	r2,zero,r3
 4006f94:	3884703a 	and	r2,r7,r2
 4006f98:	1204703a 	and	r2,r2,r8
 4006f9c:	19bff626 	beq	r3,r6,4006f78 <__alt_data_end+0xfc006f78>
 4006fa0:	20800003 	ldbu	r2,0(r4)
 4006fa4:	10c03fcc 	andi	r3,r2,255
 4006fa8:	18c0201c 	xori	r3,r3,128
 4006fac:	18ffe004 	addi	r3,r3,-128
 4006fb0:	18000c26 	beq	r3,zero,4006fe4 <strcmp+0xac>
 4006fb4:	29800007 	ldb	r6,0(r5)
 4006fb8:	19800326 	beq	r3,r6,4006fc8 <strcmp+0x90>
 4006fbc:	00001306 	br	400700c <strcmp+0xd4>
 4006fc0:	29800007 	ldb	r6,0(r5)
 4006fc4:	11800b1e 	bne	r2,r6,4006ff4 <strcmp+0xbc>
 4006fc8:	21000044 	addi	r4,r4,1
 4006fcc:	20c00003 	ldbu	r3,0(r4)
 4006fd0:	29400044 	addi	r5,r5,1
 4006fd4:	18803fcc 	andi	r2,r3,255
 4006fd8:	1080201c 	xori	r2,r2,128
 4006fdc:	10bfe004 	addi	r2,r2,-128
 4006fe0:	103ff71e 	bne	r2,zero,4006fc0 <__alt_data_end+0xfc006fc0>
 4006fe4:	0007883a 	mov	r3,zero
 4006fe8:	28800003 	ldbu	r2,0(r5)
 4006fec:	1885c83a 	sub	r2,r3,r2
 4006ff0:	f800283a 	ret
 4006ff4:	28800003 	ldbu	r2,0(r5)
 4006ff8:	18c03fcc 	andi	r3,r3,255
 4006ffc:	1885c83a 	sub	r2,r3,r2
 4007000:	f800283a 	ret
 4007004:	0005883a 	mov	r2,zero
 4007008:	f800283a 	ret
 400700c:	10c03fcc 	andi	r3,r2,255
 4007010:	003ff506 	br	4006fe8 <__alt_data_end+0xfc006fe8>

04007014 <strlen>:
 4007014:	208000cc 	andi	r2,r4,3
 4007018:	10002026 	beq	r2,zero,400709c <strlen+0x88>
 400701c:	20800007 	ldb	r2,0(r4)
 4007020:	10002026 	beq	r2,zero,40070a4 <strlen+0x90>
 4007024:	2005883a 	mov	r2,r4
 4007028:	00000206 	br	4007034 <strlen+0x20>
 400702c:	10c00007 	ldb	r3,0(r2)
 4007030:	18001826 	beq	r3,zero,4007094 <strlen+0x80>
 4007034:	10800044 	addi	r2,r2,1
 4007038:	10c000cc 	andi	r3,r2,3
 400703c:	183ffb1e 	bne	r3,zero,400702c <__alt_data_end+0xfc00702c>
 4007040:	10c00017 	ldw	r3,0(r2)
 4007044:	01ffbff4 	movhi	r7,65279
 4007048:	39ffbfc4 	addi	r7,r7,-257
 400704c:	00ca303a 	nor	r5,zero,r3
 4007050:	01a02074 	movhi	r6,32897
 4007054:	19c7883a 	add	r3,r3,r7
 4007058:	31a02004 	addi	r6,r6,-32640
 400705c:	1946703a 	and	r3,r3,r5
 4007060:	1986703a 	and	r3,r3,r6
 4007064:	1800091e 	bne	r3,zero,400708c <strlen+0x78>
 4007068:	10800104 	addi	r2,r2,4
 400706c:	10c00017 	ldw	r3,0(r2)
 4007070:	19cb883a 	add	r5,r3,r7
 4007074:	00c6303a 	nor	r3,zero,r3
 4007078:	28c6703a 	and	r3,r5,r3
 400707c:	1986703a 	and	r3,r3,r6
 4007080:	183ff926 	beq	r3,zero,4007068 <__alt_data_end+0xfc007068>
 4007084:	00000106 	br	400708c <strlen+0x78>
 4007088:	10800044 	addi	r2,r2,1
 400708c:	10c00007 	ldb	r3,0(r2)
 4007090:	183ffd1e 	bne	r3,zero,4007088 <__alt_data_end+0xfc007088>
 4007094:	1105c83a 	sub	r2,r2,r4
 4007098:	f800283a 	ret
 400709c:	2005883a 	mov	r2,r4
 40070a0:	003fe706 	br	4007040 <__alt_data_end+0xfc007040>
 40070a4:	0005883a 	mov	r2,zero
 40070a8:	f800283a 	ret

040070ac <__sprint_r.part.0>:
 40070ac:	28801917 	ldw	r2,100(r5)
 40070b0:	defff604 	addi	sp,sp,-40
 40070b4:	dd400515 	stw	r21,20(sp)
 40070b8:	dfc00915 	stw	ra,36(sp)
 40070bc:	df000815 	stw	fp,32(sp)
 40070c0:	ddc00715 	stw	r23,28(sp)
 40070c4:	dd800615 	stw	r22,24(sp)
 40070c8:	dd000415 	stw	r20,16(sp)
 40070cc:	dcc00315 	stw	r19,12(sp)
 40070d0:	dc800215 	stw	r18,8(sp)
 40070d4:	dc400115 	stw	r17,4(sp)
 40070d8:	dc000015 	stw	r16,0(sp)
 40070dc:	1088000c 	andi	r2,r2,8192
 40070e0:	302b883a 	mov	r21,r6
 40070e4:	10002e26 	beq	r2,zero,40071a0 <__sprint_r.part.0+0xf4>
 40070e8:	30800217 	ldw	r2,8(r6)
 40070ec:	35800017 	ldw	r22,0(r6)
 40070f0:	10002926 	beq	r2,zero,4007198 <__sprint_r.part.0+0xec>
 40070f4:	2827883a 	mov	r19,r5
 40070f8:	2029883a 	mov	r20,r4
 40070fc:	b5c00104 	addi	r23,r22,4
 4007100:	04bfffc4 	movi	r18,-1
 4007104:	bc400017 	ldw	r17,0(r23)
 4007108:	b4000017 	ldw	r16,0(r22)
 400710c:	0039883a 	mov	fp,zero
 4007110:	8822d0ba 	srli	r17,r17,2
 4007114:	8800031e 	bne	r17,zero,4007124 <__sprint_r.part.0+0x78>
 4007118:	00001806 	br	400717c <__sprint_r.part.0+0xd0>
 400711c:	84000104 	addi	r16,r16,4
 4007120:	8f001526 	beq	r17,fp,4007178 <__sprint_r.part.0+0xcc>
 4007124:	81400017 	ldw	r5,0(r16)
 4007128:	980d883a 	mov	r6,r19
 400712c:	a009883a 	mov	r4,r20
 4007130:	4008b9c0 	call	4008b9c <_fputwc_r>
 4007134:	e7000044 	addi	fp,fp,1
 4007138:	14bff81e 	bne	r2,r18,400711c <__alt_data_end+0xfc00711c>
 400713c:	9005883a 	mov	r2,r18
 4007140:	a8000215 	stw	zero,8(r21)
 4007144:	a8000115 	stw	zero,4(r21)
 4007148:	dfc00917 	ldw	ra,36(sp)
 400714c:	df000817 	ldw	fp,32(sp)
 4007150:	ddc00717 	ldw	r23,28(sp)
 4007154:	dd800617 	ldw	r22,24(sp)
 4007158:	dd400517 	ldw	r21,20(sp)
 400715c:	dd000417 	ldw	r20,16(sp)
 4007160:	dcc00317 	ldw	r19,12(sp)
 4007164:	dc800217 	ldw	r18,8(sp)
 4007168:	dc400117 	ldw	r17,4(sp)
 400716c:	dc000017 	ldw	r16,0(sp)
 4007170:	dec00a04 	addi	sp,sp,40
 4007174:	f800283a 	ret
 4007178:	a8800217 	ldw	r2,8(r21)
 400717c:	8c63883a 	add	r17,r17,r17
 4007180:	8c63883a 	add	r17,r17,r17
 4007184:	1445c83a 	sub	r2,r2,r17
 4007188:	a8800215 	stw	r2,8(r21)
 400718c:	b5800204 	addi	r22,r22,8
 4007190:	bdc00204 	addi	r23,r23,8
 4007194:	103fdb1e 	bne	r2,zero,4007104 <__alt_data_end+0xfc007104>
 4007198:	0005883a 	mov	r2,zero
 400719c:	003fe806 	br	4007140 <__alt_data_end+0xfc007140>
 40071a0:	4008c9c0 	call	4008c9c <__sfvwrite_r>
 40071a4:	003fe606 	br	4007140 <__alt_data_end+0xfc007140>

040071a8 <__sprint_r>:
 40071a8:	30c00217 	ldw	r3,8(r6)
 40071ac:	18000126 	beq	r3,zero,40071b4 <__sprint_r+0xc>
 40071b0:	40070ac1 	jmpi	40070ac <__sprint_r.part.0>
 40071b4:	30000115 	stw	zero,4(r6)
 40071b8:	0005883a 	mov	r2,zero
 40071bc:	f800283a 	ret

040071c0 <___vfiprintf_internal_r>:
 40071c0:	deffca04 	addi	sp,sp,-216
 40071c4:	dd403115 	stw	r21,196(sp)
 40071c8:	dfc03515 	stw	ra,212(sp)
 40071cc:	df003415 	stw	fp,208(sp)
 40071d0:	ddc03315 	stw	r23,204(sp)
 40071d4:	dd803215 	stw	r22,200(sp)
 40071d8:	dd003015 	stw	r20,192(sp)
 40071dc:	dcc02f15 	stw	r19,188(sp)
 40071e0:	dc802e15 	stw	r18,184(sp)
 40071e4:	dc402d15 	stw	r17,180(sp)
 40071e8:	dc002c15 	stw	r16,176(sp)
 40071ec:	d9002115 	stw	r4,132(sp)
 40071f0:	d9402015 	stw	r5,128(sp)
 40071f4:	d9c02215 	stw	r7,136(sp)
 40071f8:	302b883a 	mov	r21,r6
 40071fc:	20000226 	beq	r4,zero,4007208 <___vfiprintf_internal_r+0x48>
 4007200:	20800e17 	ldw	r2,56(r4)
 4007204:	1000cf26 	beq	r2,zero,4007544 <___vfiprintf_internal_r+0x384>
 4007208:	d8c02017 	ldw	r3,128(sp)
 400720c:	1880030b 	ldhu	r2,12(r3)
 4007210:	10c8000c 	andi	r3,r2,8192
 4007214:	1800071e 	bne	r3,zero,4007234 <___vfiprintf_internal_r+0x74>
 4007218:	d9402017 	ldw	r5,128(sp)
 400721c:	00f7ffc4 	movi	r3,-8193
 4007220:	10880014 	ori	r2,r2,8192
 4007224:	29001917 	ldw	r4,100(r5)
 4007228:	2880030d 	sth	r2,12(r5)
 400722c:	20c6703a 	and	r3,r4,r3
 4007230:	28c01915 	stw	r3,100(r5)
 4007234:	10c0020c 	andi	r3,r2,8
 4007238:	1800a526 	beq	r3,zero,40074d0 <___vfiprintf_internal_r+0x310>
 400723c:	d9002017 	ldw	r4,128(sp)
 4007240:	20c00417 	ldw	r3,16(r4)
 4007244:	1800a226 	beq	r3,zero,40074d0 <___vfiprintf_internal_r+0x310>
 4007248:	1080068c 	andi	r2,r2,26
 400724c:	00c00284 	movi	r3,10
 4007250:	10c0a826 	beq	r2,r3,40074f4 <___vfiprintf_internal_r+0x334>
 4007254:	d9001a04 	addi	r4,sp,104
 4007258:	d94019c4 	addi	r5,sp,103
 400725c:	04810074 	movhi	r18,1025
 4007260:	2145c83a 	sub	r2,r4,r5
 4007264:	9489a004 	addi	r18,r18,9856
 4007268:	d9001e15 	stw	r4,120(sp)
 400726c:	d9401f15 	stw	r5,124(sp)
 4007270:	dec01a15 	stw	sp,104(sp)
 4007274:	d8001c15 	stw	zero,112(sp)
 4007278:	d8001b15 	stw	zero,108(sp)
 400727c:	d811883a 	mov	r8,sp
 4007280:	d8002615 	stw	zero,152(sp)
 4007284:	d8002415 	stw	zero,144(sp)
 4007288:	d8802815 	stw	r2,160(sp)
 400728c:	a82d883a 	mov	r22,r21
 4007290:	b0800007 	ldb	r2,0(r22)
 4007294:	10040d26 	beq	r2,zero,40082cc <___vfiprintf_internal_r+0x110c>
 4007298:	00c00944 	movi	r3,37
 400729c:	b029883a 	mov	r20,r22
 40072a0:	10c0021e 	bne	r2,r3,40072ac <___vfiprintf_internal_r+0xec>
 40072a4:	00001606 	br	4007300 <___vfiprintf_internal_r+0x140>
 40072a8:	10c00326 	beq	r2,r3,40072b8 <___vfiprintf_internal_r+0xf8>
 40072ac:	a5000044 	addi	r20,r20,1
 40072b0:	a0800007 	ldb	r2,0(r20)
 40072b4:	103ffc1e 	bne	r2,zero,40072a8 <__alt_data_end+0xfc0072a8>
 40072b8:	a5a1c83a 	sub	r16,r20,r22
 40072bc:	80001026 	beq	r16,zero,4007300 <___vfiprintf_internal_r+0x140>
 40072c0:	d8c01c17 	ldw	r3,112(sp)
 40072c4:	d8801b17 	ldw	r2,108(sp)
 40072c8:	45800015 	stw	r22,0(r8)
 40072cc:	80c7883a 	add	r3,r16,r3
 40072d0:	10800044 	addi	r2,r2,1
 40072d4:	44000115 	stw	r16,4(r8)
 40072d8:	d8c01c15 	stw	r3,112(sp)
 40072dc:	d8801b15 	stw	r2,108(sp)
 40072e0:	010001c4 	movi	r4,7
 40072e4:	2080750e 	bge	r4,r2,40074bc <___vfiprintf_internal_r+0x2fc>
 40072e8:	1803951e 	bne	r3,zero,4008140 <___vfiprintf_internal_r+0xf80>
 40072ec:	d8c02417 	ldw	r3,144(sp)
 40072f0:	d8001b15 	stw	zero,108(sp)
 40072f4:	d811883a 	mov	r8,sp
 40072f8:	1c07883a 	add	r3,r3,r16
 40072fc:	d8c02415 	stw	r3,144(sp)
 4007300:	a0800007 	ldb	r2,0(r20)
 4007304:	1002e026 	beq	r2,zero,4007e88 <___vfiprintf_internal_r+0xcc8>
 4007308:	a5800044 	addi	r22,r20,1
 400730c:	a0c00047 	ldb	r3,1(r20)
 4007310:	d8001d85 	stb	zero,118(sp)
 4007314:	0027883a 	mov	r19,zero
 4007318:	d8002305 	stb	zero,140(sp)
 400731c:	043fffc4 	movi	r16,-1
 4007320:	d8002515 	stw	zero,148(sp)
 4007324:	0023883a 	mov	r17,zero
 4007328:	05001604 	movi	r20,88
 400732c:	05400244 	movi	r21,9
 4007330:	402f883a 	mov	r23,r8
 4007334:	b5800044 	addi	r22,r22,1
 4007338:	18bff804 	addi	r2,r3,-32
 400733c:	a0827736 	bltu	r20,r2,4007d1c <___vfiprintf_internal_r+0xb5c>
 4007340:	100490ba 	slli	r2,r2,2
 4007344:	01010034 	movhi	r4,1024
 4007348:	211cd604 	addi	r4,r4,29528
 400734c:	1105883a 	add	r2,r2,r4
 4007350:	10800017 	ldw	r2,0(r2)
 4007354:	1000683a 	jmp	r2
 4007358:	04007a1c 	xori	r16,zero,488
 400735c:	04007d1c 	xori	r16,zero,500
 4007360:	04007d1c 	xori	r16,zero,500
 4007364:	04007a38 	rdprs	r16,zero,488
 4007368:	04007d1c 	xori	r16,zero,500
 400736c:	04007d1c 	xori	r16,zero,500
 4007370:	04007d1c 	xori	r16,zero,500
 4007374:	04007d1c 	xori	r16,zero,500
 4007378:	04007d1c 	xori	r16,zero,500
 400737c:	04007d1c 	xori	r16,zero,500
 4007380:	04007c40 	call	4007c4 <__alt_mem_sdram_controller_0-0x3bff83c>
 4007384:	04007c64 	muli	r16,zero,497
 4007388:	04007d1c 	xori	r16,zero,500
 400738c:	0400755c 	xori	r16,zero,469
 4007390:	04007c78 	rdprs	r16,zero,497
 4007394:	04007d1c 	xori	r16,zero,500
 4007398:	04007a44 	movi	r16,489
 400739c:	04007a50 	cmplti	r16,zero,489
 40073a0:	04007a50 	cmplti	r16,zero,489
 40073a4:	04007a50 	cmplti	r16,zero,489
 40073a8:	04007a50 	cmplti	r16,zero,489
 40073ac:	04007a50 	cmplti	r16,zero,489
 40073b0:	04007a50 	cmplti	r16,zero,489
 40073b4:	04007a50 	cmplti	r16,zero,489
 40073b8:	04007a50 	cmplti	r16,zero,489
 40073bc:	04007a50 	cmplti	r16,zero,489
 40073c0:	04007d1c 	xori	r16,zero,500
 40073c4:	04007d1c 	xori	r16,zero,500
 40073c8:	04007d1c 	xori	r16,zero,500
 40073cc:	04007d1c 	xori	r16,zero,500
 40073d0:	04007d1c 	xori	r16,zero,500
 40073d4:	04007d1c 	xori	r16,zero,500
 40073d8:	04007d1c 	xori	r16,zero,500
 40073dc:	04007d1c 	xori	r16,zero,500
 40073e0:	04007d1c 	xori	r16,zero,500
 40073e4:	04007d1c 	xori	r16,zero,500
 40073e8:	04007a90 	cmplti	r16,zero,490
 40073ec:	04007d1c 	xori	r16,zero,500
 40073f0:	04007d1c 	xori	r16,zero,500
 40073f4:	04007d1c 	xori	r16,zero,500
 40073f8:	04007d1c 	xori	r16,zero,500
 40073fc:	04007d1c 	xori	r16,zero,500
 4007400:	04007d1c 	xori	r16,zero,500
 4007404:	04007d1c 	xori	r16,zero,500
 4007408:	04007d1c 	xori	r16,zero,500
 400740c:	04007d1c 	xori	r16,zero,500
 4007410:	04007d1c 	xori	r16,zero,500
 4007414:	04007acc 	andi	r16,zero,491
 4007418:	04007d1c 	xori	r16,zero,500
 400741c:	04007d1c 	xori	r16,zero,500
 4007420:	04007d1c 	xori	r16,zero,500
 4007424:	04007d1c 	xori	r16,zero,500
 4007428:	04007d1c 	xori	r16,zero,500
 400742c:	04007b28 	cmpgeui	r16,zero,492
 4007430:	04007d1c 	xori	r16,zero,500
 4007434:	04007d1c 	xori	r16,zero,500
 4007438:	04007b9c 	xori	r16,zero,494
 400743c:	04007d1c 	xori	r16,zero,500
 4007440:	04007d1c 	xori	r16,zero,500
 4007444:	04007d1c 	xori	r16,zero,500
 4007448:	04007d1c 	xori	r16,zero,500
 400744c:	04007d1c 	xori	r16,zero,500
 4007450:	04007d1c 	xori	r16,zero,500
 4007454:	04007d1c 	xori	r16,zero,500
 4007458:	04007d1c 	xori	r16,zero,500
 400745c:	04007d1c 	xori	r16,zero,500
 4007460:	04007d1c 	xori	r16,zero,500
 4007464:	04007944 	movi	r16,485
 4007468:	04007974 	movhi	r16,485
 400746c:	04007d1c 	xori	r16,zero,500
 4007470:	04007d1c 	xori	r16,zero,500
 4007474:	04007d1c 	xori	r16,zero,500
 4007478:	04007cc4 	movi	r16,499
 400747c:	04007974 	movhi	r16,485
 4007480:	04007d1c 	xori	r16,zero,500
 4007484:	04007d1c 	xori	r16,zero,500
 4007488:	0400781c 	xori	r16,zero,480
 400748c:	04007d1c 	xori	r16,zero,500
 4007490:	04007830 	cmpltui	r16,zero,480
 4007494:	04007868 	cmpgeui	r16,zero,481
 4007498:	04007568 	cmpgeui	r16,zero,469
 400749c:	04007810 	cmplti	r16,zero,480
 40074a0:	04007d1c 	xori	r16,zero,500
 40074a4:	04007bdc 	xori	r16,zero,495
 40074a8:	04007d1c 	xori	r16,zero,500
 40074ac:	04007c28 	cmpgeui	r16,zero,496
 40074b0:	04007d1c 	xori	r16,zero,500
 40074b4:	04007d1c 	xori	r16,zero,500
 40074b8:	040078ec 	andhi	r16,zero,483
 40074bc:	42000204 	addi	r8,r8,8
 40074c0:	d8c02417 	ldw	r3,144(sp)
 40074c4:	1c07883a 	add	r3,r3,r16
 40074c8:	d8c02415 	stw	r3,144(sp)
 40074cc:	003f8c06 	br	4007300 <__alt_data_end+0xfc007300>
 40074d0:	d9402017 	ldw	r5,128(sp)
 40074d4:	d9002117 	ldw	r4,132(sp)
 40074d8:	400286c0 	call	400286c <__swsetup_r>
 40074dc:	1003c11e 	bne	r2,zero,40083e4 <___vfiprintf_internal_r+0x1224>
 40074e0:	d9402017 	ldw	r5,128(sp)
 40074e4:	00c00284 	movi	r3,10
 40074e8:	2880030b 	ldhu	r2,12(r5)
 40074ec:	1080068c 	andi	r2,r2,26
 40074f0:	10ff581e 	bne	r2,r3,4007254 <__alt_data_end+0xfc007254>
 40074f4:	d8c02017 	ldw	r3,128(sp)
 40074f8:	1880038f 	ldh	r2,14(r3)
 40074fc:	103f5516 	blt	r2,zero,4007254 <__alt_data_end+0xfc007254>
 4007500:	d9c02217 	ldw	r7,136(sp)
 4007504:	d9002117 	ldw	r4,132(sp)
 4007508:	a80d883a 	mov	r6,r21
 400750c:	180b883a 	mov	r5,r3
 4007510:	40086e80 	call	40086e8 <__sbprintf>
 4007514:	dfc03517 	ldw	ra,212(sp)
 4007518:	df003417 	ldw	fp,208(sp)
 400751c:	ddc03317 	ldw	r23,204(sp)
 4007520:	dd803217 	ldw	r22,200(sp)
 4007524:	dd403117 	ldw	r21,196(sp)
 4007528:	dd003017 	ldw	r20,192(sp)
 400752c:	dcc02f17 	ldw	r19,188(sp)
 4007530:	dc802e17 	ldw	r18,184(sp)
 4007534:	dc402d17 	ldw	r17,180(sp)
 4007538:	dc002c17 	ldw	r16,176(sp)
 400753c:	dec03604 	addi	sp,sp,216
 4007540:	f800283a 	ret
 4007544:	40048780 	call	4004878 <__sinit>
 4007548:	003f2f06 	br	4007208 <__alt_data_end+0xfc007208>
 400754c:	d8c02517 	ldw	r3,148(sp)
 4007550:	d8802215 	stw	r2,136(sp)
 4007554:	00c7c83a 	sub	r3,zero,r3
 4007558:	d8c02515 	stw	r3,148(sp)
 400755c:	8c400114 	ori	r17,r17,4
 4007560:	b0c00007 	ldb	r3,0(r22)
 4007564:	003f7306 	br	4007334 <__alt_data_end+0xfc007334>
 4007568:	00800c04 	movi	r2,48
 400756c:	d9402217 	ldw	r5,136(sp)
 4007570:	d8801d05 	stb	r2,116(sp)
 4007574:	00801e04 	movi	r2,120
 4007578:	d8801d45 	stb	r2,117(sp)
 400757c:	d8001d85 	stb	zero,118(sp)
 4007580:	b811883a 	mov	r8,r23
 4007584:	28c00104 	addi	r3,r5,4
 4007588:	2cc00017 	ldw	r19,0(r5)
 400758c:	0029883a 	mov	r20,zero
 4007590:	88800094 	ori	r2,r17,2
 4007594:	80032516 	blt	r16,zero,400822c <___vfiprintf_internal_r+0x106c>
 4007598:	00bfdfc4 	movi	r2,-129
 400759c:	88a2703a 	and	r17,r17,r2
 40075a0:	d8c02215 	stw	r3,136(sp)
 40075a4:	8c400094 	ori	r17,r17,2
 40075a8:	98032a1e 	bne	r19,zero,4008254 <___vfiprintf_internal_r+0x1094>
 40075ac:	00810074 	movhi	r2,1025
 40075b0:	10893f04 	addi	r2,r2,9468
 40075b4:	d8802615 	stw	r2,152(sp)
 40075b8:	002b883a 	mov	r21,zero
 40075bc:	8001741e 	bne	r16,zero,4007b90 <___vfiprintf_internal_r+0x9d0>
 40075c0:	0021883a 	mov	r16,zero
 40075c4:	0029883a 	mov	r20,zero
 40075c8:	ddc01a04 	addi	r23,sp,104
 40075cc:	8027883a 	mov	r19,r16
 40075d0:	8500010e 	bge	r16,r20,40075d8 <___vfiprintf_internal_r+0x418>
 40075d4:	a027883a 	mov	r19,r20
 40075d8:	ad403fcc 	andi	r21,r21,255
 40075dc:	ad40201c 	xori	r21,r21,128
 40075e0:	ad7fe004 	addi	r21,r21,-128
 40075e4:	a8000126 	beq	r21,zero,40075ec <___vfiprintf_internal_r+0x42c>
 40075e8:	9cc00044 	addi	r19,r19,1
 40075ec:	89c0008c 	andi	r7,r17,2
 40075f0:	38000126 	beq	r7,zero,40075f8 <___vfiprintf_internal_r+0x438>
 40075f4:	9cc00084 	addi	r19,r19,2
 40075f8:	88c0210c 	andi	r3,r17,132
 40075fc:	1801dd1e 	bne	r3,zero,4007d74 <___vfiprintf_internal_r+0xbb4>
 4007600:	d9402517 	ldw	r5,148(sp)
 4007604:	2cebc83a 	sub	r21,r5,r19
 4007608:	0541da0e 	bge	zero,r21,4007d74 <___vfiprintf_internal_r+0xbb4>
 400760c:	07000404 	movi	fp,16
 4007610:	d8801c17 	ldw	r2,112(sp)
 4007614:	e543be0e 	bge	fp,r21,4008510 <___vfiprintf_internal_r+0x1350>
 4007618:	01410074 	movhi	r5,1025
 400761c:	2949a404 	addi	r5,r5,9872
 4007620:	dc002715 	stw	r16,156(sp)
 4007624:	d9801b17 	ldw	r6,108(sp)
 4007628:	a821883a 	mov	r16,r21
 400762c:	d9402315 	stw	r5,140(sp)
 4007630:	028001c4 	movi	r10,7
 4007634:	d9c02915 	stw	r7,164(sp)
 4007638:	182b883a 	mov	r21,r3
 400763c:	00000506 	br	4007654 <___vfiprintf_internal_r+0x494>
 4007640:	31000084 	addi	r4,r6,2
 4007644:	42000204 	addi	r8,r8,8
 4007648:	180d883a 	mov	r6,r3
 400764c:	843ffc04 	addi	r16,r16,-16
 4007650:	e4000f0e 	bge	fp,r16,4007690 <___vfiprintf_internal_r+0x4d0>
 4007654:	01010074 	movhi	r4,1025
 4007658:	10800404 	addi	r2,r2,16
 400765c:	30c00044 	addi	r3,r6,1
 4007660:	2109a404 	addi	r4,r4,9872
 4007664:	41000015 	stw	r4,0(r8)
 4007668:	47000115 	stw	fp,4(r8)
 400766c:	d8801c15 	stw	r2,112(sp)
 4007670:	d8c01b15 	stw	r3,108(sp)
 4007674:	50fff20e 	bge	r10,r3,4007640 <__alt_data_end+0xfc007640>
 4007678:	1001b21e 	bne	r2,zero,4007d44 <___vfiprintf_internal_r+0xb84>
 400767c:	843ffc04 	addi	r16,r16,-16
 4007680:	000d883a 	mov	r6,zero
 4007684:	01000044 	movi	r4,1
 4007688:	d811883a 	mov	r8,sp
 400768c:	e43ff116 	blt	fp,r16,4007654 <__alt_data_end+0xfc007654>
 4007690:	a807883a 	mov	r3,r21
 4007694:	d9c02917 	ldw	r7,164(sp)
 4007698:	802b883a 	mov	r21,r16
 400769c:	dc002717 	ldw	r16,156(sp)
 40076a0:	d9402317 	ldw	r5,140(sp)
 40076a4:	a885883a 	add	r2,r21,r2
 40076a8:	45400115 	stw	r21,4(r8)
 40076ac:	41400015 	stw	r5,0(r8)
 40076b0:	d8801c15 	stw	r2,112(sp)
 40076b4:	d9001b15 	stw	r4,108(sp)
 40076b8:	014001c4 	movi	r5,7
 40076bc:	29026216 	blt	r5,r4,4008048 <___vfiprintf_internal_r+0xe88>
 40076c0:	d9801d87 	ldb	r6,118(sp)
 40076c4:	42000204 	addi	r8,r8,8
 40076c8:	21400044 	addi	r5,r4,1
 40076cc:	3001ae1e 	bne	r6,zero,4007d88 <___vfiprintf_internal_r+0xbc8>
 40076d0:	3801bb26 	beq	r7,zero,4007dc0 <___vfiprintf_internal_r+0xc00>
 40076d4:	d9001d04 	addi	r4,sp,116
 40076d8:	10800084 	addi	r2,r2,2
 40076dc:	41000015 	stw	r4,0(r8)
 40076e0:	01000084 	movi	r4,2
 40076e4:	41000115 	stw	r4,4(r8)
 40076e8:	d8801c15 	stw	r2,112(sp)
 40076ec:	d9401b15 	stw	r5,108(sp)
 40076f0:	010001c4 	movi	r4,7
 40076f4:	2142680e 	bge	r4,r5,4008098 <___vfiprintf_internal_r+0xed8>
 40076f8:	1002b11e 	bne	r2,zero,40081c0 <___vfiprintf_internal_r+0x1000>
 40076fc:	01802004 	movi	r6,128
 4007700:	01400044 	movi	r5,1
 4007704:	0009883a 	mov	r4,zero
 4007708:	d811883a 	mov	r8,sp
 400770c:	1981ae1e 	bne	r3,r6,4007dc8 <___vfiprintf_internal_r+0xc08>
 4007710:	d8c02517 	ldw	r3,148(sp)
 4007714:	1cf9c83a 	sub	fp,r3,r19
 4007718:	0701ab0e 	bge	zero,fp,4007dc8 <___vfiprintf_internal_r+0xc08>
 400771c:	05400404 	movi	r21,16
 4007720:	af03a90e 	bge	r21,fp,40085c8 <___vfiprintf_internal_r+0x1408>
 4007724:	01410074 	movhi	r5,1025
 4007728:	2949a004 	addi	r5,r5,9856
 400772c:	d9402315 	stw	r5,140(sp)
 4007730:	01c001c4 	movi	r7,7
 4007734:	00000506 	br	400774c <___vfiprintf_internal_r+0x58c>
 4007738:	21800084 	addi	r6,r4,2
 400773c:	42000204 	addi	r8,r8,8
 4007740:	1809883a 	mov	r4,r3
 4007744:	e73ffc04 	addi	fp,fp,-16
 4007748:	af000d0e 	bge	r21,fp,4007780 <___vfiprintf_internal_r+0x5c0>
 400774c:	10800404 	addi	r2,r2,16
 4007750:	20c00044 	addi	r3,r4,1
 4007754:	44800015 	stw	r18,0(r8)
 4007758:	45400115 	stw	r21,4(r8)
 400775c:	d8801c15 	stw	r2,112(sp)
 4007760:	d8c01b15 	stw	r3,108(sp)
 4007764:	38fff40e 	bge	r7,r3,4007738 <__alt_data_end+0xfc007738>
 4007768:	10022b1e 	bne	r2,zero,4008018 <___vfiprintf_internal_r+0xe58>
 400776c:	e73ffc04 	addi	fp,fp,-16
 4007770:	01800044 	movi	r6,1
 4007774:	0009883a 	mov	r4,zero
 4007778:	d811883a 	mov	r8,sp
 400777c:	af3ff316 	blt	r21,fp,400774c <__alt_data_end+0xfc00774c>
 4007780:	d8c02317 	ldw	r3,140(sp)
 4007784:	1705883a 	add	r2,r2,fp
 4007788:	47000115 	stw	fp,4(r8)
 400778c:	40c00015 	stw	r3,0(r8)
 4007790:	d8801c15 	stw	r2,112(sp)
 4007794:	d9801b15 	stw	r6,108(sp)
 4007798:	00c001c4 	movi	r3,7
 400779c:	19829416 	blt	r3,r6,40081f0 <___vfiprintf_internal_r+0x1030>
 40077a0:	8521c83a 	sub	r16,r16,r20
 40077a4:	42000204 	addi	r8,r8,8
 40077a8:	31400044 	addi	r5,r6,1
 40077ac:	3009883a 	mov	r4,r6
 40077b0:	04018716 	blt	zero,r16,4007dd0 <___vfiprintf_internal_r+0xc10>
 40077b4:	a085883a 	add	r2,r20,r2
 40077b8:	45c00015 	stw	r23,0(r8)
 40077bc:	45000115 	stw	r20,4(r8)
 40077c0:	d8801c15 	stw	r2,112(sp)
 40077c4:	d9401b15 	stw	r5,108(sp)
 40077c8:	00c001c4 	movi	r3,7
 40077cc:	1941c20e 	bge	r3,r5,4007ed8 <___vfiprintf_internal_r+0xd18>
 40077d0:	1002531e 	bne	r2,zero,4008120 <___vfiprintf_internal_r+0xf60>
 40077d4:	d8001b15 	stw	zero,108(sp)
 40077d8:	8c40010c 	andi	r17,r17,4
 40077dc:	88023226 	beq	r17,zero,40080a8 <___vfiprintf_internal_r+0xee8>
 40077e0:	d9002517 	ldw	r4,148(sp)
 40077e4:	24e3c83a 	sub	r17,r4,r19
 40077e8:	04432916 	blt	zero,r17,4008490 <___vfiprintf_internal_r+0x12d0>
 40077ec:	d8802517 	ldw	r2,148(sp)
 40077f0:	14c0010e 	bge	r2,r19,40077f8 <___vfiprintf_internal_r+0x638>
 40077f4:	9805883a 	mov	r2,r19
 40077f8:	d8c02417 	ldw	r3,144(sp)
 40077fc:	1887883a 	add	r3,r3,r2
 4007800:	d8c02415 	stw	r3,144(sp)
 4007804:	d8001b15 	stw	zero,108(sp)
 4007808:	d811883a 	mov	r8,sp
 400780c:	003ea006 	br	4007290 <__alt_data_end+0xfc007290>
 4007810:	8c400814 	ori	r17,r17,32
 4007814:	b0c00007 	ldb	r3,0(r22)
 4007818:	003ec606 	br	4007334 <__alt_data_end+0xfc007334>
 400781c:	b0c00007 	ldb	r3,0(r22)
 4007820:	00801b04 	movi	r2,108
 4007824:	18832026 	beq	r3,r2,40084a8 <___vfiprintf_internal_r+0x12e8>
 4007828:	8c400414 	ori	r17,r17,16
 400782c:	003ec106 	br	4007334 <__alt_data_end+0xfc007334>
 4007830:	9cc03fcc 	andi	r19,r19,255
 4007834:	b811883a 	mov	r8,r23
 4007838:	9803981e 	bne	r19,zero,400869c <___vfiprintf_internal_r+0x14dc>
 400783c:	8880080c 	andi	r2,r17,32
 4007840:	1002be26 	beq	r2,zero,400833c <___vfiprintf_internal_r+0x117c>
 4007844:	d9002217 	ldw	r4,136(sp)
 4007848:	d9402417 	ldw	r5,144(sp)
 400784c:	20800017 	ldw	r2,0(r4)
 4007850:	2807d7fa 	srai	r3,r5,31
 4007854:	21000104 	addi	r4,r4,4
 4007858:	d9002215 	stw	r4,136(sp)
 400785c:	11400015 	stw	r5,0(r2)
 4007860:	10c00115 	stw	r3,4(r2)
 4007864:	003e8a06 	br	4007290 <__alt_data_end+0xfc007290>
 4007868:	9cc03fcc 	andi	r19,r19,255
 400786c:	b811883a 	mov	r8,r23
 4007870:	9803871e 	bne	r19,zero,4008690 <___vfiprintf_internal_r+0x14d0>
 4007874:	8880080c 	andi	r2,r17,32
 4007878:	10009a26 	beq	r2,zero,4007ae4 <___vfiprintf_internal_r+0x924>
 400787c:	d9002217 	ldw	r4,136(sp)
 4007880:	d8001d85 	stb	zero,118(sp)
 4007884:	20800204 	addi	r2,r4,8
 4007888:	24c00017 	ldw	r19,0(r4)
 400788c:	25000117 	ldw	r20,4(r4)
 4007890:	8002a416 	blt	r16,zero,4008324 <___vfiprintf_internal_r+0x1164>
 4007894:	013fdfc4 	movi	r4,-129
 4007898:	9d06b03a 	or	r3,r19,r20
 400789c:	d8802215 	stw	r2,136(sp)
 40078a0:	8922703a 	and	r17,r17,r4
 40078a4:	18009b26 	beq	r3,zero,4007b14 <___vfiprintf_internal_r+0x954>
 40078a8:	002b883a 	mov	r21,zero
 40078ac:	ddc01a04 	addi	r23,sp,104
 40078b0:	9806d0fa 	srli	r3,r19,3
 40078b4:	a008977a 	slli	r4,r20,29
 40078b8:	a028d0fa 	srli	r20,r20,3
 40078bc:	9cc001cc 	andi	r19,r19,7
 40078c0:	98800c04 	addi	r2,r19,48
 40078c4:	bdffffc4 	addi	r23,r23,-1
 40078c8:	20e6b03a 	or	r19,r4,r3
 40078cc:	b8800005 	stb	r2,0(r23)
 40078d0:	9d06b03a 	or	r3,r19,r20
 40078d4:	183ff61e 	bne	r3,zero,40078b0 <__alt_data_end+0xfc0078b0>
 40078d8:	88c0004c 	andi	r3,r17,1
 40078dc:	18021f1e 	bne	r3,zero,400815c <___vfiprintf_internal_r+0xf9c>
 40078e0:	d9401e17 	ldw	r5,120(sp)
 40078e4:	2de9c83a 	sub	r20,r5,r23
 40078e8:	003f3806 	br	40075cc <__alt_data_end+0xfc0075cc>
 40078ec:	9cc03fcc 	andi	r19,r19,255
 40078f0:	b811883a 	mov	r8,r23
 40078f4:	98034f1e 	bne	r19,zero,4008634 <___vfiprintf_internal_r+0x1474>
 40078f8:	00810074 	movhi	r2,1025
 40078fc:	10893f04 	addi	r2,r2,9468
 4007900:	d8802615 	stw	r2,152(sp)
 4007904:	8880080c 	andi	r2,r17,32
 4007908:	1000ac26 	beq	r2,zero,4007bbc <___vfiprintf_internal_r+0x9fc>
 400790c:	d9002217 	ldw	r4,136(sp)
 4007910:	24c00017 	ldw	r19,0(r4)
 4007914:	25000117 	ldw	r20,4(r4)
 4007918:	21000204 	addi	r4,r4,8
 400791c:	d9002215 	stw	r4,136(sp)
 4007920:	8880004c 	andi	r2,r17,1
 4007924:	1001e726 	beq	r2,zero,40080c4 <___vfiprintf_internal_r+0xf04>
 4007928:	9d04b03a 	or	r2,r19,r20
 400792c:	10025c1e 	bne	r2,zero,40082a0 <___vfiprintf_internal_r+0x10e0>
 4007930:	d8001d85 	stb	zero,118(sp)
 4007934:	80024416 	blt	r16,zero,4008248 <___vfiprintf_internal_r+0x1088>
 4007938:	00bfdfc4 	movi	r2,-129
 400793c:	88a2703a 	and	r17,r17,r2
 4007940:	003f1d06 	br	40075b8 <__alt_data_end+0xfc0075b8>
 4007944:	d8c02217 	ldw	r3,136(sp)
 4007948:	04c00044 	movi	r19,1
 400794c:	b811883a 	mov	r8,r23
 4007950:	18800017 	ldw	r2,0(r3)
 4007954:	18c00104 	addi	r3,r3,4
 4007958:	d8001d85 	stb	zero,118(sp)
 400795c:	d8801005 	stb	r2,64(sp)
 4007960:	d8c02215 	stw	r3,136(sp)
 4007964:	9829883a 	mov	r20,r19
 4007968:	ddc01004 	addi	r23,sp,64
 400796c:	0021883a 	mov	r16,zero
 4007970:	003f1e06 	br	40075ec <__alt_data_end+0xfc0075ec>
 4007974:	9cc03fcc 	andi	r19,r19,255
 4007978:	b811883a 	mov	r8,r23
 400797c:	9803331e 	bne	r19,zero,400864c <___vfiprintf_internal_r+0x148c>
 4007980:	8880080c 	andi	r2,r17,32
 4007984:	10004826 	beq	r2,zero,4007aa8 <___vfiprintf_internal_r+0x8e8>
 4007988:	d9002217 	ldw	r4,136(sp)
 400798c:	20800117 	ldw	r2,4(r4)
 4007990:	24c00017 	ldw	r19,0(r4)
 4007994:	21000204 	addi	r4,r4,8
 4007998:	d9002215 	stw	r4,136(sp)
 400799c:	1029883a 	mov	r20,r2
 40079a0:	10024c16 	blt	r2,zero,40082d4 <___vfiprintf_internal_r+0x1114>
 40079a4:	dd401d83 	ldbu	r21,118(sp)
 40079a8:	80007116 	blt	r16,zero,4007b70 <___vfiprintf_internal_r+0x9b0>
 40079ac:	00ffdfc4 	movi	r3,-129
 40079b0:	9d04b03a 	or	r2,r19,r20
 40079b4:	88e2703a 	and	r17,r17,r3
 40079b8:	1000d126 	beq	r2,zero,4007d00 <___vfiprintf_internal_r+0xb40>
 40079bc:	a0023526 	beq	r20,zero,4008294 <___vfiprintf_internal_r+0x10d4>
 40079c0:	ddc01a04 	addi	r23,sp,104
 40079c4:	4039883a 	mov	fp,r8
 40079c8:	9809883a 	mov	r4,r19
 40079cc:	a00b883a 	mov	r5,r20
 40079d0:	01800284 	movi	r6,10
 40079d4:	000f883a 	mov	r7,zero
 40079d8:	400a2740 	call	400a274 <__umoddi3>
 40079dc:	10800c04 	addi	r2,r2,48
 40079e0:	bdffffc4 	addi	r23,r23,-1
 40079e4:	9809883a 	mov	r4,r19
 40079e8:	a00b883a 	mov	r5,r20
 40079ec:	b8800005 	stb	r2,0(r23)
 40079f0:	01800284 	movi	r6,10
 40079f4:	000f883a 	mov	r7,zero
 40079f8:	4009c780 	call	4009c78 <__udivdi3>
 40079fc:	1027883a 	mov	r19,r2
 4007a00:	10c4b03a 	or	r2,r2,r3
 4007a04:	1829883a 	mov	r20,r3
 4007a08:	103fef1e 	bne	r2,zero,40079c8 <__alt_data_end+0xfc0079c8>
 4007a0c:	d9001e17 	ldw	r4,120(sp)
 4007a10:	e011883a 	mov	r8,fp
 4007a14:	25e9c83a 	sub	r20,r4,r23
 4007a18:	003eec06 	br	40075cc <__alt_data_end+0xfc0075cc>
 4007a1c:	d8802307 	ldb	r2,140(sp)
 4007a20:	1002361e 	bne	r2,zero,40082fc <___vfiprintf_internal_r+0x113c>
 4007a24:	00c00804 	movi	r3,32
 4007a28:	d8c02305 	stb	r3,140(sp)
 4007a2c:	04c00044 	movi	r19,1
 4007a30:	b0c00007 	ldb	r3,0(r22)
 4007a34:	003e3f06 	br	4007334 <__alt_data_end+0xfc007334>
 4007a38:	8c400054 	ori	r17,r17,1
 4007a3c:	b0c00007 	ldb	r3,0(r22)
 4007a40:	003e3c06 	br	4007334 <__alt_data_end+0xfc007334>
 4007a44:	8c402014 	ori	r17,r17,128
 4007a48:	b0c00007 	ldb	r3,0(r22)
 4007a4c:	003e3906 	br	4007334 <__alt_data_end+0xfc007334>
 4007a50:	dc002715 	stw	r16,156(sp)
 4007a54:	d8002515 	stw	zero,148(sp)
 4007a58:	1f3ff404 	addi	fp,r3,-48
 4007a5c:	0009883a 	mov	r4,zero
 4007a60:	b021883a 	mov	r16,r22
 4007a64:	01400284 	movi	r5,10
 4007a68:	400a9ec0 	call	400a9ec <__mulsi3>
 4007a6c:	80c00007 	ldb	r3,0(r16)
 4007a70:	e089883a 	add	r4,fp,r2
 4007a74:	b5800044 	addi	r22,r22,1
 4007a78:	1f3ff404 	addi	fp,r3,-48
 4007a7c:	b021883a 	mov	r16,r22
 4007a80:	af3ff82e 	bgeu	r21,fp,4007a64 <__alt_data_end+0xfc007a64>
 4007a84:	d9002515 	stw	r4,148(sp)
 4007a88:	dc002717 	ldw	r16,156(sp)
 4007a8c:	003e2a06 	br	4007338 <__alt_data_end+0xfc007338>
 4007a90:	9cc03fcc 	andi	r19,r19,255
 4007a94:	b811883a 	mov	r8,r23
 4007a98:	9802e91e 	bne	r19,zero,4008640 <___vfiprintf_internal_r+0x1480>
 4007a9c:	8c400414 	ori	r17,r17,16
 4007aa0:	8880080c 	andi	r2,r17,32
 4007aa4:	103fb81e 	bne	r2,zero,4007988 <__alt_data_end+0xfc007988>
 4007aa8:	8880040c 	andi	r2,r17,16
 4007aac:	10022e26 	beq	r2,zero,4008368 <___vfiprintf_internal_r+0x11a8>
 4007ab0:	d9402217 	ldw	r5,136(sp)
 4007ab4:	2cc00017 	ldw	r19,0(r5)
 4007ab8:	29400104 	addi	r5,r5,4
 4007abc:	d9402215 	stw	r5,136(sp)
 4007ac0:	9829d7fa 	srai	r20,r19,31
 4007ac4:	a005883a 	mov	r2,r20
 4007ac8:	003fb506 	br	40079a0 <__alt_data_end+0xfc0079a0>
 4007acc:	9cc03fcc 	andi	r19,r19,255
 4007ad0:	b811883a 	mov	r8,r23
 4007ad4:	9802fa1e 	bne	r19,zero,40086c0 <___vfiprintf_internal_r+0x1500>
 4007ad8:	8c400414 	ori	r17,r17,16
 4007adc:	8880080c 	andi	r2,r17,32
 4007ae0:	103f661e 	bne	r2,zero,400787c <__alt_data_end+0xfc00787c>
 4007ae4:	8880040c 	andi	r2,r17,16
 4007ae8:	10020626 	beq	r2,zero,4008304 <___vfiprintf_internal_r+0x1144>
 4007aec:	d9402217 	ldw	r5,136(sp)
 4007af0:	d8001d85 	stb	zero,118(sp)
 4007af4:	0029883a 	mov	r20,zero
 4007af8:	28800104 	addi	r2,r5,4
 4007afc:	2cc00017 	ldw	r19,0(r5)
 4007b00:	80020816 	blt	r16,zero,4008324 <___vfiprintf_internal_r+0x1164>
 4007b04:	00ffdfc4 	movi	r3,-129
 4007b08:	d8802215 	stw	r2,136(sp)
 4007b0c:	88e2703a 	and	r17,r17,r3
 4007b10:	983f651e 	bne	r19,zero,40078a8 <__alt_data_end+0xfc0078a8>
 4007b14:	002b883a 	mov	r21,zero
 4007b18:	8002cf26 	beq	r16,zero,4008658 <___vfiprintf_internal_r+0x1498>
 4007b1c:	0027883a 	mov	r19,zero
 4007b20:	0029883a 	mov	r20,zero
 4007b24:	003f6106 	br	40078ac <__alt_data_end+0xfc0078ac>
 4007b28:	9cc03fcc 	andi	r19,r19,255
 4007b2c:	b811883a 	mov	r8,r23
 4007b30:	9802e01e 	bne	r19,zero,40086b4 <___vfiprintf_internal_r+0x14f4>
 4007b34:	8c400414 	ori	r17,r17,16
 4007b38:	8880080c 	andi	r2,r17,32
 4007b3c:	1000641e 	bne	r2,zero,4007cd0 <___vfiprintf_internal_r+0xb10>
 4007b40:	8880040c 	andi	r2,r17,16
 4007b44:	1001c81e 	bne	r2,zero,4008268 <___vfiprintf_internal_r+0x10a8>
 4007b48:	8880100c 	andi	r2,r17,64
 4007b4c:	d8001d85 	stb	zero,118(sp)
 4007b50:	1002281e 	bne	r2,zero,40083f4 <___vfiprintf_internal_r+0x1234>
 4007b54:	d9002217 	ldw	r4,136(sp)
 4007b58:	0029883a 	mov	r20,zero
 4007b5c:	20800104 	addi	r2,r4,4
 4007b60:	24c00017 	ldw	r19,0(r4)
 4007b64:	8001c60e 	bge	r16,zero,4008280 <___vfiprintf_internal_r+0x10c0>
 4007b68:	d8802215 	stw	r2,136(sp)
 4007b6c:	002b883a 	mov	r21,zero
 4007b70:	9d04b03a 	or	r2,r19,r20
 4007b74:	103f911e 	bne	r2,zero,40079bc <__alt_data_end+0xfc0079bc>
 4007b78:	00800044 	movi	r2,1
 4007b7c:	10803fcc 	andi	r2,r2,255
 4007b80:	00c00044 	movi	r3,1
 4007b84:	10c05f26 	beq	r2,r3,4007d04 <___vfiprintf_internal_r+0xb44>
 4007b88:	00c00084 	movi	r3,2
 4007b8c:	10ffe31e 	bne	r2,r3,4007b1c <__alt_data_end+0xfc007b1c>
 4007b90:	0027883a 	mov	r19,zero
 4007b94:	0029883a 	mov	r20,zero
 4007b98:	00015106 	br	40080e0 <___vfiprintf_internal_r+0xf20>
 4007b9c:	9cc03fcc 	andi	r19,r19,255
 4007ba0:	b811883a 	mov	r8,r23
 4007ba4:	9802c01e 	bne	r19,zero,40086a8 <___vfiprintf_internal_r+0x14e8>
 4007ba8:	01410074 	movhi	r5,1025
 4007bac:	29493a04 	addi	r5,r5,9448
 4007bb0:	d9402615 	stw	r5,152(sp)
 4007bb4:	8880080c 	andi	r2,r17,32
 4007bb8:	103f541e 	bne	r2,zero,400790c <__alt_data_end+0xfc00790c>
 4007bbc:	8880040c 	andi	r2,r17,16
 4007bc0:	1001f226 	beq	r2,zero,400838c <___vfiprintf_internal_r+0x11cc>
 4007bc4:	d9402217 	ldw	r5,136(sp)
 4007bc8:	0029883a 	mov	r20,zero
 4007bcc:	2cc00017 	ldw	r19,0(r5)
 4007bd0:	29400104 	addi	r5,r5,4
 4007bd4:	d9402215 	stw	r5,136(sp)
 4007bd8:	003f5106 	br	4007920 <__alt_data_end+0xfc007920>
 4007bdc:	d8c02217 	ldw	r3,136(sp)
 4007be0:	b811883a 	mov	r8,r23
 4007be4:	d8001d85 	stb	zero,118(sp)
 4007be8:	1dc00017 	ldw	r23,0(r3)
 4007bec:	1f000104 	addi	fp,r3,4
 4007bf0:	b8025926 	beq	r23,zero,4008558 <___vfiprintf_internal_r+0x1398>
 4007bf4:	80023316 	blt	r16,zero,40084c4 <___vfiprintf_internal_r+0x1304>
 4007bf8:	800d883a 	mov	r6,r16
 4007bfc:	000b883a 	mov	r5,zero
 4007c00:	b809883a 	mov	r4,r23
 4007c04:	da002a15 	stw	r8,168(sp)
 4007c08:	40059280 	call	4005928 <memchr>
 4007c0c:	da002a17 	ldw	r8,168(sp)
 4007c10:	10026826 	beq	r2,zero,40085b4 <___vfiprintf_internal_r+0x13f4>
 4007c14:	15e9c83a 	sub	r20,r2,r23
 4007c18:	dd401d83 	ldbu	r21,118(sp)
 4007c1c:	df002215 	stw	fp,136(sp)
 4007c20:	0021883a 	mov	r16,zero
 4007c24:	003e6906 	br	40075cc <__alt_data_end+0xfc0075cc>
 4007c28:	9cc03fcc 	andi	r19,r19,255
 4007c2c:	b811883a 	mov	r8,r23
 4007c30:	983fc126 	beq	r19,zero,4007b38 <__alt_data_end+0xfc007b38>
 4007c34:	d8c02303 	ldbu	r3,140(sp)
 4007c38:	d8c01d85 	stb	r3,118(sp)
 4007c3c:	003fbe06 	br	4007b38 <__alt_data_end+0xfc007b38>
 4007c40:	d9002217 	ldw	r4,136(sp)
 4007c44:	d9402217 	ldw	r5,136(sp)
 4007c48:	21000017 	ldw	r4,0(r4)
 4007c4c:	28800104 	addi	r2,r5,4
 4007c50:	d9002515 	stw	r4,148(sp)
 4007c54:	203e3d16 	blt	r4,zero,400754c <__alt_data_end+0xfc00754c>
 4007c58:	d8802215 	stw	r2,136(sp)
 4007c5c:	b0c00007 	ldb	r3,0(r22)
 4007c60:	003db406 	br	4007334 <__alt_data_end+0xfc007334>
 4007c64:	00c00ac4 	movi	r3,43
 4007c68:	d8c02305 	stb	r3,140(sp)
 4007c6c:	04c00044 	movi	r19,1
 4007c70:	b0c00007 	ldb	r3,0(r22)
 4007c74:	003daf06 	br	4007334 <__alt_data_end+0xfc007334>
 4007c78:	b0c00007 	ldb	r3,0(r22)
 4007c7c:	01000a84 	movi	r4,42
 4007c80:	b4000044 	addi	r16,r22,1
 4007c84:	19025e26 	beq	r3,r4,4008600 <___vfiprintf_internal_r+0x1440>
 4007c88:	1f3ff404 	addi	fp,r3,-48
 4007c8c:	0009883a 	mov	r4,zero
 4007c90:	af025236 	bltu	r21,fp,40085dc <___vfiprintf_internal_r+0x141c>
 4007c94:	01400284 	movi	r5,10
 4007c98:	400a9ec0 	call	400a9ec <__mulsi3>
 4007c9c:	80c00007 	ldb	r3,0(r16)
 4007ca0:	1709883a 	add	r4,r2,fp
 4007ca4:	85800044 	addi	r22,r16,1
 4007ca8:	1f3ff404 	addi	fp,r3,-48
 4007cac:	b021883a 	mov	r16,r22
 4007cb0:	af3ff82e 	bgeu	r21,fp,4007c94 <__alt_data_end+0xfc007c94>
 4007cb4:	2021883a 	mov	r16,r4
 4007cb8:	203d9f0e 	bge	r4,zero,4007338 <__alt_data_end+0xfc007338>
 4007cbc:	043fffc4 	movi	r16,-1
 4007cc0:	003d9d06 	br	4007338 <__alt_data_end+0xfc007338>
 4007cc4:	8c401014 	ori	r17,r17,64
 4007cc8:	b0c00007 	ldb	r3,0(r22)
 4007ccc:	003d9906 	br	4007334 <__alt_data_end+0xfc007334>
 4007cd0:	d9002217 	ldw	r4,136(sp)
 4007cd4:	d8001d85 	stb	zero,118(sp)
 4007cd8:	20c00204 	addi	r3,r4,8
 4007cdc:	24c00017 	ldw	r19,0(r4)
 4007ce0:	25000117 	ldw	r20,4(r4)
 4007ce4:	8001e716 	blt	r16,zero,4008484 <___vfiprintf_internal_r+0x12c4>
 4007ce8:	013fdfc4 	movi	r4,-129
 4007cec:	9d04b03a 	or	r2,r19,r20
 4007cf0:	d8c02215 	stw	r3,136(sp)
 4007cf4:	8922703a 	and	r17,r17,r4
 4007cf8:	002b883a 	mov	r21,zero
 4007cfc:	103f2f1e 	bne	r2,zero,40079bc <__alt_data_end+0xfc0079bc>
 4007d00:	803e2f26 	beq	r16,zero,40075c0 <__alt_data_end+0xfc0075c0>
 4007d04:	0027883a 	mov	r19,zero
 4007d08:	9cc00c04 	addi	r19,r19,48
 4007d0c:	dcc019c5 	stb	r19,103(sp)
 4007d10:	dd002817 	ldw	r20,160(sp)
 4007d14:	ddc019c4 	addi	r23,sp,103
 4007d18:	003e2c06 	br	40075cc <__alt_data_end+0xfc0075cc>
 4007d1c:	9cc03fcc 	andi	r19,r19,255
 4007d20:	b811883a 	mov	r8,r23
 4007d24:	9802571e 	bne	r19,zero,4008684 <___vfiprintf_internal_r+0x14c4>
 4007d28:	18005726 	beq	r3,zero,4007e88 <___vfiprintf_internal_r+0xcc8>
 4007d2c:	04c00044 	movi	r19,1
 4007d30:	d8c01005 	stb	r3,64(sp)
 4007d34:	d8001d85 	stb	zero,118(sp)
 4007d38:	9829883a 	mov	r20,r19
 4007d3c:	ddc01004 	addi	r23,sp,64
 4007d40:	003f0a06 	br	400796c <__alt_data_end+0xfc00796c>
 4007d44:	d9402017 	ldw	r5,128(sp)
 4007d48:	d9002117 	ldw	r4,132(sp)
 4007d4c:	d9801a04 	addi	r6,sp,104
 4007d50:	da802a15 	stw	r10,168(sp)
 4007d54:	40070ac0 	call	40070ac <__sprint_r.part.0>
 4007d58:	da802a17 	ldw	r10,168(sp)
 4007d5c:	1000501e 	bne	r2,zero,4007ea0 <___vfiprintf_internal_r+0xce0>
 4007d60:	d9801b17 	ldw	r6,108(sp)
 4007d64:	d8801c17 	ldw	r2,112(sp)
 4007d68:	d811883a 	mov	r8,sp
 4007d6c:	31000044 	addi	r4,r6,1
 4007d70:	003e3606 	br	400764c <__alt_data_end+0xfc00764c>
 4007d74:	d9001b17 	ldw	r4,108(sp)
 4007d78:	d8801c17 	ldw	r2,112(sp)
 4007d7c:	21400044 	addi	r5,r4,1
 4007d80:	d9801d87 	ldb	r6,118(sp)
 4007d84:	303e5226 	beq	r6,zero,40076d0 <__alt_data_end+0xfc0076d0>
 4007d88:	01800044 	movi	r6,1
 4007d8c:	d9001d84 	addi	r4,sp,118
 4007d90:	1185883a 	add	r2,r2,r6
 4007d94:	41000015 	stw	r4,0(r8)
 4007d98:	41800115 	stw	r6,4(r8)
 4007d9c:	d8801c15 	stw	r2,112(sp)
 4007da0:	d9401b15 	stw	r5,108(sp)
 4007da4:	010001c4 	movi	r4,7
 4007da8:	2140b00e 	bge	r4,r5,400806c <___vfiprintf_internal_r+0xeac>
 4007dac:	1000f61e 	bne	r2,zero,4008188 <___vfiprintf_internal_r+0xfc8>
 4007db0:	3800b31e 	bne	r7,zero,4008080 <___vfiprintf_internal_r+0xec0>
 4007db4:	0009883a 	mov	r4,zero
 4007db8:	300b883a 	mov	r5,r6
 4007dbc:	d811883a 	mov	r8,sp
 4007dc0:	01802004 	movi	r6,128
 4007dc4:	19be5226 	beq	r3,r6,4007710 <__alt_data_end+0xfc007710>
 4007dc8:	8521c83a 	sub	r16,r16,r20
 4007dcc:	043e790e 	bge	zero,r16,40077b4 <__alt_data_end+0xfc0077b4>
 4007dd0:	05400404 	movi	r21,16
 4007dd4:	ac01b00e 	bge	r21,r16,4008498 <___vfiprintf_internal_r+0x12d8>
 4007dd8:	01410074 	movhi	r5,1025
 4007ddc:	2949a004 	addi	r5,r5,9856
 4007de0:	d9402315 	stw	r5,140(sp)
 4007de4:	070001c4 	movi	fp,7
 4007de8:	00000506 	br	4007e00 <___vfiprintf_internal_r+0xc40>
 4007dec:	21400084 	addi	r5,r4,2
 4007df0:	42000204 	addi	r8,r8,8
 4007df4:	1809883a 	mov	r4,r3
 4007df8:	843ffc04 	addi	r16,r16,-16
 4007dfc:	ac000d0e 	bge	r21,r16,4007e34 <___vfiprintf_internal_r+0xc74>
 4007e00:	10800404 	addi	r2,r2,16
 4007e04:	20c00044 	addi	r3,r4,1
 4007e08:	44800015 	stw	r18,0(r8)
 4007e0c:	45400115 	stw	r21,4(r8)
 4007e10:	d8801c15 	stw	r2,112(sp)
 4007e14:	d8c01b15 	stw	r3,108(sp)
 4007e18:	e0fff40e 	bge	fp,r3,4007dec <__alt_data_end+0xfc007dec>
 4007e1c:	1000101e 	bne	r2,zero,4007e60 <___vfiprintf_internal_r+0xca0>
 4007e20:	843ffc04 	addi	r16,r16,-16
 4007e24:	01400044 	movi	r5,1
 4007e28:	0009883a 	mov	r4,zero
 4007e2c:	d811883a 	mov	r8,sp
 4007e30:	ac3ff316 	blt	r21,r16,4007e00 <__alt_data_end+0xfc007e00>
 4007e34:	d8c02317 	ldw	r3,140(sp)
 4007e38:	1405883a 	add	r2,r2,r16
 4007e3c:	44000115 	stw	r16,4(r8)
 4007e40:	40c00015 	stw	r3,0(r8)
 4007e44:	d8801c15 	stw	r2,112(sp)
 4007e48:	d9401b15 	stw	r5,108(sp)
 4007e4c:	00c001c4 	movi	r3,7
 4007e50:	19401916 	blt	r3,r5,4007eb8 <___vfiprintf_internal_r+0xcf8>
 4007e54:	42000204 	addi	r8,r8,8
 4007e58:	29400044 	addi	r5,r5,1
 4007e5c:	003e5506 	br	40077b4 <__alt_data_end+0xfc0077b4>
 4007e60:	d9402017 	ldw	r5,128(sp)
 4007e64:	d9002117 	ldw	r4,132(sp)
 4007e68:	d9801a04 	addi	r6,sp,104
 4007e6c:	40070ac0 	call	40070ac <__sprint_r.part.0>
 4007e70:	10000b1e 	bne	r2,zero,4007ea0 <___vfiprintf_internal_r+0xce0>
 4007e74:	d9001b17 	ldw	r4,108(sp)
 4007e78:	d8801c17 	ldw	r2,112(sp)
 4007e7c:	d811883a 	mov	r8,sp
 4007e80:	21400044 	addi	r5,r4,1
 4007e84:	003fdc06 	br	4007df8 <__alt_data_end+0xfc007df8>
 4007e88:	d8801c17 	ldw	r2,112(sp)
 4007e8c:	10000426 	beq	r2,zero,4007ea0 <___vfiprintf_internal_r+0xce0>
 4007e90:	d9402017 	ldw	r5,128(sp)
 4007e94:	d9002117 	ldw	r4,132(sp)
 4007e98:	d9801a04 	addi	r6,sp,104
 4007e9c:	40070ac0 	call	40070ac <__sprint_r.part.0>
 4007ea0:	d9402017 	ldw	r5,128(sp)
 4007ea4:	2880030b 	ldhu	r2,12(r5)
 4007ea8:	1080100c 	andi	r2,r2,64
 4007eac:	10014d1e 	bne	r2,zero,40083e4 <___vfiprintf_internal_r+0x1224>
 4007eb0:	d8802417 	ldw	r2,144(sp)
 4007eb4:	003d9706 	br	4007514 <__alt_data_end+0xfc007514>
 4007eb8:	1000d21e 	bne	r2,zero,4008204 <___vfiprintf_internal_r+0x1044>
 4007ebc:	00c00044 	movi	r3,1
 4007ec0:	a005883a 	mov	r2,r20
 4007ec4:	ddc00015 	stw	r23,0(sp)
 4007ec8:	dd000115 	stw	r20,4(sp)
 4007ecc:	dd001c15 	stw	r20,112(sp)
 4007ed0:	d8c01b15 	stw	r3,108(sp)
 4007ed4:	d811883a 	mov	r8,sp
 4007ed8:	42000204 	addi	r8,r8,8
 4007edc:	8c40010c 	andi	r17,r17,4
 4007ee0:	88004026 	beq	r17,zero,4007fe4 <___vfiprintf_internal_r+0xe24>
 4007ee4:	d9002517 	ldw	r4,148(sp)
 4007ee8:	24e3c83a 	sub	r17,r4,r19
 4007eec:	04403d0e 	bge	zero,r17,4007fe4 <___vfiprintf_internal_r+0xe24>
 4007ef0:	04000404 	movi	r16,16
 4007ef4:	8441a90e 	bge	r16,r17,400859c <___vfiprintf_internal_r+0x13dc>
 4007ef8:	00c10074 	movhi	r3,1025
 4007efc:	18c9a404 	addi	r3,r3,9872
 4007f00:	d9001b17 	ldw	r4,108(sp)
 4007f04:	d8c02315 	stw	r3,140(sp)
 4007f08:	050001c4 	movi	r20,7
 4007f0c:	dd402117 	ldw	r21,132(sp)
 4007f10:	ddc02017 	ldw	r23,128(sp)
 4007f14:	00000506 	br	4007f2c <___vfiprintf_internal_r+0xd6c>
 4007f18:	21400084 	addi	r5,r4,2
 4007f1c:	42000204 	addi	r8,r8,8
 4007f20:	1809883a 	mov	r4,r3
 4007f24:	8c7ffc04 	addi	r17,r17,-16
 4007f28:	84400f0e 	bge	r16,r17,4007f68 <___vfiprintf_internal_r+0xda8>
 4007f2c:	01410074 	movhi	r5,1025
 4007f30:	10800404 	addi	r2,r2,16
 4007f34:	20c00044 	addi	r3,r4,1
 4007f38:	2949a404 	addi	r5,r5,9872
 4007f3c:	41400015 	stw	r5,0(r8)
 4007f40:	44000115 	stw	r16,4(r8)
 4007f44:	d8801c15 	stw	r2,112(sp)
 4007f48:	d8c01b15 	stw	r3,108(sp)
 4007f4c:	a0fff20e 	bge	r20,r3,4007f18 <__alt_data_end+0xfc007f18>
 4007f50:	1000141e 	bne	r2,zero,4007fa4 <___vfiprintf_internal_r+0xde4>
 4007f54:	8c7ffc04 	addi	r17,r17,-16
 4007f58:	01400044 	movi	r5,1
 4007f5c:	0009883a 	mov	r4,zero
 4007f60:	d811883a 	mov	r8,sp
 4007f64:	847ff116 	blt	r16,r17,4007f2c <__alt_data_end+0xfc007f2c>
 4007f68:	d8c02317 	ldw	r3,140(sp)
 4007f6c:	1445883a 	add	r2,r2,r17
 4007f70:	44400115 	stw	r17,4(r8)
 4007f74:	40c00015 	stw	r3,0(r8)
 4007f78:	d8801c15 	stw	r2,112(sp)
 4007f7c:	d9401b15 	stw	r5,108(sp)
 4007f80:	00c001c4 	movi	r3,7
 4007f84:	1940170e 	bge	r3,r5,4007fe4 <___vfiprintf_internal_r+0xe24>
 4007f88:	1000101e 	bne	r2,zero,4007fcc <___vfiprintf_internal_r+0xe0c>
 4007f8c:	d8802517 	ldw	r2,148(sp)
 4007f90:	14c11616 	blt	r2,r19,40083ec <___vfiprintf_internal_r+0x122c>
 4007f94:	d9002417 	ldw	r4,144(sp)
 4007f98:	2089883a 	add	r4,r4,r2
 4007f9c:	d9002415 	stw	r4,144(sp)
 4007fa0:	003e1806 	br	4007804 <__alt_data_end+0xfc007804>
 4007fa4:	d9801a04 	addi	r6,sp,104
 4007fa8:	b80b883a 	mov	r5,r23
 4007fac:	a809883a 	mov	r4,r21
 4007fb0:	40070ac0 	call	40070ac <__sprint_r.part.0>
 4007fb4:	103fba1e 	bne	r2,zero,4007ea0 <__alt_data_end+0xfc007ea0>
 4007fb8:	d9001b17 	ldw	r4,108(sp)
 4007fbc:	d8801c17 	ldw	r2,112(sp)
 4007fc0:	d811883a 	mov	r8,sp
 4007fc4:	21400044 	addi	r5,r4,1
 4007fc8:	003fd606 	br	4007f24 <__alt_data_end+0xfc007f24>
 4007fcc:	d9402017 	ldw	r5,128(sp)
 4007fd0:	d9002117 	ldw	r4,132(sp)
 4007fd4:	d9801a04 	addi	r6,sp,104
 4007fd8:	40070ac0 	call	40070ac <__sprint_r.part.0>
 4007fdc:	103fb01e 	bne	r2,zero,4007ea0 <__alt_data_end+0xfc007ea0>
 4007fe0:	d8801c17 	ldw	r2,112(sp)
 4007fe4:	d8c02517 	ldw	r3,148(sp)
 4007fe8:	1cc0010e 	bge	r3,r19,4007ff0 <___vfiprintf_internal_r+0xe30>
 4007fec:	9807883a 	mov	r3,r19
 4007ff0:	d9002417 	ldw	r4,144(sp)
 4007ff4:	20c9883a 	add	r4,r4,r3
 4007ff8:	d9002415 	stw	r4,144(sp)
 4007ffc:	103e0126 	beq	r2,zero,4007804 <__alt_data_end+0xfc007804>
 4008000:	d9402017 	ldw	r5,128(sp)
 4008004:	d9002117 	ldw	r4,132(sp)
 4008008:	d9801a04 	addi	r6,sp,104
 400800c:	40070ac0 	call	40070ac <__sprint_r.part.0>
 4008010:	103dfc26 	beq	r2,zero,4007804 <__alt_data_end+0xfc007804>
 4008014:	003fa206 	br	4007ea0 <__alt_data_end+0xfc007ea0>
 4008018:	d9402017 	ldw	r5,128(sp)
 400801c:	d9002117 	ldw	r4,132(sp)
 4008020:	d9801a04 	addi	r6,sp,104
 4008024:	d9c02b15 	stw	r7,172(sp)
 4008028:	40070ac0 	call	40070ac <__sprint_r.part.0>
 400802c:	d9c02b17 	ldw	r7,172(sp)
 4008030:	103f9b1e 	bne	r2,zero,4007ea0 <__alt_data_end+0xfc007ea0>
 4008034:	d9001b17 	ldw	r4,108(sp)
 4008038:	d8801c17 	ldw	r2,112(sp)
 400803c:	d811883a 	mov	r8,sp
 4008040:	21800044 	addi	r6,r4,1
 4008044:	003dbf06 	br	4007744 <__alt_data_end+0xfc007744>
 4008048:	1000d81e 	bne	r2,zero,40083ac <___vfiprintf_internal_r+0x11ec>
 400804c:	d9001d87 	ldb	r4,118(sp)
 4008050:	20000a26 	beq	r4,zero,400807c <___vfiprintf_internal_r+0xebc>
 4008054:	00800044 	movi	r2,1
 4008058:	d9001d84 	addi	r4,sp,118
 400805c:	100b883a 	mov	r5,r2
 4008060:	d9000015 	stw	r4,0(sp)
 4008064:	d8800115 	stw	r2,4(sp)
 4008068:	d811883a 	mov	r8,sp
 400806c:	2809883a 	mov	r4,r5
 4008070:	42000204 	addi	r8,r8,8
 4008074:	29400044 	addi	r5,r5,1
 4008078:	003d9506 	br	40076d0 <__alt_data_end+0xfc0076d0>
 400807c:	3800fd26 	beq	r7,zero,4008474 <___vfiprintf_internal_r+0x12b4>
 4008080:	00800084 	movi	r2,2
 4008084:	d9001d04 	addi	r4,sp,116
 4008088:	d9000015 	stw	r4,0(sp)
 400808c:	d8800115 	stw	r2,4(sp)
 4008090:	01400044 	movi	r5,1
 4008094:	d811883a 	mov	r8,sp
 4008098:	2809883a 	mov	r4,r5
 400809c:	42000204 	addi	r8,r8,8
 40080a0:	29400044 	addi	r5,r5,1
 40080a4:	003f4606 	br	4007dc0 <__alt_data_end+0xfc007dc0>
 40080a8:	d8802517 	ldw	r2,148(sp)
 40080ac:	14c0010e 	bge	r2,r19,40080b4 <___vfiprintf_internal_r+0xef4>
 40080b0:	9805883a 	mov	r2,r19
 40080b4:	d9402417 	ldw	r5,144(sp)
 40080b8:	288b883a 	add	r5,r5,r2
 40080bc:	d9402415 	stw	r5,144(sp)
 40080c0:	003dd006 	br	4007804 <__alt_data_end+0xfc007804>
 40080c4:	d8001d85 	stb	zero,118(sp)
 40080c8:	80005d16 	blt	r16,zero,4008240 <___vfiprintf_internal_r+0x1080>
 40080cc:	00ffdfc4 	movi	r3,-129
 40080d0:	9d04b03a 	or	r2,r19,r20
 40080d4:	88e2703a 	and	r17,r17,r3
 40080d8:	103d3726 	beq	r2,zero,40075b8 <__alt_data_end+0xfc0075b8>
 40080dc:	002b883a 	mov	r21,zero
 40080e0:	d9002617 	ldw	r4,152(sp)
 40080e4:	ddc01a04 	addi	r23,sp,104
 40080e8:	988003cc 	andi	r2,r19,15
 40080ec:	a006973a 	slli	r3,r20,28
 40080f0:	2085883a 	add	r2,r4,r2
 40080f4:	9826d13a 	srli	r19,r19,4
 40080f8:	10800003 	ldbu	r2,0(r2)
 40080fc:	a028d13a 	srli	r20,r20,4
 4008100:	bdffffc4 	addi	r23,r23,-1
 4008104:	1ce6b03a 	or	r19,r3,r19
 4008108:	b8800005 	stb	r2,0(r23)
 400810c:	9d04b03a 	or	r2,r19,r20
 4008110:	103ff51e 	bne	r2,zero,40080e8 <__alt_data_end+0xfc0080e8>
 4008114:	d8801e17 	ldw	r2,120(sp)
 4008118:	15e9c83a 	sub	r20,r2,r23
 400811c:	003d2b06 	br	40075cc <__alt_data_end+0xfc0075cc>
 4008120:	d9402017 	ldw	r5,128(sp)
 4008124:	d9002117 	ldw	r4,132(sp)
 4008128:	d9801a04 	addi	r6,sp,104
 400812c:	40070ac0 	call	40070ac <__sprint_r.part.0>
 4008130:	103f5b1e 	bne	r2,zero,4007ea0 <__alt_data_end+0xfc007ea0>
 4008134:	d8801c17 	ldw	r2,112(sp)
 4008138:	d811883a 	mov	r8,sp
 400813c:	003f6706 	br	4007edc <__alt_data_end+0xfc007edc>
 4008140:	d9402017 	ldw	r5,128(sp)
 4008144:	d9002117 	ldw	r4,132(sp)
 4008148:	d9801a04 	addi	r6,sp,104
 400814c:	40070ac0 	call	40070ac <__sprint_r.part.0>
 4008150:	103f531e 	bne	r2,zero,4007ea0 <__alt_data_end+0xfc007ea0>
 4008154:	d811883a 	mov	r8,sp
 4008158:	003cd906 	br	40074c0 <__alt_data_end+0xfc0074c0>
 400815c:	10803fcc 	andi	r2,r2,255
 4008160:	1080201c 	xori	r2,r2,128
 4008164:	10bfe004 	addi	r2,r2,-128
 4008168:	00c00c04 	movi	r3,48
 400816c:	10ffe926 	beq	r2,r3,4008114 <__alt_data_end+0xfc008114>
 4008170:	b8ffffc5 	stb	r3,-1(r23)
 4008174:	d8c01e17 	ldw	r3,120(sp)
 4008178:	b8bfffc4 	addi	r2,r23,-1
 400817c:	102f883a 	mov	r23,r2
 4008180:	18a9c83a 	sub	r20,r3,r2
 4008184:	003d1106 	br	40075cc <__alt_data_end+0xfc0075cc>
 4008188:	d9402017 	ldw	r5,128(sp)
 400818c:	d9002117 	ldw	r4,132(sp)
 4008190:	d9801a04 	addi	r6,sp,104
 4008194:	d8c02a15 	stw	r3,168(sp)
 4008198:	d9c02b15 	stw	r7,172(sp)
 400819c:	40070ac0 	call	40070ac <__sprint_r.part.0>
 40081a0:	d8c02a17 	ldw	r3,168(sp)
 40081a4:	d9c02b17 	ldw	r7,172(sp)
 40081a8:	103f3d1e 	bne	r2,zero,4007ea0 <__alt_data_end+0xfc007ea0>
 40081ac:	d9001b17 	ldw	r4,108(sp)
 40081b0:	d8801c17 	ldw	r2,112(sp)
 40081b4:	d811883a 	mov	r8,sp
 40081b8:	21400044 	addi	r5,r4,1
 40081bc:	003d4406 	br	40076d0 <__alt_data_end+0xfc0076d0>
 40081c0:	d9402017 	ldw	r5,128(sp)
 40081c4:	d9002117 	ldw	r4,132(sp)
 40081c8:	d9801a04 	addi	r6,sp,104
 40081cc:	d8c02a15 	stw	r3,168(sp)
 40081d0:	40070ac0 	call	40070ac <__sprint_r.part.0>
 40081d4:	d8c02a17 	ldw	r3,168(sp)
 40081d8:	103f311e 	bne	r2,zero,4007ea0 <__alt_data_end+0xfc007ea0>
 40081dc:	d9001b17 	ldw	r4,108(sp)
 40081e0:	d8801c17 	ldw	r2,112(sp)
 40081e4:	d811883a 	mov	r8,sp
 40081e8:	21400044 	addi	r5,r4,1
 40081ec:	003ef406 	br	4007dc0 <__alt_data_end+0xfc007dc0>
 40081f0:	1000bd1e 	bne	r2,zero,40084e8 <___vfiprintf_internal_r+0x1328>
 40081f4:	01400044 	movi	r5,1
 40081f8:	0009883a 	mov	r4,zero
 40081fc:	d811883a 	mov	r8,sp
 4008200:	003ef106 	br	4007dc8 <__alt_data_end+0xfc007dc8>
 4008204:	d9402017 	ldw	r5,128(sp)
 4008208:	d9002117 	ldw	r4,132(sp)
 400820c:	d9801a04 	addi	r6,sp,104
 4008210:	40070ac0 	call	40070ac <__sprint_r.part.0>
 4008214:	103f221e 	bne	r2,zero,4007ea0 <__alt_data_end+0xfc007ea0>
 4008218:	d9401b17 	ldw	r5,108(sp)
 400821c:	d8801c17 	ldw	r2,112(sp)
 4008220:	d811883a 	mov	r8,sp
 4008224:	29400044 	addi	r5,r5,1
 4008228:	003d6206 	br	40077b4 <__alt_data_end+0xfc0077b4>
 400822c:	01410074 	movhi	r5,1025
 4008230:	29493f04 	addi	r5,r5,9468
 4008234:	d9402615 	stw	r5,152(sp)
 4008238:	d8c02215 	stw	r3,136(sp)
 400823c:	1023883a 	mov	r17,r2
 4008240:	9d04b03a 	or	r2,r19,r20
 4008244:	103fa51e 	bne	r2,zero,40080dc <__alt_data_end+0xfc0080dc>
 4008248:	002b883a 	mov	r21,zero
 400824c:	00800084 	movi	r2,2
 4008250:	003e4a06 	br	4007b7c <__alt_data_end+0xfc007b7c>
 4008254:	01410074 	movhi	r5,1025
 4008258:	29493f04 	addi	r5,r5,9468
 400825c:	002b883a 	mov	r21,zero
 4008260:	d9402615 	stw	r5,152(sp)
 4008264:	003f9e06 	br	40080e0 <__alt_data_end+0xfc0080e0>
 4008268:	d9402217 	ldw	r5,136(sp)
 400826c:	d8001d85 	stb	zero,118(sp)
 4008270:	0029883a 	mov	r20,zero
 4008274:	28800104 	addi	r2,r5,4
 4008278:	2cc00017 	ldw	r19,0(r5)
 400827c:	803e3a16 	blt	r16,zero,4007b68 <__alt_data_end+0xfc007b68>
 4008280:	00ffdfc4 	movi	r3,-129
 4008284:	d8802215 	stw	r2,136(sp)
 4008288:	88e2703a 	and	r17,r17,r3
 400828c:	002b883a 	mov	r21,zero
 4008290:	983e9b26 	beq	r19,zero,4007d00 <__alt_data_end+0xfc007d00>
 4008294:	00800244 	movi	r2,9
 4008298:	14fdc936 	bltu	r2,r19,40079c0 <__alt_data_end+0xfc0079c0>
 400829c:	003e9a06 	br	4007d08 <__alt_data_end+0xfc007d08>
 40082a0:	00800c04 	movi	r2,48
 40082a4:	d8c01d45 	stb	r3,117(sp)
 40082a8:	d8801d05 	stb	r2,116(sp)
 40082ac:	d8001d85 	stb	zero,118(sp)
 40082b0:	88c00094 	ori	r3,r17,2
 40082b4:	80009c16 	blt	r16,zero,4008528 <___vfiprintf_internal_r+0x1368>
 40082b8:	00bfdfc4 	movi	r2,-129
 40082bc:	88a2703a 	and	r17,r17,r2
 40082c0:	8c400094 	ori	r17,r17,2
 40082c4:	002b883a 	mov	r21,zero
 40082c8:	003f8506 	br	40080e0 <__alt_data_end+0xfc0080e0>
 40082cc:	b029883a 	mov	r20,r22
 40082d0:	003c0b06 	br	4007300 <__alt_data_end+0xfc007300>
 40082d4:	04e7c83a 	sub	r19,zero,r19
 40082d8:	05400b44 	movi	r21,45
 40082dc:	9804c03a 	cmpne	r2,r19,zero
 40082e0:	0529c83a 	sub	r20,zero,r20
 40082e4:	dd401d85 	stb	r21,118(sp)
 40082e8:	a0a9c83a 	sub	r20,r20,r2
 40082ec:	80009716 	blt	r16,zero,400854c <___vfiprintf_internal_r+0x138c>
 40082f0:	00bfdfc4 	movi	r2,-129
 40082f4:	88a2703a 	and	r17,r17,r2
 40082f8:	003db006 	br	40079bc <__alt_data_end+0xfc0079bc>
 40082fc:	b0c00007 	ldb	r3,0(r22)
 4008300:	003c0c06 	br	4007334 <__alt_data_end+0xfc007334>
 4008304:	8880100c 	andi	r2,r17,64
 4008308:	d8001d85 	stb	zero,118(sp)
 400830c:	1000461e 	bne	r2,zero,4008428 <___vfiprintf_internal_r+0x1268>
 4008310:	d9002217 	ldw	r4,136(sp)
 4008314:	0029883a 	mov	r20,zero
 4008318:	20800104 	addi	r2,r4,4
 400831c:	24c00017 	ldw	r19,0(r4)
 4008320:	803df80e 	bge	r16,zero,4007b04 <__alt_data_end+0xfc007b04>
 4008324:	9d06b03a 	or	r3,r19,r20
 4008328:	d8802215 	stw	r2,136(sp)
 400832c:	183d5e1e 	bne	r3,zero,40078a8 <__alt_data_end+0xfc0078a8>
 4008330:	002b883a 	mov	r21,zero
 4008334:	0005883a 	mov	r2,zero
 4008338:	003e1006 	br	4007b7c <__alt_data_end+0xfc007b7c>
 400833c:	8880040c 	andi	r2,r17,16
 4008340:	1000321e 	bne	r2,zero,400840c <___vfiprintf_internal_r+0x124c>
 4008344:	8c40100c 	andi	r17,r17,64
 4008348:	88008d26 	beq	r17,zero,4008580 <___vfiprintf_internal_r+0x13c0>
 400834c:	d9402217 	ldw	r5,136(sp)
 4008350:	d8c02417 	ldw	r3,144(sp)
 4008354:	28800017 	ldw	r2,0(r5)
 4008358:	29400104 	addi	r5,r5,4
 400835c:	d9402215 	stw	r5,136(sp)
 4008360:	10c0000d 	sth	r3,0(r2)
 4008364:	003bca06 	br	4007290 <__alt_data_end+0xfc007290>
 4008368:	8880100c 	andi	r2,r17,64
 400836c:	10003a26 	beq	r2,zero,4008458 <___vfiprintf_internal_r+0x1298>
 4008370:	d8802217 	ldw	r2,136(sp)
 4008374:	14c0000f 	ldh	r19,0(r2)
 4008378:	10800104 	addi	r2,r2,4
 400837c:	d8802215 	stw	r2,136(sp)
 4008380:	9829d7fa 	srai	r20,r19,31
 4008384:	a005883a 	mov	r2,r20
 4008388:	003d8506 	br	40079a0 <__alt_data_end+0xfc0079a0>
 400838c:	8880100c 	andi	r2,r17,64
 4008390:	10002b26 	beq	r2,zero,4008440 <___vfiprintf_internal_r+0x1280>
 4008394:	d8802217 	ldw	r2,136(sp)
 4008398:	0029883a 	mov	r20,zero
 400839c:	14c0000b 	ldhu	r19,0(r2)
 40083a0:	10800104 	addi	r2,r2,4
 40083a4:	d8802215 	stw	r2,136(sp)
 40083a8:	003d5d06 	br	4007920 <__alt_data_end+0xfc007920>
 40083ac:	d9402017 	ldw	r5,128(sp)
 40083b0:	d9002117 	ldw	r4,132(sp)
 40083b4:	d9801a04 	addi	r6,sp,104
 40083b8:	d8c02a15 	stw	r3,168(sp)
 40083bc:	d9c02b15 	stw	r7,172(sp)
 40083c0:	40070ac0 	call	40070ac <__sprint_r.part.0>
 40083c4:	d8c02a17 	ldw	r3,168(sp)
 40083c8:	d9c02b17 	ldw	r7,172(sp)
 40083cc:	103eb41e 	bne	r2,zero,4007ea0 <__alt_data_end+0xfc007ea0>
 40083d0:	d9001b17 	ldw	r4,108(sp)
 40083d4:	d8801c17 	ldw	r2,112(sp)
 40083d8:	d811883a 	mov	r8,sp
 40083dc:	21400044 	addi	r5,r4,1
 40083e0:	003e6706 	br	4007d80 <__alt_data_end+0xfc007d80>
 40083e4:	00bfffc4 	movi	r2,-1
 40083e8:	003c4a06 	br	4007514 <__alt_data_end+0xfc007514>
 40083ec:	9805883a 	mov	r2,r19
 40083f0:	003ee806 	br	4007f94 <__alt_data_end+0xfc007f94>
 40083f4:	d8c02217 	ldw	r3,136(sp)
 40083f8:	0029883a 	mov	r20,zero
 40083fc:	18800104 	addi	r2,r3,4
 4008400:	1cc0000b 	ldhu	r19,0(r3)
 4008404:	803f9e0e 	bge	r16,zero,4008280 <__alt_data_end+0xfc008280>
 4008408:	003dd706 	br	4007b68 <__alt_data_end+0xfc007b68>
 400840c:	d8c02217 	ldw	r3,136(sp)
 4008410:	d9002417 	ldw	r4,144(sp)
 4008414:	18800017 	ldw	r2,0(r3)
 4008418:	18c00104 	addi	r3,r3,4
 400841c:	d8c02215 	stw	r3,136(sp)
 4008420:	11000015 	stw	r4,0(r2)
 4008424:	003b9a06 	br	4007290 <__alt_data_end+0xfc007290>
 4008428:	d8c02217 	ldw	r3,136(sp)
 400842c:	0029883a 	mov	r20,zero
 4008430:	18800104 	addi	r2,r3,4
 4008434:	1cc0000b 	ldhu	r19,0(r3)
 4008438:	803db20e 	bge	r16,zero,4007b04 <__alt_data_end+0xfc007b04>
 400843c:	003fb906 	br	4008324 <__alt_data_end+0xfc008324>
 4008440:	d9002217 	ldw	r4,136(sp)
 4008444:	0029883a 	mov	r20,zero
 4008448:	24c00017 	ldw	r19,0(r4)
 400844c:	21000104 	addi	r4,r4,4
 4008450:	d9002215 	stw	r4,136(sp)
 4008454:	003d3206 	br	4007920 <__alt_data_end+0xfc007920>
 4008458:	d8c02217 	ldw	r3,136(sp)
 400845c:	1cc00017 	ldw	r19,0(r3)
 4008460:	18c00104 	addi	r3,r3,4
 4008464:	d8c02215 	stw	r3,136(sp)
 4008468:	9829d7fa 	srai	r20,r19,31
 400846c:	a005883a 	mov	r2,r20
 4008470:	003d4b06 	br	40079a0 <__alt_data_end+0xfc0079a0>
 4008474:	0009883a 	mov	r4,zero
 4008478:	01400044 	movi	r5,1
 400847c:	d811883a 	mov	r8,sp
 4008480:	003e4f06 	br	4007dc0 <__alt_data_end+0xfc007dc0>
 4008484:	d8c02215 	stw	r3,136(sp)
 4008488:	002b883a 	mov	r21,zero
 400848c:	003db806 	br	4007b70 <__alt_data_end+0xfc007b70>
 4008490:	d811883a 	mov	r8,sp
 4008494:	003e9606 	br	4007ef0 <__alt_data_end+0xfc007ef0>
 4008498:	01010074 	movhi	r4,1025
 400849c:	2109a004 	addi	r4,r4,9856
 40084a0:	d9002315 	stw	r4,140(sp)
 40084a4:	003e6306 	br	4007e34 <__alt_data_end+0xfc007e34>
 40084a8:	b0c00043 	ldbu	r3,1(r22)
 40084ac:	8c400814 	ori	r17,r17,32
 40084b0:	b5800044 	addi	r22,r22,1
 40084b4:	18c03fcc 	andi	r3,r3,255
 40084b8:	18c0201c 	xori	r3,r3,128
 40084bc:	18ffe004 	addi	r3,r3,-128
 40084c0:	003b9c06 	br	4007334 <__alt_data_end+0xfc007334>
 40084c4:	b809883a 	mov	r4,r23
 40084c8:	da002a15 	stw	r8,168(sp)
 40084cc:	40070140 	call	4007014 <strlen>
 40084d0:	1029883a 	mov	r20,r2
 40084d4:	dd401d83 	ldbu	r21,118(sp)
 40084d8:	df002215 	stw	fp,136(sp)
 40084dc:	0021883a 	mov	r16,zero
 40084e0:	da002a17 	ldw	r8,168(sp)
 40084e4:	003c3906 	br	40075cc <__alt_data_end+0xfc0075cc>
 40084e8:	d9402017 	ldw	r5,128(sp)
 40084ec:	d9002117 	ldw	r4,132(sp)
 40084f0:	d9801a04 	addi	r6,sp,104
 40084f4:	40070ac0 	call	40070ac <__sprint_r.part.0>
 40084f8:	103e691e 	bne	r2,zero,4007ea0 <__alt_data_end+0xfc007ea0>
 40084fc:	d9001b17 	ldw	r4,108(sp)
 4008500:	d8801c17 	ldw	r2,112(sp)
 4008504:	d811883a 	mov	r8,sp
 4008508:	21400044 	addi	r5,r4,1
 400850c:	003e2e06 	br	4007dc8 <__alt_data_end+0xfc007dc8>
 4008510:	01010074 	movhi	r4,1025
 4008514:	2109a404 	addi	r4,r4,9872
 4008518:	d9002315 	stw	r4,140(sp)
 400851c:	d9001b17 	ldw	r4,108(sp)
 4008520:	21000044 	addi	r4,r4,1
 4008524:	003c5e06 	br	40076a0 <__alt_data_end+0xfc0076a0>
 4008528:	002b883a 	mov	r21,zero
 400852c:	00800084 	movi	r2,2
 4008530:	10803fcc 	andi	r2,r2,255
 4008534:	01000044 	movi	r4,1
 4008538:	11002b26 	beq	r2,r4,40085e8 <___vfiprintf_internal_r+0x1428>
 400853c:	01000084 	movi	r4,2
 4008540:	11002b1e 	bne	r2,r4,40085f0 <___vfiprintf_internal_r+0x1430>
 4008544:	1823883a 	mov	r17,r3
 4008548:	003ee506 	br	40080e0 <__alt_data_end+0xfc0080e0>
 400854c:	8807883a 	mov	r3,r17
 4008550:	00800044 	movi	r2,1
 4008554:	003ff606 	br	4008530 <__alt_data_end+0xfc008530>
 4008558:	00800184 	movi	r2,6
 400855c:	1400012e 	bgeu	r2,r16,4008564 <___vfiprintf_internal_r+0x13a4>
 4008560:	1021883a 	mov	r16,r2
 4008564:	8029883a 	mov	r20,r16
 4008568:	8027883a 	mov	r19,r16
 400856c:	80002216 	blt	r16,zero,40085f8 <___vfiprintf_internal_r+0x1438>
 4008570:	05c10074 	movhi	r23,1025
 4008574:	df002215 	stw	fp,136(sp)
 4008578:	bdc94404 	addi	r23,r23,9488
 400857c:	003cfb06 	br	400796c <__alt_data_end+0xfc00796c>
 4008580:	d9002217 	ldw	r4,136(sp)
 4008584:	d9402417 	ldw	r5,144(sp)
 4008588:	20800017 	ldw	r2,0(r4)
 400858c:	21000104 	addi	r4,r4,4
 4008590:	d9002215 	stw	r4,136(sp)
 4008594:	11400015 	stw	r5,0(r2)
 4008598:	003b3d06 	br	4007290 <__alt_data_end+0xfc007290>
 400859c:	01410074 	movhi	r5,1025
 40085a0:	2949a404 	addi	r5,r5,9872
 40085a4:	d9402315 	stw	r5,140(sp)
 40085a8:	d9401b17 	ldw	r5,108(sp)
 40085ac:	29400044 	addi	r5,r5,1
 40085b0:	003e6d06 	br	4007f68 <__alt_data_end+0xfc007f68>
 40085b4:	8029883a 	mov	r20,r16
 40085b8:	dd401d83 	ldbu	r21,118(sp)
 40085bc:	df002215 	stw	fp,136(sp)
 40085c0:	0021883a 	mov	r16,zero
 40085c4:	003c0106 	br	40075cc <__alt_data_end+0xfc0075cc>
 40085c8:	00c10074 	movhi	r3,1025
 40085cc:	18c9a004 	addi	r3,r3,9856
 40085d0:	d8c02315 	stw	r3,140(sp)
 40085d4:	280d883a 	mov	r6,r5
 40085d8:	003c6906 	br	4007780 <__alt_data_end+0xfc007780>
 40085dc:	802d883a 	mov	r22,r16
 40085e0:	0021883a 	mov	r16,zero
 40085e4:	003b5406 	br	4007338 <__alt_data_end+0xfc007338>
 40085e8:	1823883a 	mov	r17,r3
 40085ec:	003cf306 	br	40079bc <__alt_data_end+0xfc0079bc>
 40085f0:	1823883a 	mov	r17,r3
 40085f4:	003cad06 	br	40078ac <__alt_data_end+0xfc0078ac>
 40085f8:	0027883a 	mov	r19,zero
 40085fc:	003fdc06 	br	4008570 <__alt_data_end+0xfc008570>
 4008600:	d9402217 	ldw	r5,136(sp)
 4008604:	8005883a 	mov	r2,r16
 4008608:	b0c00043 	ldbu	r3,1(r22)
 400860c:	2c000017 	ldw	r16,0(r5)
 4008610:	29000104 	addi	r4,r5,4
 4008614:	d9002215 	stw	r4,136(sp)
 4008618:	102d883a 	mov	r22,r2
 400861c:	803fa50e 	bge	r16,zero,40084b4 <__alt_data_end+0xfc0084b4>
 4008620:	18c03fcc 	andi	r3,r3,255
 4008624:	18c0201c 	xori	r3,r3,128
 4008628:	043fffc4 	movi	r16,-1
 400862c:	18ffe004 	addi	r3,r3,-128
 4008630:	003b4006 	br	4007334 <__alt_data_end+0xfc007334>
 4008634:	d9402303 	ldbu	r5,140(sp)
 4008638:	d9401d85 	stb	r5,118(sp)
 400863c:	003cae06 	br	40078f8 <__alt_data_end+0xfc0078f8>
 4008640:	d8c02303 	ldbu	r3,140(sp)
 4008644:	d8c01d85 	stb	r3,118(sp)
 4008648:	003d1406 	br	4007a9c <__alt_data_end+0xfc007a9c>
 400864c:	d8c02303 	ldbu	r3,140(sp)
 4008650:	d8c01d85 	stb	r3,118(sp)
 4008654:	003cca06 	br	4007980 <__alt_data_end+0xfc007980>
 4008658:	8880004c 	andi	r2,r17,1
 400865c:	002b883a 	mov	r21,zero
 4008660:	10000526 	beq	r2,zero,4008678 <___vfiprintf_internal_r+0x14b8>
 4008664:	00800c04 	movi	r2,48
 4008668:	d88019c5 	stb	r2,103(sp)
 400866c:	dd002817 	ldw	r20,160(sp)
 4008670:	ddc019c4 	addi	r23,sp,103
 4008674:	003bd506 	br	40075cc <__alt_data_end+0xfc0075cc>
 4008678:	0029883a 	mov	r20,zero
 400867c:	ddc01a04 	addi	r23,sp,104
 4008680:	003bd206 	br	40075cc <__alt_data_end+0xfc0075cc>
 4008684:	d9002303 	ldbu	r4,140(sp)
 4008688:	d9001d85 	stb	r4,118(sp)
 400868c:	003da606 	br	4007d28 <__alt_data_end+0xfc007d28>
 4008690:	d8c02303 	ldbu	r3,140(sp)
 4008694:	d8c01d85 	stb	r3,118(sp)
 4008698:	003c7606 	br	4007874 <__alt_data_end+0xfc007874>
 400869c:	d8c02303 	ldbu	r3,140(sp)
 40086a0:	d8c01d85 	stb	r3,118(sp)
 40086a4:	003c6506 	br	400783c <__alt_data_end+0xfc00783c>
 40086a8:	d9002303 	ldbu	r4,140(sp)
 40086ac:	d9001d85 	stb	r4,118(sp)
 40086b0:	003d3d06 	br	4007ba8 <__alt_data_end+0xfc007ba8>
 40086b4:	d8c02303 	ldbu	r3,140(sp)
 40086b8:	d8c01d85 	stb	r3,118(sp)
 40086bc:	003d1d06 	br	4007b34 <__alt_data_end+0xfc007b34>
 40086c0:	d8c02303 	ldbu	r3,140(sp)
 40086c4:	d8c01d85 	stb	r3,118(sp)
 40086c8:	003d0306 	br	4007ad8 <__alt_data_end+0xfc007ad8>

040086cc <__vfiprintf_internal>:
 40086cc:	00810074 	movhi	r2,1025
 40086d0:	1090f304 	addi	r2,r2,17356
 40086d4:	300f883a 	mov	r7,r6
 40086d8:	280d883a 	mov	r6,r5
 40086dc:	200b883a 	mov	r5,r4
 40086e0:	11000017 	ldw	r4,0(r2)
 40086e4:	40071c01 	jmpi	40071c0 <___vfiprintf_internal_r>

040086e8 <__sbprintf>:
 40086e8:	2880030b 	ldhu	r2,12(r5)
 40086ec:	2ac01917 	ldw	r11,100(r5)
 40086f0:	2a80038b 	ldhu	r10,14(r5)
 40086f4:	2a400717 	ldw	r9,28(r5)
 40086f8:	2a000917 	ldw	r8,36(r5)
 40086fc:	defee204 	addi	sp,sp,-1144
 4008700:	00c10004 	movi	r3,1024
 4008704:	dc011a15 	stw	r16,1128(sp)
 4008708:	10bfff4c 	andi	r2,r2,65533
 400870c:	2821883a 	mov	r16,r5
 4008710:	d8cb883a 	add	r5,sp,r3
 4008714:	dc811c15 	stw	r18,1136(sp)
 4008718:	dc411b15 	stw	r17,1132(sp)
 400871c:	dfc11d15 	stw	ra,1140(sp)
 4008720:	2025883a 	mov	r18,r4
 4008724:	d881030d 	sth	r2,1036(sp)
 4008728:	dac11915 	stw	r11,1124(sp)
 400872c:	da81038d 	sth	r10,1038(sp)
 4008730:	da410715 	stw	r9,1052(sp)
 4008734:	da010915 	stw	r8,1060(sp)
 4008738:	dec10015 	stw	sp,1024(sp)
 400873c:	dec10415 	stw	sp,1040(sp)
 4008740:	d8c10215 	stw	r3,1032(sp)
 4008744:	d8c10515 	stw	r3,1044(sp)
 4008748:	d8010615 	stw	zero,1048(sp)
 400874c:	40071c00 	call	40071c0 <___vfiprintf_internal_r>
 4008750:	1023883a 	mov	r17,r2
 4008754:	10000416 	blt	r2,zero,4008768 <__sbprintf+0x80>
 4008758:	d9410004 	addi	r5,sp,1024
 400875c:	9009883a 	mov	r4,r18
 4008760:	400448c0 	call	400448c <_fflush_r>
 4008764:	10000d1e 	bne	r2,zero,400879c <__sbprintf+0xb4>
 4008768:	d881030b 	ldhu	r2,1036(sp)
 400876c:	1080100c 	andi	r2,r2,64
 4008770:	10000326 	beq	r2,zero,4008780 <__sbprintf+0x98>
 4008774:	8080030b 	ldhu	r2,12(r16)
 4008778:	10801014 	ori	r2,r2,64
 400877c:	8080030d 	sth	r2,12(r16)
 4008780:	8805883a 	mov	r2,r17
 4008784:	dfc11d17 	ldw	ra,1140(sp)
 4008788:	dc811c17 	ldw	r18,1136(sp)
 400878c:	dc411b17 	ldw	r17,1132(sp)
 4008790:	dc011a17 	ldw	r16,1128(sp)
 4008794:	dec11e04 	addi	sp,sp,1144
 4008798:	f800283a 	ret
 400879c:	047fffc4 	movi	r17,-1
 40087a0:	003ff106 	br	4008768 <__alt_data_end+0xfc008768>

040087a4 <_write_r>:
 40087a4:	defffd04 	addi	sp,sp,-12
 40087a8:	2805883a 	mov	r2,r5
 40087ac:	dc000015 	stw	r16,0(sp)
 40087b0:	04010074 	movhi	r16,1025
 40087b4:	dc400115 	stw	r17,4(sp)
 40087b8:	300b883a 	mov	r5,r6
 40087bc:	84180c04 	addi	r16,r16,24624
 40087c0:	2023883a 	mov	r17,r4
 40087c4:	380d883a 	mov	r6,r7
 40087c8:	1009883a 	mov	r4,r2
 40087cc:	dfc00215 	stw	ra,8(sp)
 40087d0:	80000015 	stw	zero,0(r16)
 40087d4:	400db4c0 	call	400db4c <write>
 40087d8:	00ffffc4 	movi	r3,-1
 40087dc:	10c00526 	beq	r2,r3,40087f4 <_write_r+0x50>
 40087e0:	dfc00217 	ldw	ra,8(sp)
 40087e4:	dc400117 	ldw	r17,4(sp)
 40087e8:	dc000017 	ldw	r16,0(sp)
 40087ec:	dec00304 	addi	sp,sp,12
 40087f0:	f800283a 	ret
 40087f4:	80c00017 	ldw	r3,0(r16)
 40087f8:	183ff926 	beq	r3,zero,40087e0 <__alt_data_end+0xfc0087e0>
 40087fc:	88c00015 	stw	r3,0(r17)
 4008800:	003ff706 	br	40087e0 <__alt_data_end+0xfc0087e0>

04008804 <_close_r>:
 4008804:	defffd04 	addi	sp,sp,-12
 4008808:	dc000015 	stw	r16,0(sp)
 400880c:	04010074 	movhi	r16,1025
 4008810:	dc400115 	stw	r17,4(sp)
 4008814:	84180c04 	addi	r16,r16,24624
 4008818:	2023883a 	mov	r17,r4
 400881c:	2809883a 	mov	r4,r5
 4008820:	dfc00215 	stw	ra,8(sp)
 4008824:	80000015 	stw	zero,0(r16)
 4008828:	400d2f40 	call	400d2f4 <close>
 400882c:	00ffffc4 	movi	r3,-1
 4008830:	10c00526 	beq	r2,r3,4008848 <_close_r+0x44>
 4008834:	dfc00217 	ldw	ra,8(sp)
 4008838:	dc400117 	ldw	r17,4(sp)
 400883c:	dc000017 	ldw	r16,0(sp)
 4008840:	dec00304 	addi	sp,sp,12
 4008844:	f800283a 	ret
 4008848:	80c00017 	ldw	r3,0(r16)
 400884c:	183ff926 	beq	r3,zero,4008834 <__alt_data_end+0xfc008834>
 4008850:	88c00015 	stw	r3,0(r17)
 4008854:	003ff706 	br	4008834 <__alt_data_end+0xfc008834>

04008858 <_calloc_r>:
 4008858:	defffe04 	addi	sp,sp,-8
 400885c:	2805883a 	mov	r2,r5
 4008860:	dc000015 	stw	r16,0(sp)
 4008864:	300b883a 	mov	r5,r6
 4008868:	2021883a 	mov	r16,r4
 400886c:	1009883a 	mov	r4,r2
 4008870:	dfc00115 	stw	ra,4(sp)
 4008874:	400a9ec0 	call	400a9ec <__mulsi3>
 4008878:	100b883a 	mov	r5,r2
 400887c:	8009883a 	mov	r4,r16
 4008880:	400511c0 	call	400511c <_malloc_r>
 4008884:	10002926 	beq	r2,zero,400892c <_calloc_r+0xd4>
 4008888:	11bfff17 	ldw	r6,-4(r2)
 400888c:	1021883a 	mov	r16,r2
 4008890:	00bfff04 	movi	r2,-4
 4008894:	308c703a 	and	r6,r6,r2
 4008898:	00c00904 	movi	r3,36
 400889c:	308d883a 	add	r6,r6,r2
 40088a0:	19801636 	bltu	r3,r6,40088fc <_calloc_r+0xa4>
 40088a4:	008004c4 	movi	r2,19
 40088a8:	11800b2e 	bgeu	r2,r6,40088d8 <_calloc_r+0x80>
 40088ac:	80000015 	stw	zero,0(r16)
 40088b0:	80000115 	stw	zero,4(r16)
 40088b4:	008006c4 	movi	r2,27
 40088b8:	11801a2e 	bgeu	r2,r6,4008924 <_calloc_r+0xcc>
 40088bc:	80000215 	stw	zero,8(r16)
 40088c0:	80000315 	stw	zero,12(r16)
 40088c4:	30c0151e 	bne	r6,r3,400891c <_calloc_r+0xc4>
 40088c8:	80000415 	stw	zero,16(r16)
 40088cc:	80800604 	addi	r2,r16,24
 40088d0:	80000515 	stw	zero,20(r16)
 40088d4:	00000106 	br	40088dc <_calloc_r+0x84>
 40088d8:	8005883a 	mov	r2,r16
 40088dc:	10000015 	stw	zero,0(r2)
 40088e0:	10000115 	stw	zero,4(r2)
 40088e4:	10000215 	stw	zero,8(r2)
 40088e8:	8005883a 	mov	r2,r16
 40088ec:	dfc00117 	ldw	ra,4(sp)
 40088f0:	dc000017 	ldw	r16,0(sp)
 40088f4:	dec00204 	addi	sp,sp,8
 40088f8:	f800283a 	ret
 40088fc:	000b883a 	mov	r5,zero
 4008900:	8009883a 	mov	r4,r16
 4008904:	4005b540 	call	4005b54 <memset>
 4008908:	8005883a 	mov	r2,r16
 400890c:	dfc00117 	ldw	ra,4(sp)
 4008910:	dc000017 	ldw	r16,0(sp)
 4008914:	dec00204 	addi	sp,sp,8
 4008918:	f800283a 	ret
 400891c:	80800404 	addi	r2,r16,16
 4008920:	003fee06 	br	40088dc <__alt_data_end+0xfc0088dc>
 4008924:	80800204 	addi	r2,r16,8
 4008928:	003fec06 	br	40088dc <__alt_data_end+0xfc0088dc>
 400892c:	0005883a 	mov	r2,zero
 4008930:	003fee06 	br	40088ec <__alt_data_end+0xfc0088ec>

04008934 <_fclose_r>:
 4008934:	28003926 	beq	r5,zero,4008a1c <_fclose_r+0xe8>
 4008938:	defffc04 	addi	sp,sp,-16
 400893c:	dc400115 	stw	r17,4(sp)
 4008940:	dc000015 	stw	r16,0(sp)
 4008944:	dfc00315 	stw	ra,12(sp)
 4008948:	dc800215 	stw	r18,8(sp)
 400894c:	2023883a 	mov	r17,r4
 4008950:	2821883a 	mov	r16,r5
 4008954:	20000226 	beq	r4,zero,4008960 <_fclose_r+0x2c>
 4008958:	20800e17 	ldw	r2,56(r4)
 400895c:	10002726 	beq	r2,zero,40089fc <_fclose_r+0xc8>
 4008960:	8080030f 	ldh	r2,12(r16)
 4008964:	1000071e 	bne	r2,zero,4008984 <_fclose_r+0x50>
 4008968:	0005883a 	mov	r2,zero
 400896c:	dfc00317 	ldw	ra,12(sp)
 4008970:	dc800217 	ldw	r18,8(sp)
 4008974:	dc400117 	ldw	r17,4(sp)
 4008978:	dc000017 	ldw	r16,0(sp)
 400897c:	dec00404 	addi	sp,sp,16
 4008980:	f800283a 	ret
 4008984:	800b883a 	mov	r5,r16
 4008988:	8809883a 	mov	r4,r17
 400898c:	40042700 	call	4004270 <__sflush_r>
 4008990:	1025883a 	mov	r18,r2
 4008994:	80800b17 	ldw	r2,44(r16)
 4008998:	10000426 	beq	r2,zero,40089ac <_fclose_r+0x78>
 400899c:	81400717 	ldw	r5,28(r16)
 40089a0:	8809883a 	mov	r4,r17
 40089a4:	103ee83a 	callr	r2
 40089a8:	10001616 	blt	r2,zero,4008a04 <_fclose_r+0xd0>
 40089ac:	8080030b 	ldhu	r2,12(r16)
 40089b0:	1080200c 	andi	r2,r2,128
 40089b4:	1000151e 	bne	r2,zero,4008a0c <_fclose_r+0xd8>
 40089b8:	81400c17 	ldw	r5,48(r16)
 40089bc:	28000526 	beq	r5,zero,40089d4 <_fclose_r+0xa0>
 40089c0:	80801004 	addi	r2,r16,64
 40089c4:	28800226 	beq	r5,r2,40089d0 <_fclose_r+0x9c>
 40089c8:	8809883a 	mov	r4,r17
 40089cc:	40049ec0 	call	40049ec <_free_r>
 40089d0:	80000c15 	stw	zero,48(r16)
 40089d4:	81401117 	ldw	r5,68(r16)
 40089d8:	28000326 	beq	r5,zero,40089e8 <_fclose_r+0xb4>
 40089dc:	8809883a 	mov	r4,r17
 40089e0:	40049ec0 	call	40049ec <_free_r>
 40089e4:	80001115 	stw	zero,68(r16)
 40089e8:	40048880 	call	4004888 <__sfp_lock_acquire>
 40089ec:	8000030d 	sth	zero,12(r16)
 40089f0:	400488c0 	call	400488c <__sfp_lock_release>
 40089f4:	9005883a 	mov	r2,r18
 40089f8:	003fdc06 	br	400896c <__alt_data_end+0xfc00896c>
 40089fc:	40048780 	call	4004878 <__sinit>
 4008a00:	003fd706 	br	4008960 <__alt_data_end+0xfc008960>
 4008a04:	04bfffc4 	movi	r18,-1
 4008a08:	003fe806 	br	40089ac <__alt_data_end+0xfc0089ac>
 4008a0c:	81400417 	ldw	r5,16(r16)
 4008a10:	8809883a 	mov	r4,r17
 4008a14:	40049ec0 	call	40049ec <_free_r>
 4008a18:	003fe706 	br	40089b8 <__alt_data_end+0xfc0089b8>
 4008a1c:	0005883a 	mov	r2,zero
 4008a20:	f800283a 	ret

04008a24 <fclose>:
 4008a24:	00810074 	movhi	r2,1025
 4008a28:	1090f304 	addi	r2,r2,17356
 4008a2c:	200b883a 	mov	r5,r4
 4008a30:	11000017 	ldw	r4,0(r2)
 4008a34:	40089341 	jmpi	4008934 <_fclose_r>

04008a38 <__fputwc>:
 4008a38:	defff804 	addi	sp,sp,-32
 4008a3c:	dcc00415 	stw	r19,16(sp)
 4008a40:	dc800315 	stw	r18,12(sp)
 4008a44:	dc000115 	stw	r16,4(sp)
 4008a48:	dfc00715 	stw	ra,28(sp)
 4008a4c:	dd400615 	stw	r21,24(sp)
 4008a50:	dd000515 	stw	r20,20(sp)
 4008a54:	dc400215 	stw	r17,8(sp)
 4008a58:	2027883a 	mov	r19,r4
 4008a5c:	2825883a 	mov	r18,r5
 4008a60:	3021883a 	mov	r16,r6
 4008a64:	4004f0c0 	call	4004f0c <__locale_mb_cur_max>
 4008a68:	00c00044 	movi	r3,1
 4008a6c:	10c03e26 	beq	r2,r3,4008b68 <__fputwc+0x130>
 4008a70:	81c01704 	addi	r7,r16,92
 4008a74:	900d883a 	mov	r6,r18
 4008a78:	d80b883a 	mov	r5,sp
 4008a7c:	9809883a 	mov	r4,r19
 4008a80:	4009a900 	call	4009a90 <_wcrtomb_r>
 4008a84:	1029883a 	mov	r20,r2
 4008a88:	00bfffc4 	movi	r2,-1
 4008a8c:	a0802026 	beq	r20,r2,4008b10 <__fputwc+0xd8>
 4008a90:	d9400003 	ldbu	r5,0(sp)
 4008a94:	a0001c26 	beq	r20,zero,4008b08 <__fputwc+0xd0>
 4008a98:	0023883a 	mov	r17,zero
 4008a9c:	05400284 	movi	r21,10
 4008aa0:	00000906 	br	4008ac8 <__fputwc+0x90>
 4008aa4:	80800017 	ldw	r2,0(r16)
 4008aa8:	11400005 	stb	r5,0(r2)
 4008aac:	80c00017 	ldw	r3,0(r16)
 4008ab0:	18c00044 	addi	r3,r3,1
 4008ab4:	80c00015 	stw	r3,0(r16)
 4008ab8:	8c400044 	addi	r17,r17,1
 4008abc:	dc45883a 	add	r2,sp,r17
 4008ac0:	8d00112e 	bgeu	r17,r20,4008b08 <__fputwc+0xd0>
 4008ac4:	11400003 	ldbu	r5,0(r2)
 4008ac8:	80c00217 	ldw	r3,8(r16)
 4008acc:	18ffffc4 	addi	r3,r3,-1
 4008ad0:	80c00215 	stw	r3,8(r16)
 4008ad4:	183ff30e 	bge	r3,zero,4008aa4 <__alt_data_end+0xfc008aa4>
 4008ad8:	80800617 	ldw	r2,24(r16)
 4008adc:	18801916 	blt	r3,r2,4008b44 <__fputwc+0x10c>
 4008ae0:	80800017 	ldw	r2,0(r16)
 4008ae4:	11400005 	stb	r5,0(r2)
 4008ae8:	80800017 	ldw	r2,0(r16)
 4008aec:	10c00003 	ldbu	r3,0(r2)
 4008af0:	10800044 	addi	r2,r2,1
 4008af4:	1d402326 	beq	r3,r21,4008b84 <__fputwc+0x14c>
 4008af8:	80800015 	stw	r2,0(r16)
 4008afc:	8c400044 	addi	r17,r17,1
 4008b00:	dc45883a 	add	r2,sp,r17
 4008b04:	8d3fef36 	bltu	r17,r20,4008ac4 <__alt_data_end+0xfc008ac4>
 4008b08:	9005883a 	mov	r2,r18
 4008b0c:	00000406 	br	4008b20 <__fputwc+0xe8>
 4008b10:	80c0030b 	ldhu	r3,12(r16)
 4008b14:	a005883a 	mov	r2,r20
 4008b18:	18c01014 	ori	r3,r3,64
 4008b1c:	80c0030d 	sth	r3,12(r16)
 4008b20:	dfc00717 	ldw	ra,28(sp)
 4008b24:	dd400617 	ldw	r21,24(sp)
 4008b28:	dd000517 	ldw	r20,20(sp)
 4008b2c:	dcc00417 	ldw	r19,16(sp)
 4008b30:	dc800317 	ldw	r18,12(sp)
 4008b34:	dc400217 	ldw	r17,8(sp)
 4008b38:	dc000117 	ldw	r16,4(sp)
 4008b3c:	dec00804 	addi	sp,sp,32
 4008b40:	f800283a 	ret
 4008b44:	800d883a 	mov	r6,r16
 4008b48:	29403fcc 	andi	r5,r5,255
 4008b4c:	9809883a 	mov	r4,r19
 4008b50:	40099380 	call	4009938 <__swbuf_r>
 4008b54:	10bfffe0 	cmpeqi	r2,r2,-1
 4008b58:	10803fcc 	andi	r2,r2,255
 4008b5c:	103fd626 	beq	r2,zero,4008ab8 <__alt_data_end+0xfc008ab8>
 4008b60:	00bfffc4 	movi	r2,-1
 4008b64:	003fee06 	br	4008b20 <__alt_data_end+0xfc008b20>
 4008b68:	90ffffc4 	addi	r3,r18,-1
 4008b6c:	01003f84 	movi	r4,254
 4008b70:	20ffbf36 	bltu	r4,r3,4008a70 <__alt_data_end+0xfc008a70>
 4008b74:	900b883a 	mov	r5,r18
 4008b78:	dc800005 	stb	r18,0(sp)
 4008b7c:	1029883a 	mov	r20,r2
 4008b80:	003fc506 	br	4008a98 <__alt_data_end+0xfc008a98>
 4008b84:	800d883a 	mov	r6,r16
 4008b88:	a80b883a 	mov	r5,r21
 4008b8c:	9809883a 	mov	r4,r19
 4008b90:	40099380 	call	4009938 <__swbuf_r>
 4008b94:	10bfffe0 	cmpeqi	r2,r2,-1
 4008b98:	003fef06 	br	4008b58 <__alt_data_end+0xfc008b58>

04008b9c <_fputwc_r>:
 4008b9c:	3080030b 	ldhu	r2,12(r6)
 4008ba0:	10c8000c 	andi	r3,r2,8192
 4008ba4:	1800051e 	bne	r3,zero,4008bbc <_fputwc_r+0x20>
 4008ba8:	30c01917 	ldw	r3,100(r6)
 4008bac:	10880014 	ori	r2,r2,8192
 4008bb0:	3080030d 	sth	r2,12(r6)
 4008bb4:	18880014 	ori	r2,r3,8192
 4008bb8:	30801915 	stw	r2,100(r6)
 4008bbc:	4008a381 	jmpi	4008a38 <__fputwc>

04008bc0 <fputwc>:
 4008bc0:	00810074 	movhi	r2,1025
 4008bc4:	defffc04 	addi	sp,sp,-16
 4008bc8:	1090f304 	addi	r2,r2,17356
 4008bcc:	dc000115 	stw	r16,4(sp)
 4008bd0:	14000017 	ldw	r16,0(r2)
 4008bd4:	dc400215 	stw	r17,8(sp)
 4008bd8:	dfc00315 	stw	ra,12(sp)
 4008bdc:	2023883a 	mov	r17,r4
 4008be0:	80000226 	beq	r16,zero,4008bec <fputwc+0x2c>
 4008be4:	80800e17 	ldw	r2,56(r16)
 4008be8:	10001026 	beq	r2,zero,4008c2c <fputwc+0x6c>
 4008bec:	2880030b 	ldhu	r2,12(r5)
 4008bf0:	10c8000c 	andi	r3,r2,8192
 4008bf4:	1800051e 	bne	r3,zero,4008c0c <fputwc+0x4c>
 4008bf8:	28c01917 	ldw	r3,100(r5)
 4008bfc:	10880014 	ori	r2,r2,8192
 4008c00:	2880030d 	sth	r2,12(r5)
 4008c04:	18880014 	ori	r2,r3,8192
 4008c08:	28801915 	stw	r2,100(r5)
 4008c0c:	280d883a 	mov	r6,r5
 4008c10:	8009883a 	mov	r4,r16
 4008c14:	880b883a 	mov	r5,r17
 4008c18:	dfc00317 	ldw	ra,12(sp)
 4008c1c:	dc400217 	ldw	r17,8(sp)
 4008c20:	dc000117 	ldw	r16,4(sp)
 4008c24:	dec00404 	addi	sp,sp,16
 4008c28:	4008a381 	jmpi	4008a38 <__fputwc>
 4008c2c:	8009883a 	mov	r4,r16
 4008c30:	d9400015 	stw	r5,0(sp)
 4008c34:	40048780 	call	4004878 <__sinit>
 4008c38:	d9400017 	ldw	r5,0(sp)
 4008c3c:	003feb06 	br	4008bec <__alt_data_end+0xfc008bec>

04008c40 <_fstat_r>:
 4008c40:	defffd04 	addi	sp,sp,-12
 4008c44:	2805883a 	mov	r2,r5
 4008c48:	dc000015 	stw	r16,0(sp)
 4008c4c:	04010074 	movhi	r16,1025
 4008c50:	dc400115 	stw	r17,4(sp)
 4008c54:	84180c04 	addi	r16,r16,24624
 4008c58:	2023883a 	mov	r17,r4
 4008c5c:	300b883a 	mov	r5,r6
 4008c60:	1009883a 	mov	r4,r2
 4008c64:	dfc00215 	stw	ra,8(sp)
 4008c68:	80000015 	stw	zero,0(r16)
 4008c6c:	400d4340 	call	400d434 <fstat>
 4008c70:	00ffffc4 	movi	r3,-1
 4008c74:	10c00526 	beq	r2,r3,4008c8c <_fstat_r+0x4c>
 4008c78:	dfc00217 	ldw	ra,8(sp)
 4008c7c:	dc400117 	ldw	r17,4(sp)
 4008c80:	dc000017 	ldw	r16,0(sp)
 4008c84:	dec00304 	addi	sp,sp,12
 4008c88:	f800283a 	ret
 4008c8c:	80c00017 	ldw	r3,0(r16)
 4008c90:	183ff926 	beq	r3,zero,4008c78 <__alt_data_end+0xfc008c78>
 4008c94:	88c00015 	stw	r3,0(r17)
 4008c98:	003ff706 	br	4008c78 <__alt_data_end+0xfc008c78>

04008c9c <__sfvwrite_r>:
 4008c9c:	30800217 	ldw	r2,8(r6)
 4008ca0:	10006726 	beq	r2,zero,4008e40 <__sfvwrite_r+0x1a4>
 4008ca4:	28c0030b 	ldhu	r3,12(r5)
 4008ca8:	defff404 	addi	sp,sp,-48
 4008cac:	dd400715 	stw	r21,28(sp)
 4008cb0:	dd000615 	stw	r20,24(sp)
 4008cb4:	dc000215 	stw	r16,8(sp)
 4008cb8:	dfc00b15 	stw	ra,44(sp)
 4008cbc:	df000a15 	stw	fp,40(sp)
 4008cc0:	ddc00915 	stw	r23,36(sp)
 4008cc4:	dd800815 	stw	r22,32(sp)
 4008cc8:	dcc00515 	stw	r19,20(sp)
 4008ccc:	dc800415 	stw	r18,16(sp)
 4008cd0:	dc400315 	stw	r17,12(sp)
 4008cd4:	1880020c 	andi	r2,r3,8
 4008cd8:	2821883a 	mov	r16,r5
 4008cdc:	202b883a 	mov	r21,r4
 4008ce0:	3029883a 	mov	r20,r6
 4008ce4:	10002726 	beq	r2,zero,4008d84 <__sfvwrite_r+0xe8>
 4008ce8:	28800417 	ldw	r2,16(r5)
 4008cec:	10002526 	beq	r2,zero,4008d84 <__sfvwrite_r+0xe8>
 4008cf0:	1880008c 	andi	r2,r3,2
 4008cf4:	a4400017 	ldw	r17,0(r20)
 4008cf8:	10002a26 	beq	r2,zero,4008da4 <__sfvwrite_r+0x108>
 4008cfc:	05a00034 	movhi	r22,32768
 4008d00:	0027883a 	mov	r19,zero
 4008d04:	0025883a 	mov	r18,zero
 4008d08:	b5bf0004 	addi	r22,r22,-1024
 4008d0c:	980d883a 	mov	r6,r19
 4008d10:	a809883a 	mov	r4,r21
 4008d14:	90004626 	beq	r18,zero,4008e30 <__sfvwrite_r+0x194>
 4008d18:	900f883a 	mov	r7,r18
 4008d1c:	b480022e 	bgeu	r22,r18,4008d28 <__sfvwrite_r+0x8c>
 4008d20:	01e00034 	movhi	r7,32768
 4008d24:	39ff0004 	addi	r7,r7,-1024
 4008d28:	80800917 	ldw	r2,36(r16)
 4008d2c:	81400717 	ldw	r5,28(r16)
 4008d30:	103ee83a 	callr	r2
 4008d34:	00805a0e 	bge	zero,r2,4008ea0 <__sfvwrite_r+0x204>
 4008d38:	a0c00217 	ldw	r3,8(r20)
 4008d3c:	98a7883a 	add	r19,r19,r2
 4008d40:	90a5c83a 	sub	r18,r18,r2
 4008d44:	1885c83a 	sub	r2,r3,r2
 4008d48:	a0800215 	stw	r2,8(r20)
 4008d4c:	103fef1e 	bne	r2,zero,4008d0c <__alt_data_end+0xfc008d0c>
 4008d50:	0005883a 	mov	r2,zero
 4008d54:	dfc00b17 	ldw	ra,44(sp)
 4008d58:	df000a17 	ldw	fp,40(sp)
 4008d5c:	ddc00917 	ldw	r23,36(sp)
 4008d60:	dd800817 	ldw	r22,32(sp)
 4008d64:	dd400717 	ldw	r21,28(sp)
 4008d68:	dd000617 	ldw	r20,24(sp)
 4008d6c:	dcc00517 	ldw	r19,20(sp)
 4008d70:	dc800417 	ldw	r18,16(sp)
 4008d74:	dc400317 	ldw	r17,12(sp)
 4008d78:	dc000217 	ldw	r16,8(sp)
 4008d7c:	dec00c04 	addi	sp,sp,48
 4008d80:	f800283a 	ret
 4008d84:	800b883a 	mov	r5,r16
 4008d88:	a809883a 	mov	r4,r21
 4008d8c:	400286c0 	call	400286c <__swsetup_r>
 4008d90:	1000ee1e 	bne	r2,zero,400914c <__sfvwrite_r+0x4b0>
 4008d94:	80c0030b 	ldhu	r3,12(r16)
 4008d98:	a4400017 	ldw	r17,0(r20)
 4008d9c:	1880008c 	andi	r2,r3,2
 4008da0:	103fd61e 	bne	r2,zero,4008cfc <__alt_data_end+0xfc008cfc>
 4008da4:	1880004c 	andi	r2,r3,1
 4008da8:	1000421e 	bne	r2,zero,4008eb4 <__sfvwrite_r+0x218>
 4008dac:	0039883a 	mov	fp,zero
 4008db0:	0025883a 	mov	r18,zero
 4008db4:	90001a26 	beq	r18,zero,4008e20 <__sfvwrite_r+0x184>
 4008db8:	1880800c 	andi	r2,r3,512
 4008dbc:	84c00217 	ldw	r19,8(r16)
 4008dc0:	10002126 	beq	r2,zero,4008e48 <__sfvwrite_r+0x1ac>
 4008dc4:	982f883a 	mov	r23,r19
 4008dc8:	94c09636 	bltu	r18,r19,4009024 <__sfvwrite_r+0x388>
 4008dcc:	1881200c 	andi	r2,r3,1152
 4008dd0:	1000a11e 	bne	r2,zero,4009058 <__sfvwrite_r+0x3bc>
 4008dd4:	81000017 	ldw	r4,0(r16)
 4008dd8:	b80d883a 	mov	r6,r23
 4008ddc:	e00b883a 	mov	r5,fp
 4008de0:	40092180 	call	4009218 <memmove>
 4008de4:	80c00217 	ldw	r3,8(r16)
 4008de8:	81000017 	ldw	r4,0(r16)
 4008dec:	9005883a 	mov	r2,r18
 4008df0:	1ce7c83a 	sub	r19,r3,r19
 4008df4:	25cf883a 	add	r7,r4,r23
 4008df8:	84c00215 	stw	r19,8(r16)
 4008dfc:	81c00015 	stw	r7,0(r16)
 4008e00:	a0c00217 	ldw	r3,8(r20)
 4008e04:	e0b9883a 	add	fp,fp,r2
 4008e08:	90a5c83a 	sub	r18,r18,r2
 4008e0c:	18a7c83a 	sub	r19,r3,r2
 4008e10:	a4c00215 	stw	r19,8(r20)
 4008e14:	983fce26 	beq	r19,zero,4008d50 <__alt_data_end+0xfc008d50>
 4008e18:	80c0030b 	ldhu	r3,12(r16)
 4008e1c:	903fe61e 	bne	r18,zero,4008db8 <__alt_data_end+0xfc008db8>
 4008e20:	8f000017 	ldw	fp,0(r17)
 4008e24:	8c800117 	ldw	r18,4(r17)
 4008e28:	8c400204 	addi	r17,r17,8
 4008e2c:	003fe106 	br	4008db4 <__alt_data_end+0xfc008db4>
 4008e30:	8cc00017 	ldw	r19,0(r17)
 4008e34:	8c800117 	ldw	r18,4(r17)
 4008e38:	8c400204 	addi	r17,r17,8
 4008e3c:	003fb306 	br	4008d0c <__alt_data_end+0xfc008d0c>
 4008e40:	0005883a 	mov	r2,zero
 4008e44:	f800283a 	ret
 4008e48:	81000017 	ldw	r4,0(r16)
 4008e4c:	80800417 	ldw	r2,16(r16)
 4008e50:	11005a36 	bltu	r2,r4,4008fbc <__sfvwrite_r+0x320>
 4008e54:	85c00517 	ldw	r23,20(r16)
 4008e58:	95c05836 	bltu	r18,r23,4008fbc <__sfvwrite_r+0x320>
 4008e5c:	00a00034 	movhi	r2,32768
 4008e60:	10bfffc4 	addi	r2,r2,-1
 4008e64:	9009883a 	mov	r4,r18
 4008e68:	1480012e 	bgeu	r2,r18,4008e70 <__sfvwrite_r+0x1d4>
 4008e6c:	1009883a 	mov	r4,r2
 4008e70:	b80b883a 	mov	r5,r23
 4008e74:	400a8380 	call	400a838 <__divsi3>
 4008e78:	b80b883a 	mov	r5,r23
 4008e7c:	1009883a 	mov	r4,r2
 4008e80:	400a9ec0 	call	400a9ec <__mulsi3>
 4008e84:	81400717 	ldw	r5,28(r16)
 4008e88:	80c00917 	ldw	r3,36(r16)
 4008e8c:	100f883a 	mov	r7,r2
 4008e90:	e00d883a 	mov	r6,fp
 4008e94:	a809883a 	mov	r4,r21
 4008e98:	183ee83a 	callr	r3
 4008e9c:	00bfd816 	blt	zero,r2,4008e00 <__alt_data_end+0xfc008e00>
 4008ea0:	8080030b 	ldhu	r2,12(r16)
 4008ea4:	10801014 	ori	r2,r2,64
 4008ea8:	8080030d 	sth	r2,12(r16)
 4008eac:	00bfffc4 	movi	r2,-1
 4008eb0:	003fa806 	br	4008d54 <__alt_data_end+0xfc008d54>
 4008eb4:	0027883a 	mov	r19,zero
 4008eb8:	0011883a 	mov	r8,zero
 4008ebc:	0039883a 	mov	fp,zero
 4008ec0:	0025883a 	mov	r18,zero
 4008ec4:	90001f26 	beq	r18,zero,4008f44 <__sfvwrite_r+0x2a8>
 4008ec8:	40005a26 	beq	r8,zero,4009034 <__sfvwrite_r+0x398>
 4008ecc:	982d883a 	mov	r22,r19
 4008ed0:	94c0012e 	bgeu	r18,r19,4008ed8 <__sfvwrite_r+0x23c>
 4008ed4:	902d883a 	mov	r22,r18
 4008ed8:	81000017 	ldw	r4,0(r16)
 4008edc:	80800417 	ldw	r2,16(r16)
 4008ee0:	b02f883a 	mov	r23,r22
 4008ee4:	81c00517 	ldw	r7,20(r16)
 4008ee8:	1100032e 	bgeu	r2,r4,4008ef8 <__sfvwrite_r+0x25c>
 4008eec:	80c00217 	ldw	r3,8(r16)
 4008ef0:	38c7883a 	add	r3,r7,r3
 4008ef4:	1d801816 	blt	r3,r22,4008f58 <__sfvwrite_r+0x2bc>
 4008ef8:	b1c03e16 	blt	r22,r7,4008ff4 <__sfvwrite_r+0x358>
 4008efc:	80800917 	ldw	r2,36(r16)
 4008f00:	81400717 	ldw	r5,28(r16)
 4008f04:	e00d883a 	mov	r6,fp
 4008f08:	da000115 	stw	r8,4(sp)
 4008f0c:	a809883a 	mov	r4,r21
 4008f10:	103ee83a 	callr	r2
 4008f14:	102f883a 	mov	r23,r2
 4008f18:	da000117 	ldw	r8,4(sp)
 4008f1c:	00bfe00e 	bge	zero,r2,4008ea0 <__alt_data_end+0xfc008ea0>
 4008f20:	9de7c83a 	sub	r19,r19,r23
 4008f24:	98001f26 	beq	r19,zero,4008fa4 <__sfvwrite_r+0x308>
 4008f28:	a0800217 	ldw	r2,8(r20)
 4008f2c:	e5f9883a 	add	fp,fp,r23
 4008f30:	95e5c83a 	sub	r18,r18,r23
 4008f34:	15efc83a 	sub	r23,r2,r23
 4008f38:	a5c00215 	stw	r23,8(r20)
 4008f3c:	b83f8426 	beq	r23,zero,4008d50 <__alt_data_end+0xfc008d50>
 4008f40:	903fe11e 	bne	r18,zero,4008ec8 <__alt_data_end+0xfc008ec8>
 4008f44:	8f000017 	ldw	fp,0(r17)
 4008f48:	8c800117 	ldw	r18,4(r17)
 4008f4c:	0011883a 	mov	r8,zero
 4008f50:	8c400204 	addi	r17,r17,8
 4008f54:	003fdb06 	br	4008ec4 <__alt_data_end+0xfc008ec4>
 4008f58:	180d883a 	mov	r6,r3
 4008f5c:	e00b883a 	mov	r5,fp
 4008f60:	da000115 	stw	r8,4(sp)
 4008f64:	d8c00015 	stw	r3,0(sp)
 4008f68:	40092180 	call	4009218 <memmove>
 4008f6c:	d8c00017 	ldw	r3,0(sp)
 4008f70:	80800017 	ldw	r2,0(r16)
 4008f74:	800b883a 	mov	r5,r16
 4008f78:	a809883a 	mov	r4,r21
 4008f7c:	10c5883a 	add	r2,r2,r3
 4008f80:	80800015 	stw	r2,0(r16)
 4008f84:	d8c00015 	stw	r3,0(sp)
 4008f88:	400448c0 	call	400448c <_fflush_r>
 4008f8c:	d8c00017 	ldw	r3,0(sp)
 4008f90:	da000117 	ldw	r8,4(sp)
 4008f94:	103fc21e 	bne	r2,zero,4008ea0 <__alt_data_end+0xfc008ea0>
 4008f98:	182f883a 	mov	r23,r3
 4008f9c:	9de7c83a 	sub	r19,r19,r23
 4008fa0:	983fe11e 	bne	r19,zero,4008f28 <__alt_data_end+0xfc008f28>
 4008fa4:	800b883a 	mov	r5,r16
 4008fa8:	a809883a 	mov	r4,r21
 4008fac:	400448c0 	call	400448c <_fflush_r>
 4008fb0:	103fbb1e 	bne	r2,zero,4008ea0 <__alt_data_end+0xfc008ea0>
 4008fb4:	0011883a 	mov	r8,zero
 4008fb8:	003fdb06 	br	4008f28 <__alt_data_end+0xfc008f28>
 4008fbc:	94c0012e 	bgeu	r18,r19,4008fc4 <__sfvwrite_r+0x328>
 4008fc0:	9027883a 	mov	r19,r18
 4008fc4:	980d883a 	mov	r6,r19
 4008fc8:	e00b883a 	mov	r5,fp
 4008fcc:	40092180 	call	4009218 <memmove>
 4008fd0:	80800217 	ldw	r2,8(r16)
 4008fd4:	80c00017 	ldw	r3,0(r16)
 4008fd8:	14c5c83a 	sub	r2,r2,r19
 4008fdc:	1cc7883a 	add	r3,r3,r19
 4008fe0:	80800215 	stw	r2,8(r16)
 4008fe4:	80c00015 	stw	r3,0(r16)
 4008fe8:	10004326 	beq	r2,zero,40090f8 <__sfvwrite_r+0x45c>
 4008fec:	9805883a 	mov	r2,r19
 4008ff0:	003f8306 	br	4008e00 <__alt_data_end+0xfc008e00>
 4008ff4:	b00d883a 	mov	r6,r22
 4008ff8:	e00b883a 	mov	r5,fp
 4008ffc:	da000115 	stw	r8,4(sp)
 4009000:	40092180 	call	4009218 <memmove>
 4009004:	80800217 	ldw	r2,8(r16)
 4009008:	80c00017 	ldw	r3,0(r16)
 400900c:	da000117 	ldw	r8,4(sp)
 4009010:	1585c83a 	sub	r2,r2,r22
 4009014:	1dad883a 	add	r22,r3,r22
 4009018:	80800215 	stw	r2,8(r16)
 400901c:	85800015 	stw	r22,0(r16)
 4009020:	003fbf06 	br	4008f20 <__alt_data_end+0xfc008f20>
 4009024:	81000017 	ldw	r4,0(r16)
 4009028:	9027883a 	mov	r19,r18
 400902c:	902f883a 	mov	r23,r18
 4009030:	003f6906 	br	4008dd8 <__alt_data_end+0xfc008dd8>
 4009034:	900d883a 	mov	r6,r18
 4009038:	01400284 	movi	r5,10
 400903c:	e009883a 	mov	r4,fp
 4009040:	40059280 	call	4005928 <memchr>
 4009044:	10003e26 	beq	r2,zero,4009140 <__sfvwrite_r+0x4a4>
 4009048:	10800044 	addi	r2,r2,1
 400904c:	1727c83a 	sub	r19,r2,fp
 4009050:	02000044 	movi	r8,1
 4009054:	003f9d06 	br	4008ecc <__alt_data_end+0xfc008ecc>
 4009058:	80800517 	ldw	r2,20(r16)
 400905c:	81400417 	ldw	r5,16(r16)
 4009060:	81c00017 	ldw	r7,0(r16)
 4009064:	10a7883a 	add	r19,r2,r2
 4009068:	9885883a 	add	r2,r19,r2
 400906c:	1026d7fa 	srli	r19,r2,31
 4009070:	396dc83a 	sub	r22,r7,r5
 4009074:	b1000044 	addi	r4,r22,1
 4009078:	9885883a 	add	r2,r19,r2
 400907c:	1027d07a 	srai	r19,r2,1
 4009080:	2485883a 	add	r2,r4,r18
 4009084:	980d883a 	mov	r6,r19
 4009088:	9880022e 	bgeu	r19,r2,4009094 <__sfvwrite_r+0x3f8>
 400908c:	1027883a 	mov	r19,r2
 4009090:	100d883a 	mov	r6,r2
 4009094:	18c1000c 	andi	r3,r3,1024
 4009098:	18001c26 	beq	r3,zero,400910c <__sfvwrite_r+0x470>
 400909c:	300b883a 	mov	r5,r6
 40090a0:	a809883a 	mov	r4,r21
 40090a4:	400511c0 	call	400511c <_malloc_r>
 40090a8:	102f883a 	mov	r23,r2
 40090ac:	10002926 	beq	r2,zero,4009154 <__sfvwrite_r+0x4b8>
 40090b0:	81400417 	ldw	r5,16(r16)
 40090b4:	b00d883a 	mov	r6,r22
 40090b8:	1009883a 	mov	r4,r2
 40090bc:	4005a0c0 	call	4005a0c <memcpy>
 40090c0:	8080030b 	ldhu	r2,12(r16)
 40090c4:	00fedfc4 	movi	r3,-1153
 40090c8:	10c4703a 	and	r2,r2,r3
 40090cc:	10802014 	ori	r2,r2,128
 40090d0:	8080030d 	sth	r2,12(r16)
 40090d4:	bd89883a 	add	r4,r23,r22
 40090d8:	9d8fc83a 	sub	r7,r19,r22
 40090dc:	85c00415 	stw	r23,16(r16)
 40090e0:	84c00515 	stw	r19,20(r16)
 40090e4:	81000015 	stw	r4,0(r16)
 40090e8:	9027883a 	mov	r19,r18
 40090ec:	81c00215 	stw	r7,8(r16)
 40090f0:	902f883a 	mov	r23,r18
 40090f4:	003f3806 	br	4008dd8 <__alt_data_end+0xfc008dd8>
 40090f8:	800b883a 	mov	r5,r16
 40090fc:	a809883a 	mov	r4,r21
 4009100:	400448c0 	call	400448c <_fflush_r>
 4009104:	103fb926 	beq	r2,zero,4008fec <__alt_data_end+0xfc008fec>
 4009108:	003f6506 	br	4008ea0 <__alt_data_end+0xfc008ea0>
 400910c:	a809883a 	mov	r4,r21
 4009110:	40093d40 	call	40093d4 <_realloc_r>
 4009114:	102f883a 	mov	r23,r2
 4009118:	103fee1e 	bne	r2,zero,40090d4 <__alt_data_end+0xfc0090d4>
 400911c:	81400417 	ldw	r5,16(r16)
 4009120:	a809883a 	mov	r4,r21
 4009124:	40049ec0 	call	40049ec <_free_r>
 4009128:	8080030b 	ldhu	r2,12(r16)
 400912c:	00ffdfc4 	movi	r3,-129
 4009130:	1884703a 	and	r2,r3,r2
 4009134:	00c00304 	movi	r3,12
 4009138:	a8c00015 	stw	r3,0(r21)
 400913c:	003f5906 	br	4008ea4 <__alt_data_end+0xfc008ea4>
 4009140:	94c00044 	addi	r19,r18,1
 4009144:	02000044 	movi	r8,1
 4009148:	003f6006 	br	4008ecc <__alt_data_end+0xfc008ecc>
 400914c:	00bfffc4 	movi	r2,-1
 4009150:	003f0006 	br	4008d54 <__alt_data_end+0xfc008d54>
 4009154:	00800304 	movi	r2,12
 4009158:	a8800015 	stw	r2,0(r21)
 400915c:	8080030b 	ldhu	r2,12(r16)
 4009160:	003f5006 	br	4008ea4 <__alt_data_end+0xfc008ea4>

04009164 <_isatty_r>:
 4009164:	defffd04 	addi	sp,sp,-12
 4009168:	dc000015 	stw	r16,0(sp)
 400916c:	04010074 	movhi	r16,1025
 4009170:	dc400115 	stw	r17,4(sp)
 4009174:	84180c04 	addi	r16,r16,24624
 4009178:	2023883a 	mov	r17,r4
 400917c:	2809883a 	mov	r4,r5
 4009180:	dfc00215 	stw	ra,8(sp)
 4009184:	80000015 	stw	zero,0(r16)
 4009188:	400d5280 	call	400d528 <isatty>
 400918c:	00ffffc4 	movi	r3,-1
 4009190:	10c00526 	beq	r2,r3,40091a8 <_isatty_r+0x44>
 4009194:	dfc00217 	ldw	ra,8(sp)
 4009198:	dc400117 	ldw	r17,4(sp)
 400919c:	dc000017 	ldw	r16,0(sp)
 40091a0:	dec00304 	addi	sp,sp,12
 40091a4:	f800283a 	ret
 40091a8:	80c00017 	ldw	r3,0(r16)
 40091ac:	183ff926 	beq	r3,zero,4009194 <__alt_data_end+0xfc009194>
 40091b0:	88c00015 	stw	r3,0(r17)
 40091b4:	003ff706 	br	4009194 <__alt_data_end+0xfc009194>

040091b8 <_lseek_r>:
 40091b8:	defffd04 	addi	sp,sp,-12
 40091bc:	2805883a 	mov	r2,r5
 40091c0:	dc000015 	stw	r16,0(sp)
 40091c4:	04010074 	movhi	r16,1025
 40091c8:	dc400115 	stw	r17,4(sp)
 40091cc:	300b883a 	mov	r5,r6
 40091d0:	84180c04 	addi	r16,r16,24624
 40091d4:	2023883a 	mov	r17,r4
 40091d8:	380d883a 	mov	r6,r7
 40091dc:	1009883a 	mov	r4,r2
 40091e0:	dfc00215 	stw	ra,8(sp)
 40091e4:	80000015 	stw	zero,0(r16)
 40091e8:	400d6fc0 	call	400d6fc <lseek>
 40091ec:	00ffffc4 	movi	r3,-1
 40091f0:	10c00526 	beq	r2,r3,4009208 <_lseek_r+0x50>
 40091f4:	dfc00217 	ldw	ra,8(sp)
 40091f8:	dc400117 	ldw	r17,4(sp)
 40091fc:	dc000017 	ldw	r16,0(sp)
 4009200:	dec00304 	addi	sp,sp,12
 4009204:	f800283a 	ret
 4009208:	80c00017 	ldw	r3,0(r16)
 400920c:	183ff926 	beq	r3,zero,40091f4 <__alt_data_end+0xfc0091f4>
 4009210:	88c00015 	stw	r3,0(r17)
 4009214:	003ff706 	br	40091f4 <__alt_data_end+0xfc0091f4>

04009218 <memmove>:
 4009218:	2005883a 	mov	r2,r4
 400921c:	29000b2e 	bgeu	r5,r4,400924c <memmove+0x34>
 4009220:	298f883a 	add	r7,r5,r6
 4009224:	21c0092e 	bgeu	r4,r7,400924c <memmove+0x34>
 4009228:	2187883a 	add	r3,r4,r6
 400922c:	198bc83a 	sub	r5,r3,r6
 4009230:	30004826 	beq	r6,zero,4009354 <memmove+0x13c>
 4009234:	39ffffc4 	addi	r7,r7,-1
 4009238:	39000003 	ldbu	r4,0(r7)
 400923c:	18ffffc4 	addi	r3,r3,-1
 4009240:	19000005 	stb	r4,0(r3)
 4009244:	28fffb1e 	bne	r5,r3,4009234 <__alt_data_end+0xfc009234>
 4009248:	f800283a 	ret
 400924c:	00c003c4 	movi	r3,15
 4009250:	1980412e 	bgeu	r3,r6,4009358 <memmove+0x140>
 4009254:	2886b03a 	or	r3,r5,r2
 4009258:	18c000cc 	andi	r3,r3,3
 400925c:	1800401e 	bne	r3,zero,4009360 <memmove+0x148>
 4009260:	33fffc04 	addi	r15,r6,-16
 4009264:	781ed13a 	srli	r15,r15,4
 4009268:	28c00104 	addi	r3,r5,4
 400926c:	13400104 	addi	r13,r2,4
 4009270:	781c913a 	slli	r14,r15,4
 4009274:	2b000204 	addi	r12,r5,8
 4009278:	12c00204 	addi	r11,r2,8
 400927c:	73800504 	addi	r14,r14,20
 4009280:	2a800304 	addi	r10,r5,12
 4009284:	12400304 	addi	r9,r2,12
 4009288:	2b9d883a 	add	r14,r5,r14
 400928c:	2811883a 	mov	r8,r5
 4009290:	100f883a 	mov	r7,r2
 4009294:	41000017 	ldw	r4,0(r8)
 4009298:	39c00404 	addi	r7,r7,16
 400929c:	18c00404 	addi	r3,r3,16
 40092a0:	393ffc15 	stw	r4,-16(r7)
 40092a4:	193ffc17 	ldw	r4,-16(r3)
 40092a8:	6b400404 	addi	r13,r13,16
 40092ac:	5ac00404 	addi	r11,r11,16
 40092b0:	693ffc15 	stw	r4,-16(r13)
 40092b4:	61000017 	ldw	r4,0(r12)
 40092b8:	4a400404 	addi	r9,r9,16
 40092bc:	42000404 	addi	r8,r8,16
 40092c0:	593ffc15 	stw	r4,-16(r11)
 40092c4:	51000017 	ldw	r4,0(r10)
 40092c8:	63000404 	addi	r12,r12,16
 40092cc:	52800404 	addi	r10,r10,16
 40092d0:	493ffc15 	stw	r4,-16(r9)
 40092d4:	1bbfef1e 	bne	r3,r14,4009294 <__alt_data_end+0xfc009294>
 40092d8:	79000044 	addi	r4,r15,1
 40092dc:	2008913a 	slli	r4,r4,4
 40092e0:	328003cc 	andi	r10,r6,15
 40092e4:	02c000c4 	movi	r11,3
 40092e8:	1107883a 	add	r3,r2,r4
 40092ec:	290b883a 	add	r5,r5,r4
 40092f0:	5a801e2e 	bgeu	r11,r10,400936c <memmove+0x154>
 40092f4:	1813883a 	mov	r9,r3
 40092f8:	2811883a 	mov	r8,r5
 40092fc:	500f883a 	mov	r7,r10
 4009300:	41000017 	ldw	r4,0(r8)
 4009304:	4a400104 	addi	r9,r9,4
 4009308:	39ffff04 	addi	r7,r7,-4
 400930c:	493fff15 	stw	r4,-4(r9)
 4009310:	42000104 	addi	r8,r8,4
 4009314:	59fffa36 	bltu	r11,r7,4009300 <__alt_data_end+0xfc009300>
 4009318:	513fff04 	addi	r4,r10,-4
 400931c:	2008d0ba 	srli	r4,r4,2
 4009320:	318000cc 	andi	r6,r6,3
 4009324:	21000044 	addi	r4,r4,1
 4009328:	2109883a 	add	r4,r4,r4
 400932c:	2109883a 	add	r4,r4,r4
 4009330:	1907883a 	add	r3,r3,r4
 4009334:	290b883a 	add	r5,r5,r4
 4009338:	30000b26 	beq	r6,zero,4009368 <memmove+0x150>
 400933c:	198d883a 	add	r6,r3,r6
 4009340:	29c00003 	ldbu	r7,0(r5)
 4009344:	18c00044 	addi	r3,r3,1
 4009348:	29400044 	addi	r5,r5,1
 400934c:	19ffffc5 	stb	r7,-1(r3)
 4009350:	19bffb1e 	bne	r3,r6,4009340 <__alt_data_end+0xfc009340>
 4009354:	f800283a 	ret
 4009358:	1007883a 	mov	r3,r2
 400935c:	003ff606 	br	4009338 <__alt_data_end+0xfc009338>
 4009360:	1007883a 	mov	r3,r2
 4009364:	003ff506 	br	400933c <__alt_data_end+0xfc00933c>
 4009368:	f800283a 	ret
 400936c:	500d883a 	mov	r6,r10
 4009370:	003ff106 	br	4009338 <__alt_data_end+0xfc009338>

04009374 <_read_r>:
 4009374:	defffd04 	addi	sp,sp,-12
 4009378:	2805883a 	mov	r2,r5
 400937c:	dc000015 	stw	r16,0(sp)
 4009380:	04010074 	movhi	r16,1025
 4009384:	dc400115 	stw	r17,4(sp)
 4009388:	300b883a 	mov	r5,r6
 400938c:	84180c04 	addi	r16,r16,24624
 4009390:	2023883a 	mov	r17,r4
 4009394:	380d883a 	mov	r6,r7
 4009398:	1009883a 	mov	r4,r2
 400939c:	dfc00215 	stw	ra,8(sp)
 40093a0:	80000015 	stw	zero,0(r16)
 40093a4:	400d8d80 	call	400d8d8 <read>
 40093a8:	00ffffc4 	movi	r3,-1
 40093ac:	10c00526 	beq	r2,r3,40093c4 <_read_r+0x50>
 40093b0:	dfc00217 	ldw	ra,8(sp)
 40093b4:	dc400117 	ldw	r17,4(sp)
 40093b8:	dc000017 	ldw	r16,0(sp)
 40093bc:	dec00304 	addi	sp,sp,12
 40093c0:	f800283a 	ret
 40093c4:	80c00017 	ldw	r3,0(r16)
 40093c8:	183ff926 	beq	r3,zero,40093b0 <__alt_data_end+0xfc0093b0>
 40093cc:	88c00015 	stw	r3,0(r17)
 40093d0:	003ff706 	br	40093b0 <__alt_data_end+0xfc0093b0>

040093d4 <_realloc_r>:
 40093d4:	defff604 	addi	sp,sp,-40
 40093d8:	dc800215 	stw	r18,8(sp)
 40093dc:	dfc00915 	stw	ra,36(sp)
 40093e0:	df000815 	stw	fp,32(sp)
 40093e4:	ddc00715 	stw	r23,28(sp)
 40093e8:	dd800615 	stw	r22,24(sp)
 40093ec:	dd400515 	stw	r21,20(sp)
 40093f0:	dd000415 	stw	r20,16(sp)
 40093f4:	dcc00315 	stw	r19,12(sp)
 40093f8:	dc400115 	stw	r17,4(sp)
 40093fc:	dc000015 	stw	r16,0(sp)
 4009400:	3025883a 	mov	r18,r6
 4009404:	2800b726 	beq	r5,zero,40096e4 <_realloc_r+0x310>
 4009408:	282b883a 	mov	r21,r5
 400940c:	2029883a 	mov	r20,r4
 4009410:	400d8540 	call	400d854 <__malloc_lock>
 4009414:	a8bfff17 	ldw	r2,-4(r21)
 4009418:	043fff04 	movi	r16,-4
 400941c:	90c002c4 	addi	r3,r18,11
 4009420:	01000584 	movi	r4,22
 4009424:	acfffe04 	addi	r19,r21,-8
 4009428:	1420703a 	and	r16,r2,r16
 400942c:	20c0332e 	bgeu	r4,r3,40094fc <_realloc_r+0x128>
 4009430:	047ffe04 	movi	r17,-8
 4009434:	1c62703a 	and	r17,r3,r17
 4009438:	8807883a 	mov	r3,r17
 400943c:	88005816 	blt	r17,zero,40095a0 <_realloc_r+0x1cc>
 4009440:	8c805736 	bltu	r17,r18,40095a0 <_realloc_r+0x1cc>
 4009444:	80c0300e 	bge	r16,r3,4009508 <_realloc_r+0x134>
 4009448:	07010074 	movhi	fp,1025
 400944c:	e70b2a04 	addi	fp,fp,11432
 4009450:	e1c00217 	ldw	r7,8(fp)
 4009454:	9c09883a 	add	r4,r19,r16
 4009458:	22000117 	ldw	r8,4(r4)
 400945c:	21c06326 	beq	r4,r7,40095ec <_realloc_r+0x218>
 4009460:	017fff84 	movi	r5,-2
 4009464:	414a703a 	and	r5,r8,r5
 4009468:	214b883a 	add	r5,r4,r5
 400946c:	29800117 	ldw	r6,4(r5)
 4009470:	3180004c 	andi	r6,r6,1
 4009474:	30003f26 	beq	r6,zero,4009574 <_realloc_r+0x1a0>
 4009478:	1080004c 	andi	r2,r2,1
 400947c:	10008326 	beq	r2,zero,400968c <_realloc_r+0x2b8>
 4009480:	900b883a 	mov	r5,r18
 4009484:	a009883a 	mov	r4,r20
 4009488:	400511c0 	call	400511c <_malloc_r>
 400948c:	1025883a 	mov	r18,r2
 4009490:	10011e26 	beq	r2,zero,400990c <_realloc_r+0x538>
 4009494:	a93fff17 	ldw	r4,-4(r21)
 4009498:	10fffe04 	addi	r3,r2,-8
 400949c:	00bfff84 	movi	r2,-2
 40094a0:	2084703a 	and	r2,r4,r2
 40094a4:	9885883a 	add	r2,r19,r2
 40094a8:	1880ee26 	beq	r3,r2,4009864 <_realloc_r+0x490>
 40094ac:	81bfff04 	addi	r6,r16,-4
 40094b0:	00800904 	movi	r2,36
 40094b4:	1180b836 	bltu	r2,r6,4009798 <_realloc_r+0x3c4>
 40094b8:	00c004c4 	movi	r3,19
 40094bc:	19809636 	bltu	r3,r6,4009718 <_realloc_r+0x344>
 40094c0:	9005883a 	mov	r2,r18
 40094c4:	a807883a 	mov	r3,r21
 40094c8:	19000017 	ldw	r4,0(r3)
 40094cc:	11000015 	stw	r4,0(r2)
 40094d0:	19000117 	ldw	r4,4(r3)
 40094d4:	11000115 	stw	r4,4(r2)
 40094d8:	18c00217 	ldw	r3,8(r3)
 40094dc:	10c00215 	stw	r3,8(r2)
 40094e0:	a80b883a 	mov	r5,r21
 40094e4:	a009883a 	mov	r4,r20
 40094e8:	40049ec0 	call	40049ec <_free_r>
 40094ec:	a009883a 	mov	r4,r20
 40094f0:	400d8780 	call	400d878 <__malloc_unlock>
 40094f4:	9005883a 	mov	r2,r18
 40094f8:	00001206 	br	4009544 <_realloc_r+0x170>
 40094fc:	00c00404 	movi	r3,16
 4009500:	1823883a 	mov	r17,r3
 4009504:	003fce06 	br	4009440 <__alt_data_end+0xfc009440>
 4009508:	a825883a 	mov	r18,r21
 400950c:	8445c83a 	sub	r2,r16,r17
 4009510:	00c003c4 	movi	r3,15
 4009514:	18802636 	bltu	r3,r2,40095b0 <_realloc_r+0x1dc>
 4009518:	99800117 	ldw	r6,4(r19)
 400951c:	9c07883a 	add	r3,r19,r16
 4009520:	3180004c 	andi	r6,r6,1
 4009524:	3420b03a 	or	r16,r6,r16
 4009528:	9c000115 	stw	r16,4(r19)
 400952c:	18800117 	ldw	r2,4(r3)
 4009530:	10800054 	ori	r2,r2,1
 4009534:	18800115 	stw	r2,4(r3)
 4009538:	a009883a 	mov	r4,r20
 400953c:	400d8780 	call	400d878 <__malloc_unlock>
 4009540:	9005883a 	mov	r2,r18
 4009544:	dfc00917 	ldw	ra,36(sp)
 4009548:	df000817 	ldw	fp,32(sp)
 400954c:	ddc00717 	ldw	r23,28(sp)
 4009550:	dd800617 	ldw	r22,24(sp)
 4009554:	dd400517 	ldw	r21,20(sp)
 4009558:	dd000417 	ldw	r20,16(sp)
 400955c:	dcc00317 	ldw	r19,12(sp)
 4009560:	dc800217 	ldw	r18,8(sp)
 4009564:	dc400117 	ldw	r17,4(sp)
 4009568:	dc000017 	ldw	r16,0(sp)
 400956c:	dec00a04 	addi	sp,sp,40
 4009570:	f800283a 	ret
 4009574:	017fff04 	movi	r5,-4
 4009578:	414a703a 	and	r5,r8,r5
 400957c:	814d883a 	add	r6,r16,r5
 4009580:	30c01f16 	blt	r6,r3,4009600 <_realloc_r+0x22c>
 4009584:	20800317 	ldw	r2,12(r4)
 4009588:	20c00217 	ldw	r3,8(r4)
 400958c:	a825883a 	mov	r18,r21
 4009590:	3021883a 	mov	r16,r6
 4009594:	18800315 	stw	r2,12(r3)
 4009598:	10c00215 	stw	r3,8(r2)
 400959c:	003fdb06 	br	400950c <__alt_data_end+0xfc00950c>
 40095a0:	00800304 	movi	r2,12
 40095a4:	a0800015 	stw	r2,0(r20)
 40095a8:	0005883a 	mov	r2,zero
 40095ac:	003fe506 	br	4009544 <__alt_data_end+0xfc009544>
 40095b0:	98c00117 	ldw	r3,4(r19)
 40095b4:	9c4b883a 	add	r5,r19,r17
 40095b8:	11000054 	ori	r4,r2,1
 40095bc:	18c0004c 	andi	r3,r3,1
 40095c0:	1c62b03a 	or	r17,r3,r17
 40095c4:	9c400115 	stw	r17,4(r19)
 40095c8:	29000115 	stw	r4,4(r5)
 40095cc:	2885883a 	add	r2,r5,r2
 40095d0:	10c00117 	ldw	r3,4(r2)
 40095d4:	29400204 	addi	r5,r5,8
 40095d8:	a009883a 	mov	r4,r20
 40095dc:	18c00054 	ori	r3,r3,1
 40095e0:	10c00115 	stw	r3,4(r2)
 40095e4:	40049ec0 	call	40049ec <_free_r>
 40095e8:	003fd306 	br	4009538 <__alt_data_end+0xfc009538>
 40095ec:	017fff04 	movi	r5,-4
 40095f0:	414a703a 	and	r5,r8,r5
 40095f4:	89800404 	addi	r6,r17,16
 40095f8:	8151883a 	add	r8,r16,r5
 40095fc:	4180590e 	bge	r8,r6,4009764 <_realloc_r+0x390>
 4009600:	1080004c 	andi	r2,r2,1
 4009604:	103f9e1e 	bne	r2,zero,4009480 <__alt_data_end+0xfc009480>
 4009608:	adbffe17 	ldw	r22,-8(r21)
 400960c:	00bfff04 	movi	r2,-4
 4009610:	9dadc83a 	sub	r22,r19,r22
 4009614:	b1800117 	ldw	r6,4(r22)
 4009618:	3084703a 	and	r2,r6,r2
 400961c:	20002026 	beq	r4,zero,40096a0 <_realloc_r+0x2cc>
 4009620:	80af883a 	add	r23,r16,r2
 4009624:	b96f883a 	add	r23,r23,r5
 4009628:	21c05f26 	beq	r4,r7,40097a8 <_realloc_r+0x3d4>
 400962c:	b8c01c16 	blt	r23,r3,40096a0 <_realloc_r+0x2cc>
 4009630:	20800317 	ldw	r2,12(r4)
 4009634:	20c00217 	ldw	r3,8(r4)
 4009638:	81bfff04 	addi	r6,r16,-4
 400963c:	01000904 	movi	r4,36
 4009640:	18800315 	stw	r2,12(r3)
 4009644:	10c00215 	stw	r3,8(r2)
 4009648:	b0c00217 	ldw	r3,8(r22)
 400964c:	b0800317 	ldw	r2,12(r22)
 4009650:	b4800204 	addi	r18,r22,8
 4009654:	18800315 	stw	r2,12(r3)
 4009658:	10c00215 	stw	r3,8(r2)
 400965c:	21801b36 	bltu	r4,r6,40096cc <_realloc_r+0x2f8>
 4009660:	008004c4 	movi	r2,19
 4009664:	1180352e 	bgeu	r2,r6,400973c <_realloc_r+0x368>
 4009668:	a8800017 	ldw	r2,0(r21)
 400966c:	b0800215 	stw	r2,8(r22)
 4009670:	a8800117 	ldw	r2,4(r21)
 4009674:	b0800315 	stw	r2,12(r22)
 4009678:	008006c4 	movi	r2,27
 400967c:	11807f36 	bltu	r2,r6,400987c <_realloc_r+0x4a8>
 4009680:	b0800404 	addi	r2,r22,16
 4009684:	ad400204 	addi	r21,r21,8
 4009688:	00002d06 	br	4009740 <_realloc_r+0x36c>
 400968c:	adbffe17 	ldw	r22,-8(r21)
 4009690:	00bfff04 	movi	r2,-4
 4009694:	9dadc83a 	sub	r22,r19,r22
 4009698:	b1000117 	ldw	r4,4(r22)
 400969c:	2084703a 	and	r2,r4,r2
 40096a0:	b03f7726 	beq	r22,zero,4009480 <__alt_data_end+0xfc009480>
 40096a4:	80af883a 	add	r23,r16,r2
 40096a8:	b8ff7516 	blt	r23,r3,4009480 <__alt_data_end+0xfc009480>
 40096ac:	b0800317 	ldw	r2,12(r22)
 40096b0:	b0c00217 	ldw	r3,8(r22)
 40096b4:	81bfff04 	addi	r6,r16,-4
 40096b8:	01000904 	movi	r4,36
 40096bc:	18800315 	stw	r2,12(r3)
 40096c0:	10c00215 	stw	r3,8(r2)
 40096c4:	b4800204 	addi	r18,r22,8
 40096c8:	21bfe52e 	bgeu	r4,r6,4009660 <__alt_data_end+0xfc009660>
 40096cc:	a80b883a 	mov	r5,r21
 40096d0:	9009883a 	mov	r4,r18
 40096d4:	40092180 	call	4009218 <memmove>
 40096d8:	b821883a 	mov	r16,r23
 40096dc:	b027883a 	mov	r19,r22
 40096e0:	003f8a06 	br	400950c <__alt_data_end+0xfc00950c>
 40096e4:	300b883a 	mov	r5,r6
 40096e8:	dfc00917 	ldw	ra,36(sp)
 40096ec:	df000817 	ldw	fp,32(sp)
 40096f0:	ddc00717 	ldw	r23,28(sp)
 40096f4:	dd800617 	ldw	r22,24(sp)
 40096f8:	dd400517 	ldw	r21,20(sp)
 40096fc:	dd000417 	ldw	r20,16(sp)
 4009700:	dcc00317 	ldw	r19,12(sp)
 4009704:	dc800217 	ldw	r18,8(sp)
 4009708:	dc400117 	ldw	r17,4(sp)
 400970c:	dc000017 	ldw	r16,0(sp)
 4009710:	dec00a04 	addi	sp,sp,40
 4009714:	400511c1 	jmpi	400511c <_malloc_r>
 4009718:	a8c00017 	ldw	r3,0(r21)
 400971c:	90c00015 	stw	r3,0(r18)
 4009720:	a8c00117 	ldw	r3,4(r21)
 4009724:	90c00115 	stw	r3,4(r18)
 4009728:	00c006c4 	movi	r3,27
 400972c:	19804536 	bltu	r3,r6,4009844 <_realloc_r+0x470>
 4009730:	90800204 	addi	r2,r18,8
 4009734:	a8c00204 	addi	r3,r21,8
 4009738:	003f6306 	br	40094c8 <__alt_data_end+0xfc0094c8>
 400973c:	9005883a 	mov	r2,r18
 4009740:	a8c00017 	ldw	r3,0(r21)
 4009744:	b821883a 	mov	r16,r23
 4009748:	b027883a 	mov	r19,r22
 400974c:	10c00015 	stw	r3,0(r2)
 4009750:	a8c00117 	ldw	r3,4(r21)
 4009754:	10c00115 	stw	r3,4(r2)
 4009758:	a8c00217 	ldw	r3,8(r21)
 400975c:	10c00215 	stw	r3,8(r2)
 4009760:	003f6a06 	br	400950c <__alt_data_end+0xfc00950c>
 4009764:	9c67883a 	add	r19,r19,r17
 4009768:	4445c83a 	sub	r2,r8,r17
 400976c:	e4c00215 	stw	r19,8(fp)
 4009770:	10800054 	ori	r2,r2,1
 4009774:	98800115 	stw	r2,4(r19)
 4009778:	a8bfff17 	ldw	r2,-4(r21)
 400977c:	a009883a 	mov	r4,r20
 4009780:	1080004c 	andi	r2,r2,1
 4009784:	1462b03a 	or	r17,r2,r17
 4009788:	ac7fff15 	stw	r17,-4(r21)
 400978c:	400d8780 	call	400d878 <__malloc_unlock>
 4009790:	a805883a 	mov	r2,r21
 4009794:	003f6b06 	br	4009544 <__alt_data_end+0xfc009544>
 4009798:	a80b883a 	mov	r5,r21
 400979c:	9009883a 	mov	r4,r18
 40097a0:	40092180 	call	4009218 <memmove>
 40097a4:	003f4e06 	br	40094e0 <__alt_data_end+0xfc0094e0>
 40097a8:	89000404 	addi	r4,r17,16
 40097ac:	b93fbc16 	blt	r23,r4,40096a0 <__alt_data_end+0xfc0096a0>
 40097b0:	b0800317 	ldw	r2,12(r22)
 40097b4:	b0c00217 	ldw	r3,8(r22)
 40097b8:	81bfff04 	addi	r6,r16,-4
 40097bc:	01000904 	movi	r4,36
 40097c0:	18800315 	stw	r2,12(r3)
 40097c4:	10c00215 	stw	r3,8(r2)
 40097c8:	b4800204 	addi	r18,r22,8
 40097cc:	21804336 	bltu	r4,r6,40098dc <_realloc_r+0x508>
 40097d0:	008004c4 	movi	r2,19
 40097d4:	11803f2e 	bgeu	r2,r6,40098d4 <_realloc_r+0x500>
 40097d8:	a8800017 	ldw	r2,0(r21)
 40097dc:	b0800215 	stw	r2,8(r22)
 40097e0:	a8800117 	ldw	r2,4(r21)
 40097e4:	b0800315 	stw	r2,12(r22)
 40097e8:	008006c4 	movi	r2,27
 40097ec:	11803f36 	bltu	r2,r6,40098ec <_realloc_r+0x518>
 40097f0:	b0800404 	addi	r2,r22,16
 40097f4:	ad400204 	addi	r21,r21,8
 40097f8:	a8c00017 	ldw	r3,0(r21)
 40097fc:	10c00015 	stw	r3,0(r2)
 4009800:	a8c00117 	ldw	r3,4(r21)
 4009804:	10c00115 	stw	r3,4(r2)
 4009808:	a8c00217 	ldw	r3,8(r21)
 400980c:	10c00215 	stw	r3,8(r2)
 4009810:	b447883a 	add	r3,r22,r17
 4009814:	bc45c83a 	sub	r2,r23,r17
 4009818:	e0c00215 	stw	r3,8(fp)
 400981c:	10800054 	ori	r2,r2,1
 4009820:	18800115 	stw	r2,4(r3)
 4009824:	b0800117 	ldw	r2,4(r22)
 4009828:	a009883a 	mov	r4,r20
 400982c:	1080004c 	andi	r2,r2,1
 4009830:	1462b03a 	or	r17,r2,r17
 4009834:	b4400115 	stw	r17,4(r22)
 4009838:	400d8780 	call	400d878 <__malloc_unlock>
 400983c:	9005883a 	mov	r2,r18
 4009840:	003f4006 	br	4009544 <__alt_data_end+0xfc009544>
 4009844:	a8c00217 	ldw	r3,8(r21)
 4009848:	90c00215 	stw	r3,8(r18)
 400984c:	a8c00317 	ldw	r3,12(r21)
 4009850:	90c00315 	stw	r3,12(r18)
 4009854:	30801126 	beq	r6,r2,400989c <_realloc_r+0x4c8>
 4009858:	90800404 	addi	r2,r18,16
 400985c:	a8c00404 	addi	r3,r21,16
 4009860:	003f1906 	br	40094c8 <__alt_data_end+0xfc0094c8>
 4009864:	90ffff17 	ldw	r3,-4(r18)
 4009868:	00bfff04 	movi	r2,-4
 400986c:	a825883a 	mov	r18,r21
 4009870:	1884703a 	and	r2,r3,r2
 4009874:	80a1883a 	add	r16,r16,r2
 4009878:	003f2406 	br	400950c <__alt_data_end+0xfc00950c>
 400987c:	a8800217 	ldw	r2,8(r21)
 4009880:	b0800415 	stw	r2,16(r22)
 4009884:	a8800317 	ldw	r2,12(r21)
 4009888:	b0800515 	stw	r2,20(r22)
 400988c:	31000a26 	beq	r6,r4,40098b8 <_realloc_r+0x4e4>
 4009890:	b0800604 	addi	r2,r22,24
 4009894:	ad400404 	addi	r21,r21,16
 4009898:	003fa906 	br	4009740 <__alt_data_end+0xfc009740>
 400989c:	a9000417 	ldw	r4,16(r21)
 40098a0:	90800604 	addi	r2,r18,24
 40098a4:	a8c00604 	addi	r3,r21,24
 40098a8:	91000415 	stw	r4,16(r18)
 40098ac:	a9000517 	ldw	r4,20(r21)
 40098b0:	91000515 	stw	r4,20(r18)
 40098b4:	003f0406 	br	40094c8 <__alt_data_end+0xfc0094c8>
 40098b8:	a8c00417 	ldw	r3,16(r21)
 40098bc:	ad400604 	addi	r21,r21,24
 40098c0:	b0800804 	addi	r2,r22,32
 40098c4:	b0c00615 	stw	r3,24(r22)
 40098c8:	a8ffff17 	ldw	r3,-4(r21)
 40098cc:	b0c00715 	stw	r3,28(r22)
 40098d0:	003f9b06 	br	4009740 <__alt_data_end+0xfc009740>
 40098d4:	9005883a 	mov	r2,r18
 40098d8:	003fc706 	br	40097f8 <__alt_data_end+0xfc0097f8>
 40098dc:	a80b883a 	mov	r5,r21
 40098e0:	9009883a 	mov	r4,r18
 40098e4:	40092180 	call	4009218 <memmove>
 40098e8:	003fc906 	br	4009810 <__alt_data_end+0xfc009810>
 40098ec:	a8800217 	ldw	r2,8(r21)
 40098f0:	b0800415 	stw	r2,16(r22)
 40098f4:	a8800317 	ldw	r2,12(r21)
 40098f8:	b0800515 	stw	r2,20(r22)
 40098fc:	31000726 	beq	r6,r4,400991c <_realloc_r+0x548>
 4009900:	b0800604 	addi	r2,r22,24
 4009904:	ad400404 	addi	r21,r21,16
 4009908:	003fbb06 	br	40097f8 <__alt_data_end+0xfc0097f8>
 400990c:	a009883a 	mov	r4,r20
 4009910:	400d8780 	call	400d878 <__malloc_unlock>
 4009914:	0005883a 	mov	r2,zero
 4009918:	003f0a06 	br	4009544 <__alt_data_end+0xfc009544>
 400991c:	a8c00417 	ldw	r3,16(r21)
 4009920:	ad400604 	addi	r21,r21,24
 4009924:	b0800804 	addi	r2,r22,32
 4009928:	b0c00615 	stw	r3,24(r22)
 400992c:	a8ffff17 	ldw	r3,-4(r21)
 4009930:	b0c00715 	stw	r3,28(r22)
 4009934:	003fb006 	br	40097f8 <__alt_data_end+0xfc0097f8>

04009938 <__swbuf_r>:
 4009938:	defffb04 	addi	sp,sp,-20
 400993c:	dcc00315 	stw	r19,12(sp)
 4009940:	dc800215 	stw	r18,8(sp)
 4009944:	dc000015 	stw	r16,0(sp)
 4009948:	dfc00415 	stw	ra,16(sp)
 400994c:	dc400115 	stw	r17,4(sp)
 4009950:	2025883a 	mov	r18,r4
 4009954:	2827883a 	mov	r19,r5
 4009958:	3021883a 	mov	r16,r6
 400995c:	20000226 	beq	r4,zero,4009968 <__swbuf_r+0x30>
 4009960:	20800e17 	ldw	r2,56(r4)
 4009964:	10004226 	beq	r2,zero,4009a70 <__swbuf_r+0x138>
 4009968:	80800617 	ldw	r2,24(r16)
 400996c:	8100030b 	ldhu	r4,12(r16)
 4009970:	80800215 	stw	r2,8(r16)
 4009974:	2080020c 	andi	r2,r4,8
 4009978:	10003626 	beq	r2,zero,4009a54 <__swbuf_r+0x11c>
 400997c:	80c00417 	ldw	r3,16(r16)
 4009980:	18003426 	beq	r3,zero,4009a54 <__swbuf_r+0x11c>
 4009984:	2088000c 	andi	r2,r4,8192
 4009988:	9c403fcc 	andi	r17,r19,255
 400998c:	10001a26 	beq	r2,zero,40099f8 <__swbuf_r+0xc0>
 4009990:	80800017 	ldw	r2,0(r16)
 4009994:	81000517 	ldw	r4,20(r16)
 4009998:	10c7c83a 	sub	r3,r2,r3
 400999c:	1900200e 	bge	r3,r4,4009a20 <__swbuf_r+0xe8>
 40099a0:	18c00044 	addi	r3,r3,1
 40099a4:	81000217 	ldw	r4,8(r16)
 40099a8:	11400044 	addi	r5,r2,1
 40099ac:	81400015 	stw	r5,0(r16)
 40099b0:	213fffc4 	addi	r4,r4,-1
 40099b4:	81000215 	stw	r4,8(r16)
 40099b8:	14c00005 	stb	r19,0(r2)
 40099bc:	80800517 	ldw	r2,20(r16)
 40099c0:	10c01e26 	beq	r2,r3,4009a3c <__swbuf_r+0x104>
 40099c4:	8080030b 	ldhu	r2,12(r16)
 40099c8:	1080004c 	andi	r2,r2,1
 40099cc:	10000226 	beq	r2,zero,40099d8 <__swbuf_r+0xa0>
 40099d0:	00800284 	movi	r2,10
 40099d4:	88801926 	beq	r17,r2,4009a3c <__swbuf_r+0x104>
 40099d8:	8805883a 	mov	r2,r17
 40099dc:	dfc00417 	ldw	ra,16(sp)
 40099e0:	dcc00317 	ldw	r19,12(sp)
 40099e4:	dc800217 	ldw	r18,8(sp)
 40099e8:	dc400117 	ldw	r17,4(sp)
 40099ec:	dc000017 	ldw	r16,0(sp)
 40099f0:	dec00504 	addi	sp,sp,20
 40099f4:	f800283a 	ret
 40099f8:	81401917 	ldw	r5,100(r16)
 40099fc:	00b7ffc4 	movi	r2,-8193
 4009a00:	21080014 	ori	r4,r4,8192
 4009a04:	2884703a 	and	r2,r5,r2
 4009a08:	80801915 	stw	r2,100(r16)
 4009a0c:	80800017 	ldw	r2,0(r16)
 4009a10:	8100030d 	sth	r4,12(r16)
 4009a14:	81000517 	ldw	r4,20(r16)
 4009a18:	10c7c83a 	sub	r3,r2,r3
 4009a1c:	193fe016 	blt	r3,r4,40099a0 <__alt_data_end+0xfc0099a0>
 4009a20:	800b883a 	mov	r5,r16
 4009a24:	9009883a 	mov	r4,r18
 4009a28:	400448c0 	call	400448c <_fflush_r>
 4009a2c:	1000071e 	bne	r2,zero,4009a4c <__swbuf_r+0x114>
 4009a30:	80800017 	ldw	r2,0(r16)
 4009a34:	00c00044 	movi	r3,1
 4009a38:	003fda06 	br	40099a4 <__alt_data_end+0xfc0099a4>
 4009a3c:	800b883a 	mov	r5,r16
 4009a40:	9009883a 	mov	r4,r18
 4009a44:	400448c0 	call	400448c <_fflush_r>
 4009a48:	103fe326 	beq	r2,zero,40099d8 <__alt_data_end+0xfc0099d8>
 4009a4c:	00bfffc4 	movi	r2,-1
 4009a50:	003fe206 	br	40099dc <__alt_data_end+0xfc0099dc>
 4009a54:	800b883a 	mov	r5,r16
 4009a58:	9009883a 	mov	r4,r18
 4009a5c:	400286c0 	call	400286c <__swsetup_r>
 4009a60:	103ffa1e 	bne	r2,zero,4009a4c <__alt_data_end+0xfc009a4c>
 4009a64:	8100030b 	ldhu	r4,12(r16)
 4009a68:	80c00417 	ldw	r3,16(r16)
 4009a6c:	003fc506 	br	4009984 <__alt_data_end+0xfc009984>
 4009a70:	40048780 	call	4004878 <__sinit>
 4009a74:	003fbc06 	br	4009968 <__alt_data_end+0xfc009968>

04009a78 <__swbuf>:
 4009a78:	00810074 	movhi	r2,1025
 4009a7c:	1090f304 	addi	r2,r2,17356
 4009a80:	280d883a 	mov	r6,r5
 4009a84:	200b883a 	mov	r5,r4
 4009a88:	11000017 	ldw	r4,0(r2)
 4009a8c:	40099381 	jmpi	4009938 <__swbuf_r>

04009a90 <_wcrtomb_r>:
 4009a90:	defff604 	addi	sp,sp,-40
 4009a94:	00810074 	movhi	r2,1025
 4009a98:	dc800815 	stw	r18,32(sp)
 4009a9c:	dc400715 	stw	r17,28(sp)
 4009aa0:	dc000615 	stw	r16,24(sp)
 4009aa4:	1090f704 	addi	r2,r2,17372
 4009aa8:	dfc00915 	stw	ra,36(sp)
 4009aac:	2021883a 	mov	r16,r4
 4009ab0:	3823883a 	mov	r17,r7
 4009ab4:	14800017 	ldw	r18,0(r2)
 4009ab8:	28001426 	beq	r5,zero,4009b0c <_wcrtomb_r+0x7c>
 4009abc:	d9400415 	stw	r5,16(sp)
 4009ac0:	d9800515 	stw	r6,20(sp)
 4009ac4:	4004f000 	call	4004f00 <__locale_charset>
 4009ac8:	d9800517 	ldw	r6,20(sp)
 4009acc:	d9400417 	ldw	r5,16(sp)
 4009ad0:	100f883a 	mov	r7,r2
 4009ad4:	dc400015 	stw	r17,0(sp)
 4009ad8:	8009883a 	mov	r4,r16
 4009adc:	903ee83a 	callr	r18
 4009ae0:	00ffffc4 	movi	r3,-1
 4009ae4:	10c0031e 	bne	r2,r3,4009af4 <_wcrtomb_r+0x64>
 4009ae8:	88000015 	stw	zero,0(r17)
 4009aec:	00c02284 	movi	r3,138
 4009af0:	80c00015 	stw	r3,0(r16)
 4009af4:	dfc00917 	ldw	ra,36(sp)
 4009af8:	dc800817 	ldw	r18,32(sp)
 4009afc:	dc400717 	ldw	r17,28(sp)
 4009b00:	dc000617 	ldw	r16,24(sp)
 4009b04:	dec00a04 	addi	sp,sp,40
 4009b08:	f800283a 	ret
 4009b0c:	4004f000 	call	4004f00 <__locale_charset>
 4009b10:	100f883a 	mov	r7,r2
 4009b14:	dc400015 	stw	r17,0(sp)
 4009b18:	000d883a 	mov	r6,zero
 4009b1c:	d9400104 	addi	r5,sp,4
 4009b20:	8009883a 	mov	r4,r16
 4009b24:	903ee83a 	callr	r18
 4009b28:	003fed06 	br	4009ae0 <__alt_data_end+0xfc009ae0>

04009b2c <wcrtomb>:
 4009b2c:	defff604 	addi	sp,sp,-40
 4009b30:	00810074 	movhi	r2,1025
 4009b34:	dc800615 	stw	r18,24(sp)
 4009b38:	dc400515 	stw	r17,20(sp)
 4009b3c:	1090f304 	addi	r2,r2,17356
 4009b40:	dfc00915 	stw	ra,36(sp)
 4009b44:	dd000815 	stw	r20,32(sp)
 4009b48:	dcc00715 	stw	r19,28(sp)
 4009b4c:	dc000415 	stw	r16,16(sp)
 4009b50:	3025883a 	mov	r18,r6
 4009b54:	14400017 	ldw	r17,0(r2)
 4009b58:	20001926 	beq	r4,zero,4009bc0 <wcrtomb+0x94>
 4009b5c:	00810074 	movhi	r2,1025
 4009b60:	1090f704 	addi	r2,r2,17372
 4009b64:	15000017 	ldw	r20,0(r2)
 4009b68:	2021883a 	mov	r16,r4
 4009b6c:	2827883a 	mov	r19,r5
 4009b70:	4004f000 	call	4004f00 <__locale_charset>
 4009b74:	100f883a 	mov	r7,r2
 4009b78:	dc800015 	stw	r18,0(sp)
 4009b7c:	980d883a 	mov	r6,r19
 4009b80:	800b883a 	mov	r5,r16
 4009b84:	8809883a 	mov	r4,r17
 4009b88:	a03ee83a 	callr	r20
 4009b8c:	00ffffc4 	movi	r3,-1
 4009b90:	10c0031e 	bne	r2,r3,4009ba0 <wcrtomb+0x74>
 4009b94:	90000015 	stw	zero,0(r18)
 4009b98:	00c02284 	movi	r3,138
 4009b9c:	88c00015 	stw	r3,0(r17)
 4009ba0:	dfc00917 	ldw	ra,36(sp)
 4009ba4:	dd000817 	ldw	r20,32(sp)
 4009ba8:	dcc00717 	ldw	r19,28(sp)
 4009bac:	dc800617 	ldw	r18,24(sp)
 4009bb0:	dc400517 	ldw	r17,20(sp)
 4009bb4:	dc000417 	ldw	r16,16(sp)
 4009bb8:	dec00a04 	addi	sp,sp,40
 4009bbc:	f800283a 	ret
 4009bc0:	00810074 	movhi	r2,1025
 4009bc4:	1090f704 	addi	r2,r2,17372
 4009bc8:	14000017 	ldw	r16,0(r2)
 4009bcc:	4004f000 	call	4004f00 <__locale_charset>
 4009bd0:	100f883a 	mov	r7,r2
 4009bd4:	dc800015 	stw	r18,0(sp)
 4009bd8:	000d883a 	mov	r6,zero
 4009bdc:	d9400104 	addi	r5,sp,4
 4009be0:	8809883a 	mov	r4,r17
 4009be4:	803ee83a 	callr	r16
 4009be8:	003fe806 	br	4009b8c <__alt_data_end+0xfc009b8c>

04009bec <__ascii_wctomb>:
 4009bec:	28000526 	beq	r5,zero,4009c04 <__ascii_wctomb+0x18>
 4009bf0:	00803fc4 	movi	r2,255
 4009bf4:	11800536 	bltu	r2,r6,4009c0c <__ascii_wctomb+0x20>
 4009bf8:	29800005 	stb	r6,0(r5)
 4009bfc:	00800044 	movi	r2,1
 4009c00:	f800283a 	ret
 4009c04:	0005883a 	mov	r2,zero
 4009c08:	f800283a 	ret
 4009c0c:	00802284 	movi	r2,138
 4009c10:	20800015 	stw	r2,0(r4)
 4009c14:	00bfffc4 	movi	r2,-1
 4009c18:	f800283a 	ret

04009c1c <_wctomb_r>:
 4009c1c:	00810074 	movhi	r2,1025
 4009c20:	defff904 	addi	sp,sp,-28
 4009c24:	1090f704 	addi	r2,r2,17372
 4009c28:	dfc00615 	stw	ra,24(sp)
 4009c2c:	dc400515 	stw	r17,20(sp)
 4009c30:	dc000415 	stw	r16,16(sp)
 4009c34:	3823883a 	mov	r17,r7
 4009c38:	14000017 	ldw	r16,0(r2)
 4009c3c:	d9000115 	stw	r4,4(sp)
 4009c40:	d9400215 	stw	r5,8(sp)
 4009c44:	d9800315 	stw	r6,12(sp)
 4009c48:	4004f000 	call	4004f00 <__locale_charset>
 4009c4c:	d9800317 	ldw	r6,12(sp)
 4009c50:	d9400217 	ldw	r5,8(sp)
 4009c54:	d9000117 	ldw	r4,4(sp)
 4009c58:	100f883a 	mov	r7,r2
 4009c5c:	dc400015 	stw	r17,0(sp)
 4009c60:	803ee83a 	callr	r16
 4009c64:	dfc00617 	ldw	ra,24(sp)
 4009c68:	dc400517 	ldw	r17,20(sp)
 4009c6c:	dc000417 	ldw	r16,16(sp)
 4009c70:	dec00704 	addi	sp,sp,28
 4009c74:	f800283a 	ret

04009c78 <__udivdi3>:
 4009c78:	defff404 	addi	sp,sp,-48
 4009c7c:	dcc00515 	stw	r19,20(sp)
 4009c80:	dc000215 	stw	r16,8(sp)
 4009c84:	dfc00b15 	stw	ra,44(sp)
 4009c88:	df000a15 	stw	fp,40(sp)
 4009c8c:	ddc00915 	stw	r23,36(sp)
 4009c90:	dd800815 	stw	r22,32(sp)
 4009c94:	dd400715 	stw	r21,28(sp)
 4009c98:	dd000615 	stw	r20,24(sp)
 4009c9c:	dc800415 	stw	r18,16(sp)
 4009ca0:	dc400315 	stw	r17,12(sp)
 4009ca4:	2027883a 	mov	r19,r4
 4009ca8:	2821883a 	mov	r16,r5
 4009cac:	3800461e 	bne	r7,zero,4009dc8 <__udivdi3+0x150>
 4009cb0:	3023883a 	mov	r17,r6
 4009cb4:	2025883a 	mov	r18,r4
 4009cb8:	2980572e 	bgeu	r5,r6,4009e18 <__udivdi3+0x1a0>
 4009cbc:	00bfffd4 	movui	r2,65535
 4009cc0:	282d883a 	mov	r22,r5
 4009cc4:	1180b236 	bltu	r2,r6,4009f90 <__udivdi3+0x318>
 4009cc8:	00803fc4 	movi	r2,255
 4009ccc:	1185803a 	cmpltu	r2,r2,r6
 4009cd0:	100490fa 	slli	r2,r2,3
 4009cd4:	3086d83a 	srl	r3,r6,r2
 4009cd8:	01010074 	movhi	r4,1025
 4009cdc:	2109a804 	addi	r4,r4,9888
 4009ce0:	20c7883a 	add	r3,r4,r3
 4009ce4:	18c00003 	ldbu	r3,0(r3)
 4009ce8:	1885883a 	add	r2,r3,r2
 4009cec:	00c00804 	movi	r3,32
 4009cf0:	1887c83a 	sub	r3,r3,r2
 4009cf4:	18000526 	beq	r3,zero,4009d0c <__udivdi3+0x94>
 4009cf8:	80e0983a 	sll	r16,r16,r3
 4009cfc:	9884d83a 	srl	r2,r19,r2
 4009d00:	30e2983a 	sll	r17,r6,r3
 4009d04:	98e4983a 	sll	r18,r19,r3
 4009d08:	142cb03a 	or	r22,r2,r16
 4009d0c:	882ad43a 	srli	r21,r17,16
 4009d10:	b009883a 	mov	r4,r22
 4009d14:	8d3fffcc 	andi	r20,r17,65535
 4009d18:	a80b883a 	mov	r5,r21
 4009d1c:	400a9940 	call	400a994 <__umodsi3>
 4009d20:	b009883a 	mov	r4,r22
 4009d24:	a80b883a 	mov	r5,r21
 4009d28:	1027883a 	mov	r19,r2
 4009d2c:	400a9300 	call	400a930 <__udivsi3>
 4009d30:	100b883a 	mov	r5,r2
 4009d34:	a009883a 	mov	r4,r20
 4009d38:	102d883a 	mov	r22,r2
 4009d3c:	400a9ec0 	call	400a9ec <__mulsi3>
 4009d40:	9826943a 	slli	r19,r19,16
 4009d44:	9006d43a 	srli	r3,r18,16
 4009d48:	1cc6b03a 	or	r3,r3,r19
 4009d4c:	1880052e 	bgeu	r3,r2,4009d64 <__udivdi3+0xec>
 4009d50:	1c47883a 	add	r3,r3,r17
 4009d54:	b13fffc4 	addi	r4,r22,-1
 4009d58:	1c400136 	bltu	r3,r17,4009d60 <__udivdi3+0xe8>
 4009d5c:	18814236 	bltu	r3,r2,400a268 <__udivdi3+0x5f0>
 4009d60:	202d883a 	mov	r22,r4
 4009d64:	18a1c83a 	sub	r16,r3,r2
 4009d68:	8009883a 	mov	r4,r16
 4009d6c:	a80b883a 	mov	r5,r21
 4009d70:	400a9940 	call	400a994 <__umodsi3>
 4009d74:	1027883a 	mov	r19,r2
 4009d78:	8009883a 	mov	r4,r16
 4009d7c:	a80b883a 	mov	r5,r21
 4009d80:	9826943a 	slli	r19,r19,16
 4009d84:	400a9300 	call	400a930 <__udivsi3>
 4009d88:	100b883a 	mov	r5,r2
 4009d8c:	a009883a 	mov	r4,r20
 4009d90:	94bfffcc 	andi	r18,r18,65535
 4009d94:	1021883a 	mov	r16,r2
 4009d98:	94e4b03a 	or	r18,r18,r19
 4009d9c:	400a9ec0 	call	400a9ec <__mulsi3>
 4009da0:	9080052e 	bgeu	r18,r2,4009db8 <__udivdi3+0x140>
 4009da4:	8ca5883a 	add	r18,r17,r18
 4009da8:	80ffffc4 	addi	r3,r16,-1
 4009dac:	94410c36 	bltu	r18,r17,400a1e0 <__udivdi3+0x568>
 4009db0:	90810b2e 	bgeu	r18,r2,400a1e0 <__udivdi3+0x568>
 4009db4:	843fff84 	addi	r16,r16,-2
 4009db8:	b004943a 	slli	r2,r22,16
 4009dbc:	0007883a 	mov	r3,zero
 4009dc0:	1404b03a 	or	r2,r2,r16
 4009dc4:	00005e06 	br	4009f40 <__udivdi3+0x2c8>
 4009dc8:	29c05b36 	bltu	r5,r7,4009f38 <__udivdi3+0x2c0>
 4009dcc:	00bfffd4 	movui	r2,65535
 4009dd0:	11c0672e 	bgeu	r2,r7,4009f70 <__udivdi3+0x2f8>
 4009dd4:	00804034 	movhi	r2,256
 4009dd8:	10bfffc4 	addi	r2,r2,-1
 4009ddc:	11c10a36 	bltu	r2,r7,400a208 <__udivdi3+0x590>
 4009de0:	00800404 	movi	r2,16
 4009de4:	3886d83a 	srl	r3,r7,r2
 4009de8:	01010074 	movhi	r4,1025
 4009dec:	2109a804 	addi	r4,r4,9888
 4009df0:	20c7883a 	add	r3,r4,r3
 4009df4:	18c00003 	ldbu	r3,0(r3)
 4009df8:	05c00804 	movi	r23,32
 4009dfc:	1885883a 	add	r2,r3,r2
 4009e00:	b8afc83a 	sub	r23,r23,r2
 4009e04:	b800671e 	bne	r23,zero,4009fa4 <__udivdi3+0x32c>
 4009e08:	3c010536 	bltu	r7,r16,400a220 <__udivdi3+0x5a8>
 4009e0c:	9985403a 	cmpgeu	r2,r19,r6
 4009e10:	0007883a 	mov	r3,zero
 4009e14:	00004a06 	br	4009f40 <__udivdi3+0x2c8>
 4009e18:	3000041e 	bne	r6,zero,4009e2c <__udivdi3+0x1b4>
 4009e1c:	000b883a 	mov	r5,zero
 4009e20:	01000044 	movi	r4,1
 4009e24:	400a9300 	call	400a930 <__udivsi3>
 4009e28:	1023883a 	mov	r17,r2
 4009e2c:	00bfffd4 	movui	r2,65535
 4009e30:	1440532e 	bgeu	r2,r17,4009f80 <__udivdi3+0x308>
 4009e34:	00804034 	movhi	r2,256
 4009e38:	10bfffc4 	addi	r2,r2,-1
 4009e3c:	1440f436 	bltu	r2,r17,400a210 <__udivdi3+0x598>
 4009e40:	00800404 	movi	r2,16
 4009e44:	8886d83a 	srl	r3,r17,r2
 4009e48:	01010074 	movhi	r4,1025
 4009e4c:	2109a804 	addi	r4,r4,9888
 4009e50:	20c7883a 	add	r3,r4,r3
 4009e54:	18c00003 	ldbu	r3,0(r3)
 4009e58:	1885883a 	add	r2,r3,r2
 4009e5c:	00c00804 	movi	r3,32
 4009e60:	1887c83a 	sub	r3,r3,r2
 4009e64:	1800a51e 	bne	r3,zero,400a0fc <__udivdi3+0x484>
 4009e68:	882ad43a 	srli	r21,r17,16
 4009e6c:	8461c83a 	sub	r16,r16,r17
 4009e70:	8d3fffcc 	andi	r20,r17,65535
 4009e74:	00c00044 	movi	r3,1
 4009e78:	a80b883a 	mov	r5,r21
 4009e7c:	8009883a 	mov	r4,r16
 4009e80:	d8c00115 	stw	r3,4(sp)
 4009e84:	400a9940 	call	400a994 <__umodsi3>
 4009e88:	a80b883a 	mov	r5,r21
 4009e8c:	8009883a 	mov	r4,r16
 4009e90:	1027883a 	mov	r19,r2
 4009e94:	400a9300 	call	400a930 <__udivsi3>
 4009e98:	a00b883a 	mov	r5,r20
 4009e9c:	1009883a 	mov	r4,r2
 4009ea0:	102d883a 	mov	r22,r2
 4009ea4:	400a9ec0 	call	400a9ec <__mulsi3>
 4009ea8:	9826943a 	slli	r19,r19,16
 4009eac:	900ed43a 	srli	r7,r18,16
 4009eb0:	d8c00117 	ldw	r3,4(sp)
 4009eb4:	3cceb03a 	or	r7,r7,r19
 4009eb8:	3880052e 	bgeu	r7,r2,4009ed0 <__udivdi3+0x258>
 4009ebc:	3c4f883a 	add	r7,r7,r17
 4009ec0:	b13fffc4 	addi	r4,r22,-1
 4009ec4:	3c400136 	bltu	r7,r17,4009ecc <__udivdi3+0x254>
 4009ec8:	3880e436 	bltu	r7,r2,400a25c <__udivdi3+0x5e4>
 4009ecc:	202d883a 	mov	r22,r4
 4009ed0:	38a1c83a 	sub	r16,r7,r2
 4009ed4:	8009883a 	mov	r4,r16
 4009ed8:	a80b883a 	mov	r5,r21
 4009edc:	d8c00115 	stw	r3,4(sp)
 4009ee0:	400a9940 	call	400a994 <__umodsi3>
 4009ee4:	1027883a 	mov	r19,r2
 4009ee8:	8009883a 	mov	r4,r16
 4009eec:	a80b883a 	mov	r5,r21
 4009ef0:	9826943a 	slli	r19,r19,16
 4009ef4:	400a9300 	call	400a930 <__udivsi3>
 4009ef8:	a00b883a 	mov	r5,r20
 4009efc:	1009883a 	mov	r4,r2
 4009f00:	94bfffcc 	andi	r18,r18,65535
 4009f04:	1021883a 	mov	r16,r2
 4009f08:	94e4b03a 	or	r18,r18,r19
 4009f0c:	400a9ec0 	call	400a9ec <__mulsi3>
 4009f10:	d8c00117 	ldw	r3,4(sp)
 4009f14:	9080052e 	bgeu	r18,r2,4009f2c <__udivdi3+0x2b4>
 4009f18:	8ca5883a 	add	r18,r17,r18
 4009f1c:	813fffc4 	addi	r4,r16,-1
 4009f20:	9440ad36 	bltu	r18,r17,400a1d8 <__udivdi3+0x560>
 4009f24:	9080ac2e 	bgeu	r18,r2,400a1d8 <__udivdi3+0x560>
 4009f28:	843fff84 	addi	r16,r16,-2
 4009f2c:	b004943a 	slli	r2,r22,16
 4009f30:	1404b03a 	or	r2,r2,r16
 4009f34:	00000206 	br	4009f40 <__udivdi3+0x2c8>
 4009f38:	0007883a 	mov	r3,zero
 4009f3c:	0005883a 	mov	r2,zero
 4009f40:	dfc00b17 	ldw	ra,44(sp)
 4009f44:	df000a17 	ldw	fp,40(sp)
 4009f48:	ddc00917 	ldw	r23,36(sp)
 4009f4c:	dd800817 	ldw	r22,32(sp)
 4009f50:	dd400717 	ldw	r21,28(sp)
 4009f54:	dd000617 	ldw	r20,24(sp)
 4009f58:	dcc00517 	ldw	r19,20(sp)
 4009f5c:	dc800417 	ldw	r18,16(sp)
 4009f60:	dc400317 	ldw	r17,12(sp)
 4009f64:	dc000217 	ldw	r16,8(sp)
 4009f68:	dec00c04 	addi	sp,sp,48
 4009f6c:	f800283a 	ret
 4009f70:	00803fc4 	movi	r2,255
 4009f74:	11c5803a 	cmpltu	r2,r2,r7
 4009f78:	100490fa 	slli	r2,r2,3
 4009f7c:	003f9906 	br	4009de4 <__alt_data_end+0xfc009de4>
 4009f80:	00803fc4 	movi	r2,255
 4009f84:	1445803a 	cmpltu	r2,r2,r17
 4009f88:	100490fa 	slli	r2,r2,3
 4009f8c:	003fad06 	br	4009e44 <__alt_data_end+0xfc009e44>
 4009f90:	00804034 	movhi	r2,256
 4009f94:	10bfffc4 	addi	r2,r2,-1
 4009f98:	11809f36 	bltu	r2,r6,400a218 <__udivdi3+0x5a0>
 4009f9c:	00800404 	movi	r2,16
 4009fa0:	003f4c06 	br	4009cd4 <__alt_data_end+0xfc009cd4>
 4009fa4:	3dce983a 	sll	r7,r7,r23
 4009fa8:	30b8d83a 	srl	fp,r6,r2
 4009fac:	80a2d83a 	srl	r17,r16,r2
 4009fb0:	35cc983a 	sll	r6,r6,r23
 4009fb4:	3f38b03a 	or	fp,r7,fp
 4009fb8:	e024d43a 	srli	r18,fp,16
 4009fbc:	9884d83a 	srl	r2,r19,r2
 4009fc0:	85e0983a 	sll	r16,r16,r23
 4009fc4:	8809883a 	mov	r4,r17
 4009fc8:	900b883a 	mov	r5,r18
 4009fcc:	d9800015 	stw	r6,0(sp)
 4009fd0:	1420b03a 	or	r16,r2,r16
 4009fd4:	400a9940 	call	400a994 <__umodsi3>
 4009fd8:	900b883a 	mov	r5,r18
 4009fdc:	8809883a 	mov	r4,r17
 4009fe0:	1029883a 	mov	r20,r2
 4009fe4:	e5bfffcc 	andi	r22,fp,65535
 4009fe8:	400a9300 	call	400a930 <__udivsi3>
 4009fec:	100b883a 	mov	r5,r2
 4009ff0:	b009883a 	mov	r4,r22
 4009ff4:	102b883a 	mov	r21,r2
 4009ff8:	400a9ec0 	call	400a9ec <__mulsi3>
 4009ffc:	a028943a 	slli	r20,r20,16
 400a000:	8006d43a 	srli	r3,r16,16
 400a004:	1d06b03a 	or	r3,r3,r20
 400a008:	1880042e 	bgeu	r3,r2,400a01c <__udivdi3+0x3a4>
 400a00c:	1f07883a 	add	r3,r3,fp
 400a010:	a93fffc4 	addi	r4,r21,-1
 400a014:	1f00892e 	bgeu	r3,fp,400a23c <__udivdi3+0x5c4>
 400a018:	202b883a 	mov	r21,r4
 400a01c:	18a3c83a 	sub	r17,r3,r2
 400a020:	8809883a 	mov	r4,r17
 400a024:	900b883a 	mov	r5,r18
 400a028:	400a9940 	call	400a994 <__umodsi3>
 400a02c:	1029883a 	mov	r20,r2
 400a030:	8809883a 	mov	r4,r17
 400a034:	900b883a 	mov	r5,r18
 400a038:	a028943a 	slli	r20,r20,16
 400a03c:	400a9300 	call	400a930 <__udivsi3>
 400a040:	100b883a 	mov	r5,r2
 400a044:	b009883a 	mov	r4,r22
 400a048:	843fffcc 	andi	r16,r16,65535
 400a04c:	1023883a 	mov	r17,r2
 400a050:	8520b03a 	or	r16,r16,r20
 400a054:	400a9ec0 	call	400a9ec <__mulsi3>
 400a058:	8080042e 	bgeu	r16,r2,400a06c <__udivdi3+0x3f4>
 400a05c:	8721883a 	add	r16,r16,fp
 400a060:	88ffffc4 	addi	r3,r17,-1
 400a064:	8700712e 	bgeu	r16,fp,400a22c <__udivdi3+0x5b4>
 400a068:	1823883a 	mov	r17,r3
 400a06c:	a80e943a 	slli	r7,r21,16
 400a070:	d8c00017 	ldw	r3,0(sp)
 400a074:	80a1c83a 	sub	r16,r16,r2
 400a078:	3c64b03a 	or	r18,r7,r17
 400a07c:	1d3fffcc 	andi	r20,r3,65535
 400a080:	9022d43a 	srli	r17,r18,16
 400a084:	95bfffcc 	andi	r22,r18,65535
 400a088:	a00b883a 	mov	r5,r20
 400a08c:	b009883a 	mov	r4,r22
 400a090:	182ad43a 	srli	r21,r3,16
 400a094:	400a9ec0 	call	400a9ec <__mulsi3>
 400a098:	a00b883a 	mov	r5,r20
 400a09c:	8809883a 	mov	r4,r17
 400a0a0:	1039883a 	mov	fp,r2
 400a0a4:	400a9ec0 	call	400a9ec <__mulsi3>
 400a0a8:	8809883a 	mov	r4,r17
 400a0ac:	a80b883a 	mov	r5,r21
 400a0b0:	1029883a 	mov	r20,r2
 400a0b4:	400a9ec0 	call	400a9ec <__mulsi3>
 400a0b8:	a80b883a 	mov	r5,r21
 400a0bc:	b009883a 	mov	r4,r22
 400a0c0:	1023883a 	mov	r17,r2
 400a0c4:	400a9ec0 	call	400a9ec <__mulsi3>
 400a0c8:	e006d43a 	srli	r3,fp,16
 400a0cc:	1505883a 	add	r2,r2,r20
 400a0d0:	1887883a 	add	r3,r3,r2
 400a0d4:	1d00022e 	bgeu	r3,r20,400a0e0 <__udivdi3+0x468>
 400a0d8:	00800074 	movhi	r2,1
 400a0dc:	88a3883a 	add	r17,r17,r2
 400a0e0:	1804d43a 	srli	r2,r3,16
 400a0e4:	1463883a 	add	r17,r2,r17
 400a0e8:	84404436 	bltu	r16,r17,400a1fc <__udivdi3+0x584>
 400a0ec:	84403e26 	beq	r16,r17,400a1e8 <__udivdi3+0x570>
 400a0f0:	9005883a 	mov	r2,r18
 400a0f4:	0007883a 	mov	r3,zero
 400a0f8:	003f9106 	br	4009f40 <__alt_data_end+0xfc009f40>
 400a0fc:	88e2983a 	sll	r17,r17,r3
 400a100:	80aed83a 	srl	r23,r16,r2
 400a104:	80e0983a 	sll	r16,r16,r3
 400a108:	882ad43a 	srli	r21,r17,16
 400a10c:	9884d83a 	srl	r2,r19,r2
 400a110:	b809883a 	mov	r4,r23
 400a114:	a80b883a 	mov	r5,r21
 400a118:	98e4983a 	sll	r18,r19,r3
 400a11c:	142cb03a 	or	r22,r2,r16
 400a120:	400a9940 	call	400a994 <__umodsi3>
 400a124:	b809883a 	mov	r4,r23
 400a128:	a80b883a 	mov	r5,r21
 400a12c:	1027883a 	mov	r19,r2
 400a130:	8d3fffcc 	andi	r20,r17,65535
 400a134:	400a9300 	call	400a930 <__udivsi3>
 400a138:	a009883a 	mov	r4,r20
 400a13c:	100b883a 	mov	r5,r2
 400a140:	102f883a 	mov	r23,r2
 400a144:	400a9ec0 	call	400a9ec <__mulsi3>
 400a148:	9826943a 	slli	r19,r19,16
 400a14c:	b008d43a 	srli	r4,r22,16
 400a150:	24c8b03a 	or	r4,r4,r19
 400a154:	2080062e 	bgeu	r4,r2,400a170 <__udivdi3+0x4f8>
 400a158:	2449883a 	add	r4,r4,r17
 400a15c:	b8ffffc4 	addi	r3,r23,-1
 400a160:	24403c36 	bltu	r4,r17,400a254 <__udivdi3+0x5dc>
 400a164:	20803b2e 	bgeu	r4,r2,400a254 <__udivdi3+0x5dc>
 400a168:	bdffff84 	addi	r23,r23,-2
 400a16c:	2449883a 	add	r4,r4,r17
 400a170:	20a1c83a 	sub	r16,r4,r2
 400a174:	a80b883a 	mov	r5,r21
 400a178:	8009883a 	mov	r4,r16
 400a17c:	400a9940 	call	400a994 <__umodsi3>
 400a180:	a80b883a 	mov	r5,r21
 400a184:	8009883a 	mov	r4,r16
 400a188:	1027883a 	mov	r19,r2
 400a18c:	400a9300 	call	400a930 <__udivsi3>
 400a190:	a009883a 	mov	r4,r20
 400a194:	100b883a 	mov	r5,r2
 400a198:	9826943a 	slli	r19,r19,16
 400a19c:	1039883a 	mov	fp,r2
 400a1a0:	400a9ec0 	call	400a9ec <__mulsi3>
 400a1a4:	b13fffcc 	andi	r4,r22,65535
 400a1a8:	24c8b03a 	or	r4,r4,r19
 400a1ac:	2080062e 	bgeu	r4,r2,400a1c8 <__udivdi3+0x550>
 400a1b0:	2449883a 	add	r4,r4,r17
 400a1b4:	e0ffffc4 	addi	r3,fp,-1
 400a1b8:	24402436 	bltu	r4,r17,400a24c <__udivdi3+0x5d4>
 400a1bc:	2080232e 	bgeu	r4,r2,400a24c <__udivdi3+0x5d4>
 400a1c0:	e73fff84 	addi	fp,fp,-2
 400a1c4:	2449883a 	add	r4,r4,r17
 400a1c8:	b82e943a 	slli	r23,r23,16
 400a1cc:	20a1c83a 	sub	r16,r4,r2
 400a1d0:	bf06b03a 	or	r3,r23,fp
 400a1d4:	003f2806 	br	4009e78 <__alt_data_end+0xfc009e78>
 400a1d8:	2021883a 	mov	r16,r4
 400a1dc:	003f5306 	br	4009f2c <__alt_data_end+0xfc009f2c>
 400a1e0:	1821883a 	mov	r16,r3
 400a1e4:	003ef406 	br	4009db8 <__alt_data_end+0xfc009db8>
 400a1e8:	1806943a 	slli	r3,r3,16
 400a1ec:	9de6983a 	sll	r19,r19,r23
 400a1f0:	e73fffcc 	andi	fp,fp,65535
 400a1f4:	1f07883a 	add	r3,r3,fp
 400a1f8:	98ffbd2e 	bgeu	r19,r3,400a0f0 <__alt_data_end+0xfc00a0f0>
 400a1fc:	90bfffc4 	addi	r2,r18,-1
 400a200:	0007883a 	mov	r3,zero
 400a204:	003f4e06 	br	4009f40 <__alt_data_end+0xfc009f40>
 400a208:	00800604 	movi	r2,24
 400a20c:	003ef506 	br	4009de4 <__alt_data_end+0xfc009de4>
 400a210:	00800604 	movi	r2,24
 400a214:	003f0b06 	br	4009e44 <__alt_data_end+0xfc009e44>
 400a218:	00800604 	movi	r2,24
 400a21c:	003ead06 	br	4009cd4 <__alt_data_end+0xfc009cd4>
 400a220:	0007883a 	mov	r3,zero
 400a224:	00800044 	movi	r2,1
 400a228:	003f4506 	br	4009f40 <__alt_data_end+0xfc009f40>
 400a22c:	80bf8e2e 	bgeu	r16,r2,400a068 <__alt_data_end+0xfc00a068>
 400a230:	8c7fff84 	addi	r17,r17,-2
 400a234:	8721883a 	add	r16,r16,fp
 400a238:	003f8c06 	br	400a06c <__alt_data_end+0xfc00a06c>
 400a23c:	18bf762e 	bgeu	r3,r2,400a018 <__alt_data_end+0xfc00a018>
 400a240:	ad7fff84 	addi	r21,r21,-2
 400a244:	1f07883a 	add	r3,r3,fp
 400a248:	003f7406 	br	400a01c <__alt_data_end+0xfc00a01c>
 400a24c:	1839883a 	mov	fp,r3
 400a250:	003fdd06 	br	400a1c8 <__alt_data_end+0xfc00a1c8>
 400a254:	182f883a 	mov	r23,r3
 400a258:	003fc506 	br	400a170 <__alt_data_end+0xfc00a170>
 400a25c:	b5bfff84 	addi	r22,r22,-2
 400a260:	3c4f883a 	add	r7,r7,r17
 400a264:	003f1a06 	br	4009ed0 <__alt_data_end+0xfc009ed0>
 400a268:	b5bfff84 	addi	r22,r22,-2
 400a26c:	1c47883a 	add	r3,r3,r17
 400a270:	003ebc06 	br	4009d64 <__alt_data_end+0xfc009d64>

0400a274 <__umoddi3>:
 400a274:	defff304 	addi	sp,sp,-52
 400a278:	df000b15 	stw	fp,44(sp)
 400a27c:	dc400415 	stw	r17,16(sp)
 400a280:	dc000315 	stw	r16,12(sp)
 400a284:	dfc00c15 	stw	ra,48(sp)
 400a288:	ddc00a15 	stw	r23,40(sp)
 400a28c:	dd800915 	stw	r22,36(sp)
 400a290:	dd400815 	stw	r21,32(sp)
 400a294:	dd000715 	stw	r20,28(sp)
 400a298:	dcc00615 	stw	r19,24(sp)
 400a29c:	dc800515 	stw	r18,20(sp)
 400a2a0:	2021883a 	mov	r16,r4
 400a2a4:	2823883a 	mov	r17,r5
 400a2a8:	2839883a 	mov	fp,r5
 400a2ac:	3800401e 	bne	r7,zero,400a3b0 <__umoddi3+0x13c>
 400a2b0:	3027883a 	mov	r19,r6
 400a2b4:	2029883a 	mov	r20,r4
 400a2b8:	2980552e 	bgeu	r5,r6,400a410 <__umoddi3+0x19c>
 400a2bc:	00bfffd4 	movui	r2,65535
 400a2c0:	1180a236 	bltu	r2,r6,400a54c <__umoddi3+0x2d8>
 400a2c4:	01003fc4 	movi	r4,255
 400a2c8:	2189803a 	cmpltu	r4,r4,r6
 400a2cc:	200890fa 	slli	r4,r4,3
 400a2d0:	3104d83a 	srl	r2,r6,r4
 400a2d4:	00c10074 	movhi	r3,1025
 400a2d8:	18c9a804 	addi	r3,r3,9888
 400a2dc:	1885883a 	add	r2,r3,r2
 400a2e0:	10c00003 	ldbu	r3,0(r2)
 400a2e4:	00800804 	movi	r2,32
 400a2e8:	1909883a 	add	r4,r3,r4
 400a2ec:	1125c83a 	sub	r18,r2,r4
 400a2f0:	90000526 	beq	r18,zero,400a308 <__umoddi3+0x94>
 400a2f4:	8ca2983a 	sll	r17,r17,r18
 400a2f8:	8108d83a 	srl	r4,r16,r4
 400a2fc:	34a6983a 	sll	r19,r6,r18
 400a300:	84a8983a 	sll	r20,r16,r18
 400a304:	2478b03a 	or	fp,r4,r17
 400a308:	982cd43a 	srli	r22,r19,16
 400a30c:	e009883a 	mov	r4,fp
 400a310:	9dffffcc 	andi	r23,r19,65535
 400a314:	b00b883a 	mov	r5,r22
 400a318:	400a9940 	call	400a994 <__umodsi3>
 400a31c:	b00b883a 	mov	r5,r22
 400a320:	e009883a 	mov	r4,fp
 400a324:	102b883a 	mov	r21,r2
 400a328:	400a9300 	call	400a930 <__udivsi3>
 400a32c:	100b883a 	mov	r5,r2
 400a330:	b809883a 	mov	r4,r23
 400a334:	400a9ec0 	call	400a9ec <__mulsi3>
 400a338:	a82a943a 	slli	r21,r21,16
 400a33c:	a006d43a 	srli	r3,r20,16
 400a340:	1d46b03a 	or	r3,r3,r21
 400a344:	1880032e 	bgeu	r3,r2,400a354 <__umoddi3+0xe0>
 400a348:	1cc7883a 	add	r3,r3,r19
 400a34c:	1cc00136 	bltu	r3,r19,400a354 <__umoddi3+0xe0>
 400a350:	18813136 	bltu	r3,r2,400a818 <__umoddi3+0x5a4>
 400a354:	18a1c83a 	sub	r16,r3,r2
 400a358:	b00b883a 	mov	r5,r22
 400a35c:	8009883a 	mov	r4,r16
 400a360:	400a9940 	call	400a994 <__umodsi3>
 400a364:	b00b883a 	mov	r5,r22
 400a368:	8009883a 	mov	r4,r16
 400a36c:	1023883a 	mov	r17,r2
 400a370:	400a9300 	call	400a930 <__udivsi3>
 400a374:	100b883a 	mov	r5,r2
 400a378:	b809883a 	mov	r4,r23
 400a37c:	8822943a 	slli	r17,r17,16
 400a380:	400a9ec0 	call	400a9ec <__mulsi3>
 400a384:	a0ffffcc 	andi	r3,r20,65535
 400a388:	1c46b03a 	or	r3,r3,r17
 400a38c:	1880042e 	bgeu	r3,r2,400a3a0 <__umoddi3+0x12c>
 400a390:	1cc7883a 	add	r3,r3,r19
 400a394:	1cc00236 	bltu	r3,r19,400a3a0 <__umoddi3+0x12c>
 400a398:	1880012e 	bgeu	r3,r2,400a3a0 <__umoddi3+0x12c>
 400a39c:	1cc7883a 	add	r3,r3,r19
 400a3a0:	1885c83a 	sub	r2,r3,r2
 400a3a4:	1484d83a 	srl	r2,r2,r18
 400a3a8:	0007883a 	mov	r3,zero
 400a3ac:	00005306 	br	400a4fc <__umoddi3+0x288>
 400a3b0:	29c05036 	bltu	r5,r7,400a4f4 <__umoddi3+0x280>
 400a3b4:	00bfffd4 	movui	r2,65535
 400a3b8:	11c05c2e 	bgeu	r2,r7,400a52c <__umoddi3+0x2b8>
 400a3bc:	00804034 	movhi	r2,256
 400a3c0:	10bfffc4 	addi	r2,r2,-1
 400a3c4:	11c10636 	bltu	r2,r7,400a7e0 <__umoddi3+0x56c>
 400a3c8:	01000404 	movi	r4,16
 400a3cc:	3904d83a 	srl	r2,r7,r4
 400a3d0:	00c10074 	movhi	r3,1025
 400a3d4:	18c9a804 	addi	r3,r3,9888
 400a3d8:	1885883a 	add	r2,r3,r2
 400a3dc:	14c00003 	ldbu	r19,0(r2)
 400a3e0:	00c00804 	movi	r3,32
 400a3e4:	9927883a 	add	r19,r19,r4
 400a3e8:	1ce9c83a 	sub	r20,r3,r19
 400a3ec:	a0005c1e 	bne	r20,zero,400a560 <__umoddi3+0x2ec>
 400a3f0:	3c400136 	bltu	r7,r17,400a3f8 <__umoddi3+0x184>
 400a3f4:	81810a36 	bltu	r16,r6,400a820 <__umoddi3+0x5ac>
 400a3f8:	8185c83a 	sub	r2,r16,r6
 400a3fc:	89e3c83a 	sub	r17,r17,r7
 400a400:	8089803a 	cmpltu	r4,r16,r2
 400a404:	8939c83a 	sub	fp,r17,r4
 400a408:	e007883a 	mov	r3,fp
 400a40c:	00003b06 	br	400a4fc <__umoddi3+0x288>
 400a410:	3000041e 	bne	r6,zero,400a424 <__umoddi3+0x1b0>
 400a414:	000b883a 	mov	r5,zero
 400a418:	01000044 	movi	r4,1
 400a41c:	400a9300 	call	400a930 <__udivsi3>
 400a420:	1027883a 	mov	r19,r2
 400a424:	00bfffd4 	movui	r2,65535
 400a428:	14c0442e 	bgeu	r2,r19,400a53c <__umoddi3+0x2c8>
 400a42c:	00804034 	movhi	r2,256
 400a430:	10bfffc4 	addi	r2,r2,-1
 400a434:	14c0ec36 	bltu	r2,r19,400a7e8 <__umoddi3+0x574>
 400a438:	00800404 	movi	r2,16
 400a43c:	9886d83a 	srl	r3,r19,r2
 400a440:	01010074 	movhi	r4,1025
 400a444:	2109a804 	addi	r4,r4,9888
 400a448:	20c7883a 	add	r3,r4,r3
 400a44c:	18c00003 	ldbu	r3,0(r3)
 400a450:	1887883a 	add	r3,r3,r2
 400a454:	00800804 	movi	r2,32
 400a458:	10e5c83a 	sub	r18,r2,r3
 400a45c:	9000ab1e 	bne	r18,zero,400a70c <__umoddi3+0x498>
 400a460:	982cd43a 	srli	r22,r19,16
 400a464:	8ce3c83a 	sub	r17,r17,r19
 400a468:	9dffffcc 	andi	r23,r19,65535
 400a46c:	b00b883a 	mov	r5,r22
 400a470:	8809883a 	mov	r4,r17
 400a474:	400a9940 	call	400a994 <__umodsi3>
 400a478:	b00b883a 	mov	r5,r22
 400a47c:	8809883a 	mov	r4,r17
 400a480:	102b883a 	mov	r21,r2
 400a484:	400a9300 	call	400a930 <__udivsi3>
 400a488:	b80b883a 	mov	r5,r23
 400a48c:	1009883a 	mov	r4,r2
 400a490:	400a9ec0 	call	400a9ec <__mulsi3>
 400a494:	a82a943a 	slli	r21,r21,16
 400a498:	a006d43a 	srli	r3,r20,16
 400a49c:	1d46b03a 	or	r3,r3,r21
 400a4a0:	1880042e 	bgeu	r3,r2,400a4b4 <__umoddi3+0x240>
 400a4a4:	1cc7883a 	add	r3,r3,r19
 400a4a8:	1cc00236 	bltu	r3,r19,400a4b4 <__umoddi3+0x240>
 400a4ac:	1880012e 	bgeu	r3,r2,400a4b4 <__umoddi3+0x240>
 400a4b0:	1cc7883a 	add	r3,r3,r19
 400a4b4:	18a1c83a 	sub	r16,r3,r2
 400a4b8:	b00b883a 	mov	r5,r22
 400a4bc:	8009883a 	mov	r4,r16
 400a4c0:	400a9940 	call	400a994 <__umodsi3>
 400a4c4:	1023883a 	mov	r17,r2
 400a4c8:	b00b883a 	mov	r5,r22
 400a4cc:	8009883a 	mov	r4,r16
 400a4d0:	400a9300 	call	400a930 <__udivsi3>
 400a4d4:	8822943a 	slli	r17,r17,16
 400a4d8:	b80b883a 	mov	r5,r23
 400a4dc:	1009883a 	mov	r4,r2
 400a4e0:	400a9ec0 	call	400a9ec <__mulsi3>
 400a4e4:	a53fffcc 	andi	r20,r20,65535
 400a4e8:	a446b03a 	or	r3,r20,r17
 400a4ec:	18bfac2e 	bgeu	r3,r2,400a3a0 <__alt_data_end+0xfc00a3a0>
 400a4f0:	003fa706 	br	400a390 <__alt_data_end+0xfc00a390>
 400a4f4:	2005883a 	mov	r2,r4
 400a4f8:	2807883a 	mov	r3,r5
 400a4fc:	dfc00c17 	ldw	ra,48(sp)
 400a500:	df000b17 	ldw	fp,44(sp)
 400a504:	ddc00a17 	ldw	r23,40(sp)
 400a508:	dd800917 	ldw	r22,36(sp)
 400a50c:	dd400817 	ldw	r21,32(sp)
 400a510:	dd000717 	ldw	r20,28(sp)
 400a514:	dcc00617 	ldw	r19,24(sp)
 400a518:	dc800517 	ldw	r18,20(sp)
 400a51c:	dc400417 	ldw	r17,16(sp)
 400a520:	dc000317 	ldw	r16,12(sp)
 400a524:	dec00d04 	addi	sp,sp,52
 400a528:	f800283a 	ret
 400a52c:	04c03fc4 	movi	r19,255
 400a530:	99c9803a 	cmpltu	r4,r19,r7
 400a534:	200890fa 	slli	r4,r4,3
 400a538:	003fa406 	br	400a3cc <__alt_data_end+0xfc00a3cc>
 400a53c:	00803fc4 	movi	r2,255
 400a540:	14c5803a 	cmpltu	r2,r2,r19
 400a544:	100490fa 	slli	r2,r2,3
 400a548:	003fbc06 	br	400a43c <__alt_data_end+0xfc00a43c>
 400a54c:	00804034 	movhi	r2,256
 400a550:	10bfffc4 	addi	r2,r2,-1
 400a554:	1180a636 	bltu	r2,r6,400a7f0 <__umoddi3+0x57c>
 400a558:	01000404 	movi	r4,16
 400a55c:	003f5c06 	br	400a2d0 <__alt_data_end+0xfc00a2d0>
 400a560:	3d0e983a 	sll	r7,r7,r20
 400a564:	34ead83a 	srl	r21,r6,r19
 400a568:	8cc6d83a 	srl	r3,r17,r19
 400a56c:	8d10983a 	sll	r8,r17,r20
 400a570:	3d6ab03a 	or	r21,r7,r21
 400a574:	a82cd43a 	srli	r22,r21,16
 400a578:	84e2d83a 	srl	r17,r16,r19
 400a57c:	1809883a 	mov	r4,r3
 400a580:	b00b883a 	mov	r5,r22
 400a584:	8a22b03a 	or	r17,r17,r8
 400a588:	3524983a 	sll	r18,r6,r20
 400a58c:	dc400015 	stw	r17,0(sp)
 400a590:	d8c00115 	stw	r3,4(sp)
 400a594:	400a9940 	call	400a994 <__umodsi3>
 400a598:	d8c00117 	ldw	r3,4(sp)
 400a59c:	b00b883a 	mov	r5,r22
 400a5a0:	1039883a 	mov	fp,r2
 400a5a4:	1809883a 	mov	r4,r3
 400a5a8:	400a9300 	call	400a930 <__udivsi3>
 400a5ac:	adffffcc 	andi	r23,r21,65535
 400a5b0:	100b883a 	mov	r5,r2
 400a5b4:	b809883a 	mov	r4,r23
 400a5b8:	1023883a 	mov	r17,r2
 400a5bc:	400a9ec0 	call	400a9ec <__mulsi3>
 400a5c0:	d9400017 	ldw	r5,0(sp)
 400a5c4:	e008943a 	slli	r4,fp,16
 400a5c8:	8520983a 	sll	r16,r16,r20
 400a5cc:	2806d43a 	srli	r3,r5,16
 400a5d0:	1906b03a 	or	r3,r3,r4
 400a5d4:	1880042e 	bgeu	r3,r2,400a5e8 <__umoddi3+0x374>
 400a5d8:	1d47883a 	add	r3,r3,r21
 400a5dc:	893fffc4 	addi	r4,r17,-1
 400a5e0:	1d40892e 	bgeu	r3,r21,400a808 <__umoddi3+0x594>
 400a5e4:	2023883a 	mov	r17,r4
 400a5e8:	18b9c83a 	sub	fp,r3,r2
 400a5ec:	b00b883a 	mov	r5,r22
 400a5f0:	e009883a 	mov	r4,fp
 400a5f4:	400a9940 	call	400a994 <__umodsi3>
 400a5f8:	b00b883a 	mov	r5,r22
 400a5fc:	e009883a 	mov	r4,fp
 400a600:	d8800215 	stw	r2,8(sp)
 400a604:	400a9300 	call	400a930 <__udivsi3>
 400a608:	100b883a 	mov	r5,r2
 400a60c:	b809883a 	mov	r4,r23
 400a610:	102d883a 	mov	r22,r2
 400a614:	400a9ec0 	call	400a9ec <__mulsi3>
 400a618:	d9800217 	ldw	r6,8(sp)
 400a61c:	d8c00017 	ldw	r3,0(sp)
 400a620:	300c943a 	slli	r6,r6,16
 400a624:	1a3fffcc 	andi	r8,r3,65535
 400a628:	4190b03a 	or	r8,r8,r6
 400a62c:	4080042e 	bgeu	r8,r2,400a640 <__umoddi3+0x3cc>
 400a630:	4551883a 	add	r8,r8,r21
 400a634:	b0ffffc4 	addi	r3,r22,-1
 400a638:	45406f2e 	bgeu	r8,r21,400a7f8 <__umoddi3+0x584>
 400a63c:	182d883a 	mov	r22,r3
 400a640:	880e943a 	slli	r7,r17,16
 400a644:	9006d43a 	srli	r3,r18,16
 400a648:	91bfffcc 	andi	r6,r18,65535
 400a64c:	3dacb03a 	or	r22,r7,r22
 400a650:	b02ed43a 	srli	r23,r22,16
 400a654:	b5bfffcc 	andi	r22,r22,65535
 400a658:	300b883a 	mov	r5,r6
 400a65c:	b009883a 	mov	r4,r22
 400a660:	40a3c83a 	sub	r17,r8,r2
 400a664:	d8c00115 	stw	r3,4(sp)
 400a668:	d9800215 	stw	r6,8(sp)
 400a66c:	400a9ec0 	call	400a9ec <__mulsi3>
 400a670:	d9800217 	ldw	r6,8(sp)
 400a674:	b809883a 	mov	r4,r23
 400a678:	1039883a 	mov	fp,r2
 400a67c:	300b883a 	mov	r5,r6
 400a680:	400a9ec0 	call	400a9ec <__mulsi3>
 400a684:	d8c00117 	ldw	r3,4(sp)
 400a688:	b809883a 	mov	r4,r23
 400a68c:	d8800215 	stw	r2,8(sp)
 400a690:	180b883a 	mov	r5,r3
 400a694:	400a9ec0 	call	400a9ec <__mulsi3>
 400a698:	d8c00117 	ldw	r3,4(sp)
 400a69c:	b009883a 	mov	r4,r22
 400a6a0:	102f883a 	mov	r23,r2
 400a6a4:	180b883a 	mov	r5,r3
 400a6a8:	400a9ec0 	call	400a9ec <__mulsi3>
 400a6ac:	d9800217 	ldw	r6,8(sp)
 400a6b0:	e006d43a 	srli	r3,fp,16
 400a6b4:	1185883a 	add	r2,r2,r6
 400a6b8:	1885883a 	add	r2,r3,r2
 400a6bc:	1180022e 	bgeu	r2,r6,400a6c8 <__umoddi3+0x454>
 400a6c0:	00c00074 	movhi	r3,1
 400a6c4:	b8ef883a 	add	r23,r23,r3
 400a6c8:	1006d43a 	srli	r3,r2,16
 400a6cc:	1004943a 	slli	r2,r2,16
 400a6d0:	e73fffcc 	andi	fp,fp,65535
 400a6d4:	1dc7883a 	add	r3,r3,r23
 400a6d8:	1739883a 	add	fp,r2,fp
 400a6dc:	88c03a36 	bltu	r17,r3,400a7c8 <__umoddi3+0x554>
 400a6e0:	88c05126 	beq	r17,r3,400a828 <__umoddi3+0x5b4>
 400a6e4:	88c9c83a 	sub	r4,r17,r3
 400a6e8:	e00f883a 	mov	r7,fp
 400a6ec:	81cfc83a 	sub	r7,r16,r7
 400a6f0:	81c7803a 	cmpltu	r3,r16,r7
 400a6f4:	20c7c83a 	sub	r3,r4,r3
 400a6f8:	1cc4983a 	sll	r2,r3,r19
 400a6fc:	3d0ed83a 	srl	r7,r7,r20
 400a700:	1d06d83a 	srl	r3,r3,r20
 400a704:	11c4b03a 	or	r2,r2,r7
 400a708:	003f7c06 	br	400a4fc <__alt_data_end+0xfc00a4fc>
 400a70c:	9ca6983a 	sll	r19,r19,r18
 400a710:	88f8d83a 	srl	fp,r17,r3
 400a714:	80c4d83a 	srl	r2,r16,r3
 400a718:	982cd43a 	srli	r22,r19,16
 400a71c:	8ca2983a 	sll	r17,r17,r18
 400a720:	e009883a 	mov	r4,fp
 400a724:	b00b883a 	mov	r5,r22
 400a728:	146ab03a 	or	r21,r2,r17
 400a72c:	400a9940 	call	400a994 <__umodsi3>
 400a730:	b00b883a 	mov	r5,r22
 400a734:	e009883a 	mov	r4,fp
 400a738:	1029883a 	mov	r20,r2
 400a73c:	9dffffcc 	andi	r23,r19,65535
 400a740:	400a9300 	call	400a930 <__udivsi3>
 400a744:	b809883a 	mov	r4,r23
 400a748:	100b883a 	mov	r5,r2
 400a74c:	400a9ec0 	call	400a9ec <__mulsi3>
 400a750:	a008943a 	slli	r4,r20,16
 400a754:	a806d43a 	srli	r3,r21,16
 400a758:	84a8983a 	sll	r20,r16,r18
 400a75c:	1906b03a 	or	r3,r3,r4
 400a760:	1880042e 	bgeu	r3,r2,400a774 <__umoddi3+0x500>
 400a764:	1cc7883a 	add	r3,r3,r19
 400a768:	1cc00236 	bltu	r3,r19,400a774 <__umoddi3+0x500>
 400a76c:	1880012e 	bgeu	r3,r2,400a774 <__umoddi3+0x500>
 400a770:	1cc7883a 	add	r3,r3,r19
 400a774:	18a3c83a 	sub	r17,r3,r2
 400a778:	b00b883a 	mov	r5,r22
 400a77c:	8809883a 	mov	r4,r17
 400a780:	400a9940 	call	400a994 <__umodsi3>
 400a784:	b00b883a 	mov	r5,r22
 400a788:	8809883a 	mov	r4,r17
 400a78c:	1021883a 	mov	r16,r2
 400a790:	400a9300 	call	400a930 <__udivsi3>
 400a794:	100b883a 	mov	r5,r2
 400a798:	b809883a 	mov	r4,r23
 400a79c:	8020943a 	slli	r16,r16,16
 400a7a0:	400a9ec0 	call	400a9ec <__mulsi3>
 400a7a4:	a8ffffcc 	andi	r3,r21,65535
 400a7a8:	1c06b03a 	or	r3,r3,r16
 400a7ac:	1880042e 	bgeu	r3,r2,400a7c0 <__umoddi3+0x54c>
 400a7b0:	1cc7883a 	add	r3,r3,r19
 400a7b4:	1cc00236 	bltu	r3,r19,400a7c0 <__umoddi3+0x54c>
 400a7b8:	1880012e 	bgeu	r3,r2,400a7c0 <__umoddi3+0x54c>
 400a7bc:	1cc7883a 	add	r3,r3,r19
 400a7c0:	18a3c83a 	sub	r17,r3,r2
 400a7c4:	003f2906 	br	400a46c <__alt_data_end+0xfc00a46c>
 400a7c8:	e48fc83a 	sub	r7,fp,r18
 400a7cc:	1d49c83a 	sub	r4,r3,r21
 400a7d0:	e1f9803a 	cmpltu	fp,fp,r7
 400a7d4:	2739c83a 	sub	fp,r4,fp
 400a7d8:	8f09c83a 	sub	r4,r17,fp
 400a7dc:	003fc306 	br	400a6ec <__alt_data_end+0xfc00a6ec>
 400a7e0:	01000604 	movi	r4,24
 400a7e4:	003ef906 	br	400a3cc <__alt_data_end+0xfc00a3cc>
 400a7e8:	00800604 	movi	r2,24
 400a7ec:	003f1306 	br	400a43c <__alt_data_end+0xfc00a43c>
 400a7f0:	01000604 	movi	r4,24
 400a7f4:	003eb606 	br	400a2d0 <__alt_data_end+0xfc00a2d0>
 400a7f8:	40bf902e 	bgeu	r8,r2,400a63c <__alt_data_end+0xfc00a63c>
 400a7fc:	b5bfff84 	addi	r22,r22,-2
 400a800:	4551883a 	add	r8,r8,r21
 400a804:	003f8e06 	br	400a640 <__alt_data_end+0xfc00a640>
 400a808:	18bf762e 	bgeu	r3,r2,400a5e4 <__alt_data_end+0xfc00a5e4>
 400a80c:	8c7fff84 	addi	r17,r17,-2
 400a810:	1d47883a 	add	r3,r3,r21
 400a814:	003f7406 	br	400a5e8 <__alt_data_end+0xfc00a5e8>
 400a818:	1cc7883a 	add	r3,r3,r19
 400a81c:	003ecd06 	br	400a354 <__alt_data_end+0xfc00a354>
 400a820:	8005883a 	mov	r2,r16
 400a824:	003ef806 	br	400a408 <__alt_data_end+0xfc00a408>
 400a828:	873fe736 	bltu	r16,fp,400a7c8 <__alt_data_end+0xfc00a7c8>
 400a82c:	e00f883a 	mov	r7,fp
 400a830:	0009883a 	mov	r4,zero
 400a834:	003fad06 	br	400a6ec <__alt_data_end+0xfc00a6ec>

0400a838 <__divsi3>:
 400a838:	20001b16 	blt	r4,zero,400a8a8 <__divsi3+0x70>
 400a83c:	000f883a 	mov	r7,zero
 400a840:	28001616 	blt	r5,zero,400a89c <__divsi3+0x64>
 400a844:	200d883a 	mov	r6,r4
 400a848:	29001a2e 	bgeu	r5,r4,400a8b4 <__divsi3+0x7c>
 400a84c:	00800804 	movi	r2,32
 400a850:	00c00044 	movi	r3,1
 400a854:	00000106 	br	400a85c <__divsi3+0x24>
 400a858:	10000d26 	beq	r2,zero,400a890 <__divsi3+0x58>
 400a85c:	294b883a 	add	r5,r5,r5
 400a860:	10bfffc4 	addi	r2,r2,-1
 400a864:	18c7883a 	add	r3,r3,r3
 400a868:	293ffb36 	bltu	r5,r4,400a858 <__alt_data_end+0xfc00a858>
 400a86c:	0005883a 	mov	r2,zero
 400a870:	18000726 	beq	r3,zero,400a890 <__divsi3+0x58>
 400a874:	0005883a 	mov	r2,zero
 400a878:	31400236 	bltu	r6,r5,400a884 <__divsi3+0x4c>
 400a87c:	314dc83a 	sub	r6,r6,r5
 400a880:	10c4b03a 	or	r2,r2,r3
 400a884:	1806d07a 	srli	r3,r3,1
 400a888:	280ad07a 	srli	r5,r5,1
 400a88c:	183ffa1e 	bne	r3,zero,400a878 <__alt_data_end+0xfc00a878>
 400a890:	38000126 	beq	r7,zero,400a898 <__divsi3+0x60>
 400a894:	0085c83a 	sub	r2,zero,r2
 400a898:	f800283a 	ret
 400a89c:	014bc83a 	sub	r5,zero,r5
 400a8a0:	39c0005c 	xori	r7,r7,1
 400a8a4:	003fe706 	br	400a844 <__alt_data_end+0xfc00a844>
 400a8a8:	0109c83a 	sub	r4,zero,r4
 400a8ac:	01c00044 	movi	r7,1
 400a8b0:	003fe306 	br	400a840 <__alt_data_end+0xfc00a840>
 400a8b4:	00c00044 	movi	r3,1
 400a8b8:	003fee06 	br	400a874 <__alt_data_end+0xfc00a874>

0400a8bc <__modsi3>:
 400a8bc:	20001716 	blt	r4,zero,400a91c <__modsi3+0x60>
 400a8c0:	000f883a 	mov	r7,zero
 400a8c4:	2005883a 	mov	r2,r4
 400a8c8:	28001216 	blt	r5,zero,400a914 <__modsi3+0x58>
 400a8cc:	2900162e 	bgeu	r5,r4,400a928 <__modsi3+0x6c>
 400a8d0:	01800804 	movi	r6,32
 400a8d4:	00c00044 	movi	r3,1
 400a8d8:	00000106 	br	400a8e0 <__modsi3+0x24>
 400a8dc:	30000a26 	beq	r6,zero,400a908 <__modsi3+0x4c>
 400a8e0:	294b883a 	add	r5,r5,r5
 400a8e4:	31bfffc4 	addi	r6,r6,-1
 400a8e8:	18c7883a 	add	r3,r3,r3
 400a8ec:	293ffb36 	bltu	r5,r4,400a8dc <__alt_data_end+0xfc00a8dc>
 400a8f0:	18000526 	beq	r3,zero,400a908 <__modsi3+0x4c>
 400a8f4:	1806d07a 	srli	r3,r3,1
 400a8f8:	11400136 	bltu	r2,r5,400a900 <__modsi3+0x44>
 400a8fc:	1145c83a 	sub	r2,r2,r5
 400a900:	280ad07a 	srli	r5,r5,1
 400a904:	183ffb1e 	bne	r3,zero,400a8f4 <__alt_data_end+0xfc00a8f4>
 400a908:	38000126 	beq	r7,zero,400a910 <__modsi3+0x54>
 400a90c:	0085c83a 	sub	r2,zero,r2
 400a910:	f800283a 	ret
 400a914:	014bc83a 	sub	r5,zero,r5
 400a918:	003fec06 	br	400a8cc <__alt_data_end+0xfc00a8cc>
 400a91c:	0109c83a 	sub	r4,zero,r4
 400a920:	01c00044 	movi	r7,1
 400a924:	003fe706 	br	400a8c4 <__alt_data_end+0xfc00a8c4>
 400a928:	00c00044 	movi	r3,1
 400a92c:	003ff106 	br	400a8f4 <__alt_data_end+0xfc00a8f4>

0400a930 <__udivsi3>:
 400a930:	200d883a 	mov	r6,r4
 400a934:	2900152e 	bgeu	r5,r4,400a98c <__udivsi3+0x5c>
 400a938:	28001416 	blt	r5,zero,400a98c <__udivsi3+0x5c>
 400a93c:	00800804 	movi	r2,32
 400a940:	00c00044 	movi	r3,1
 400a944:	00000206 	br	400a950 <__udivsi3+0x20>
 400a948:	10000e26 	beq	r2,zero,400a984 <__udivsi3+0x54>
 400a94c:	28000516 	blt	r5,zero,400a964 <__udivsi3+0x34>
 400a950:	294b883a 	add	r5,r5,r5
 400a954:	10bfffc4 	addi	r2,r2,-1
 400a958:	18c7883a 	add	r3,r3,r3
 400a95c:	293ffa36 	bltu	r5,r4,400a948 <__alt_data_end+0xfc00a948>
 400a960:	18000826 	beq	r3,zero,400a984 <__udivsi3+0x54>
 400a964:	0005883a 	mov	r2,zero
 400a968:	31400236 	bltu	r6,r5,400a974 <__udivsi3+0x44>
 400a96c:	314dc83a 	sub	r6,r6,r5
 400a970:	10c4b03a 	or	r2,r2,r3
 400a974:	1806d07a 	srli	r3,r3,1
 400a978:	280ad07a 	srli	r5,r5,1
 400a97c:	183ffa1e 	bne	r3,zero,400a968 <__alt_data_end+0xfc00a968>
 400a980:	f800283a 	ret
 400a984:	0005883a 	mov	r2,zero
 400a988:	f800283a 	ret
 400a98c:	00c00044 	movi	r3,1
 400a990:	003ff406 	br	400a964 <__alt_data_end+0xfc00a964>

0400a994 <__umodsi3>:
 400a994:	2005883a 	mov	r2,r4
 400a998:	2900122e 	bgeu	r5,r4,400a9e4 <__umodsi3+0x50>
 400a99c:	28001116 	blt	r5,zero,400a9e4 <__umodsi3+0x50>
 400a9a0:	01800804 	movi	r6,32
 400a9a4:	00c00044 	movi	r3,1
 400a9a8:	00000206 	br	400a9b4 <__umodsi3+0x20>
 400a9ac:	30000c26 	beq	r6,zero,400a9e0 <__umodsi3+0x4c>
 400a9b0:	28000516 	blt	r5,zero,400a9c8 <__umodsi3+0x34>
 400a9b4:	294b883a 	add	r5,r5,r5
 400a9b8:	31bfffc4 	addi	r6,r6,-1
 400a9bc:	18c7883a 	add	r3,r3,r3
 400a9c0:	293ffa36 	bltu	r5,r4,400a9ac <__alt_data_end+0xfc00a9ac>
 400a9c4:	18000626 	beq	r3,zero,400a9e0 <__umodsi3+0x4c>
 400a9c8:	1806d07a 	srli	r3,r3,1
 400a9cc:	11400136 	bltu	r2,r5,400a9d4 <__umodsi3+0x40>
 400a9d0:	1145c83a 	sub	r2,r2,r5
 400a9d4:	280ad07a 	srli	r5,r5,1
 400a9d8:	183ffb1e 	bne	r3,zero,400a9c8 <__alt_data_end+0xfc00a9c8>
 400a9dc:	f800283a 	ret
 400a9e0:	f800283a 	ret
 400a9e4:	00c00044 	movi	r3,1
 400a9e8:	003ff706 	br	400a9c8 <__alt_data_end+0xfc00a9c8>

0400a9ec <__mulsi3>:
 400a9ec:	0005883a 	mov	r2,zero
 400a9f0:	20000726 	beq	r4,zero,400aa10 <__mulsi3+0x24>
 400a9f4:	20c0004c 	andi	r3,r4,1
 400a9f8:	2008d07a 	srli	r4,r4,1
 400a9fc:	18000126 	beq	r3,zero,400aa04 <__mulsi3+0x18>
 400aa00:	1145883a 	add	r2,r2,r5
 400aa04:	294b883a 	add	r5,r5,r5
 400aa08:	203ffa1e 	bne	r4,zero,400a9f4 <__alt_data_end+0xfc00a9f4>
 400aa0c:	f800283a 	ret
 400aa10:	f800283a 	ret

0400aa14 <__adddf3>:
 400aa14:	02c00434 	movhi	r11,16
 400aa18:	5affffc4 	addi	r11,r11,-1
 400aa1c:	2806d7fa 	srli	r3,r5,31
 400aa20:	2ad4703a 	and	r10,r5,r11
 400aa24:	3ad2703a 	and	r9,r7,r11
 400aa28:	3804d53a 	srli	r2,r7,20
 400aa2c:	3018d77a 	srli	r12,r6,29
 400aa30:	280ad53a 	srli	r5,r5,20
 400aa34:	501490fa 	slli	r10,r10,3
 400aa38:	2010d77a 	srli	r8,r4,29
 400aa3c:	481290fa 	slli	r9,r9,3
 400aa40:	380ed7fa 	srli	r7,r7,31
 400aa44:	defffb04 	addi	sp,sp,-20
 400aa48:	dc800215 	stw	r18,8(sp)
 400aa4c:	dc400115 	stw	r17,4(sp)
 400aa50:	dc000015 	stw	r16,0(sp)
 400aa54:	dfc00415 	stw	ra,16(sp)
 400aa58:	dcc00315 	stw	r19,12(sp)
 400aa5c:	1c803fcc 	andi	r18,r3,255
 400aa60:	2c01ffcc 	andi	r16,r5,2047
 400aa64:	5210b03a 	or	r8,r10,r8
 400aa68:	202290fa 	slli	r17,r4,3
 400aa6c:	1081ffcc 	andi	r2,r2,2047
 400aa70:	4b12b03a 	or	r9,r9,r12
 400aa74:	300c90fa 	slli	r6,r6,3
 400aa78:	91c07526 	beq	r18,r7,400ac50 <__adddf3+0x23c>
 400aa7c:	8087c83a 	sub	r3,r16,r2
 400aa80:	00c0ab0e 	bge	zero,r3,400ad30 <__adddf3+0x31c>
 400aa84:	10002a1e 	bne	r2,zero,400ab30 <__adddf3+0x11c>
 400aa88:	4984b03a 	or	r2,r9,r6
 400aa8c:	1000961e 	bne	r2,zero,400ace8 <__adddf3+0x2d4>
 400aa90:	888001cc 	andi	r2,r17,7
 400aa94:	10000726 	beq	r2,zero,400aab4 <__adddf3+0xa0>
 400aa98:	888003cc 	andi	r2,r17,15
 400aa9c:	00c00104 	movi	r3,4
 400aaa0:	10c00426 	beq	r2,r3,400aab4 <__adddf3+0xa0>
 400aaa4:	88c7883a 	add	r3,r17,r3
 400aaa8:	1c63803a 	cmpltu	r17,r3,r17
 400aaac:	4451883a 	add	r8,r8,r17
 400aab0:	1823883a 	mov	r17,r3
 400aab4:	4080202c 	andhi	r2,r8,128
 400aab8:	10005926 	beq	r2,zero,400ac20 <__adddf3+0x20c>
 400aabc:	84000044 	addi	r16,r16,1
 400aac0:	0081ffc4 	movi	r2,2047
 400aac4:	8080ba26 	beq	r16,r2,400adb0 <__adddf3+0x39c>
 400aac8:	00bfe034 	movhi	r2,65408
 400aacc:	10bfffc4 	addi	r2,r2,-1
 400aad0:	4090703a 	and	r8,r8,r2
 400aad4:	4004977a 	slli	r2,r8,29
 400aad8:	4010927a 	slli	r8,r8,9
 400aadc:	8822d0fa 	srli	r17,r17,3
 400aae0:	8401ffcc 	andi	r16,r16,2047
 400aae4:	4010d33a 	srli	r8,r8,12
 400aae8:	9007883a 	mov	r3,r18
 400aaec:	1444b03a 	or	r2,r2,r17
 400aaf0:	8401ffcc 	andi	r16,r16,2047
 400aaf4:	8020953a 	slli	r16,r16,20
 400aaf8:	18c03fcc 	andi	r3,r3,255
 400aafc:	01000434 	movhi	r4,16
 400ab00:	213fffc4 	addi	r4,r4,-1
 400ab04:	180697fa 	slli	r3,r3,31
 400ab08:	4110703a 	and	r8,r8,r4
 400ab0c:	4410b03a 	or	r8,r8,r16
 400ab10:	40c6b03a 	or	r3,r8,r3
 400ab14:	dfc00417 	ldw	ra,16(sp)
 400ab18:	dcc00317 	ldw	r19,12(sp)
 400ab1c:	dc800217 	ldw	r18,8(sp)
 400ab20:	dc400117 	ldw	r17,4(sp)
 400ab24:	dc000017 	ldw	r16,0(sp)
 400ab28:	dec00504 	addi	sp,sp,20
 400ab2c:	f800283a 	ret
 400ab30:	0081ffc4 	movi	r2,2047
 400ab34:	80bfd626 	beq	r16,r2,400aa90 <__alt_data_end+0xfc00aa90>
 400ab38:	4a402034 	orhi	r9,r9,128
 400ab3c:	00800e04 	movi	r2,56
 400ab40:	10c09f16 	blt	r2,r3,400adc0 <__adddf3+0x3ac>
 400ab44:	008007c4 	movi	r2,31
 400ab48:	10c0c216 	blt	r2,r3,400ae54 <__adddf3+0x440>
 400ab4c:	00800804 	movi	r2,32
 400ab50:	10c5c83a 	sub	r2,r2,r3
 400ab54:	488a983a 	sll	r5,r9,r2
 400ab58:	30c8d83a 	srl	r4,r6,r3
 400ab5c:	3084983a 	sll	r2,r6,r2
 400ab60:	48c6d83a 	srl	r3,r9,r3
 400ab64:	290cb03a 	or	r6,r5,r4
 400ab68:	1004c03a 	cmpne	r2,r2,zero
 400ab6c:	308cb03a 	or	r6,r6,r2
 400ab70:	898dc83a 	sub	r6,r17,r6
 400ab74:	89a3803a 	cmpltu	r17,r17,r6
 400ab78:	40d1c83a 	sub	r8,r8,r3
 400ab7c:	4451c83a 	sub	r8,r8,r17
 400ab80:	3023883a 	mov	r17,r6
 400ab84:	4080202c 	andhi	r2,r8,128
 400ab88:	10002326 	beq	r2,zero,400ac18 <__adddf3+0x204>
 400ab8c:	04c02034 	movhi	r19,128
 400ab90:	9cffffc4 	addi	r19,r19,-1
 400ab94:	44e6703a 	and	r19,r8,r19
 400ab98:	98007626 	beq	r19,zero,400ad74 <__adddf3+0x360>
 400ab9c:	9809883a 	mov	r4,r19
 400aba0:	400d2540 	call	400d254 <__clzsi2>
 400aba4:	10fffe04 	addi	r3,r2,-8
 400aba8:	010007c4 	movi	r4,31
 400abac:	20c07716 	blt	r4,r3,400ad8c <__adddf3+0x378>
 400abb0:	00800804 	movi	r2,32
 400abb4:	10c5c83a 	sub	r2,r2,r3
 400abb8:	8884d83a 	srl	r2,r17,r2
 400abbc:	98d0983a 	sll	r8,r19,r3
 400abc0:	88e2983a 	sll	r17,r17,r3
 400abc4:	1204b03a 	or	r2,r2,r8
 400abc8:	1c007416 	blt	r3,r16,400ad9c <__adddf3+0x388>
 400abcc:	1c21c83a 	sub	r16,r3,r16
 400abd0:	82000044 	addi	r8,r16,1
 400abd4:	00c007c4 	movi	r3,31
 400abd8:	1a009116 	blt	r3,r8,400ae20 <__adddf3+0x40c>
 400abdc:	00c00804 	movi	r3,32
 400abe0:	1a07c83a 	sub	r3,r3,r8
 400abe4:	8a08d83a 	srl	r4,r17,r8
 400abe8:	88e2983a 	sll	r17,r17,r3
 400abec:	10c6983a 	sll	r3,r2,r3
 400abf0:	1210d83a 	srl	r8,r2,r8
 400abf4:	8804c03a 	cmpne	r2,r17,zero
 400abf8:	1906b03a 	or	r3,r3,r4
 400abfc:	18a2b03a 	or	r17,r3,r2
 400ac00:	0021883a 	mov	r16,zero
 400ac04:	003fa206 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400ac08:	1890b03a 	or	r8,r3,r2
 400ac0c:	40017d26 	beq	r8,zero,400b204 <__adddf3+0x7f0>
 400ac10:	1011883a 	mov	r8,r2
 400ac14:	1823883a 	mov	r17,r3
 400ac18:	888001cc 	andi	r2,r17,7
 400ac1c:	103f9e1e 	bne	r2,zero,400aa98 <__alt_data_end+0xfc00aa98>
 400ac20:	4004977a 	slli	r2,r8,29
 400ac24:	8822d0fa 	srli	r17,r17,3
 400ac28:	4010d0fa 	srli	r8,r8,3
 400ac2c:	9007883a 	mov	r3,r18
 400ac30:	1444b03a 	or	r2,r2,r17
 400ac34:	0101ffc4 	movi	r4,2047
 400ac38:	81002426 	beq	r16,r4,400accc <__adddf3+0x2b8>
 400ac3c:	8120703a 	and	r16,r16,r4
 400ac40:	01000434 	movhi	r4,16
 400ac44:	213fffc4 	addi	r4,r4,-1
 400ac48:	4110703a 	and	r8,r8,r4
 400ac4c:	003fa806 	br	400aaf0 <__alt_data_end+0xfc00aaf0>
 400ac50:	8089c83a 	sub	r4,r16,r2
 400ac54:	01005e0e 	bge	zero,r4,400add0 <__adddf3+0x3bc>
 400ac58:	10002b26 	beq	r2,zero,400ad08 <__adddf3+0x2f4>
 400ac5c:	0081ffc4 	movi	r2,2047
 400ac60:	80bf8b26 	beq	r16,r2,400aa90 <__alt_data_end+0xfc00aa90>
 400ac64:	4a402034 	orhi	r9,r9,128
 400ac68:	00800e04 	movi	r2,56
 400ac6c:	1100a40e 	bge	r2,r4,400af00 <__adddf3+0x4ec>
 400ac70:	498cb03a 	or	r6,r9,r6
 400ac74:	300ac03a 	cmpne	r5,r6,zero
 400ac78:	0013883a 	mov	r9,zero
 400ac7c:	2c4b883a 	add	r5,r5,r17
 400ac80:	2c63803a 	cmpltu	r17,r5,r17
 400ac84:	4a11883a 	add	r8,r9,r8
 400ac88:	8a11883a 	add	r8,r17,r8
 400ac8c:	2823883a 	mov	r17,r5
 400ac90:	4080202c 	andhi	r2,r8,128
 400ac94:	103fe026 	beq	r2,zero,400ac18 <__alt_data_end+0xfc00ac18>
 400ac98:	84000044 	addi	r16,r16,1
 400ac9c:	0081ffc4 	movi	r2,2047
 400aca0:	8080d226 	beq	r16,r2,400afec <__adddf3+0x5d8>
 400aca4:	00bfe034 	movhi	r2,65408
 400aca8:	10bfffc4 	addi	r2,r2,-1
 400acac:	4090703a 	and	r8,r8,r2
 400acb0:	880ad07a 	srli	r5,r17,1
 400acb4:	400897fa 	slli	r4,r8,31
 400acb8:	88c0004c 	andi	r3,r17,1
 400acbc:	28e2b03a 	or	r17,r5,r3
 400acc0:	4010d07a 	srli	r8,r8,1
 400acc4:	2462b03a 	or	r17,r4,r17
 400acc8:	003f7106 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400accc:	4088b03a 	or	r4,r8,r2
 400acd0:	20014526 	beq	r4,zero,400b1e8 <__adddf3+0x7d4>
 400acd4:	01000434 	movhi	r4,16
 400acd8:	42000234 	orhi	r8,r8,8
 400acdc:	213fffc4 	addi	r4,r4,-1
 400ace0:	4110703a 	and	r8,r8,r4
 400ace4:	003f8206 	br	400aaf0 <__alt_data_end+0xfc00aaf0>
 400ace8:	18ffffc4 	addi	r3,r3,-1
 400acec:	1800491e 	bne	r3,zero,400ae14 <__adddf3+0x400>
 400acf0:	898bc83a 	sub	r5,r17,r6
 400acf4:	8963803a 	cmpltu	r17,r17,r5
 400acf8:	4251c83a 	sub	r8,r8,r9
 400acfc:	4451c83a 	sub	r8,r8,r17
 400ad00:	2823883a 	mov	r17,r5
 400ad04:	003f9f06 	br	400ab84 <__alt_data_end+0xfc00ab84>
 400ad08:	4984b03a 	or	r2,r9,r6
 400ad0c:	103f6026 	beq	r2,zero,400aa90 <__alt_data_end+0xfc00aa90>
 400ad10:	213fffc4 	addi	r4,r4,-1
 400ad14:	2000931e 	bne	r4,zero,400af64 <__adddf3+0x550>
 400ad18:	898d883a 	add	r6,r17,r6
 400ad1c:	3463803a 	cmpltu	r17,r6,r17
 400ad20:	4251883a 	add	r8,r8,r9
 400ad24:	8a11883a 	add	r8,r17,r8
 400ad28:	3023883a 	mov	r17,r6
 400ad2c:	003fd806 	br	400ac90 <__alt_data_end+0xfc00ac90>
 400ad30:	1800541e 	bne	r3,zero,400ae84 <__adddf3+0x470>
 400ad34:	80800044 	addi	r2,r16,1
 400ad38:	1081ffcc 	andi	r2,r2,2047
 400ad3c:	00c00044 	movi	r3,1
 400ad40:	1880a00e 	bge	r3,r2,400afc4 <__adddf3+0x5b0>
 400ad44:	8989c83a 	sub	r4,r17,r6
 400ad48:	8905803a 	cmpltu	r2,r17,r4
 400ad4c:	4267c83a 	sub	r19,r8,r9
 400ad50:	98a7c83a 	sub	r19,r19,r2
 400ad54:	9880202c 	andhi	r2,r19,128
 400ad58:	10006326 	beq	r2,zero,400aee8 <__adddf3+0x4d4>
 400ad5c:	3463c83a 	sub	r17,r6,r17
 400ad60:	4a07c83a 	sub	r3,r9,r8
 400ad64:	344d803a 	cmpltu	r6,r6,r17
 400ad68:	19a7c83a 	sub	r19,r3,r6
 400ad6c:	3825883a 	mov	r18,r7
 400ad70:	983f8a1e 	bne	r19,zero,400ab9c <__alt_data_end+0xfc00ab9c>
 400ad74:	8809883a 	mov	r4,r17
 400ad78:	400d2540 	call	400d254 <__clzsi2>
 400ad7c:	10800804 	addi	r2,r2,32
 400ad80:	10fffe04 	addi	r3,r2,-8
 400ad84:	010007c4 	movi	r4,31
 400ad88:	20ff890e 	bge	r4,r3,400abb0 <__alt_data_end+0xfc00abb0>
 400ad8c:	10bff604 	addi	r2,r2,-40
 400ad90:	8884983a 	sll	r2,r17,r2
 400ad94:	0023883a 	mov	r17,zero
 400ad98:	1c3f8c0e 	bge	r3,r16,400abcc <__alt_data_end+0xfc00abcc>
 400ad9c:	023fe034 	movhi	r8,65408
 400ada0:	423fffc4 	addi	r8,r8,-1
 400ada4:	80e1c83a 	sub	r16,r16,r3
 400ada8:	1210703a 	and	r8,r2,r8
 400adac:	003f3806 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400adb0:	9007883a 	mov	r3,r18
 400adb4:	0011883a 	mov	r8,zero
 400adb8:	0005883a 	mov	r2,zero
 400adbc:	003f4c06 	br	400aaf0 <__alt_data_end+0xfc00aaf0>
 400adc0:	498cb03a 	or	r6,r9,r6
 400adc4:	300cc03a 	cmpne	r6,r6,zero
 400adc8:	0007883a 	mov	r3,zero
 400adcc:	003f6806 	br	400ab70 <__alt_data_end+0xfc00ab70>
 400add0:	20009c1e 	bne	r4,zero,400b044 <__adddf3+0x630>
 400add4:	80800044 	addi	r2,r16,1
 400add8:	1141ffcc 	andi	r5,r2,2047
 400addc:	01000044 	movi	r4,1
 400ade0:	2140670e 	bge	r4,r5,400af80 <__adddf3+0x56c>
 400ade4:	0101ffc4 	movi	r4,2047
 400ade8:	11007f26 	beq	r2,r4,400afe8 <__adddf3+0x5d4>
 400adec:	898d883a 	add	r6,r17,r6
 400adf0:	4247883a 	add	r3,r8,r9
 400adf4:	3451803a 	cmpltu	r8,r6,r17
 400adf8:	40d1883a 	add	r8,r8,r3
 400adfc:	402297fa 	slli	r17,r8,31
 400ae00:	300cd07a 	srli	r6,r6,1
 400ae04:	4010d07a 	srli	r8,r8,1
 400ae08:	1021883a 	mov	r16,r2
 400ae0c:	89a2b03a 	or	r17,r17,r6
 400ae10:	003f1f06 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400ae14:	0081ffc4 	movi	r2,2047
 400ae18:	80bf481e 	bne	r16,r2,400ab3c <__alt_data_end+0xfc00ab3c>
 400ae1c:	003f1c06 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400ae20:	843ff844 	addi	r16,r16,-31
 400ae24:	01000804 	movi	r4,32
 400ae28:	1406d83a 	srl	r3,r2,r16
 400ae2c:	41005026 	beq	r8,r4,400af70 <__adddf3+0x55c>
 400ae30:	01001004 	movi	r4,64
 400ae34:	2211c83a 	sub	r8,r4,r8
 400ae38:	1204983a 	sll	r2,r2,r8
 400ae3c:	88a2b03a 	or	r17,r17,r2
 400ae40:	8822c03a 	cmpne	r17,r17,zero
 400ae44:	1c62b03a 	or	r17,r3,r17
 400ae48:	0011883a 	mov	r8,zero
 400ae4c:	0021883a 	mov	r16,zero
 400ae50:	003f7106 	br	400ac18 <__alt_data_end+0xfc00ac18>
 400ae54:	193ff804 	addi	r4,r3,-32
 400ae58:	00800804 	movi	r2,32
 400ae5c:	4908d83a 	srl	r4,r9,r4
 400ae60:	18804526 	beq	r3,r2,400af78 <__adddf3+0x564>
 400ae64:	00801004 	movi	r2,64
 400ae68:	10c5c83a 	sub	r2,r2,r3
 400ae6c:	4886983a 	sll	r3,r9,r2
 400ae70:	198cb03a 	or	r6,r3,r6
 400ae74:	300cc03a 	cmpne	r6,r6,zero
 400ae78:	218cb03a 	or	r6,r4,r6
 400ae7c:	0007883a 	mov	r3,zero
 400ae80:	003f3b06 	br	400ab70 <__alt_data_end+0xfc00ab70>
 400ae84:	80002a26 	beq	r16,zero,400af30 <__adddf3+0x51c>
 400ae88:	0101ffc4 	movi	r4,2047
 400ae8c:	11006826 	beq	r2,r4,400b030 <__adddf3+0x61c>
 400ae90:	00c7c83a 	sub	r3,zero,r3
 400ae94:	42002034 	orhi	r8,r8,128
 400ae98:	01000e04 	movi	r4,56
 400ae9c:	20c07c16 	blt	r4,r3,400b090 <__adddf3+0x67c>
 400aea0:	010007c4 	movi	r4,31
 400aea4:	20c0da16 	blt	r4,r3,400b210 <__adddf3+0x7fc>
 400aea8:	01000804 	movi	r4,32
 400aeac:	20c9c83a 	sub	r4,r4,r3
 400aeb0:	4114983a 	sll	r10,r8,r4
 400aeb4:	88cad83a 	srl	r5,r17,r3
 400aeb8:	8908983a 	sll	r4,r17,r4
 400aebc:	40c6d83a 	srl	r3,r8,r3
 400aec0:	5162b03a 	or	r17,r10,r5
 400aec4:	2008c03a 	cmpne	r4,r4,zero
 400aec8:	8922b03a 	or	r17,r17,r4
 400aecc:	3463c83a 	sub	r17,r6,r17
 400aed0:	48c7c83a 	sub	r3,r9,r3
 400aed4:	344d803a 	cmpltu	r6,r6,r17
 400aed8:	1991c83a 	sub	r8,r3,r6
 400aedc:	1021883a 	mov	r16,r2
 400aee0:	3825883a 	mov	r18,r7
 400aee4:	003f2706 	br	400ab84 <__alt_data_end+0xfc00ab84>
 400aee8:	24d0b03a 	or	r8,r4,r19
 400aeec:	40001b1e 	bne	r8,zero,400af5c <__adddf3+0x548>
 400aef0:	0005883a 	mov	r2,zero
 400aef4:	0007883a 	mov	r3,zero
 400aef8:	0021883a 	mov	r16,zero
 400aefc:	003f4d06 	br	400ac34 <__alt_data_end+0xfc00ac34>
 400af00:	008007c4 	movi	r2,31
 400af04:	11003c16 	blt	r2,r4,400aff8 <__adddf3+0x5e4>
 400af08:	00800804 	movi	r2,32
 400af0c:	1105c83a 	sub	r2,r2,r4
 400af10:	488e983a 	sll	r7,r9,r2
 400af14:	310ad83a 	srl	r5,r6,r4
 400af18:	3084983a 	sll	r2,r6,r2
 400af1c:	4912d83a 	srl	r9,r9,r4
 400af20:	394ab03a 	or	r5,r7,r5
 400af24:	1004c03a 	cmpne	r2,r2,zero
 400af28:	288ab03a 	or	r5,r5,r2
 400af2c:	003f5306 	br	400ac7c <__alt_data_end+0xfc00ac7c>
 400af30:	4448b03a 	or	r4,r8,r17
 400af34:	20003e26 	beq	r4,zero,400b030 <__adddf3+0x61c>
 400af38:	00c6303a 	nor	r3,zero,r3
 400af3c:	18003a1e 	bne	r3,zero,400b028 <__adddf3+0x614>
 400af40:	3463c83a 	sub	r17,r6,r17
 400af44:	4a07c83a 	sub	r3,r9,r8
 400af48:	344d803a 	cmpltu	r6,r6,r17
 400af4c:	1991c83a 	sub	r8,r3,r6
 400af50:	1021883a 	mov	r16,r2
 400af54:	3825883a 	mov	r18,r7
 400af58:	003f0a06 	br	400ab84 <__alt_data_end+0xfc00ab84>
 400af5c:	2023883a 	mov	r17,r4
 400af60:	003f0d06 	br	400ab98 <__alt_data_end+0xfc00ab98>
 400af64:	0081ffc4 	movi	r2,2047
 400af68:	80bf3f1e 	bne	r16,r2,400ac68 <__alt_data_end+0xfc00ac68>
 400af6c:	003ec806 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400af70:	0005883a 	mov	r2,zero
 400af74:	003fb106 	br	400ae3c <__alt_data_end+0xfc00ae3c>
 400af78:	0007883a 	mov	r3,zero
 400af7c:	003fbc06 	br	400ae70 <__alt_data_end+0xfc00ae70>
 400af80:	4444b03a 	or	r2,r8,r17
 400af84:	8000871e 	bne	r16,zero,400b1a4 <__adddf3+0x790>
 400af88:	1000ba26 	beq	r2,zero,400b274 <__adddf3+0x860>
 400af8c:	4984b03a 	or	r2,r9,r6
 400af90:	103ebf26 	beq	r2,zero,400aa90 <__alt_data_end+0xfc00aa90>
 400af94:	8985883a 	add	r2,r17,r6
 400af98:	4247883a 	add	r3,r8,r9
 400af9c:	1451803a 	cmpltu	r8,r2,r17
 400afa0:	40d1883a 	add	r8,r8,r3
 400afa4:	40c0202c 	andhi	r3,r8,128
 400afa8:	1023883a 	mov	r17,r2
 400afac:	183f1a26 	beq	r3,zero,400ac18 <__alt_data_end+0xfc00ac18>
 400afb0:	00bfe034 	movhi	r2,65408
 400afb4:	10bfffc4 	addi	r2,r2,-1
 400afb8:	2021883a 	mov	r16,r4
 400afbc:	4090703a 	and	r8,r8,r2
 400afc0:	003eb306 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400afc4:	4444b03a 	or	r2,r8,r17
 400afc8:	8000291e 	bne	r16,zero,400b070 <__adddf3+0x65c>
 400afcc:	10004b1e 	bne	r2,zero,400b0fc <__adddf3+0x6e8>
 400afd0:	4990b03a 	or	r8,r9,r6
 400afd4:	40008b26 	beq	r8,zero,400b204 <__adddf3+0x7f0>
 400afd8:	4811883a 	mov	r8,r9
 400afdc:	3023883a 	mov	r17,r6
 400afe0:	3825883a 	mov	r18,r7
 400afe4:	003eaa06 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400afe8:	1021883a 	mov	r16,r2
 400afec:	0011883a 	mov	r8,zero
 400aff0:	0005883a 	mov	r2,zero
 400aff4:	003f0f06 	br	400ac34 <__alt_data_end+0xfc00ac34>
 400aff8:	217ff804 	addi	r5,r4,-32
 400affc:	00800804 	movi	r2,32
 400b000:	494ad83a 	srl	r5,r9,r5
 400b004:	20807d26 	beq	r4,r2,400b1fc <__adddf3+0x7e8>
 400b008:	00801004 	movi	r2,64
 400b00c:	1109c83a 	sub	r4,r2,r4
 400b010:	4912983a 	sll	r9,r9,r4
 400b014:	498cb03a 	or	r6,r9,r6
 400b018:	300cc03a 	cmpne	r6,r6,zero
 400b01c:	298ab03a 	or	r5,r5,r6
 400b020:	0013883a 	mov	r9,zero
 400b024:	003f1506 	br	400ac7c <__alt_data_end+0xfc00ac7c>
 400b028:	0101ffc4 	movi	r4,2047
 400b02c:	113f9a1e 	bne	r2,r4,400ae98 <__alt_data_end+0xfc00ae98>
 400b030:	4811883a 	mov	r8,r9
 400b034:	3023883a 	mov	r17,r6
 400b038:	1021883a 	mov	r16,r2
 400b03c:	3825883a 	mov	r18,r7
 400b040:	003e9306 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400b044:	8000161e 	bne	r16,zero,400b0a0 <__adddf3+0x68c>
 400b048:	444ab03a 	or	r5,r8,r17
 400b04c:	28005126 	beq	r5,zero,400b194 <__adddf3+0x780>
 400b050:	0108303a 	nor	r4,zero,r4
 400b054:	20004d1e 	bne	r4,zero,400b18c <__adddf3+0x778>
 400b058:	89a3883a 	add	r17,r17,r6
 400b05c:	4253883a 	add	r9,r8,r9
 400b060:	898d803a 	cmpltu	r6,r17,r6
 400b064:	3251883a 	add	r8,r6,r9
 400b068:	1021883a 	mov	r16,r2
 400b06c:	003f0806 	br	400ac90 <__alt_data_end+0xfc00ac90>
 400b070:	1000301e 	bne	r2,zero,400b134 <__adddf3+0x720>
 400b074:	4984b03a 	or	r2,r9,r6
 400b078:	10007126 	beq	r2,zero,400b240 <__adddf3+0x82c>
 400b07c:	4811883a 	mov	r8,r9
 400b080:	3023883a 	mov	r17,r6
 400b084:	3825883a 	mov	r18,r7
 400b088:	0401ffc4 	movi	r16,2047
 400b08c:	003e8006 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400b090:	4462b03a 	or	r17,r8,r17
 400b094:	8822c03a 	cmpne	r17,r17,zero
 400b098:	0007883a 	mov	r3,zero
 400b09c:	003f8b06 	br	400aecc <__alt_data_end+0xfc00aecc>
 400b0a0:	0141ffc4 	movi	r5,2047
 400b0a4:	11403b26 	beq	r2,r5,400b194 <__adddf3+0x780>
 400b0a8:	0109c83a 	sub	r4,zero,r4
 400b0ac:	42002034 	orhi	r8,r8,128
 400b0b0:	01400e04 	movi	r5,56
 400b0b4:	29006716 	blt	r5,r4,400b254 <__adddf3+0x840>
 400b0b8:	014007c4 	movi	r5,31
 400b0bc:	29007016 	blt	r5,r4,400b280 <__adddf3+0x86c>
 400b0c0:	01400804 	movi	r5,32
 400b0c4:	290bc83a 	sub	r5,r5,r4
 400b0c8:	4154983a 	sll	r10,r8,r5
 400b0cc:	890ed83a 	srl	r7,r17,r4
 400b0d0:	894a983a 	sll	r5,r17,r5
 400b0d4:	4108d83a 	srl	r4,r8,r4
 400b0d8:	51e2b03a 	or	r17,r10,r7
 400b0dc:	280ac03a 	cmpne	r5,r5,zero
 400b0e0:	8962b03a 	or	r17,r17,r5
 400b0e4:	89a3883a 	add	r17,r17,r6
 400b0e8:	2253883a 	add	r9,r4,r9
 400b0ec:	898d803a 	cmpltu	r6,r17,r6
 400b0f0:	3251883a 	add	r8,r6,r9
 400b0f4:	1021883a 	mov	r16,r2
 400b0f8:	003ee506 	br	400ac90 <__alt_data_end+0xfc00ac90>
 400b0fc:	4984b03a 	or	r2,r9,r6
 400b100:	103e6326 	beq	r2,zero,400aa90 <__alt_data_end+0xfc00aa90>
 400b104:	8987c83a 	sub	r3,r17,r6
 400b108:	88c9803a 	cmpltu	r4,r17,r3
 400b10c:	4245c83a 	sub	r2,r8,r9
 400b110:	1105c83a 	sub	r2,r2,r4
 400b114:	1100202c 	andhi	r4,r2,128
 400b118:	203ebb26 	beq	r4,zero,400ac08 <__alt_data_end+0xfc00ac08>
 400b11c:	3463c83a 	sub	r17,r6,r17
 400b120:	4a07c83a 	sub	r3,r9,r8
 400b124:	344d803a 	cmpltu	r6,r6,r17
 400b128:	1991c83a 	sub	r8,r3,r6
 400b12c:	3825883a 	mov	r18,r7
 400b130:	003e5706 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400b134:	4984b03a 	or	r2,r9,r6
 400b138:	10002e26 	beq	r2,zero,400b1f4 <__adddf3+0x7e0>
 400b13c:	4004d0fa 	srli	r2,r8,3
 400b140:	8822d0fa 	srli	r17,r17,3
 400b144:	4010977a 	slli	r8,r8,29
 400b148:	10c0022c 	andhi	r3,r2,8
 400b14c:	4462b03a 	or	r17,r8,r17
 400b150:	18000826 	beq	r3,zero,400b174 <__adddf3+0x760>
 400b154:	4808d0fa 	srli	r4,r9,3
 400b158:	20c0022c 	andhi	r3,r4,8
 400b15c:	1800051e 	bne	r3,zero,400b174 <__adddf3+0x760>
 400b160:	300cd0fa 	srli	r6,r6,3
 400b164:	4806977a 	slli	r3,r9,29
 400b168:	2005883a 	mov	r2,r4
 400b16c:	3825883a 	mov	r18,r7
 400b170:	19a2b03a 	or	r17,r3,r6
 400b174:	8810d77a 	srli	r8,r17,29
 400b178:	100490fa 	slli	r2,r2,3
 400b17c:	882290fa 	slli	r17,r17,3
 400b180:	0401ffc4 	movi	r16,2047
 400b184:	4090b03a 	or	r8,r8,r2
 400b188:	003e4106 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400b18c:	0141ffc4 	movi	r5,2047
 400b190:	117fc71e 	bne	r2,r5,400b0b0 <__alt_data_end+0xfc00b0b0>
 400b194:	4811883a 	mov	r8,r9
 400b198:	3023883a 	mov	r17,r6
 400b19c:	1021883a 	mov	r16,r2
 400b1a0:	003e3b06 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400b1a4:	10002f26 	beq	r2,zero,400b264 <__adddf3+0x850>
 400b1a8:	4984b03a 	or	r2,r9,r6
 400b1ac:	10001126 	beq	r2,zero,400b1f4 <__adddf3+0x7e0>
 400b1b0:	4004d0fa 	srli	r2,r8,3
 400b1b4:	8822d0fa 	srli	r17,r17,3
 400b1b8:	4010977a 	slli	r8,r8,29
 400b1bc:	10c0022c 	andhi	r3,r2,8
 400b1c0:	4462b03a 	or	r17,r8,r17
 400b1c4:	183feb26 	beq	r3,zero,400b174 <__alt_data_end+0xfc00b174>
 400b1c8:	4808d0fa 	srli	r4,r9,3
 400b1cc:	20c0022c 	andhi	r3,r4,8
 400b1d0:	183fe81e 	bne	r3,zero,400b174 <__alt_data_end+0xfc00b174>
 400b1d4:	300cd0fa 	srli	r6,r6,3
 400b1d8:	4806977a 	slli	r3,r9,29
 400b1dc:	2005883a 	mov	r2,r4
 400b1e0:	19a2b03a 	or	r17,r3,r6
 400b1e4:	003fe306 	br	400b174 <__alt_data_end+0xfc00b174>
 400b1e8:	0011883a 	mov	r8,zero
 400b1ec:	0005883a 	mov	r2,zero
 400b1f0:	003e3f06 	br	400aaf0 <__alt_data_end+0xfc00aaf0>
 400b1f4:	0401ffc4 	movi	r16,2047
 400b1f8:	003e2506 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400b1fc:	0013883a 	mov	r9,zero
 400b200:	003f8406 	br	400b014 <__alt_data_end+0xfc00b014>
 400b204:	0005883a 	mov	r2,zero
 400b208:	0007883a 	mov	r3,zero
 400b20c:	003e8906 	br	400ac34 <__alt_data_end+0xfc00ac34>
 400b210:	197ff804 	addi	r5,r3,-32
 400b214:	01000804 	movi	r4,32
 400b218:	414ad83a 	srl	r5,r8,r5
 400b21c:	19002426 	beq	r3,r4,400b2b0 <__adddf3+0x89c>
 400b220:	01001004 	movi	r4,64
 400b224:	20c7c83a 	sub	r3,r4,r3
 400b228:	40c6983a 	sll	r3,r8,r3
 400b22c:	1c46b03a 	or	r3,r3,r17
 400b230:	1806c03a 	cmpne	r3,r3,zero
 400b234:	28e2b03a 	or	r17,r5,r3
 400b238:	0007883a 	mov	r3,zero
 400b23c:	003f2306 	br	400aecc <__alt_data_end+0xfc00aecc>
 400b240:	0007883a 	mov	r3,zero
 400b244:	5811883a 	mov	r8,r11
 400b248:	00bfffc4 	movi	r2,-1
 400b24c:	0401ffc4 	movi	r16,2047
 400b250:	003e7806 	br	400ac34 <__alt_data_end+0xfc00ac34>
 400b254:	4462b03a 	or	r17,r8,r17
 400b258:	8822c03a 	cmpne	r17,r17,zero
 400b25c:	0009883a 	mov	r4,zero
 400b260:	003fa006 	br	400b0e4 <__alt_data_end+0xfc00b0e4>
 400b264:	4811883a 	mov	r8,r9
 400b268:	3023883a 	mov	r17,r6
 400b26c:	0401ffc4 	movi	r16,2047
 400b270:	003e0706 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400b274:	4811883a 	mov	r8,r9
 400b278:	3023883a 	mov	r17,r6
 400b27c:	003e0406 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400b280:	21fff804 	addi	r7,r4,-32
 400b284:	01400804 	movi	r5,32
 400b288:	41ced83a 	srl	r7,r8,r7
 400b28c:	21400a26 	beq	r4,r5,400b2b8 <__adddf3+0x8a4>
 400b290:	01401004 	movi	r5,64
 400b294:	2909c83a 	sub	r4,r5,r4
 400b298:	4108983a 	sll	r4,r8,r4
 400b29c:	2448b03a 	or	r4,r4,r17
 400b2a0:	2008c03a 	cmpne	r4,r4,zero
 400b2a4:	3922b03a 	or	r17,r7,r4
 400b2a8:	0009883a 	mov	r4,zero
 400b2ac:	003f8d06 	br	400b0e4 <__alt_data_end+0xfc00b0e4>
 400b2b0:	0007883a 	mov	r3,zero
 400b2b4:	003fdd06 	br	400b22c <__alt_data_end+0xfc00b22c>
 400b2b8:	0009883a 	mov	r4,zero
 400b2bc:	003ff706 	br	400b29c <__alt_data_end+0xfc00b29c>

0400b2c0 <__divdf3>:
 400b2c0:	defff004 	addi	sp,sp,-64
 400b2c4:	dc800815 	stw	r18,32(sp)
 400b2c8:	2824d53a 	srli	r18,r5,20
 400b2cc:	dd800c15 	stw	r22,48(sp)
 400b2d0:	282cd7fa 	srli	r22,r5,31
 400b2d4:	dc000615 	stw	r16,24(sp)
 400b2d8:	04000434 	movhi	r16,16
 400b2dc:	843fffc4 	addi	r16,r16,-1
 400b2e0:	dfc00f15 	stw	ra,60(sp)
 400b2e4:	df000e15 	stw	fp,56(sp)
 400b2e8:	ddc00d15 	stw	r23,52(sp)
 400b2ec:	dd400b15 	stw	r21,44(sp)
 400b2f0:	dd000a15 	stw	r20,40(sp)
 400b2f4:	dcc00915 	stw	r19,36(sp)
 400b2f8:	dc400715 	stw	r17,28(sp)
 400b2fc:	9481ffcc 	andi	r18,r18,2047
 400b300:	2c20703a 	and	r16,r5,r16
 400b304:	b2003fcc 	andi	r8,r22,255
 400b308:	90006126 	beq	r18,zero,400b490 <__divdf3+0x1d0>
 400b30c:	0081ffc4 	movi	r2,2047
 400b310:	202b883a 	mov	r21,r4
 400b314:	90803726 	beq	r18,r2,400b3f4 <__divdf3+0x134>
 400b318:	80800434 	orhi	r2,r16,16
 400b31c:	100490fa 	slli	r2,r2,3
 400b320:	2020d77a 	srli	r16,r4,29
 400b324:	202a90fa 	slli	r21,r4,3
 400b328:	94bf0044 	addi	r18,r18,-1023
 400b32c:	80a0b03a 	or	r16,r16,r2
 400b330:	0013883a 	mov	r9,zero
 400b334:	000b883a 	mov	r5,zero
 400b338:	3806d53a 	srli	r3,r7,20
 400b33c:	382ed7fa 	srli	r23,r7,31
 400b340:	04400434 	movhi	r17,16
 400b344:	8c7fffc4 	addi	r17,r17,-1
 400b348:	18c1ffcc 	andi	r3,r3,2047
 400b34c:	3029883a 	mov	r20,r6
 400b350:	3c62703a 	and	r17,r7,r17
 400b354:	bf003fcc 	andi	fp,r23,255
 400b358:	18006e26 	beq	r3,zero,400b514 <__divdf3+0x254>
 400b35c:	0081ffc4 	movi	r2,2047
 400b360:	18806626 	beq	r3,r2,400b4fc <__divdf3+0x23c>
 400b364:	88800434 	orhi	r2,r17,16
 400b368:	100490fa 	slli	r2,r2,3
 400b36c:	3022d77a 	srli	r17,r6,29
 400b370:	302890fa 	slli	r20,r6,3
 400b374:	18ff0044 	addi	r3,r3,-1023
 400b378:	88a2b03a 	or	r17,r17,r2
 400b37c:	000f883a 	mov	r7,zero
 400b380:	b5e6f03a 	xor	r19,r22,r23
 400b384:	3a4cb03a 	or	r6,r7,r9
 400b388:	008003c4 	movi	r2,15
 400b38c:	9809883a 	mov	r4,r19
 400b390:	90c7c83a 	sub	r3,r18,r3
 400b394:	9cc03fcc 	andi	r19,r19,255
 400b398:	11809636 	bltu	r2,r6,400b5f4 <__divdf3+0x334>
 400b39c:	300c90ba 	slli	r6,r6,2
 400b3a0:	00810074 	movhi	r2,1025
 400b3a4:	10aced04 	addi	r2,r2,-19532
 400b3a8:	308d883a 	add	r6,r6,r2
 400b3ac:	30800017 	ldw	r2,0(r6)
 400b3b0:	1000683a 	jmp	r2
 400b3b4:	0400b5f4 	movhi	r16,727
 400b3b8:	0400b42c 	andhi	r16,zero,720
 400b3bc:	0400b5e4 	muli	r16,zero,727
 400b3c0:	0400b420 	cmpeqi	r16,zero,720
 400b3c4:	0400b5e4 	muli	r16,zero,727
 400b3c8:	0400b5b8 	rdprs	r16,zero,726
 400b3cc:	0400b5e4 	muli	r16,zero,727
 400b3d0:	0400b420 	cmpeqi	r16,zero,720
 400b3d4:	0400b42c 	andhi	r16,zero,720
 400b3d8:	0400b42c 	andhi	r16,zero,720
 400b3dc:	0400b5b8 	rdprs	r16,zero,726
 400b3e0:	0400b420 	cmpeqi	r16,zero,720
 400b3e4:	0400b410 	cmplti	r16,zero,720
 400b3e8:	0400b410 	cmplti	r16,zero,720
 400b3ec:	0400b410 	cmplti	r16,zero,720
 400b3f0:	0400b97c 	xorhi	r16,zero,741
 400b3f4:	2404b03a 	or	r2,r4,r16
 400b3f8:	10006c1e 	bne	r2,zero,400b5ac <__divdf3+0x2ec>
 400b3fc:	02400204 	movi	r9,8
 400b400:	0021883a 	mov	r16,zero
 400b404:	002b883a 	mov	r21,zero
 400b408:	01400084 	movi	r5,2
 400b40c:	003fca06 	br	400b338 <__alt_data_end+0xfc00b338>
 400b410:	8023883a 	mov	r17,r16
 400b414:	a829883a 	mov	r20,r21
 400b418:	4039883a 	mov	fp,r8
 400b41c:	280f883a 	mov	r7,r5
 400b420:	00800084 	movi	r2,2
 400b424:	3881601e 	bne	r7,r2,400b9a8 <__divdf3+0x6e8>
 400b428:	e027883a 	mov	r19,fp
 400b42c:	9900004c 	andi	r4,r19,1
 400b430:	0081ffc4 	movi	r2,2047
 400b434:	0021883a 	mov	r16,zero
 400b438:	002b883a 	mov	r21,zero
 400b43c:	1004953a 	slli	r2,r2,20
 400b440:	20c03fcc 	andi	r3,r4,255
 400b444:	01400434 	movhi	r5,16
 400b448:	297fffc4 	addi	r5,r5,-1
 400b44c:	180697fa 	slli	r3,r3,31
 400b450:	8160703a 	and	r16,r16,r5
 400b454:	80a0b03a 	or	r16,r16,r2
 400b458:	80c6b03a 	or	r3,r16,r3
 400b45c:	a805883a 	mov	r2,r21
 400b460:	dfc00f17 	ldw	ra,60(sp)
 400b464:	df000e17 	ldw	fp,56(sp)
 400b468:	ddc00d17 	ldw	r23,52(sp)
 400b46c:	dd800c17 	ldw	r22,48(sp)
 400b470:	dd400b17 	ldw	r21,44(sp)
 400b474:	dd000a17 	ldw	r20,40(sp)
 400b478:	dcc00917 	ldw	r19,36(sp)
 400b47c:	dc800817 	ldw	r18,32(sp)
 400b480:	dc400717 	ldw	r17,28(sp)
 400b484:	dc000617 	ldw	r16,24(sp)
 400b488:	dec01004 	addi	sp,sp,64
 400b48c:	f800283a 	ret
 400b490:	2404b03a 	or	r2,r4,r16
 400b494:	2023883a 	mov	r17,r4
 400b498:	10003f26 	beq	r2,zero,400b598 <__divdf3+0x2d8>
 400b49c:	80015e26 	beq	r16,zero,400ba18 <__divdf3+0x758>
 400b4a0:	8009883a 	mov	r4,r16
 400b4a4:	d9800215 	stw	r6,8(sp)
 400b4a8:	d9c00515 	stw	r7,20(sp)
 400b4ac:	da000415 	stw	r8,16(sp)
 400b4b0:	400d2540 	call	400d254 <__clzsi2>
 400b4b4:	d9800217 	ldw	r6,8(sp)
 400b4b8:	d9c00517 	ldw	r7,20(sp)
 400b4bc:	da000417 	ldw	r8,16(sp)
 400b4c0:	113ffd44 	addi	r4,r2,-11
 400b4c4:	00c00704 	movi	r3,28
 400b4c8:	19014f16 	blt	r3,r4,400ba08 <__divdf3+0x748>
 400b4cc:	00c00744 	movi	r3,29
 400b4d0:	157ffe04 	addi	r21,r2,-8
 400b4d4:	1907c83a 	sub	r3,r3,r4
 400b4d8:	8560983a 	sll	r16,r16,r21
 400b4dc:	88c6d83a 	srl	r3,r17,r3
 400b4e0:	8d6a983a 	sll	r21,r17,r21
 400b4e4:	1c20b03a 	or	r16,r3,r16
 400b4e8:	1080fcc4 	addi	r2,r2,1011
 400b4ec:	00a5c83a 	sub	r18,zero,r2
 400b4f0:	0013883a 	mov	r9,zero
 400b4f4:	000b883a 	mov	r5,zero
 400b4f8:	003f8f06 	br	400b338 <__alt_data_end+0xfc00b338>
 400b4fc:	3444b03a 	or	r2,r6,r17
 400b500:	1000231e 	bne	r2,zero,400b590 <__divdf3+0x2d0>
 400b504:	0023883a 	mov	r17,zero
 400b508:	0029883a 	mov	r20,zero
 400b50c:	01c00084 	movi	r7,2
 400b510:	003f9b06 	br	400b380 <__alt_data_end+0xfc00b380>
 400b514:	3444b03a 	or	r2,r6,r17
 400b518:	10001926 	beq	r2,zero,400b580 <__divdf3+0x2c0>
 400b51c:	88014b26 	beq	r17,zero,400ba4c <__divdf3+0x78c>
 400b520:	8809883a 	mov	r4,r17
 400b524:	d9400115 	stw	r5,4(sp)
 400b528:	d9800215 	stw	r6,8(sp)
 400b52c:	da000415 	stw	r8,16(sp)
 400b530:	da400315 	stw	r9,12(sp)
 400b534:	400d2540 	call	400d254 <__clzsi2>
 400b538:	d9400117 	ldw	r5,4(sp)
 400b53c:	d9800217 	ldw	r6,8(sp)
 400b540:	da000417 	ldw	r8,16(sp)
 400b544:	da400317 	ldw	r9,12(sp)
 400b548:	113ffd44 	addi	r4,r2,-11
 400b54c:	00c00704 	movi	r3,28
 400b550:	19013a16 	blt	r3,r4,400ba3c <__divdf3+0x77c>
 400b554:	00c00744 	movi	r3,29
 400b558:	153ffe04 	addi	r20,r2,-8
 400b55c:	1907c83a 	sub	r3,r3,r4
 400b560:	8d22983a 	sll	r17,r17,r20
 400b564:	30c6d83a 	srl	r3,r6,r3
 400b568:	3528983a 	sll	r20,r6,r20
 400b56c:	1c62b03a 	or	r17,r3,r17
 400b570:	1080fcc4 	addi	r2,r2,1011
 400b574:	0087c83a 	sub	r3,zero,r2
 400b578:	000f883a 	mov	r7,zero
 400b57c:	003f8006 	br	400b380 <__alt_data_end+0xfc00b380>
 400b580:	0023883a 	mov	r17,zero
 400b584:	0029883a 	mov	r20,zero
 400b588:	01c00044 	movi	r7,1
 400b58c:	003f7c06 	br	400b380 <__alt_data_end+0xfc00b380>
 400b590:	01c000c4 	movi	r7,3
 400b594:	003f7a06 	br	400b380 <__alt_data_end+0xfc00b380>
 400b598:	02400104 	movi	r9,4
 400b59c:	0021883a 	mov	r16,zero
 400b5a0:	002b883a 	mov	r21,zero
 400b5a4:	01400044 	movi	r5,1
 400b5a8:	003f6306 	br	400b338 <__alt_data_end+0xfc00b338>
 400b5ac:	02400304 	movi	r9,12
 400b5b0:	014000c4 	movi	r5,3
 400b5b4:	003f6006 	br	400b338 <__alt_data_end+0xfc00b338>
 400b5b8:	04000434 	movhi	r16,16
 400b5bc:	0009883a 	mov	r4,zero
 400b5c0:	843fffc4 	addi	r16,r16,-1
 400b5c4:	057fffc4 	movi	r21,-1
 400b5c8:	0081ffc4 	movi	r2,2047
 400b5cc:	003f9b06 	br	400b43c <__alt_data_end+0xfc00b43c>
 400b5d0:	00c00044 	movi	r3,1
 400b5d4:	1887c83a 	sub	r3,r3,r2
 400b5d8:	01000e04 	movi	r4,56
 400b5dc:	20c1530e 	bge	r4,r3,400bb2c <__divdf3+0x86c>
 400b5e0:	9900004c 	andi	r4,r19,1
 400b5e4:	0005883a 	mov	r2,zero
 400b5e8:	0021883a 	mov	r16,zero
 400b5ec:	002b883a 	mov	r21,zero
 400b5f0:	003f9206 	br	400b43c <__alt_data_end+0xfc00b43c>
 400b5f4:	8c012e36 	bltu	r17,r16,400bab0 <__divdf3+0x7f0>
 400b5f8:	84412c26 	beq	r16,r17,400baac <__divdf3+0x7ec>
 400b5fc:	a82f883a 	mov	r23,r21
 400b600:	18ffffc4 	addi	r3,r3,-1
 400b604:	002b883a 	mov	r21,zero
 400b608:	a004d63a 	srli	r2,r20,24
 400b60c:	8822923a 	slli	r17,r17,8
 400b610:	a028923a 	slli	r20,r20,8
 400b614:	8009883a 	mov	r4,r16
 400b618:	88acb03a 	or	r22,r17,r2
 400b61c:	dd000015 	stw	r20,0(sp)
 400b620:	b028d43a 	srli	r20,r22,16
 400b624:	d8c00215 	stw	r3,8(sp)
 400b628:	b4bfffcc 	andi	r18,r22,65535
 400b62c:	a00b883a 	mov	r5,r20
 400b630:	400a9300 	call	400a930 <__udivsi3>
 400b634:	100b883a 	mov	r5,r2
 400b638:	9009883a 	mov	r4,r18
 400b63c:	1023883a 	mov	r17,r2
 400b640:	400a9ec0 	call	400a9ec <__mulsi3>
 400b644:	8009883a 	mov	r4,r16
 400b648:	a00b883a 	mov	r5,r20
 400b64c:	1039883a 	mov	fp,r2
 400b650:	400a9940 	call	400a994 <__umodsi3>
 400b654:	1004943a 	slli	r2,r2,16
 400b658:	b808d43a 	srli	r4,r23,16
 400b65c:	d8c00217 	ldw	r3,8(sp)
 400b660:	2084b03a 	or	r2,r4,r2
 400b664:	1700062e 	bgeu	r2,fp,400b680 <__divdf3+0x3c0>
 400b668:	1585883a 	add	r2,r2,r22
 400b66c:	893fffc4 	addi	r4,r17,-1
 400b670:	15811d36 	bltu	r2,r22,400bae8 <__divdf3+0x828>
 400b674:	17011c2e 	bgeu	r2,fp,400bae8 <__divdf3+0x828>
 400b678:	8c7fff84 	addi	r17,r17,-2
 400b67c:	1585883a 	add	r2,r2,r22
 400b680:	1739c83a 	sub	fp,r2,fp
 400b684:	a00b883a 	mov	r5,r20
 400b688:	e009883a 	mov	r4,fp
 400b68c:	d8c00215 	stw	r3,8(sp)
 400b690:	400a9300 	call	400a930 <__udivsi3>
 400b694:	100b883a 	mov	r5,r2
 400b698:	9009883a 	mov	r4,r18
 400b69c:	1021883a 	mov	r16,r2
 400b6a0:	400a9ec0 	call	400a9ec <__mulsi3>
 400b6a4:	a00b883a 	mov	r5,r20
 400b6a8:	e009883a 	mov	r4,fp
 400b6ac:	d8800415 	stw	r2,16(sp)
 400b6b0:	400a9940 	call	400a994 <__umodsi3>
 400b6b4:	1004943a 	slli	r2,r2,16
 400b6b8:	da000417 	ldw	r8,16(sp)
 400b6bc:	bdffffcc 	andi	r23,r23,65535
 400b6c0:	b884b03a 	or	r2,r23,r2
 400b6c4:	d8c00217 	ldw	r3,8(sp)
 400b6c8:	1200062e 	bgeu	r2,r8,400b6e4 <__divdf3+0x424>
 400b6cc:	1585883a 	add	r2,r2,r22
 400b6d0:	813fffc4 	addi	r4,r16,-1
 400b6d4:	15810236 	bltu	r2,r22,400bae0 <__divdf3+0x820>
 400b6d8:	1201012e 	bgeu	r2,r8,400bae0 <__divdf3+0x820>
 400b6dc:	843fff84 	addi	r16,r16,-2
 400b6e0:	1585883a 	add	r2,r2,r22
 400b6e4:	8822943a 	slli	r17,r17,16
 400b6e8:	d9800017 	ldw	r6,0(sp)
 400b6ec:	1211c83a 	sub	r8,r2,r8
 400b6f0:	8c22b03a 	or	r17,r17,r16
 400b6f4:	373fffcc 	andi	fp,r6,65535
 400b6f8:	8abfffcc 	andi	r10,r17,65535
 400b6fc:	8820d43a 	srli	r16,r17,16
 400b700:	5009883a 	mov	r4,r10
 400b704:	e00b883a 	mov	r5,fp
 400b708:	302ed43a 	srli	r23,r6,16
 400b70c:	d8c00215 	stw	r3,8(sp)
 400b710:	da000415 	stw	r8,16(sp)
 400b714:	da800115 	stw	r10,4(sp)
 400b718:	400a9ec0 	call	400a9ec <__mulsi3>
 400b71c:	800b883a 	mov	r5,r16
 400b720:	e009883a 	mov	r4,fp
 400b724:	d8800515 	stw	r2,20(sp)
 400b728:	400a9ec0 	call	400a9ec <__mulsi3>
 400b72c:	8009883a 	mov	r4,r16
 400b730:	b80b883a 	mov	r5,r23
 400b734:	d8800315 	stw	r2,12(sp)
 400b738:	400a9ec0 	call	400a9ec <__mulsi3>
 400b73c:	da800117 	ldw	r10,4(sp)
 400b740:	b80b883a 	mov	r5,r23
 400b744:	1021883a 	mov	r16,r2
 400b748:	5009883a 	mov	r4,r10
 400b74c:	400a9ec0 	call	400a9ec <__mulsi3>
 400b750:	d9c00517 	ldw	r7,20(sp)
 400b754:	da400317 	ldw	r9,12(sp)
 400b758:	d8c00217 	ldw	r3,8(sp)
 400b75c:	3808d43a 	srli	r4,r7,16
 400b760:	1245883a 	add	r2,r2,r9
 400b764:	da000417 	ldw	r8,16(sp)
 400b768:	2085883a 	add	r2,r4,r2
 400b76c:	1240022e 	bgeu	r2,r9,400b778 <__divdf3+0x4b8>
 400b770:	01000074 	movhi	r4,1
 400b774:	8121883a 	add	r16,r16,r4
 400b778:	1008d43a 	srli	r4,r2,16
 400b77c:	1004943a 	slli	r2,r2,16
 400b780:	39ffffcc 	andi	r7,r7,65535
 400b784:	2409883a 	add	r4,r4,r16
 400b788:	11c5883a 	add	r2,r2,r7
 400b78c:	4100bb36 	bltu	r8,r4,400ba7c <__divdf3+0x7bc>
 400b790:	4100d726 	beq	r8,r4,400baf0 <__divdf3+0x830>
 400b794:	4109c83a 	sub	r4,r8,r4
 400b798:	a8a1c83a 	sub	r16,r21,r2
 400b79c:	ac2b803a 	cmpltu	r21,r21,r16
 400b7a0:	256bc83a 	sub	r21,r4,r21
 400b7a4:	b540d926 	beq	r22,r21,400bb0c <__divdf3+0x84c>
 400b7a8:	a00b883a 	mov	r5,r20
 400b7ac:	a809883a 	mov	r4,r21
 400b7b0:	d8c00215 	stw	r3,8(sp)
 400b7b4:	400a9300 	call	400a930 <__udivsi3>
 400b7b8:	100b883a 	mov	r5,r2
 400b7bc:	9009883a 	mov	r4,r18
 400b7c0:	d8800515 	stw	r2,20(sp)
 400b7c4:	400a9ec0 	call	400a9ec <__mulsi3>
 400b7c8:	a809883a 	mov	r4,r21
 400b7cc:	a00b883a 	mov	r5,r20
 400b7d0:	d8800415 	stw	r2,16(sp)
 400b7d4:	400a9940 	call	400a994 <__umodsi3>
 400b7d8:	1004943a 	slli	r2,r2,16
 400b7dc:	8008d43a 	srli	r4,r16,16
 400b7e0:	da000417 	ldw	r8,16(sp)
 400b7e4:	d8c00217 	ldw	r3,8(sp)
 400b7e8:	2084b03a 	or	r2,r4,r2
 400b7ec:	d9c00517 	ldw	r7,20(sp)
 400b7f0:	1200062e 	bgeu	r2,r8,400b80c <__divdf3+0x54c>
 400b7f4:	1585883a 	add	r2,r2,r22
 400b7f8:	393fffc4 	addi	r4,r7,-1
 400b7fc:	1580c536 	bltu	r2,r22,400bb14 <__divdf3+0x854>
 400b800:	1200c42e 	bgeu	r2,r8,400bb14 <__divdf3+0x854>
 400b804:	39ffff84 	addi	r7,r7,-2
 400b808:	1585883a 	add	r2,r2,r22
 400b80c:	122bc83a 	sub	r21,r2,r8
 400b810:	a00b883a 	mov	r5,r20
 400b814:	a809883a 	mov	r4,r21
 400b818:	d8c00215 	stw	r3,8(sp)
 400b81c:	d9c00515 	stw	r7,20(sp)
 400b820:	400a9300 	call	400a930 <__udivsi3>
 400b824:	9009883a 	mov	r4,r18
 400b828:	100b883a 	mov	r5,r2
 400b82c:	d8800415 	stw	r2,16(sp)
 400b830:	400a9ec0 	call	400a9ec <__mulsi3>
 400b834:	a809883a 	mov	r4,r21
 400b838:	a00b883a 	mov	r5,r20
 400b83c:	1025883a 	mov	r18,r2
 400b840:	400a9940 	call	400a994 <__umodsi3>
 400b844:	1004943a 	slli	r2,r2,16
 400b848:	813fffcc 	andi	r4,r16,65535
 400b84c:	d8c00217 	ldw	r3,8(sp)
 400b850:	20a0b03a 	or	r16,r4,r2
 400b854:	d9c00517 	ldw	r7,20(sp)
 400b858:	da000417 	ldw	r8,16(sp)
 400b85c:	8480062e 	bgeu	r16,r18,400b878 <__divdf3+0x5b8>
 400b860:	85a1883a 	add	r16,r16,r22
 400b864:	40bfffc4 	addi	r2,r8,-1
 400b868:	8580ac36 	bltu	r16,r22,400bb1c <__divdf3+0x85c>
 400b86c:	8480ab2e 	bgeu	r16,r18,400bb1c <__divdf3+0x85c>
 400b870:	423fff84 	addi	r8,r8,-2
 400b874:	85a1883a 	add	r16,r16,r22
 400b878:	3804943a 	slli	r2,r7,16
 400b87c:	84a1c83a 	sub	r16,r16,r18
 400b880:	e009883a 	mov	r4,fp
 400b884:	1228b03a 	or	r20,r2,r8
 400b888:	a1ffffcc 	andi	r7,r20,65535
 400b88c:	a024d43a 	srli	r18,r20,16
 400b890:	380b883a 	mov	r5,r7
 400b894:	d8c00215 	stw	r3,8(sp)
 400b898:	d9c00515 	stw	r7,20(sp)
 400b89c:	400a9ec0 	call	400a9ec <__mulsi3>
 400b8a0:	900b883a 	mov	r5,r18
 400b8a4:	e009883a 	mov	r4,fp
 400b8a8:	102b883a 	mov	r21,r2
 400b8ac:	400a9ec0 	call	400a9ec <__mulsi3>
 400b8b0:	900b883a 	mov	r5,r18
 400b8b4:	b809883a 	mov	r4,r23
 400b8b8:	1039883a 	mov	fp,r2
 400b8bc:	400a9ec0 	call	400a9ec <__mulsi3>
 400b8c0:	d9c00517 	ldw	r7,20(sp)
 400b8c4:	b80b883a 	mov	r5,r23
 400b8c8:	1025883a 	mov	r18,r2
 400b8cc:	3809883a 	mov	r4,r7
 400b8d0:	400a9ec0 	call	400a9ec <__mulsi3>
 400b8d4:	a808d43a 	srli	r4,r21,16
 400b8d8:	1705883a 	add	r2,r2,fp
 400b8dc:	d8c00217 	ldw	r3,8(sp)
 400b8e0:	2085883a 	add	r2,r4,r2
 400b8e4:	1700022e 	bgeu	r2,fp,400b8f0 <__divdf3+0x630>
 400b8e8:	01000074 	movhi	r4,1
 400b8ec:	9125883a 	add	r18,r18,r4
 400b8f0:	1008d43a 	srli	r4,r2,16
 400b8f4:	1004943a 	slli	r2,r2,16
 400b8f8:	ad7fffcc 	andi	r21,r21,65535
 400b8fc:	2489883a 	add	r4,r4,r18
 400b900:	1545883a 	add	r2,r2,r21
 400b904:	81003836 	bltu	r16,r4,400b9e8 <__divdf3+0x728>
 400b908:	81003626 	beq	r16,r4,400b9e4 <__divdf3+0x724>
 400b90c:	a5000054 	ori	r20,r20,1
 400b910:	1880ffc4 	addi	r2,r3,1023
 400b914:	00bf2e0e 	bge	zero,r2,400b5d0 <__alt_data_end+0xfc00b5d0>
 400b918:	a10001cc 	andi	r4,r20,7
 400b91c:	20000726 	beq	r4,zero,400b93c <__divdf3+0x67c>
 400b920:	a10003cc 	andi	r4,r20,15
 400b924:	01400104 	movi	r5,4
 400b928:	21400426 	beq	r4,r5,400b93c <__divdf3+0x67c>
 400b92c:	a149883a 	add	r4,r20,r5
 400b930:	2529803a 	cmpltu	r20,r4,r20
 400b934:	8d23883a 	add	r17,r17,r20
 400b938:	2029883a 	mov	r20,r4
 400b93c:	8900402c 	andhi	r4,r17,256
 400b940:	20000426 	beq	r4,zero,400b954 <__divdf3+0x694>
 400b944:	18810004 	addi	r2,r3,1024
 400b948:	00ffc034 	movhi	r3,65280
 400b94c:	18ffffc4 	addi	r3,r3,-1
 400b950:	88e2703a 	and	r17,r17,r3
 400b954:	00c1ff84 	movi	r3,2046
 400b958:	18beb416 	blt	r3,r2,400b42c <__alt_data_end+0xfc00b42c>
 400b95c:	a028d0fa 	srli	r20,r20,3
 400b960:	882a977a 	slli	r21,r17,29
 400b964:	8820927a 	slli	r16,r17,9
 400b968:	1081ffcc 	andi	r2,r2,2047
 400b96c:	ad2ab03a 	or	r21,r21,r20
 400b970:	8020d33a 	srli	r16,r16,12
 400b974:	9900004c 	andi	r4,r19,1
 400b978:	003eb006 	br	400b43c <__alt_data_end+0xfc00b43c>
 400b97c:	8080022c 	andhi	r2,r16,8
 400b980:	10001226 	beq	r2,zero,400b9cc <__divdf3+0x70c>
 400b984:	8880022c 	andhi	r2,r17,8
 400b988:	1000101e 	bne	r2,zero,400b9cc <__divdf3+0x70c>
 400b98c:	00800434 	movhi	r2,16
 400b990:	8c000234 	orhi	r16,r17,8
 400b994:	10bfffc4 	addi	r2,r2,-1
 400b998:	b809883a 	mov	r4,r23
 400b99c:	80a0703a 	and	r16,r16,r2
 400b9a0:	a02b883a 	mov	r21,r20
 400b9a4:	003f0806 	br	400b5c8 <__alt_data_end+0xfc00b5c8>
 400b9a8:	008000c4 	movi	r2,3
 400b9ac:	3880b126 	beq	r7,r2,400bc74 <__divdf3+0x9b4>
 400b9b0:	00800044 	movi	r2,1
 400b9b4:	38805b1e 	bne	r7,r2,400bb24 <__divdf3+0x864>
 400b9b8:	e009883a 	mov	r4,fp
 400b9bc:	0005883a 	mov	r2,zero
 400b9c0:	0021883a 	mov	r16,zero
 400b9c4:	002b883a 	mov	r21,zero
 400b9c8:	003e9c06 	br	400b43c <__alt_data_end+0xfc00b43c>
 400b9cc:	00800434 	movhi	r2,16
 400b9d0:	84000234 	orhi	r16,r16,8
 400b9d4:	10bfffc4 	addi	r2,r2,-1
 400b9d8:	b009883a 	mov	r4,r22
 400b9dc:	80a0703a 	and	r16,r16,r2
 400b9e0:	003ef906 	br	400b5c8 <__alt_data_end+0xfc00b5c8>
 400b9e4:	103fca26 	beq	r2,zero,400b910 <__alt_data_end+0xfc00b910>
 400b9e8:	b421883a 	add	r16,r22,r16
 400b9ec:	a17fffc4 	addi	r5,r20,-1
 400b9f0:	8580422e 	bgeu	r16,r22,400bafc <__divdf3+0x83c>
 400b9f4:	2829883a 	mov	r20,r5
 400b9f8:	813fc41e 	bne	r16,r4,400b90c <__alt_data_end+0xfc00b90c>
 400b9fc:	d9800017 	ldw	r6,0(sp)
 400ba00:	30bfc21e 	bne	r6,r2,400b90c <__alt_data_end+0xfc00b90c>
 400ba04:	003fc206 	br	400b910 <__alt_data_end+0xfc00b910>
 400ba08:	143ff604 	addi	r16,r2,-40
 400ba0c:	8c20983a 	sll	r16,r17,r16
 400ba10:	002b883a 	mov	r21,zero
 400ba14:	003eb406 	br	400b4e8 <__alt_data_end+0xfc00b4e8>
 400ba18:	d9800215 	stw	r6,8(sp)
 400ba1c:	d9c00515 	stw	r7,20(sp)
 400ba20:	da000415 	stw	r8,16(sp)
 400ba24:	400d2540 	call	400d254 <__clzsi2>
 400ba28:	10800804 	addi	r2,r2,32
 400ba2c:	da000417 	ldw	r8,16(sp)
 400ba30:	d9c00517 	ldw	r7,20(sp)
 400ba34:	d9800217 	ldw	r6,8(sp)
 400ba38:	003ea106 	br	400b4c0 <__alt_data_end+0xfc00b4c0>
 400ba3c:	147ff604 	addi	r17,r2,-40
 400ba40:	3462983a 	sll	r17,r6,r17
 400ba44:	0029883a 	mov	r20,zero
 400ba48:	003ec906 	br	400b570 <__alt_data_end+0xfc00b570>
 400ba4c:	3009883a 	mov	r4,r6
 400ba50:	d9400115 	stw	r5,4(sp)
 400ba54:	d9800215 	stw	r6,8(sp)
 400ba58:	da000415 	stw	r8,16(sp)
 400ba5c:	da400315 	stw	r9,12(sp)
 400ba60:	400d2540 	call	400d254 <__clzsi2>
 400ba64:	10800804 	addi	r2,r2,32
 400ba68:	da400317 	ldw	r9,12(sp)
 400ba6c:	da000417 	ldw	r8,16(sp)
 400ba70:	d9800217 	ldw	r6,8(sp)
 400ba74:	d9400117 	ldw	r5,4(sp)
 400ba78:	003eb306 	br	400b548 <__alt_data_end+0xfc00b548>
 400ba7c:	d9800017 	ldw	r6,0(sp)
 400ba80:	a9ab883a 	add	r21,r21,r6
 400ba84:	a98b803a 	cmpltu	r5,r21,r6
 400ba88:	2d8b883a 	add	r5,r5,r22
 400ba8c:	2a11883a 	add	r8,r5,r8
 400ba90:	897fffc4 	addi	r5,r17,-1
 400ba94:	b2000c2e 	bgeu	r22,r8,400bac8 <__divdf3+0x808>
 400ba98:	41003f36 	bltu	r8,r4,400bb98 <__divdf3+0x8d8>
 400ba9c:	22006c26 	beq	r4,r8,400bc50 <__divdf3+0x990>
 400baa0:	4109c83a 	sub	r4,r8,r4
 400baa4:	2823883a 	mov	r17,r5
 400baa8:	003f3b06 	br	400b798 <__alt_data_end+0xfc00b798>
 400baac:	ad3ed336 	bltu	r21,r20,400b5fc <__alt_data_end+0xfc00b5fc>
 400bab0:	a804d07a 	srli	r2,r21,1
 400bab4:	802e97fa 	slli	r23,r16,31
 400bab8:	a82a97fa 	slli	r21,r21,31
 400babc:	8020d07a 	srli	r16,r16,1
 400bac0:	b8aeb03a 	or	r23,r23,r2
 400bac4:	003ed006 	br	400b608 <__alt_data_end+0xfc00b608>
 400bac8:	b23ff51e 	bne	r22,r8,400baa0 <__alt_data_end+0xfc00baa0>
 400bacc:	d9800017 	ldw	r6,0(sp)
 400bad0:	a9bff12e 	bgeu	r21,r6,400ba98 <__alt_data_end+0xfc00ba98>
 400bad4:	b109c83a 	sub	r4,r22,r4
 400bad8:	2823883a 	mov	r17,r5
 400badc:	003f2e06 	br	400b798 <__alt_data_end+0xfc00b798>
 400bae0:	2021883a 	mov	r16,r4
 400bae4:	003eff06 	br	400b6e4 <__alt_data_end+0xfc00b6e4>
 400bae8:	2023883a 	mov	r17,r4
 400baec:	003ee406 	br	400b680 <__alt_data_end+0xfc00b680>
 400baf0:	a8bfe236 	bltu	r21,r2,400ba7c <__alt_data_end+0xfc00ba7c>
 400baf4:	0009883a 	mov	r4,zero
 400baf8:	003f2706 	br	400b798 <__alt_data_end+0xfc00b798>
 400bafc:	81002d36 	bltu	r16,r4,400bbb4 <__divdf3+0x8f4>
 400bb00:	24005626 	beq	r4,r16,400bc5c <__divdf3+0x99c>
 400bb04:	2829883a 	mov	r20,r5
 400bb08:	003f8006 	br	400b90c <__alt_data_end+0xfc00b90c>
 400bb0c:	053fffc4 	movi	r20,-1
 400bb10:	003f7f06 	br	400b910 <__alt_data_end+0xfc00b910>
 400bb14:	200f883a 	mov	r7,r4
 400bb18:	003f3c06 	br	400b80c <__alt_data_end+0xfc00b80c>
 400bb1c:	1011883a 	mov	r8,r2
 400bb20:	003f5506 	br	400b878 <__alt_data_end+0xfc00b878>
 400bb24:	e027883a 	mov	r19,fp
 400bb28:	003f7906 	br	400b910 <__alt_data_end+0xfc00b910>
 400bb2c:	010007c4 	movi	r4,31
 400bb30:	20c02816 	blt	r4,r3,400bbd4 <__divdf3+0x914>
 400bb34:	00800804 	movi	r2,32
 400bb38:	10c5c83a 	sub	r2,r2,r3
 400bb3c:	888a983a 	sll	r5,r17,r2
 400bb40:	a0c8d83a 	srl	r4,r20,r3
 400bb44:	a084983a 	sll	r2,r20,r2
 400bb48:	88e2d83a 	srl	r17,r17,r3
 400bb4c:	2906b03a 	or	r3,r5,r4
 400bb50:	1004c03a 	cmpne	r2,r2,zero
 400bb54:	1886b03a 	or	r3,r3,r2
 400bb58:	188001cc 	andi	r2,r3,7
 400bb5c:	10000726 	beq	r2,zero,400bb7c <__divdf3+0x8bc>
 400bb60:	188003cc 	andi	r2,r3,15
 400bb64:	01000104 	movi	r4,4
 400bb68:	11000426 	beq	r2,r4,400bb7c <__divdf3+0x8bc>
 400bb6c:	1805883a 	mov	r2,r3
 400bb70:	10c00104 	addi	r3,r2,4
 400bb74:	1885803a 	cmpltu	r2,r3,r2
 400bb78:	88a3883a 	add	r17,r17,r2
 400bb7c:	8880202c 	andhi	r2,r17,128
 400bb80:	10002926 	beq	r2,zero,400bc28 <__divdf3+0x968>
 400bb84:	9900004c 	andi	r4,r19,1
 400bb88:	00800044 	movi	r2,1
 400bb8c:	0021883a 	mov	r16,zero
 400bb90:	002b883a 	mov	r21,zero
 400bb94:	003e2906 	br	400b43c <__alt_data_end+0xfc00b43c>
 400bb98:	d9800017 	ldw	r6,0(sp)
 400bb9c:	8c7fff84 	addi	r17,r17,-2
 400bba0:	a9ab883a 	add	r21,r21,r6
 400bba4:	a98b803a 	cmpltu	r5,r21,r6
 400bba8:	2d8b883a 	add	r5,r5,r22
 400bbac:	2a11883a 	add	r8,r5,r8
 400bbb0:	003ef806 	br	400b794 <__alt_data_end+0xfc00b794>
 400bbb4:	d9800017 	ldw	r6,0(sp)
 400bbb8:	318f883a 	add	r7,r6,r6
 400bbbc:	398b803a 	cmpltu	r5,r7,r6
 400bbc0:	2d8d883a 	add	r6,r5,r22
 400bbc4:	81a1883a 	add	r16,r16,r6
 400bbc8:	a17fff84 	addi	r5,r20,-2
 400bbcc:	d9c00015 	stw	r7,0(sp)
 400bbd0:	003f8806 	br	400b9f4 <__alt_data_end+0xfc00b9f4>
 400bbd4:	013ff844 	movi	r4,-31
 400bbd8:	2085c83a 	sub	r2,r4,r2
 400bbdc:	8888d83a 	srl	r4,r17,r2
 400bbe0:	00800804 	movi	r2,32
 400bbe4:	18802126 	beq	r3,r2,400bc6c <__divdf3+0x9ac>
 400bbe8:	04001004 	movi	r16,64
 400bbec:	80c7c83a 	sub	r3,r16,r3
 400bbf0:	88e0983a 	sll	r16,r17,r3
 400bbf4:	8504b03a 	or	r2,r16,r20
 400bbf8:	1004c03a 	cmpne	r2,r2,zero
 400bbfc:	2084b03a 	or	r2,r4,r2
 400bc00:	144001cc 	andi	r17,r2,7
 400bc04:	88000d1e 	bne	r17,zero,400bc3c <__divdf3+0x97c>
 400bc08:	0021883a 	mov	r16,zero
 400bc0c:	102ad0fa 	srli	r21,r2,3
 400bc10:	9900004c 	andi	r4,r19,1
 400bc14:	0005883a 	mov	r2,zero
 400bc18:	ac6ab03a 	or	r21,r21,r17
 400bc1c:	003e0706 	br	400b43c <__alt_data_end+0xfc00b43c>
 400bc20:	1007883a 	mov	r3,r2
 400bc24:	0023883a 	mov	r17,zero
 400bc28:	8820927a 	slli	r16,r17,9
 400bc2c:	1805883a 	mov	r2,r3
 400bc30:	8822977a 	slli	r17,r17,29
 400bc34:	8020d33a 	srli	r16,r16,12
 400bc38:	003ff406 	br	400bc0c <__alt_data_end+0xfc00bc0c>
 400bc3c:	10c003cc 	andi	r3,r2,15
 400bc40:	01000104 	movi	r4,4
 400bc44:	193ff626 	beq	r3,r4,400bc20 <__alt_data_end+0xfc00bc20>
 400bc48:	0023883a 	mov	r17,zero
 400bc4c:	003fc806 	br	400bb70 <__alt_data_end+0xfc00bb70>
 400bc50:	a8bfd136 	bltu	r21,r2,400bb98 <__alt_data_end+0xfc00bb98>
 400bc54:	2823883a 	mov	r17,r5
 400bc58:	003fa606 	br	400baf4 <__alt_data_end+0xfc00baf4>
 400bc5c:	d9800017 	ldw	r6,0(sp)
 400bc60:	30bfd436 	bltu	r6,r2,400bbb4 <__alt_data_end+0xfc00bbb4>
 400bc64:	2829883a 	mov	r20,r5
 400bc68:	003f6406 	br	400b9fc <__alt_data_end+0xfc00b9fc>
 400bc6c:	0021883a 	mov	r16,zero
 400bc70:	003fe006 	br	400bbf4 <__alt_data_end+0xfc00bbf4>
 400bc74:	00800434 	movhi	r2,16
 400bc78:	8c000234 	orhi	r16,r17,8
 400bc7c:	10bfffc4 	addi	r2,r2,-1
 400bc80:	e009883a 	mov	r4,fp
 400bc84:	80a0703a 	and	r16,r16,r2
 400bc88:	a02b883a 	mov	r21,r20
 400bc8c:	003e4e06 	br	400b5c8 <__alt_data_end+0xfc00b5c8>

0400bc90 <__eqdf2>:
 400bc90:	2804d53a 	srli	r2,r5,20
 400bc94:	3806d53a 	srli	r3,r7,20
 400bc98:	02000434 	movhi	r8,16
 400bc9c:	423fffc4 	addi	r8,r8,-1
 400bca0:	1081ffcc 	andi	r2,r2,2047
 400bca4:	0281ffc4 	movi	r10,2047
 400bca8:	2a12703a 	and	r9,r5,r8
 400bcac:	18c1ffcc 	andi	r3,r3,2047
 400bcb0:	3a10703a 	and	r8,r7,r8
 400bcb4:	280ad7fa 	srli	r5,r5,31
 400bcb8:	380ed7fa 	srli	r7,r7,31
 400bcbc:	12801026 	beq	r2,r10,400bd00 <__eqdf2+0x70>
 400bcc0:	0281ffc4 	movi	r10,2047
 400bcc4:	1a800a26 	beq	r3,r10,400bcf0 <__eqdf2+0x60>
 400bcc8:	10c00226 	beq	r2,r3,400bcd4 <__eqdf2+0x44>
 400bccc:	00800044 	movi	r2,1
 400bcd0:	f800283a 	ret
 400bcd4:	4a3ffd1e 	bne	r9,r8,400bccc <__alt_data_end+0xfc00bccc>
 400bcd8:	21bffc1e 	bne	r4,r6,400bccc <__alt_data_end+0xfc00bccc>
 400bcdc:	29c00c26 	beq	r5,r7,400bd10 <__eqdf2+0x80>
 400bce0:	103ffa1e 	bne	r2,zero,400bccc <__alt_data_end+0xfc00bccc>
 400bce4:	2244b03a 	or	r2,r4,r9
 400bce8:	1004c03a 	cmpne	r2,r2,zero
 400bcec:	f800283a 	ret
 400bcf0:	3214b03a 	or	r10,r6,r8
 400bcf4:	503ff426 	beq	r10,zero,400bcc8 <__alt_data_end+0xfc00bcc8>
 400bcf8:	00800044 	movi	r2,1
 400bcfc:	f800283a 	ret
 400bd00:	2254b03a 	or	r10,r4,r9
 400bd04:	503fee26 	beq	r10,zero,400bcc0 <__alt_data_end+0xfc00bcc0>
 400bd08:	00800044 	movi	r2,1
 400bd0c:	f800283a 	ret
 400bd10:	0005883a 	mov	r2,zero
 400bd14:	f800283a 	ret

0400bd18 <__gedf2>:
 400bd18:	2804d53a 	srli	r2,r5,20
 400bd1c:	3806d53a 	srli	r3,r7,20
 400bd20:	02000434 	movhi	r8,16
 400bd24:	423fffc4 	addi	r8,r8,-1
 400bd28:	1081ffcc 	andi	r2,r2,2047
 400bd2c:	0241ffc4 	movi	r9,2047
 400bd30:	2a14703a 	and	r10,r5,r8
 400bd34:	18c1ffcc 	andi	r3,r3,2047
 400bd38:	3a10703a 	and	r8,r7,r8
 400bd3c:	280ad7fa 	srli	r5,r5,31
 400bd40:	380ed7fa 	srli	r7,r7,31
 400bd44:	12401d26 	beq	r2,r9,400bdbc <__gedf2+0xa4>
 400bd48:	0241ffc4 	movi	r9,2047
 400bd4c:	1a401226 	beq	r3,r9,400bd98 <__gedf2+0x80>
 400bd50:	1000081e 	bne	r2,zero,400bd74 <__gedf2+0x5c>
 400bd54:	2296b03a 	or	r11,r4,r10
 400bd58:	5813003a 	cmpeq	r9,r11,zero
 400bd5c:	1800091e 	bne	r3,zero,400bd84 <__gedf2+0x6c>
 400bd60:	3218b03a 	or	r12,r6,r8
 400bd64:	6000071e 	bne	r12,zero,400bd84 <__gedf2+0x6c>
 400bd68:	0005883a 	mov	r2,zero
 400bd6c:	5800101e 	bne	r11,zero,400bdb0 <__gedf2+0x98>
 400bd70:	f800283a 	ret
 400bd74:	18000c1e 	bne	r3,zero,400bda8 <__gedf2+0x90>
 400bd78:	3212b03a 	or	r9,r6,r8
 400bd7c:	48000c26 	beq	r9,zero,400bdb0 <__gedf2+0x98>
 400bd80:	0013883a 	mov	r9,zero
 400bd84:	39c03fcc 	andi	r7,r7,255
 400bd88:	48000826 	beq	r9,zero,400bdac <__gedf2+0x94>
 400bd8c:	38000926 	beq	r7,zero,400bdb4 <__gedf2+0x9c>
 400bd90:	00800044 	movi	r2,1
 400bd94:	f800283a 	ret
 400bd98:	3212b03a 	or	r9,r6,r8
 400bd9c:	483fec26 	beq	r9,zero,400bd50 <__alt_data_end+0xfc00bd50>
 400bda0:	00bfff84 	movi	r2,-2
 400bda4:	f800283a 	ret
 400bda8:	39c03fcc 	andi	r7,r7,255
 400bdac:	29c00626 	beq	r5,r7,400bdc8 <__gedf2+0xb0>
 400bdb0:	283ff726 	beq	r5,zero,400bd90 <__alt_data_end+0xfc00bd90>
 400bdb4:	00bfffc4 	movi	r2,-1
 400bdb8:	f800283a 	ret
 400bdbc:	2292b03a 	or	r9,r4,r10
 400bdc0:	483fe126 	beq	r9,zero,400bd48 <__alt_data_end+0xfc00bd48>
 400bdc4:	003ff606 	br	400bda0 <__alt_data_end+0xfc00bda0>
 400bdc8:	18bff916 	blt	r3,r2,400bdb0 <__alt_data_end+0xfc00bdb0>
 400bdcc:	10c00316 	blt	r2,r3,400bddc <__gedf2+0xc4>
 400bdd0:	42bff736 	bltu	r8,r10,400bdb0 <__alt_data_end+0xfc00bdb0>
 400bdd4:	52000326 	beq	r10,r8,400bde4 <__gedf2+0xcc>
 400bdd8:	5200042e 	bgeu	r10,r8,400bdec <__gedf2+0xd4>
 400bddc:	283fec1e 	bne	r5,zero,400bd90 <__alt_data_end+0xfc00bd90>
 400bde0:	003ff406 	br	400bdb4 <__alt_data_end+0xfc00bdb4>
 400bde4:	313ff236 	bltu	r6,r4,400bdb0 <__alt_data_end+0xfc00bdb0>
 400bde8:	21bffc36 	bltu	r4,r6,400bddc <__alt_data_end+0xfc00bddc>
 400bdec:	0005883a 	mov	r2,zero
 400bdf0:	f800283a 	ret

0400bdf4 <__ledf2>:
 400bdf4:	2804d53a 	srli	r2,r5,20
 400bdf8:	3810d53a 	srli	r8,r7,20
 400bdfc:	00c00434 	movhi	r3,16
 400be00:	18ffffc4 	addi	r3,r3,-1
 400be04:	1081ffcc 	andi	r2,r2,2047
 400be08:	0241ffc4 	movi	r9,2047
 400be0c:	28d4703a 	and	r10,r5,r3
 400be10:	4201ffcc 	andi	r8,r8,2047
 400be14:	38c6703a 	and	r3,r7,r3
 400be18:	280ad7fa 	srli	r5,r5,31
 400be1c:	380ed7fa 	srli	r7,r7,31
 400be20:	12401f26 	beq	r2,r9,400bea0 <__ledf2+0xac>
 400be24:	0241ffc4 	movi	r9,2047
 400be28:	42401426 	beq	r8,r9,400be7c <__ledf2+0x88>
 400be2c:	1000091e 	bne	r2,zero,400be54 <__ledf2+0x60>
 400be30:	2296b03a 	or	r11,r4,r10
 400be34:	5813003a 	cmpeq	r9,r11,zero
 400be38:	29403fcc 	andi	r5,r5,255
 400be3c:	40000a1e 	bne	r8,zero,400be68 <__ledf2+0x74>
 400be40:	30d8b03a 	or	r12,r6,r3
 400be44:	6000081e 	bne	r12,zero,400be68 <__ledf2+0x74>
 400be48:	0005883a 	mov	r2,zero
 400be4c:	5800111e 	bne	r11,zero,400be94 <__ledf2+0xa0>
 400be50:	f800283a 	ret
 400be54:	29403fcc 	andi	r5,r5,255
 400be58:	40000c1e 	bne	r8,zero,400be8c <__ledf2+0x98>
 400be5c:	30d2b03a 	or	r9,r6,r3
 400be60:	48000c26 	beq	r9,zero,400be94 <__ledf2+0xa0>
 400be64:	0013883a 	mov	r9,zero
 400be68:	39c03fcc 	andi	r7,r7,255
 400be6c:	48000826 	beq	r9,zero,400be90 <__ledf2+0x9c>
 400be70:	38001126 	beq	r7,zero,400beb8 <__ledf2+0xc4>
 400be74:	00800044 	movi	r2,1
 400be78:	f800283a 	ret
 400be7c:	30d2b03a 	or	r9,r6,r3
 400be80:	483fea26 	beq	r9,zero,400be2c <__alt_data_end+0xfc00be2c>
 400be84:	00800084 	movi	r2,2
 400be88:	f800283a 	ret
 400be8c:	39c03fcc 	andi	r7,r7,255
 400be90:	39400726 	beq	r7,r5,400beb0 <__ledf2+0xbc>
 400be94:	2800081e 	bne	r5,zero,400beb8 <__ledf2+0xc4>
 400be98:	00800044 	movi	r2,1
 400be9c:	f800283a 	ret
 400bea0:	2292b03a 	or	r9,r4,r10
 400bea4:	483fdf26 	beq	r9,zero,400be24 <__alt_data_end+0xfc00be24>
 400bea8:	00800084 	movi	r2,2
 400beac:	f800283a 	ret
 400beb0:	4080030e 	bge	r8,r2,400bec0 <__ledf2+0xcc>
 400beb4:	383fef26 	beq	r7,zero,400be74 <__alt_data_end+0xfc00be74>
 400beb8:	00bfffc4 	movi	r2,-1
 400bebc:	f800283a 	ret
 400bec0:	123feb16 	blt	r2,r8,400be70 <__alt_data_end+0xfc00be70>
 400bec4:	1abff336 	bltu	r3,r10,400be94 <__alt_data_end+0xfc00be94>
 400bec8:	50c00326 	beq	r10,r3,400bed8 <__ledf2+0xe4>
 400becc:	50c0042e 	bgeu	r10,r3,400bee0 <__ledf2+0xec>
 400bed0:	283fe81e 	bne	r5,zero,400be74 <__alt_data_end+0xfc00be74>
 400bed4:	003ff806 	br	400beb8 <__alt_data_end+0xfc00beb8>
 400bed8:	313fee36 	bltu	r6,r4,400be94 <__alt_data_end+0xfc00be94>
 400bedc:	21bffc36 	bltu	r4,r6,400bed0 <__alt_data_end+0xfc00bed0>
 400bee0:	0005883a 	mov	r2,zero
 400bee4:	f800283a 	ret

0400bee8 <__muldf3>:
 400bee8:	deffee04 	addi	sp,sp,-72
 400beec:	dd000c15 	stw	r20,48(sp)
 400bef0:	2828d53a 	srli	r20,r5,20
 400bef4:	ddc00f15 	stw	r23,60(sp)
 400bef8:	282ed7fa 	srli	r23,r5,31
 400befc:	dc000815 	stw	r16,32(sp)
 400bf00:	04000434 	movhi	r16,16
 400bf04:	dcc00b15 	stw	r19,44(sp)
 400bf08:	843fffc4 	addi	r16,r16,-1
 400bf0c:	dfc01115 	stw	ra,68(sp)
 400bf10:	df001015 	stw	fp,64(sp)
 400bf14:	dd800e15 	stw	r22,56(sp)
 400bf18:	dd400d15 	stw	r21,52(sp)
 400bf1c:	dc800a15 	stw	r18,40(sp)
 400bf20:	dc400915 	stw	r17,36(sp)
 400bf24:	a501ffcc 	andi	r20,r20,2047
 400bf28:	2c20703a 	and	r16,r5,r16
 400bf2c:	b827883a 	mov	r19,r23
 400bf30:	ba403fcc 	andi	r9,r23,255
 400bf34:	a0006026 	beq	r20,zero,400c0b8 <__muldf3+0x1d0>
 400bf38:	0081ffc4 	movi	r2,2047
 400bf3c:	202d883a 	mov	r22,r4
 400bf40:	a0803626 	beq	r20,r2,400c01c <__muldf3+0x134>
 400bf44:	84000434 	orhi	r16,r16,16
 400bf48:	200ad77a 	srli	r5,r4,29
 400bf4c:	800490fa 	slli	r2,r16,3
 400bf50:	202c90fa 	slli	r22,r4,3
 400bf54:	a53f0044 	addi	r20,r20,-1023
 400bf58:	28a0b03a 	or	r16,r5,r2
 400bf5c:	002b883a 	mov	r21,zero
 400bf60:	000b883a 	mov	r5,zero
 400bf64:	3804d53a 	srli	r2,r7,20
 400bf68:	3838d7fa 	srli	fp,r7,31
 400bf6c:	04400434 	movhi	r17,16
 400bf70:	8c7fffc4 	addi	r17,r17,-1
 400bf74:	1081ffcc 	andi	r2,r2,2047
 400bf78:	3025883a 	mov	r18,r6
 400bf7c:	3c62703a 	and	r17,r7,r17
 400bf80:	e2803fcc 	andi	r10,fp,255
 400bf84:	10006d26 	beq	r2,zero,400c13c <__muldf3+0x254>
 400bf88:	00c1ffc4 	movi	r3,2047
 400bf8c:	10c06526 	beq	r2,r3,400c124 <__muldf3+0x23c>
 400bf90:	8c400434 	orhi	r17,r17,16
 400bf94:	300ed77a 	srli	r7,r6,29
 400bf98:	880690fa 	slli	r3,r17,3
 400bf9c:	302490fa 	slli	r18,r6,3
 400bfa0:	10bf0044 	addi	r2,r2,-1023
 400bfa4:	38e2b03a 	or	r17,r7,r3
 400bfa8:	000f883a 	mov	r7,zero
 400bfac:	a087883a 	add	r3,r20,r2
 400bfb0:	010003c4 	movi	r4,15
 400bfb4:	3d44b03a 	or	r2,r7,r21
 400bfb8:	e5ccf03a 	xor	r6,fp,r23
 400bfbc:	1a000044 	addi	r8,r3,1
 400bfc0:	20809b36 	bltu	r4,r2,400c230 <__muldf3+0x348>
 400bfc4:	100490ba 	slli	r2,r2,2
 400bfc8:	01010074 	movhi	r4,1025
 400bfcc:	212ff704 	addi	r4,r4,-16420
 400bfd0:	1105883a 	add	r2,r2,r4
 400bfd4:	10800017 	ldw	r2,0(r2)
 400bfd8:	1000683a 	jmp	r2
 400bfdc:	0400c230 	cmpltui	r16,zero,776
 400bfe0:	0400c03c 	xorhi	r16,zero,768
 400bfe4:	0400c03c 	xorhi	r16,zero,768
 400bfe8:	0400c038 	rdprs	r16,zero,768
 400bfec:	0400c20c 	andi	r16,zero,776
 400bff0:	0400c20c 	andi	r16,zero,776
 400bff4:	0400c1f4 	movhi	r16,775
 400bff8:	0400c038 	rdprs	r16,zero,768
 400bffc:	0400c20c 	andi	r16,zero,776
 400c000:	0400c1f4 	movhi	r16,775
 400c004:	0400c20c 	andi	r16,zero,776
 400c008:	0400c038 	rdprs	r16,zero,768
 400c00c:	0400c21c 	xori	r16,zero,776
 400c010:	0400c21c 	xori	r16,zero,776
 400c014:	0400c21c 	xori	r16,zero,776
 400c018:	0400c57c 	xorhi	r16,zero,789
 400c01c:	2404b03a 	or	r2,r4,r16
 400c020:	1000711e 	bne	r2,zero,400c1e8 <__muldf3+0x300>
 400c024:	05400204 	movi	r21,8
 400c028:	0021883a 	mov	r16,zero
 400c02c:	002d883a 	mov	r22,zero
 400c030:	01400084 	movi	r5,2
 400c034:	003fcb06 	br	400bf64 <__alt_data_end+0xfc00bf64>
 400c038:	500d883a 	mov	r6,r10
 400c03c:	00800084 	movi	r2,2
 400c040:	38805926 	beq	r7,r2,400c1a8 <__muldf3+0x2c0>
 400c044:	008000c4 	movi	r2,3
 400c048:	3881bb26 	beq	r7,r2,400c738 <__muldf3+0x850>
 400c04c:	00800044 	movi	r2,1
 400c050:	3881961e 	bne	r7,r2,400c6ac <__muldf3+0x7c4>
 400c054:	3027883a 	mov	r19,r6
 400c058:	0005883a 	mov	r2,zero
 400c05c:	0021883a 	mov	r16,zero
 400c060:	002d883a 	mov	r22,zero
 400c064:	1004953a 	slli	r2,r2,20
 400c068:	98c03fcc 	andi	r3,r19,255
 400c06c:	04400434 	movhi	r17,16
 400c070:	8c7fffc4 	addi	r17,r17,-1
 400c074:	180697fa 	slli	r3,r3,31
 400c078:	8460703a 	and	r16,r16,r17
 400c07c:	80a0b03a 	or	r16,r16,r2
 400c080:	80c6b03a 	or	r3,r16,r3
 400c084:	b005883a 	mov	r2,r22
 400c088:	dfc01117 	ldw	ra,68(sp)
 400c08c:	df001017 	ldw	fp,64(sp)
 400c090:	ddc00f17 	ldw	r23,60(sp)
 400c094:	dd800e17 	ldw	r22,56(sp)
 400c098:	dd400d17 	ldw	r21,52(sp)
 400c09c:	dd000c17 	ldw	r20,48(sp)
 400c0a0:	dcc00b17 	ldw	r19,44(sp)
 400c0a4:	dc800a17 	ldw	r18,40(sp)
 400c0a8:	dc400917 	ldw	r17,36(sp)
 400c0ac:	dc000817 	ldw	r16,32(sp)
 400c0b0:	dec01204 	addi	sp,sp,72
 400c0b4:	f800283a 	ret
 400c0b8:	2404b03a 	or	r2,r4,r16
 400c0bc:	202b883a 	mov	r21,r4
 400c0c0:	10004426 	beq	r2,zero,400c1d4 <__muldf3+0x2ec>
 400c0c4:	80015126 	beq	r16,zero,400c60c <__muldf3+0x724>
 400c0c8:	8009883a 	mov	r4,r16
 400c0cc:	d9800715 	stw	r6,28(sp)
 400c0d0:	d9c00215 	stw	r7,8(sp)
 400c0d4:	da400415 	stw	r9,16(sp)
 400c0d8:	400d2540 	call	400d254 <__clzsi2>
 400c0dc:	d9800717 	ldw	r6,28(sp)
 400c0e0:	d9c00217 	ldw	r7,8(sp)
 400c0e4:	da400417 	ldw	r9,16(sp)
 400c0e8:	113ffd44 	addi	r4,r2,-11
 400c0ec:	00c00704 	movi	r3,28
 400c0f0:	19014216 	blt	r3,r4,400c5fc <__muldf3+0x714>
 400c0f4:	00c00744 	movi	r3,29
 400c0f8:	15bffe04 	addi	r22,r2,-8
 400c0fc:	1907c83a 	sub	r3,r3,r4
 400c100:	85a0983a 	sll	r16,r16,r22
 400c104:	a8c6d83a 	srl	r3,r21,r3
 400c108:	adac983a 	sll	r22,r21,r22
 400c10c:	1c20b03a 	or	r16,r3,r16
 400c110:	1080fcc4 	addi	r2,r2,1011
 400c114:	00a9c83a 	sub	r20,zero,r2
 400c118:	002b883a 	mov	r21,zero
 400c11c:	000b883a 	mov	r5,zero
 400c120:	003f9006 	br	400bf64 <__alt_data_end+0xfc00bf64>
 400c124:	3446b03a 	or	r3,r6,r17
 400c128:	1800281e 	bne	r3,zero,400c1cc <__muldf3+0x2e4>
 400c12c:	0023883a 	mov	r17,zero
 400c130:	0025883a 	mov	r18,zero
 400c134:	01c00084 	movi	r7,2
 400c138:	003f9c06 	br	400bfac <__alt_data_end+0xfc00bfac>
 400c13c:	3446b03a 	or	r3,r6,r17
 400c140:	18001e26 	beq	r3,zero,400c1bc <__muldf3+0x2d4>
 400c144:	88012126 	beq	r17,zero,400c5cc <__muldf3+0x6e4>
 400c148:	8809883a 	mov	r4,r17
 400c14c:	d9400215 	stw	r5,8(sp)
 400c150:	d9800715 	stw	r6,28(sp)
 400c154:	da400415 	stw	r9,16(sp)
 400c158:	da800315 	stw	r10,12(sp)
 400c15c:	400d2540 	call	400d254 <__clzsi2>
 400c160:	d9400217 	ldw	r5,8(sp)
 400c164:	d9800717 	ldw	r6,28(sp)
 400c168:	da400417 	ldw	r9,16(sp)
 400c16c:	da800317 	ldw	r10,12(sp)
 400c170:	113ffd44 	addi	r4,r2,-11
 400c174:	00c00704 	movi	r3,28
 400c178:	19011016 	blt	r3,r4,400c5bc <__muldf3+0x6d4>
 400c17c:	00c00744 	movi	r3,29
 400c180:	14bffe04 	addi	r18,r2,-8
 400c184:	1907c83a 	sub	r3,r3,r4
 400c188:	8ca2983a 	sll	r17,r17,r18
 400c18c:	30c6d83a 	srl	r3,r6,r3
 400c190:	34a4983a 	sll	r18,r6,r18
 400c194:	1c62b03a 	or	r17,r3,r17
 400c198:	1080fcc4 	addi	r2,r2,1011
 400c19c:	0085c83a 	sub	r2,zero,r2
 400c1a0:	000f883a 	mov	r7,zero
 400c1a4:	003f8106 	br	400bfac <__alt_data_end+0xfc00bfac>
 400c1a8:	3027883a 	mov	r19,r6
 400c1ac:	0081ffc4 	movi	r2,2047
 400c1b0:	0021883a 	mov	r16,zero
 400c1b4:	002d883a 	mov	r22,zero
 400c1b8:	003faa06 	br	400c064 <__alt_data_end+0xfc00c064>
 400c1bc:	0023883a 	mov	r17,zero
 400c1c0:	0025883a 	mov	r18,zero
 400c1c4:	01c00044 	movi	r7,1
 400c1c8:	003f7806 	br	400bfac <__alt_data_end+0xfc00bfac>
 400c1cc:	01c000c4 	movi	r7,3
 400c1d0:	003f7606 	br	400bfac <__alt_data_end+0xfc00bfac>
 400c1d4:	05400104 	movi	r21,4
 400c1d8:	0021883a 	mov	r16,zero
 400c1dc:	002d883a 	mov	r22,zero
 400c1e0:	01400044 	movi	r5,1
 400c1e4:	003f5f06 	br	400bf64 <__alt_data_end+0xfc00bf64>
 400c1e8:	05400304 	movi	r21,12
 400c1ec:	014000c4 	movi	r5,3
 400c1f0:	003f5c06 	br	400bf64 <__alt_data_end+0xfc00bf64>
 400c1f4:	04000434 	movhi	r16,16
 400c1f8:	0027883a 	mov	r19,zero
 400c1fc:	843fffc4 	addi	r16,r16,-1
 400c200:	05bfffc4 	movi	r22,-1
 400c204:	0081ffc4 	movi	r2,2047
 400c208:	003f9606 	br	400c064 <__alt_data_end+0xfc00c064>
 400c20c:	8023883a 	mov	r17,r16
 400c210:	b025883a 	mov	r18,r22
 400c214:	280f883a 	mov	r7,r5
 400c218:	003f8806 	br	400c03c <__alt_data_end+0xfc00c03c>
 400c21c:	8023883a 	mov	r17,r16
 400c220:	b025883a 	mov	r18,r22
 400c224:	480d883a 	mov	r6,r9
 400c228:	280f883a 	mov	r7,r5
 400c22c:	003f8306 	br	400c03c <__alt_data_end+0xfc00c03c>
 400c230:	b026d43a 	srli	r19,r22,16
 400c234:	902ed43a 	srli	r23,r18,16
 400c238:	b5bfffcc 	andi	r22,r22,65535
 400c23c:	94bfffcc 	andi	r18,r18,65535
 400c240:	b00b883a 	mov	r5,r22
 400c244:	9009883a 	mov	r4,r18
 400c248:	d8c00515 	stw	r3,20(sp)
 400c24c:	d9800715 	stw	r6,28(sp)
 400c250:	da000615 	stw	r8,24(sp)
 400c254:	400a9ec0 	call	400a9ec <__mulsi3>
 400c258:	980b883a 	mov	r5,r19
 400c25c:	9009883a 	mov	r4,r18
 400c260:	1029883a 	mov	r20,r2
 400c264:	400a9ec0 	call	400a9ec <__mulsi3>
 400c268:	b80b883a 	mov	r5,r23
 400c26c:	9809883a 	mov	r4,r19
 400c270:	102b883a 	mov	r21,r2
 400c274:	400a9ec0 	call	400a9ec <__mulsi3>
 400c278:	b809883a 	mov	r4,r23
 400c27c:	b00b883a 	mov	r5,r22
 400c280:	1039883a 	mov	fp,r2
 400c284:	400a9ec0 	call	400a9ec <__mulsi3>
 400c288:	a008d43a 	srli	r4,r20,16
 400c28c:	1545883a 	add	r2,r2,r21
 400c290:	d8c00517 	ldw	r3,20(sp)
 400c294:	2085883a 	add	r2,r4,r2
 400c298:	d9800717 	ldw	r6,28(sp)
 400c29c:	da000617 	ldw	r8,24(sp)
 400c2a0:	1540022e 	bgeu	r2,r21,400c2ac <__muldf3+0x3c4>
 400c2a4:	01000074 	movhi	r4,1
 400c2a8:	e139883a 	add	fp,fp,r4
 400c2ac:	100e943a 	slli	r7,r2,16
 400c2b0:	1004d43a 	srli	r2,r2,16
 400c2b4:	882ad43a 	srli	r21,r17,16
 400c2b8:	a53fffcc 	andi	r20,r20,65535
 400c2bc:	8c7fffcc 	andi	r17,r17,65535
 400c2c0:	3d29883a 	add	r20,r7,r20
 400c2c4:	b00b883a 	mov	r5,r22
 400c2c8:	8809883a 	mov	r4,r17
 400c2cc:	d8c00515 	stw	r3,20(sp)
 400c2d0:	d9800715 	stw	r6,28(sp)
 400c2d4:	da000615 	stw	r8,24(sp)
 400c2d8:	dd000115 	stw	r20,4(sp)
 400c2dc:	d8800015 	stw	r2,0(sp)
 400c2e0:	400a9ec0 	call	400a9ec <__mulsi3>
 400c2e4:	980b883a 	mov	r5,r19
 400c2e8:	8809883a 	mov	r4,r17
 400c2ec:	d8800215 	stw	r2,8(sp)
 400c2f0:	400a9ec0 	call	400a9ec <__mulsi3>
 400c2f4:	9809883a 	mov	r4,r19
 400c2f8:	a80b883a 	mov	r5,r21
 400c2fc:	1029883a 	mov	r20,r2
 400c300:	400a9ec0 	call	400a9ec <__mulsi3>
 400c304:	b00b883a 	mov	r5,r22
 400c308:	a809883a 	mov	r4,r21
 400c30c:	d8800415 	stw	r2,16(sp)
 400c310:	400a9ec0 	call	400a9ec <__mulsi3>
 400c314:	d9c00217 	ldw	r7,8(sp)
 400c318:	1505883a 	add	r2,r2,r20
 400c31c:	d8c00517 	ldw	r3,20(sp)
 400c320:	3826d43a 	srli	r19,r7,16
 400c324:	d9800717 	ldw	r6,28(sp)
 400c328:	da000617 	ldw	r8,24(sp)
 400c32c:	9885883a 	add	r2,r19,r2
 400c330:	da400417 	ldw	r9,16(sp)
 400c334:	1500022e 	bgeu	r2,r20,400c340 <__muldf3+0x458>
 400c338:	01000074 	movhi	r4,1
 400c33c:	4913883a 	add	r9,r9,r4
 400c340:	1028d43a 	srli	r20,r2,16
 400c344:	1004943a 	slli	r2,r2,16
 400c348:	802cd43a 	srli	r22,r16,16
 400c34c:	843fffcc 	andi	r16,r16,65535
 400c350:	3cffffcc 	andi	r19,r7,65535
 400c354:	9009883a 	mov	r4,r18
 400c358:	800b883a 	mov	r5,r16
 400c35c:	a269883a 	add	r20,r20,r9
 400c360:	d8c00515 	stw	r3,20(sp)
 400c364:	d9800715 	stw	r6,28(sp)
 400c368:	da000615 	stw	r8,24(sp)
 400c36c:	14e7883a 	add	r19,r2,r19
 400c370:	400a9ec0 	call	400a9ec <__mulsi3>
 400c374:	9009883a 	mov	r4,r18
 400c378:	b00b883a 	mov	r5,r22
 400c37c:	d8800315 	stw	r2,12(sp)
 400c380:	400a9ec0 	call	400a9ec <__mulsi3>
 400c384:	b809883a 	mov	r4,r23
 400c388:	b00b883a 	mov	r5,r22
 400c38c:	d8800215 	stw	r2,8(sp)
 400c390:	400a9ec0 	call	400a9ec <__mulsi3>
 400c394:	b80b883a 	mov	r5,r23
 400c398:	8009883a 	mov	r4,r16
 400c39c:	d8800415 	stw	r2,16(sp)
 400c3a0:	400a9ec0 	call	400a9ec <__mulsi3>
 400c3a4:	da800317 	ldw	r10,12(sp)
 400c3a8:	d9c00217 	ldw	r7,8(sp)
 400c3ac:	d9000017 	ldw	r4,0(sp)
 400c3b0:	502ed43a 	srli	r23,r10,16
 400c3b4:	11c5883a 	add	r2,r2,r7
 400c3b8:	24e5883a 	add	r18,r4,r19
 400c3bc:	b885883a 	add	r2,r23,r2
 400c3c0:	d8c00517 	ldw	r3,20(sp)
 400c3c4:	d9800717 	ldw	r6,28(sp)
 400c3c8:	da000617 	ldw	r8,24(sp)
 400c3cc:	da400417 	ldw	r9,16(sp)
 400c3d0:	11c0022e 	bgeu	r2,r7,400c3dc <__muldf3+0x4f4>
 400c3d4:	01000074 	movhi	r4,1
 400c3d8:	4913883a 	add	r9,r9,r4
 400c3dc:	100ed43a 	srli	r7,r2,16
 400c3e0:	1004943a 	slli	r2,r2,16
 400c3e4:	55ffffcc 	andi	r23,r10,65535
 400c3e8:	3a53883a 	add	r9,r7,r9
 400c3ec:	8809883a 	mov	r4,r17
 400c3f0:	800b883a 	mov	r5,r16
 400c3f4:	d8c00515 	stw	r3,20(sp)
 400c3f8:	d9800715 	stw	r6,28(sp)
 400c3fc:	da000615 	stw	r8,24(sp)
 400c400:	da400415 	stw	r9,16(sp)
 400c404:	15ef883a 	add	r23,r2,r23
 400c408:	400a9ec0 	call	400a9ec <__mulsi3>
 400c40c:	8809883a 	mov	r4,r17
 400c410:	b00b883a 	mov	r5,r22
 400c414:	d8800215 	stw	r2,8(sp)
 400c418:	400a9ec0 	call	400a9ec <__mulsi3>
 400c41c:	b00b883a 	mov	r5,r22
 400c420:	a809883a 	mov	r4,r21
 400c424:	d8800315 	stw	r2,12(sp)
 400c428:	400a9ec0 	call	400a9ec <__mulsi3>
 400c42c:	8009883a 	mov	r4,r16
 400c430:	a80b883a 	mov	r5,r21
 400c434:	1023883a 	mov	r17,r2
 400c438:	400a9ec0 	call	400a9ec <__mulsi3>
 400c43c:	d9c00217 	ldw	r7,8(sp)
 400c440:	da800317 	ldw	r10,12(sp)
 400c444:	d8c00517 	ldw	r3,20(sp)
 400c448:	3808d43a 	srli	r4,r7,16
 400c44c:	1285883a 	add	r2,r2,r10
 400c450:	d9800717 	ldw	r6,28(sp)
 400c454:	2085883a 	add	r2,r4,r2
 400c458:	da000617 	ldw	r8,24(sp)
 400c45c:	da400417 	ldw	r9,16(sp)
 400c460:	1280022e 	bgeu	r2,r10,400c46c <__muldf3+0x584>
 400c464:	01000074 	movhi	r4,1
 400c468:	8923883a 	add	r17,r17,r4
 400c46c:	1008943a 	slli	r4,r2,16
 400c470:	39ffffcc 	andi	r7,r7,65535
 400c474:	e4b9883a 	add	fp,fp,r18
 400c478:	21cf883a 	add	r7,r4,r7
 400c47c:	e4e7803a 	cmpltu	r19,fp,r19
 400c480:	3d0f883a 	add	r7,r7,r20
 400c484:	bf39883a 	add	fp,r23,fp
 400c488:	99c9883a 	add	r4,r19,r7
 400c48c:	e5ef803a 	cmpltu	r23,fp,r23
 400c490:	490b883a 	add	r5,r9,r4
 400c494:	1004d43a 	srli	r2,r2,16
 400c498:	b965883a 	add	r18,r23,r5
 400c49c:	24c9803a 	cmpltu	r4,r4,r19
 400c4a0:	3d29803a 	cmpltu	r20,r7,r20
 400c4a4:	a128b03a 	or	r20,r20,r4
 400c4a8:	95ef803a 	cmpltu	r23,r18,r23
 400c4ac:	2a53803a 	cmpltu	r9,r5,r9
 400c4b0:	a0a9883a 	add	r20,r20,r2
 400c4b4:	4deeb03a 	or	r23,r9,r23
 400c4b8:	a5ef883a 	add	r23,r20,r23
 400c4bc:	bc63883a 	add	r17,r23,r17
 400c4c0:	e004927a 	slli	r2,fp,9
 400c4c4:	d9000117 	ldw	r4,4(sp)
 400c4c8:	882e927a 	slli	r23,r17,9
 400c4cc:	9022d5fa 	srli	r17,r18,23
 400c4d0:	e038d5fa 	srli	fp,fp,23
 400c4d4:	1104b03a 	or	r2,r2,r4
 400c4d8:	9024927a 	slli	r18,r18,9
 400c4dc:	1004c03a 	cmpne	r2,r2,zero
 400c4e0:	bc62b03a 	or	r17,r23,r17
 400c4e4:	1738b03a 	or	fp,r2,fp
 400c4e8:	8880402c 	andhi	r2,r17,256
 400c4ec:	e4a4b03a 	or	r18,fp,r18
 400c4f0:	10000726 	beq	r2,zero,400c510 <__muldf3+0x628>
 400c4f4:	9006d07a 	srli	r3,r18,1
 400c4f8:	880497fa 	slli	r2,r17,31
 400c4fc:	9480004c 	andi	r18,r18,1
 400c500:	8822d07a 	srli	r17,r17,1
 400c504:	1ca4b03a 	or	r18,r3,r18
 400c508:	14a4b03a 	or	r18,r2,r18
 400c50c:	4007883a 	mov	r3,r8
 400c510:	1880ffc4 	addi	r2,r3,1023
 400c514:	0080460e 	bge	zero,r2,400c630 <__muldf3+0x748>
 400c518:	910001cc 	andi	r4,r18,7
 400c51c:	20000726 	beq	r4,zero,400c53c <__muldf3+0x654>
 400c520:	910003cc 	andi	r4,r18,15
 400c524:	01400104 	movi	r5,4
 400c528:	21400426 	beq	r4,r5,400c53c <__muldf3+0x654>
 400c52c:	9149883a 	add	r4,r18,r5
 400c530:	24a5803a 	cmpltu	r18,r4,r18
 400c534:	8ca3883a 	add	r17,r17,r18
 400c538:	2025883a 	mov	r18,r4
 400c53c:	8900402c 	andhi	r4,r17,256
 400c540:	20000426 	beq	r4,zero,400c554 <__muldf3+0x66c>
 400c544:	18810004 	addi	r2,r3,1024
 400c548:	00ffc034 	movhi	r3,65280
 400c54c:	18ffffc4 	addi	r3,r3,-1
 400c550:	88e2703a 	and	r17,r17,r3
 400c554:	00c1ff84 	movi	r3,2046
 400c558:	18bf1316 	blt	r3,r2,400c1a8 <__alt_data_end+0xfc00c1a8>
 400c55c:	882c977a 	slli	r22,r17,29
 400c560:	9024d0fa 	srli	r18,r18,3
 400c564:	8822927a 	slli	r17,r17,9
 400c568:	1081ffcc 	andi	r2,r2,2047
 400c56c:	b4acb03a 	or	r22,r22,r18
 400c570:	8820d33a 	srli	r16,r17,12
 400c574:	3027883a 	mov	r19,r6
 400c578:	003eba06 	br	400c064 <__alt_data_end+0xfc00c064>
 400c57c:	8080022c 	andhi	r2,r16,8
 400c580:	10000926 	beq	r2,zero,400c5a8 <__muldf3+0x6c0>
 400c584:	8880022c 	andhi	r2,r17,8
 400c588:	1000071e 	bne	r2,zero,400c5a8 <__muldf3+0x6c0>
 400c58c:	00800434 	movhi	r2,16
 400c590:	8c000234 	orhi	r16,r17,8
 400c594:	10bfffc4 	addi	r2,r2,-1
 400c598:	e027883a 	mov	r19,fp
 400c59c:	80a0703a 	and	r16,r16,r2
 400c5a0:	902d883a 	mov	r22,r18
 400c5a4:	003f1706 	br	400c204 <__alt_data_end+0xfc00c204>
 400c5a8:	00800434 	movhi	r2,16
 400c5ac:	84000234 	orhi	r16,r16,8
 400c5b0:	10bfffc4 	addi	r2,r2,-1
 400c5b4:	80a0703a 	and	r16,r16,r2
 400c5b8:	003f1206 	br	400c204 <__alt_data_end+0xfc00c204>
 400c5bc:	147ff604 	addi	r17,r2,-40
 400c5c0:	3462983a 	sll	r17,r6,r17
 400c5c4:	0025883a 	mov	r18,zero
 400c5c8:	003ef306 	br	400c198 <__alt_data_end+0xfc00c198>
 400c5cc:	3009883a 	mov	r4,r6
 400c5d0:	d9400215 	stw	r5,8(sp)
 400c5d4:	d9800715 	stw	r6,28(sp)
 400c5d8:	da400415 	stw	r9,16(sp)
 400c5dc:	da800315 	stw	r10,12(sp)
 400c5e0:	400d2540 	call	400d254 <__clzsi2>
 400c5e4:	10800804 	addi	r2,r2,32
 400c5e8:	da800317 	ldw	r10,12(sp)
 400c5ec:	da400417 	ldw	r9,16(sp)
 400c5f0:	d9800717 	ldw	r6,28(sp)
 400c5f4:	d9400217 	ldw	r5,8(sp)
 400c5f8:	003edd06 	br	400c170 <__alt_data_end+0xfc00c170>
 400c5fc:	143ff604 	addi	r16,r2,-40
 400c600:	ac20983a 	sll	r16,r21,r16
 400c604:	002d883a 	mov	r22,zero
 400c608:	003ec106 	br	400c110 <__alt_data_end+0xfc00c110>
 400c60c:	d9800715 	stw	r6,28(sp)
 400c610:	d9c00215 	stw	r7,8(sp)
 400c614:	da400415 	stw	r9,16(sp)
 400c618:	400d2540 	call	400d254 <__clzsi2>
 400c61c:	10800804 	addi	r2,r2,32
 400c620:	da400417 	ldw	r9,16(sp)
 400c624:	d9c00217 	ldw	r7,8(sp)
 400c628:	d9800717 	ldw	r6,28(sp)
 400c62c:	003eae06 	br	400c0e8 <__alt_data_end+0xfc00c0e8>
 400c630:	00c00044 	movi	r3,1
 400c634:	1887c83a 	sub	r3,r3,r2
 400c638:	01000e04 	movi	r4,56
 400c63c:	20fe8516 	blt	r4,r3,400c054 <__alt_data_end+0xfc00c054>
 400c640:	010007c4 	movi	r4,31
 400c644:	20c01b16 	blt	r4,r3,400c6b4 <__muldf3+0x7cc>
 400c648:	00800804 	movi	r2,32
 400c64c:	10c5c83a 	sub	r2,r2,r3
 400c650:	888a983a 	sll	r5,r17,r2
 400c654:	90c8d83a 	srl	r4,r18,r3
 400c658:	9084983a 	sll	r2,r18,r2
 400c65c:	88e2d83a 	srl	r17,r17,r3
 400c660:	2906b03a 	or	r3,r5,r4
 400c664:	1004c03a 	cmpne	r2,r2,zero
 400c668:	1886b03a 	or	r3,r3,r2
 400c66c:	188001cc 	andi	r2,r3,7
 400c670:	10000726 	beq	r2,zero,400c690 <__muldf3+0x7a8>
 400c674:	188003cc 	andi	r2,r3,15
 400c678:	01000104 	movi	r4,4
 400c67c:	11000426 	beq	r2,r4,400c690 <__muldf3+0x7a8>
 400c680:	1805883a 	mov	r2,r3
 400c684:	10c00104 	addi	r3,r2,4
 400c688:	1885803a 	cmpltu	r2,r3,r2
 400c68c:	88a3883a 	add	r17,r17,r2
 400c690:	8880202c 	andhi	r2,r17,128
 400c694:	10001c26 	beq	r2,zero,400c708 <__muldf3+0x820>
 400c698:	3027883a 	mov	r19,r6
 400c69c:	00800044 	movi	r2,1
 400c6a0:	0021883a 	mov	r16,zero
 400c6a4:	002d883a 	mov	r22,zero
 400c6a8:	003e6e06 	br	400c064 <__alt_data_end+0xfc00c064>
 400c6ac:	4007883a 	mov	r3,r8
 400c6b0:	003f9706 	br	400c510 <__alt_data_end+0xfc00c510>
 400c6b4:	017ff844 	movi	r5,-31
 400c6b8:	2885c83a 	sub	r2,r5,r2
 400c6bc:	888ad83a 	srl	r5,r17,r2
 400c6c0:	00800804 	movi	r2,32
 400c6c4:	18801a26 	beq	r3,r2,400c730 <__muldf3+0x848>
 400c6c8:	01001004 	movi	r4,64
 400c6cc:	20c7c83a 	sub	r3,r4,r3
 400c6d0:	88e2983a 	sll	r17,r17,r3
 400c6d4:	8ca4b03a 	or	r18,r17,r18
 400c6d8:	9004c03a 	cmpne	r2,r18,zero
 400c6dc:	2884b03a 	or	r2,r5,r2
 400c6e0:	144001cc 	andi	r17,r2,7
 400c6e4:	88000d1e 	bne	r17,zero,400c71c <__muldf3+0x834>
 400c6e8:	0021883a 	mov	r16,zero
 400c6ec:	102cd0fa 	srli	r22,r2,3
 400c6f0:	3027883a 	mov	r19,r6
 400c6f4:	0005883a 	mov	r2,zero
 400c6f8:	b46cb03a 	or	r22,r22,r17
 400c6fc:	003e5906 	br	400c064 <__alt_data_end+0xfc00c064>
 400c700:	1007883a 	mov	r3,r2
 400c704:	0023883a 	mov	r17,zero
 400c708:	8820927a 	slli	r16,r17,9
 400c70c:	1805883a 	mov	r2,r3
 400c710:	8822977a 	slli	r17,r17,29
 400c714:	8020d33a 	srli	r16,r16,12
 400c718:	003ff406 	br	400c6ec <__alt_data_end+0xfc00c6ec>
 400c71c:	10c003cc 	andi	r3,r2,15
 400c720:	01000104 	movi	r4,4
 400c724:	193ff626 	beq	r3,r4,400c700 <__alt_data_end+0xfc00c700>
 400c728:	0023883a 	mov	r17,zero
 400c72c:	003fd506 	br	400c684 <__alt_data_end+0xfc00c684>
 400c730:	0023883a 	mov	r17,zero
 400c734:	003fe706 	br	400c6d4 <__alt_data_end+0xfc00c6d4>
 400c738:	00800434 	movhi	r2,16
 400c73c:	8c000234 	orhi	r16,r17,8
 400c740:	10bfffc4 	addi	r2,r2,-1
 400c744:	3027883a 	mov	r19,r6
 400c748:	80a0703a 	and	r16,r16,r2
 400c74c:	902d883a 	mov	r22,r18
 400c750:	003eac06 	br	400c204 <__alt_data_end+0xfc00c204>

0400c754 <__subdf3>:
 400c754:	02000434 	movhi	r8,16
 400c758:	423fffc4 	addi	r8,r8,-1
 400c75c:	defffb04 	addi	sp,sp,-20
 400c760:	2a14703a 	and	r10,r5,r8
 400c764:	3812d53a 	srli	r9,r7,20
 400c768:	3a10703a 	and	r8,r7,r8
 400c76c:	2006d77a 	srli	r3,r4,29
 400c770:	3004d77a 	srli	r2,r6,29
 400c774:	dc000015 	stw	r16,0(sp)
 400c778:	501490fa 	slli	r10,r10,3
 400c77c:	2820d53a 	srli	r16,r5,20
 400c780:	401090fa 	slli	r8,r8,3
 400c784:	dc800215 	stw	r18,8(sp)
 400c788:	dc400115 	stw	r17,4(sp)
 400c78c:	dfc00415 	stw	ra,16(sp)
 400c790:	202290fa 	slli	r17,r4,3
 400c794:	dcc00315 	stw	r19,12(sp)
 400c798:	4a41ffcc 	andi	r9,r9,2047
 400c79c:	0101ffc4 	movi	r4,2047
 400c7a0:	2824d7fa 	srli	r18,r5,31
 400c7a4:	8401ffcc 	andi	r16,r16,2047
 400c7a8:	50c6b03a 	or	r3,r10,r3
 400c7ac:	380ed7fa 	srli	r7,r7,31
 400c7b0:	408ab03a 	or	r5,r8,r2
 400c7b4:	300c90fa 	slli	r6,r6,3
 400c7b8:	49009626 	beq	r9,r4,400ca14 <__subdf3+0x2c0>
 400c7bc:	39c0005c 	xori	r7,r7,1
 400c7c0:	8245c83a 	sub	r2,r16,r9
 400c7c4:	3c807426 	beq	r7,r18,400c998 <__subdf3+0x244>
 400c7c8:	0080af0e 	bge	zero,r2,400ca88 <__subdf3+0x334>
 400c7cc:	48002a1e 	bne	r9,zero,400c878 <__subdf3+0x124>
 400c7d0:	2988b03a 	or	r4,r5,r6
 400c7d4:	20009a1e 	bne	r4,zero,400ca40 <__subdf3+0x2ec>
 400c7d8:	888001cc 	andi	r2,r17,7
 400c7dc:	10000726 	beq	r2,zero,400c7fc <__subdf3+0xa8>
 400c7e0:	888003cc 	andi	r2,r17,15
 400c7e4:	01000104 	movi	r4,4
 400c7e8:	11000426 	beq	r2,r4,400c7fc <__subdf3+0xa8>
 400c7ec:	890b883a 	add	r5,r17,r4
 400c7f0:	2c63803a 	cmpltu	r17,r5,r17
 400c7f4:	1c47883a 	add	r3,r3,r17
 400c7f8:	2823883a 	mov	r17,r5
 400c7fc:	1880202c 	andhi	r2,r3,128
 400c800:	10005926 	beq	r2,zero,400c968 <__subdf3+0x214>
 400c804:	84000044 	addi	r16,r16,1
 400c808:	0081ffc4 	movi	r2,2047
 400c80c:	8080be26 	beq	r16,r2,400cb08 <__subdf3+0x3b4>
 400c810:	017fe034 	movhi	r5,65408
 400c814:	297fffc4 	addi	r5,r5,-1
 400c818:	1946703a 	and	r3,r3,r5
 400c81c:	1804977a 	slli	r2,r3,29
 400c820:	1806927a 	slli	r3,r3,9
 400c824:	8822d0fa 	srli	r17,r17,3
 400c828:	8401ffcc 	andi	r16,r16,2047
 400c82c:	180ad33a 	srli	r5,r3,12
 400c830:	9100004c 	andi	r4,r18,1
 400c834:	1444b03a 	or	r2,r2,r17
 400c838:	80c1ffcc 	andi	r3,r16,2047
 400c83c:	1820953a 	slli	r16,r3,20
 400c840:	20c03fcc 	andi	r3,r4,255
 400c844:	180897fa 	slli	r4,r3,31
 400c848:	00c00434 	movhi	r3,16
 400c84c:	18ffffc4 	addi	r3,r3,-1
 400c850:	28c6703a 	and	r3,r5,r3
 400c854:	1c06b03a 	or	r3,r3,r16
 400c858:	1906b03a 	or	r3,r3,r4
 400c85c:	dfc00417 	ldw	ra,16(sp)
 400c860:	dcc00317 	ldw	r19,12(sp)
 400c864:	dc800217 	ldw	r18,8(sp)
 400c868:	dc400117 	ldw	r17,4(sp)
 400c86c:	dc000017 	ldw	r16,0(sp)
 400c870:	dec00504 	addi	sp,sp,20
 400c874:	f800283a 	ret
 400c878:	0101ffc4 	movi	r4,2047
 400c87c:	813fd626 	beq	r16,r4,400c7d8 <__alt_data_end+0xfc00c7d8>
 400c880:	29402034 	orhi	r5,r5,128
 400c884:	01000e04 	movi	r4,56
 400c888:	2080a316 	blt	r4,r2,400cb18 <__subdf3+0x3c4>
 400c88c:	010007c4 	movi	r4,31
 400c890:	2080c616 	blt	r4,r2,400cbac <__subdf3+0x458>
 400c894:	01000804 	movi	r4,32
 400c898:	2089c83a 	sub	r4,r4,r2
 400c89c:	2910983a 	sll	r8,r5,r4
 400c8a0:	308ed83a 	srl	r7,r6,r2
 400c8a4:	3108983a 	sll	r4,r6,r4
 400c8a8:	2884d83a 	srl	r2,r5,r2
 400c8ac:	41ccb03a 	or	r6,r8,r7
 400c8b0:	2008c03a 	cmpne	r4,r4,zero
 400c8b4:	310cb03a 	or	r6,r6,r4
 400c8b8:	898dc83a 	sub	r6,r17,r6
 400c8bc:	89a3803a 	cmpltu	r17,r17,r6
 400c8c0:	1887c83a 	sub	r3,r3,r2
 400c8c4:	1c47c83a 	sub	r3,r3,r17
 400c8c8:	3023883a 	mov	r17,r6
 400c8cc:	1880202c 	andhi	r2,r3,128
 400c8d0:	10002326 	beq	r2,zero,400c960 <__subdf3+0x20c>
 400c8d4:	04c02034 	movhi	r19,128
 400c8d8:	9cffffc4 	addi	r19,r19,-1
 400c8dc:	1ce6703a 	and	r19,r3,r19
 400c8e0:	98007a26 	beq	r19,zero,400cacc <__subdf3+0x378>
 400c8e4:	9809883a 	mov	r4,r19
 400c8e8:	400d2540 	call	400d254 <__clzsi2>
 400c8ec:	113ffe04 	addi	r4,r2,-8
 400c8f0:	00c007c4 	movi	r3,31
 400c8f4:	19007b16 	blt	r3,r4,400cae4 <__subdf3+0x390>
 400c8f8:	00800804 	movi	r2,32
 400c8fc:	1105c83a 	sub	r2,r2,r4
 400c900:	8884d83a 	srl	r2,r17,r2
 400c904:	9906983a 	sll	r3,r19,r4
 400c908:	8922983a 	sll	r17,r17,r4
 400c90c:	10c4b03a 	or	r2,r2,r3
 400c910:	24007816 	blt	r4,r16,400caf4 <__subdf3+0x3a0>
 400c914:	2421c83a 	sub	r16,r4,r16
 400c918:	80c00044 	addi	r3,r16,1
 400c91c:	010007c4 	movi	r4,31
 400c920:	20c09516 	blt	r4,r3,400cb78 <__subdf3+0x424>
 400c924:	01400804 	movi	r5,32
 400c928:	28cbc83a 	sub	r5,r5,r3
 400c92c:	88c8d83a 	srl	r4,r17,r3
 400c930:	8962983a 	sll	r17,r17,r5
 400c934:	114a983a 	sll	r5,r2,r5
 400c938:	10c6d83a 	srl	r3,r2,r3
 400c93c:	8804c03a 	cmpne	r2,r17,zero
 400c940:	290ab03a 	or	r5,r5,r4
 400c944:	28a2b03a 	or	r17,r5,r2
 400c948:	0021883a 	mov	r16,zero
 400c94c:	003fa206 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400c950:	2090b03a 	or	r8,r4,r2
 400c954:	40018e26 	beq	r8,zero,400cf90 <__subdf3+0x83c>
 400c958:	1007883a 	mov	r3,r2
 400c95c:	2023883a 	mov	r17,r4
 400c960:	888001cc 	andi	r2,r17,7
 400c964:	103f9e1e 	bne	r2,zero,400c7e0 <__alt_data_end+0xfc00c7e0>
 400c968:	1804977a 	slli	r2,r3,29
 400c96c:	8822d0fa 	srli	r17,r17,3
 400c970:	1810d0fa 	srli	r8,r3,3
 400c974:	9100004c 	andi	r4,r18,1
 400c978:	1444b03a 	or	r2,r2,r17
 400c97c:	00c1ffc4 	movi	r3,2047
 400c980:	80c02826 	beq	r16,r3,400ca24 <__subdf3+0x2d0>
 400c984:	01400434 	movhi	r5,16
 400c988:	297fffc4 	addi	r5,r5,-1
 400c98c:	80e0703a 	and	r16,r16,r3
 400c990:	414a703a 	and	r5,r8,r5
 400c994:	003fa806 	br	400c838 <__alt_data_end+0xfc00c838>
 400c998:	0080630e 	bge	zero,r2,400cb28 <__subdf3+0x3d4>
 400c99c:	48003026 	beq	r9,zero,400ca60 <__subdf3+0x30c>
 400c9a0:	0101ffc4 	movi	r4,2047
 400c9a4:	813f8c26 	beq	r16,r4,400c7d8 <__alt_data_end+0xfc00c7d8>
 400c9a8:	29402034 	orhi	r5,r5,128
 400c9ac:	01000e04 	movi	r4,56
 400c9b0:	2080a90e 	bge	r4,r2,400cc58 <__subdf3+0x504>
 400c9b4:	298cb03a 	or	r6,r5,r6
 400c9b8:	3012c03a 	cmpne	r9,r6,zero
 400c9bc:	0005883a 	mov	r2,zero
 400c9c0:	4c53883a 	add	r9,r9,r17
 400c9c4:	4c63803a 	cmpltu	r17,r9,r17
 400c9c8:	10c7883a 	add	r3,r2,r3
 400c9cc:	88c7883a 	add	r3,r17,r3
 400c9d0:	4823883a 	mov	r17,r9
 400c9d4:	1880202c 	andhi	r2,r3,128
 400c9d8:	1000d026 	beq	r2,zero,400cd1c <__subdf3+0x5c8>
 400c9dc:	84000044 	addi	r16,r16,1
 400c9e0:	0081ffc4 	movi	r2,2047
 400c9e4:	8080fe26 	beq	r16,r2,400cde0 <__subdf3+0x68c>
 400c9e8:	00bfe034 	movhi	r2,65408
 400c9ec:	10bfffc4 	addi	r2,r2,-1
 400c9f0:	1886703a 	and	r3,r3,r2
 400c9f4:	880ad07a 	srli	r5,r17,1
 400c9f8:	180497fa 	slli	r2,r3,31
 400c9fc:	8900004c 	andi	r4,r17,1
 400ca00:	2922b03a 	or	r17,r5,r4
 400ca04:	1806d07a 	srli	r3,r3,1
 400ca08:	1462b03a 	or	r17,r2,r17
 400ca0c:	3825883a 	mov	r18,r7
 400ca10:	003f7106 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400ca14:	2984b03a 	or	r2,r5,r6
 400ca18:	103f6826 	beq	r2,zero,400c7bc <__alt_data_end+0xfc00c7bc>
 400ca1c:	39c03fcc 	andi	r7,r7,255
 400ca20:	003f6706 	br	400c7c0 <__alt_data_end+0xfc00c7c0>
 400ca24:	4086b03a 	or	r3,r8,r2
 400ca28:	18015226 	beq	r3,zero,400cf74 <__subdf3+0x820>
 400ca2c:	00c00434 	movhi	r3,16
 400ca30:	41400234 	orhi	r5,r8,8
 400ca34:	18ffffc4 	addi	r3,r3,-1
 400ca38:	28ca703a 	and	r5,r5,r3
 400ca3c:	003f7e06 	br	400c838 <__alt_data_end+0xfc00c838>
 400ca40:	10bfffc4 	addi	r2,r2,-1
 400ca44:	1000491e 	bne	r2,zero,400cb6c <__subdf3+0x418>
 400ca48:	898fc83a 	sub	r7,r17,r6
 400ca4c:	89e3803a 	cmpltu	r17,r17,r7
 400ca50:	1947c83a 	sub	r3,r3,r5
 400ca54:	1c47c83a 	sub	r3,r3,r17
 400ca58:	3823883a 	mov	r17,r7
 400ca5c:	003f9b06 	br	400c8cc <__alt_data_end+0xfc00c8cc>
 400ca60:	2988b03a 	or	r4,r5,r6
 400ca64:	203f5c26 	beq	r4,zero,400c7d8 <__alt_data_end+0xfc00c7d8>
 400ca68:	10bfffc4 	addi	r2,r2,-1
 400ca6c:	1000931e 	bne	r2,zero,400ccbc <__subdf3+0x568>
 400ca70:	898d883a 	add	r6,r17,r6
 400ca74:	3463803a 	cmpltu	r17,r6,r17
 400ca78:	1947883a 	add	r3,r3,r5
 400ca7c:	88c7883a 	add	r3,r17,r3
 400ca80:	3023883a 	mov	r17,r6
 400ca84:	003fd306 	br	400c9d4 <__alt_data_end+0xfc00c9d4>
 400ca88:	1000541e 	bne	r2,zero,400cbdc <__subdf3+0x488>
 400ca8c:	80800044 	addi	r2,r16,1
 400ca90:	1081ffcc 	andi	r2,r2,2047
 400ca94:	01000044 	movi	r4,1
 400ca98:	2080a20e 	bge	r4,r2,400cd24 <__subdf3+0x5d0>
 400ca9c:	8989c83a 	sub	r4,r17,r6
 400caa0:	8905803a 	cmpltu	r2,r17,r4
 400caa4:	1967c83a 	sub	r19,r3,r5
 400caa8:	98a7c83a 	sub	r19,r19,r2
 400caac:	9880202c 	andhi	r2,r19,128
 400cab0:	10006326 	beq	r2,zero,400cc40 <__subdf3+0x4ec>
 400cab4:	3463c83a 	sub	r17,r6,r17
 400cab8:	28c7c83a 	sub	r3,r5,r3
 400cabc:	344d803a 	cmpltu	r6,r6,r17
 400cac0:	19a7c83a 	sub	r19,r3,r6
 400cac4:	3825883a 	mov	r18,r7
 400cac8:	983f861e 	bne	r19,zero,400c8e4 <__alt_data_end+0xfc00c8e4>
 400cacc:	8809883a 	mov	r4,r17
 400cad0:	400d2540 	call	400d254 <__clzsi2>
 400cad4:	10800804 	addi	r2,r2,32
 400cad8:	113ffe04 	addi	r4,r2,-8
 400cadc:	00c007c4 	movi	r3,31
 400cae0:	193f850e 	bge	r3,r4,400c8f8 <__alt_data_end+0xfc00c8f8>
 400cae4:	10bff604 	addi	r2,r2,-40
 400cae8:	8884983a 	sll	r2,r17,r2
 400caec:	0023883a 	mov	r17,zero
 400caf0:	243f880e 	bge	r4,r16,400c914 <__alt_data_end+0xfc00c914>
 400caf4:	00ffe034 	movhi	r3,65408
 400caf8:	18ffffc4 	addi	r3,r3,-1
 400cafc:	8121c83a 	sub	r16,r16,r4
 400cb00:	10c6703a 	and	r3,r2,r3
 400cb04:	003f3406 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400cb08:	9100004c 	andi	r4,r18,1
 400cb0c:	000b883a 	mov	r5,zero
 400cb10:	0005883a 	mov	r2,zero
 400cb14:	003f4806 	br	400c838 <__alt_data_end+0xfc00c838>
 400cb18:	298cb03a 	or	r6,r5,r6
 400cb1c:	300cc03a 	cmpne	r6,r6,zero
 400cb20:	0005883a 	mov	r2,zero
 400cb24:	003f6406 	br	400c8b8 <__alt_data_end+0xfc00c8b8>
 400cb28:	10009a1e 	bne	r2,zero,400cd94 <__subdf3+0x640>
 400cb2c:	82400044 	addi	r9,r16,1
 400cb30:	4881ffcc 	andi	r2,r9,2047
 400cb34:	02800044 	movi	r10,1
 400cb38:	5080670e 	bge	r10,r2,400ccd8 <__subdf3+0x584>
 400cb3c:	0081ffc4 	movi	r2,2047
 400cb40:	4880af26 	beq	r9,r2,400ce00 <__subdf3+0x6ac>
 400cb44:	898d883a 	add	r6,r17,r6
 400cb48:	1945883a 	add	r2,r3,r5
 400cb4c:	3447803a 	cmpltu	r3,r6,r17
 400cb50:	1887883a 	add	r3,r3,r2
 400cb54:	182297fa 	slli	r17,r3,31
 400cb58:	300cd07a 	srli	r6,r6,1
 400cb5c:	1806d07a 	srli	r3,r3,1
 400cb60:	4821883a 	mov	r16,r9
 400cb64:	89a2b03a 	or	r17,r17,r6
 400cb68:	003f1b06 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400cb6c:	0101ffc4 	movi	r4,2047
 400cb70:	813f441e 	bne	r16,r4,400c884 <__alt_data_end+0xfc00c884>
 400cb74:	003f1806 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400cb78:	843ff844 	addi	r16,r16,-31
 400cb7c:	01400804 	movi	r5,32
 400cb80:	1408d83a 	srl	r4,r2,r16
 400cb84:	19405026 	beq	r3,r5,400ccc8 <__subdf3+0x574>
 400cb88:	01401004 	movi	r5,64
 400cb8c:	28c7c83a 	sub	r3,r5,r3
 400cb90:	10c4983a 	sll	r2,r2,r3
 400cb94:	88a2b03a 	or	r17,r17,r2
 400cb98:	8822c03a 	cmpne	r17,r17,zero
 400cb9c:	2462b03a 	or	r17,r4,r17
 400cba0:	0007883a 	mov	r3,zero
 400cba4:	0021883a 	mov	r16,zero
 400cba8:	003f6d06 	br	400c960 <__alt_data_end+0xfc00c960>
 400cbac:	11fff804 	addi	r7,r2,-32
 400cbb0:	01000804 	movi	r4,32
 400cbb4:	29ced83a 	srl	r7,r5,r7
 400cbb8:	11004526 	beq	r2,r4,400ccd0 <__subdf3+0x57c>
 400cbbc:	01001004 	movi	r4,64
 400cbc0:	2089c83a 	sub	r4,r4,r2
 400cbc4:	2904983a 	sll	r2,r5,r4
 400cbc8:	118cb03a 	or	r6,r2,r6
 400cbcc:	300cc03a 	cmpne	r6,r6,zero
 400cbd0:	398cb03a 	or	r6,r7,r6
 400cbd4:	0005883a 	mov	r2,zero
 400cbd8:	003f3706 	br	400c8b8 <__alt_data_end+0xfc00c8b8>
 400cbdc:	80002a26 	beq	r16,zero,400cc88 <__subdf3+0x534>
 400cbe0:	0101ffc4 	movi	r4,2047
 400cbe4:	49006626 	beq	r9,r4,400cd80 <__subdf3+0x62c>
 400cbe8:	0085c83a 	sub	r2,zero,r2
 400cbec:	18c02034 	orhi	r3,r3,128
 400cbf0:	01000e04 	movi	r4,56
 400cbf4:	20807e16 	blt	r4,r2,400cdf0 <__subdf3+0x69c>
 400cbf8:	010007c4 	movi	r4,31
 400cbfc:	2080e716 	blt	r4,r2,400cf9c <__subdf3+0x848>
 400cc00:	01000804 	movi	r4,32
 400cc04:	2089c83a 	sub	r4,r4,r2
 400cc08:	1914983a 	sll	r10,r3,r4
 400cc0c:	8890d83a 	srl	r8,r17,r2
 400cc10:	8908983a 	sll	r4,r17,r4
 400cc14:	1884d83a 	srl	r2,r3,r2
 400cc18:	5222b03a 	or	r17,r10,r8
 400cc1c:	2006c03a 	cmpne	r3,r4,zero
 400cc20:	88e2b03a 	or	r17,r17,r3
 400cc24:	3463c83a 	sub	r17,r6,r17
 400cc28:	2885c83a 	sub	r2,r5,r2
 400cc2c:	344d803a 	cmpltu	r6,r6,r17
 400cc30:	1187c83a 	sub	r3,r2,r6
 400cc34:	4821883a 	mov	r16,r9
 400cc38:	3825883a 	mov	r18,r7
 400cc3c:	003f2306 	br	400c8cc <__alt_data_end+0xfc00c8cc>
 400cc40:	24d0b03a 	or	r8,r4,r19
 400cc44:	40001b1e 	bne	r8,zero,400ccb4 <__subdf3+0x560>
 400cc48:	0005883a 	mov	r2,zero
 400cc4c:	0009883a 	mov	r4,zero
 400cc50:	0021883a 	mov	r16,zero
 400cc54:	003f4906 	br	400c97c <__alt_data_end+0xfc00c97c>
 400cc58:	010007c4 	movi	r4,31
 400cc5c:	20803a16 	blt	r4,r2,400cd48 <__subdf3+0x5f4>
 400cc60:	01000804 	movi	r4,32
 400cc64:	2089c83a 	sub	r4,r4,r2
 400cc68:	2912983a 	sll	r9,r5,r4
 400cc6c:	3090d83a 	srl	r8,r6,r2
 400cc70:	3108983a 	sll	r4,r6,r4
 400cc74:	2884d83a 	srl	r2,r5,r2
 400cc78:	4a12b03a 	or	r9,r9,r8
 400cc7c:	2008c03a 	cmpne	r4,r4,zero
 400cc80:	4912b03a 	or	r9,r9,r4
 400cc84:	003f4e06 	br	400c9c0 <__alt_data_end+0xfc00c9c0>
 400cc88:	1c48b03a 	or	r4,r3,r17
 400cc8c:	20003c26 	beq	r4,zero,400cd80 <__subdf3+0x62c>
 400cc90:	0084303a 	nor	r2,zero,r2
 400cc94:	1000381e 	bne	r2,zero,400cd78 <__subdf3+0x624>
 400cc98:	3463c83a 	sub	r17,r6,r17
 400cc9c:	28c5c83a 	sub	r2,r5,r3
 400cca0:	344d803a 	cmpltu	r6,r6,r17
 400cca4:	1187c83a 	sub	r3,r2,r6
 400cca8:	4821883a 	mov	r16,r9
 400ccac:	3825883a 	mov	r18,r7
 400ccb0:	003f0606 	br	400c8cc <__alt_data_end+0xfc00c8cc>
 400ccb4:	2023883a 	mov	r17,r4
 400ccb8:	003f0906 	br	400c8e0 <__alt_data_end+0xfc00c8e0>
 400ccbc:	0101ffc4 	movi	r4,2047
 400ccc0:	813f3a1e 	bne	r16,r4,400c9ac <__alt_data_end+0xfc00c9ac>
 400ccc4:	003ec406 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400ccc8:	0005883a 	mov	r2,zero
 400cccc:	003fb106 	br	400cb94 <__alt_data_end+0xfc00cb94>
 400ccd0:	0005883a 	mov	r2,zero
 400ccd4:	003fbc06 	br	400cbc8 <__alt_data_end+0xfc00cbc8>
 400ccd8:	1c44b03a 	or	r2,r3,r17
 400ccdc:	80008e1e 	bne	r16,zero,400cf18 <__subdf3+0x7c4>
 400cce0:	1000c826 	beq	r2,zero,400d004 <__subdf3+0x8b0>
 400cce4:	2984b03a 	or	r2,r5,r6
 400cce8:	103ebb26 	beq	r2,zero,400c7d8 <__alt_data_end+0xfc00c7d8>
 400ccec:	8989883a 	add	r4,r17,r6
 400ccf0:	1945883a 	add	r2,r3,r5
 400ccf4:	2447803a 	cmpltu	r3,r4,r17
 400ccf8:	1887883a 	add	r3,r3,r2
 400ccfc:	1880202c 	andhi	r2,r3,128
 400cd00:	2023883a 	mov	r17,r4
 400cd04:	103f1626 	beq	r2,zero,400c960 <__alt_data_end+0xfc00c960>
 400cd08:	00bfe034 	movhi	r2,65408
 400cd0c:	10bfffc4 	addi	r2,r2,-1
 400cd10:	5021883a 	mov	r16,r10
 400cd14:	1886703a 	and	r3,r3,r2
 400cd18:	003eaf06 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400cd1c:	3825883a 	mov	r18,r7
 400cd20:	003f0f06 	br	400c960 <__alt_data_end+0xfc00c960>
 400cd24:	1c44b03a 	or	r2,r3,r17
 400cd28:	8000251e 	bne	r16,zero,400cdc0 <__subdf3+0x66c>
 400cd2c:	1000661e 	bne	r2,zero,400cec8 <__subdf3+0x774>
 400cd30:	2990b03a 	or	r8,r5,r6
 400cd34:	40009626 	beq	r8,zero,400cf90 <__subdf3+0x83c>
 400cd38:	2807883a 	mov	r3,r5
 400cd3c:	3023883a 	mov	r17,r6
 400cd40:	3825883a 	mov	r18,r7
 400cd44:	003ea406 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400cd48:	127ff804 	addi	r9,r2,-32
 400cd4c:	01000804 	movi	r4,32
 400cd50:	2a52d83a 	srl	r9,r5,r9
 400cd54:	11008c26 	beq	r2,r4,400cf88 <__subdf3+0x834>
 400cd58:	01001004 	movi	r4,64
 400cd5c:	2085c83a 	sub	r2,r4,r2
 400cd60:	2884983a 	sll	r2,r5,r2
 400cd64:	118cb03a 	or	r6,r2,r6
 400cd68:	300cc03a 	cmpne	r6,r6,zero
 400cd6c:	4992b03a 	or	r9,r9,r6
 400cd70:	0005883a 	mov	r2,zero
 400cd74:	003f1206 	br	400c9c0 <__alt_data_end+0xfc00c9c0>
 400cd78:	0101ffc4 	movi	r4,2047
 400cd7c:	493f9c1e 	bne	r9,r4,400cbf0 <__alt_data_end+0xfc00cbf0>
 400cd80:	2807883a 	mov	r3,r5
 400cd84:	3023883a 	mov	r17,r6
 400cd88:	4821883a 	mov	r16,r9
 400cd8c:	3825883a 	mov	r18,r7
 400cd90:	003e9106 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400cd94:	80001f1e 	bne	r16,zero,400ce14 <__subdf3+0x6c0>
 400cd98:	1c48b03a 	or	r4,r3,r17
 400cd9c:	20005a26 	beq	r4,zero,400cf08 <__subdf3+0x7b4>
 400cda0:	0084303a 	nor	r2,zero,r2
 400cda4:	1000561e 	bne	r2,zero,400cf00 <__subdf3+0x7ac>
 400cda8:	89a3883a 	add	r17,r17,r6
 400cdac:	1945883a 	add	r2,r3,r5
 400cdb0:	898d803a 	cmpltu	r6,r17,r6
 400cdb4:	3087883a 	add	r3,r6,r2
 400cdb8:	4821883a 	mov	r16,r9
 400cdbc:	003f0506 	br	400c9d4 <__alt_data_end+0xfc00c9d4>
 400cdc0:	10002b1e 	bne	r2,zero,400ce70 <__subdf3+0x71c>
 400cdc4:	2984b03a 	or	r2,r5,r6
 400cdc8:	10008026 	beq	r2,zero,400cfcc <__subdf3+0x878>
 400cdcc:	2807883a 	mov	r3,r5
 400cdd0:	3023883a 	mov	r17,r6
 400cdd4:	3825883a 	mov	r18,r7
 400cdd8:	0401ffc4 	movi	r16,2047
 400cddc:	003e7e06 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400cde0:	3809883a 	mov	r4,r7
 400cde4:	0011883a 	mov	r8,zero
 400cde8:	0005883a 	mov	r2,zero
 400cdec:	003ee306 	br	400c97c <__alt_data_end+0xfc00c97c>
 400cdf0:	1c62b03a 	or	r17,r3,r17
 400cdf4:	8822c03a 	cmpne	r17,r17,zero
 400cdf8:	0005883a 	mov	r2,zero
 400cdfc:	003f8906 	br	400cc24 <__alt_data_end+0xfc00cc24>
 400ce00:	3809883a 	mov	r4,r7
 400ce04:	4821883a 	mov	r16,r9
 400ce08:	0011883a 	mov	r8,zero
 400ce0c:	0005883a 	mov	r2,zero
 400ce10:	003eda06 	br	400c97c <__alt_data_end+0xfc00c97c>
 400ce14:	0101ffc4 	movi	r4,2047
 400ce18:	49003b26 	beq	r9,r4,400cf08 <__subdf3+0x7b4>
 400ce1c:	0085c83a 	sub	r2,zero,r2
 400ce20:	18c02034 	orhi	r3,r3,128
 400ce24:	01000e04 	movi	r4,56
 400ce28:	20806e16 	blt	r4,r2,400cfe4 <__subdf3+0x890>
 400ce2c:	010007c4 	movi	r4,31
 400ce30:	20807716 	blt	r4,r2,400d010 <__subdf3+0x8bc>
 400ce34:	01000804 	movi	r4,32
 400ce38:	2089c83a 	sub	r4,r4,r2
 400ce3c:	1914983a 	sll	r10,r3,r4
 400ce40:	8890d83a 	srl	r8,r17,r2
 400ce44:	8908983a 	sll	r4,r17,r4
 400ce48:	1884d83a 	srl	r2,r3,r2
 400ce4c:	5222b03a 	or	r17,r10,r8
 400ce50:	2006c03a 	cmpne	r3,r4,zero
 400ce54:	88e2b03a 	or	r17,r17,r3
 400ce58:	89a3883a 	add	r17,r17,r6
 400ce5c:	1145883a 	add	r2,r2,r5
 400ce60:	898d803a 	cmpltu	r6,r17,r6
 400ce64:	3087883a 	add	r3,r6,r2
 400ce68:	4821883a 	mov	r16,r9
 400ce6c:	003ed906 	br	400c9d4 <__alt_data_end+0xfc00c9d4>
 400ce70:	2984b03a 	or	r2,r5,r6
 400ce74:	10004226 	beq	r2,zero,400cf80 <__subdf3+0x82c>
 400ce78:	1808d0fa 	srli	r4,r3,3
 400ce7c:	8822d0fa 	srli	r17,r17,3
 400ce80:	1806977a 	slli	r3,r3,29
 400ce84:	2080022c 	andhi	r2,r4,8
 400ce88:	1c62b03a 	or	r17,r3,r17
 400ce8c:	10000826 	beq	r2,zero,400ceb0 <__subdf3+0x75c>
 400ce90:	2812d0fa 	srli	r9,r5,3
 400ce94:	4880022c 	andhi	r2,r9,8
 400ce98:	1000051e 	bne	r2,zero,400ceb0 <__subdf3+0x75c>
 400ce9c:	300cd0fa 	srli	r6,r6,3
 400cea0:	2804977a 	slli	r2,r5,29
 400cea4:	4809883a 	mov	r4,r9
 400cea8:	3825883a 	mov	r18,r7
 400ceac:	11a2b03a 	or	r17,r2,r6
 400ceb0:	8806d77a 	srli	r3,r17,29
 400ceb4:	200890fa 	slli	r4,r4,3
 400ceb8:	882290fa 	slli	r17,r17,3
 400cebc:	0401ffc4 	movi	r16,2047
 400cec0:	1906b03a 	or	r3,r3,r4
 400cec4:	003e4406 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400cec8:	2984b03a 	or	r2,r5,r6
 400cecc:	103e4226 	beq	r2,zero,400c7d8 <__alt_data_end+0xfc00c7d8>
 400ced0:	8989c83a 	sub	r4,r17,r6
 400ced4:	8911803a 	cmpltu	r8,r17,r4
 400ced8:	1945c83a 	sub	r2,r3,r5
 400cedc:	1205c83a 	sub	r2,r2,r8
 400cee0:	1200202c 	andhi	r8,r2,128
 400cee4:	403e9a26 	beq	r8,zero,400c950 <__alt_data_end+0xfc00c950>
 400cee8:	3463c83a 	sub	r17,r6,r17
 400ceec:	28c5c83a 	sub	r2,r5,r3
 400cef0:	344d803a 	cmpltu	r6,r6,r17
 400cef4:	1187c83a 	sub	r3,r2,r6
 400cef8:	3825883a 	mov	r18,r7
 400cefc:	003e3606 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400cf00:	0101ffc4 	movi	r4,2047
 400cf04:	493fc71e 	bne	r9,r4,400ce24 <__alt_data_end+0xfc00ce24>
 400cf08:	2807883a 	mov	r3,r5
 400cf0c:	3023883a 	mov	r17,r6
 400cf10:	4821883a 	mov	r16,r9
 400cf14:	003e3006 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400cf18:	10003626 	beq	r2,zero,400cff4 <__subdf3+0x8a0>
 400cf1c:	2984b03a 	or	r2,r5,r6
 400cf20:	10001726 	beq	r2,zero,400cf80 <__subdf3+0x82c>
 400cf24:	1808d0fa 	srli	r4,r3,3
 400cf28:	8822d0fa 	srli	r17,r17,3
 400cf2c:	1806977a 	slli	r3,r3,29
 400cf30:	2080022c 	andhi	r2,r4,8
 400cf34:	1c62b03a 	or	r17,r3,r17
 400cf38:	10000726 	beq	r2,zero,400cf58 <__subdf3+0x804>
 400cf3c:	2812d0fa 	srli	r9,r5,3
 400cf40:	4880022c 	andhi	r2,r9,8
 400cf44:	1000041e 	bne	r2,zero,400cf58 <__subdf3+0x804>
 400cf48:	300cd0fa 	srli	r6,r6,3
 400cf4c:	2804977a 	slli	r2,r5,29
 400cf50:	4809883a 	mov	r4,r9
 400cf54:	11a2b03a 	or	r17,r2,r6
 400cf58:	8806d77a 	srli	r3,r17,29
 400cf5c:	200890fa 	slli	r4,r4,3
 400cf60:	882290fa 	slli	r17,r17,3
 400cf64:	3825883a 	mov	r18,r7
 400cf68:	1906b03a 	or	r3,r3,r4
 400cf6c:	0401ffc4 	movi	r16,2047
 400cf70:	003e1906 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400cf74:	000b883a 	mov	r5,zero
 400cf78:	0005883a 	mov	r2,zero
 400cf7c:	003e2e06 	br	400c838 <__alt_data_end+0xfc00c838>
 400cf80:	0401ffc4 	movi	r16,2047
 400cf84:	003e1406 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400cf88:	0005883a 	mov	r2,zero
 400cf8c:	003f7506 	br	400cd64 <__alt_data_end+0xfc00cd64>
 400cf90:	0005883a 	mov	r2,zero
 400cf94:	0009883a 	mov	r4,zero
 400cf98:	003e7806 	br	400c97c <__alt_data_end+0xfc00c97c>
 400cf9c:	123ff804 	addi	r8,r2,-32
 400cfa0:	01000804 	movi	r4,32
 400cfa4:	1a10d83a 	srl	r8,r3,r8
 400cfa8:	11002526 	beq	r2,r4,400d040 <__subdf3+0x8ec>
 400cfac:	01001004 	movi	r4,64
 400cfb0:	2085c83a 	sub	r2,r4,r2
 400cfb4:	1884983a 	sll	r2,r3,r2
 400cfb8:	1444b03a 	or	r2,r2,r17
 400cfbc:	1004c03a 	cmpne	r2,r2,zero
 400cfc0:	40a2b03a 	or	r17,r8,r2
 400cfc4:	0005883a 	mov	r2,zero
 400cfc8:	003f1606 	br	400cc24 <__alt_data_end+0xfc00cc24>
 400cfcc:	02000434 	movhi	r8,16
 400cfd0:	0009883a 	mov	r4,zero
 400cfd4:	423fffc4 	addi	r8,r8,-1
 400cfd8:	00bfffc4 	movi	r2,-1
 400cfdc:	0401ffc4 	movi	r16,2047
 400cfe0:	003e6606 	br	400c97c <__alt_data_end+0xfc00c97c>
 400cfe4:	1c62b03a 	or	r17,r3,r17
 400cfe8:	8822c03a 	cmpne	r17,r17,zero
 400cfec:	0005883a 	mov	r2,zero
 400cff0:	003f9906 	br	400ce58 <__alt_data_end+0xfc00ce58>
 400cff4:	2807883a 	mov	r3,r5
 400cff8:	3023883a 	mov	r17,r6
 400cffc:	0401ffc4 	movi	r16,2047
 400d000:	003df506 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400d004:	2807883a 	mov	r3,r5
 400d008:	3023883a 	mov	r17,r6
 400d00c:	003df206 	br	400c7d8 <__alt_data_end+0xfc00c7d8>
 400d010:	123ff804 	addi	r8,r2,-32
 400d014:	01000804 	movi	r4,32
 400d018:	1a10d83a 	srl	r8,r3,r8
 400d01c:	11000a26 	beq	r2,r4,400d048 <__subdf3+0x8f4>
 400d020:	01001004 	movi	r4,64
 400d024:	2085c83a 	sub	r2,r4,r2
 400d028:	1884983a 	sll	r2,r3,r2
 400d02c:	1444b03a 	or	r2,r2,r17
 400d030:	1004c03a 	cmpne	r2,r2,zero
 400d034:	40a2b03a 	or	r17,r8,r2
 400d038:	0005883a 	mov	r2,zero
 400d03c:	003f8606 	br	400ce58 <__alt_data_end+0xfc00ce58>
 400d040:	0005883a 	mov	r2,zero
 400d044:	003fdc06 	br	400cfb8 <__alt_data_end+0xfc00cfb8>
 400d048:	0005883a 	mov	r2,zero
 400d04c:	003ff706 	br	400d02c <__alt_data_end+0xfc00d02c>

0400d050 <__fixdfsi>:
 400d050:	280cd53a 	srli	r6,r5,20
 400d054:	00c00434 	movhi	r3,16
 400d058:	18ffffc4 	addi	r3,r3,-1
 400d05c:	3181ffcc 	andi	r6,r6,2047
 400d060:	01c0ff84 	movi	r7,1022
 400d064:	28c6703a 	and	r3,r5,r3
 400d068:	280ad7fa 	srli	r5,r5,31
 400d06c:	3980120e 	bge	r7,r6,400d0b8 <__fixdfsi+0x68>
 400d070:	00810744 	movi	r2,1053
 400d074:	11800c16 	blt	r2,r6,400d0a8 <__fixdfsi+0x58>
 400d078:	00810cc4 	movi	r2,1075
 400d07c:	1185c83a 	sub	r2,r2,r6
 400d080:	01c007c4 	movi	r7,31
 400d084:	18c00434 	orhi	r3,r3,16
 400d088:	38800d16 	blt	r7,r2,400d0c0 <__fixdfsi+0x70>
 400d08c:	31befb44 	addi	r6,r6,-1043
 400d090:	2084d83a 	srl	r2,r4,r2
 400d094:	1986983a 	sll	r3,r3,r6
 400d098:	1884b03a 	or	r2,r3,r2
 400d09c:	28000726 	beq	r5,zero,400d0bc <__fixdfsi+0x6c>
 400d0a0:	0085c83a 	sub	r2,zero,r2
 400d0a4:	f800283a 	ret
 400d0a8:	00a00034 	movhi	r2,32768
 400d0ac:	10bfffc4 	addi	r2,r2,-1
 400d0b0:	2885883a 	add	r2,r5,r2
 400d0b4:	f800283a 	ret
 400d0b8:	0005883a 	mov	r2,zero
 400d0bc:	f800283a 	ret
 400d0c0:	008104c4 	movi	r2,1043
 400d0c4:	1185c83a 	sub	r2,r2,r6
 400d0c8:	1884d83a 	srl	r2,r3,r2
 400d0cc:	003ff306 	br	400d09c <__alt_data_end+0xfc00d09c>

0400d0d0 <__floatsidf>:
 400d0d0:	defffd04 	addi	sp,sp,-12
 400d0d4:	dfc00215 	stw	ra,8(sp)
 400d0d8:	dc400115 	stw	r17,4(sp)
 400d0dc:	dc000015 	stw	r16,0(sp)
 400d0e0:	20002b26 	beq	r4,zero,400d190 <__floatsidf+0xc0>
 400d0e4:	2023883a 	mov	r17,r4
 400d0e8:	2020d7fa 	srli	r16,r4,31
 400d0ec:	20002d16 	blt	r4,zero,400d1a4 <__floatsidf+0xd4>
 400d0f0:	8809883a 	mov	r4,r17
 400d0f4:	400d2540 	call	400d254 <__clzsi2>
 400d0f8:	01410784 	movi	r5,1054
 400d0fc:	288bc83a 	sub	r5,r5,r2
 400d100:	01010cc4 	movi	r4,1075
 400d104:	2149c83a 	sub	r4,r4,r5
 400d108:	00c007c4 	movi	r3,31
 400d10c:	1900160e 	bge	r3,r4,400d168 <__floatsidf+0x98>
 400d110:	00c104c4 	movi	r3,1043
 400d114:	1947c83a 	sub	r3,r3,r5
 400d118:	88c6983a 	sll	r3,r17,r3
 400d11c:	00800434 	movhi	r2,16
 400d120:	10bfffc4 	addi	r2,r2,-1
 400d124:	1886703a 	and	r3,r3,r2
 400d128:	2941ffcc 	andi	r5,r5,2047
 400d12c:	800d883a 	mov	r6,r16
 400d130:	0005883a 	mov	r2,zero
 400d134:	280a953a 	slli	r5,r5,20
 400d138:	31803fcc 	andi	r6,r6,255
 400d13c:	01000434 	movhi	r4,16
 400d140:	300c97fa 	slli	r6,r6,31
 400d144:	213fffc4 	addi	r4,r4,-1
 400d148:	1906703a 	and	r3,r3,r4
 400d14c:	1946b03a 	or	r3,r3,r5
 400d150:	1986b03a 	or	r3,r3,r6
 400d154:	dfc00217 	ldw	ra,8(sp)
 400d158:	dc400117 	ldw	r17,4(sp)
 400d15c:	dc000017 	ldw	r16,0(sp)
 400d160:	dec00304 	addi	sp,sp,12
 400d164:	f800283a 	ret
 400d168:	00c002c4 	movi	r3,11
 400d16c:	1887c83a 	sub	r3,r3,r2
 400d170:	88c6d83a 	srl	r3,r17,r3
 400d174:	8904983a 	sll	r2,r17,r4
 400d178:	01000434 	movhi	r4,16
 400d17c:	213fffc4 	addi	r4,r4,-1
 400d180:	2941ffcc 	andi	r5,r5,2047
 400d184:	1906703a 	and	r3,r3,r4
 400d188:	800d883a 	mov	r6,r16
 400d18c:	003fe906 	br	400d134 <__alt_data_end+0xfc00d134>
 400d190:	000d883a 	mov	r6,zero
 400d194:	000b883a 	mov	r5,zero
 400d198:	0007883a 	mov	r3,zero
 400d19c:	0005883a 	mov	r2,zero
 400d1a0:	003fe406 	br	400d134 <__alt_data_end+0xfc00d134>
 400d1a4:	0123c83a 	sub	r17,zero,r4
 400d1a8:	003fd106 	br	400d0f0 <__alt_data_end+0xfc00d0f0>

0400d1ac <__floatunsidf>:
 400d1ac:	defffe04 	addi	sp,sp,-8
 400d1b0:	dc000015 	stw	r16,0(sp)
 400d1b4:	dfc00115 	stw	ra,4(sp)
 400d1b8:	2021883a 	mov	r16,r4
 400d1bc:	20002226 	beq	r4,zero,400d248 <__floatunsidf+0x9c>
 400d1c0:	400d2540 	call	400d254 <__clzsi2>
 400d1c4:	01010784 	movi	r4,1054
 400d1c8:	2089c83a 	sub	r4,r4,r2
 400d1cc:	01810cc4 	movi	r6,1075
 400d1d0:	310dc83a 	sub	r6,r6,r4
 400d1d4:	00c007c4 	movi	r3,31
 400d1d8:	1980120e 	bge	r3,r6,400d224 <__floatunsidf+0x78>
 400d1dc:	00c104c4 	movi	r3,1043
 400d1e0:	1907c83a 	sub	r3,r3,r4
 400d1e4:	80ca983a 	sll	r5,r16,r3
 400d1e8:	00800434 	movhi	r2,16
 400d1ec:	10bfffc4 	addi	r2,r2,-1
 400d1f0:	2101ffcc 	andi	r4,r4,2047
 400d1f4:	0021883a 	mov	r16,zero
 400d1f8:	288a703a 	and	r5,r5,r2
 400d1fc:	2008953a 	slli	r4,r4,20
 400d200:	00c00434 	movhi	r3,16
 400d204:	18ffffc4 	addi	r3,r3,-1
 400d208:	28c6703a 	and	r3,r5,r3
 400d20c:	8005883a 	mov	r2,r16
 400d210:	1906b03a 	or	r3,r3,r4
 400d214:	dfc00117 	ldw	ra,4(sp)
 400d218:	dc000017 	ldw	r16,0(sp)
 400d21c:	dec00204 	addi	sp,sp,8
 400d220:	f800283a 	ret
 400d224:	00c002c4 	movi	r3,11
 400d228:	188bc83a 	sub	r5,r3,r2
 400d22c:	814ad83a 	srl	r5,r16,r5
 400d230:	00c00434 	movhi	r3,16
 400d234:	18ffffc4 	addi	r3,r3,-1
 400d238:	81a0983a 	sll	r16,r16,r6
 400d23c:	2101ffcc 	andi	r4,r4,2047
 400d240:	28ca703a 	and	r5,r5,r3
 400d244:	003fed06 	br	400d1fc <__alt_data_end+0xfc00d1fc>
 400d248:	0009883a 	mov	r4,zero
 400d24c:	000b883a 	mov	r5,zero
 400d250:	003fea06 	br	400d1fc <__alt_data_end+0xfc00d1fc>

0400d254 <__clzsi2>:
 400d254:	00bfffd4 	movui	r2,65535
 400d258:	11000536 	bltu	r2,r4,400d270 <__clzsi2+0x1c>
 400d25c:	00803fc4 	movi	r2,255
 400d260:	11000f36 	bltu	r2,r4,400d2a0 <__clzsi2+0x4c>
 400d264:	00800804 	movi	r2,32
 400d268:	0007883a 	mov	r3,zero
 400d26c:	00000506 	br	400d284 <__clzsi2+0x30>
 400d270:	00804034 	movhi	r2,256
 400d274:	10bfffc4 	addi	r2,r2,-1
 400d278:	11000c2e 	bgeu	r2,r4,400d2ac <__clzsi2+0x58>
 400d27c:	00800204 	movi	r2,8
 400d280:	00c00604 	movi	r3,24
 400d284:	20c8d83a 	srl	r4,r4,r3
 400d288:	00c10074 	movhi	r3,1025
 400d28c:	18c9a804 	addi	r3,r3,9888
 400d290:	1909883a 	add	r4,r3,r4
 400d294:	20c00003 	ldbu	r3,0(r4)
 400d298:	10c5c83a 	sub	r2,r2,r3
 400d29c:	f800283a 	ret
 400d2a0:	00800604 	movi	r2,24
 400d2a4:	00c00204 	movi	r3,8
 400d2a8:	003ff606 	br	400d284 <__alt_data_end+0xfc00d284>
 400d2ac:	00800404 	movi	r2,16
 400d2b0:	1007883a 	mov	r3,r2
 400d2b4:	003ff306 	br	400d284 <__alt_data_end+0xfc00d284>

0400d2b8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d2b8:	defffe04 	addi	sp,sp,-8
 400d2bc:	dfc00115 	stw	ra,4(sp)
 400d2c0:	df000015 	stw	fp,0(sp)
 400d2c4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d2c8:	d0a01017 	ldw	r2,-32704(gp)
 400d2cc:	10000326 	beq	r2,zero,400d2dc <alt_get_errno+0x24>
 400d2d0:	d0a01017 	ldw	r2,-32704(gp)
 400d2d4:	103ee83a 	callr	r2
 400d2d8:	00000106 	br	400d2e0 <alt_get_errno+0x28>
 400d2dc:	d0a71f04 	addi	r2,gp,-25476
}
 400d2e0:	e037883a 	mov	sp,fp
 400d2e4:	dfc00117 	ldw	ra,4(sp)
 400d2e8:	df000017 	ldw	fp,0(sp)
 400d2ec:	dec00204 	addi	sp,sp,8
 400d2f0:	f800283a 	ret

0400d2f4 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 400d2f4:	defffb04 	addi	sp,sp,-20
 400d2f8:	dfc00415 	stw	ra,16(sp)
 400d2fc:	df000315 	stw	fp,12(sp)
 400d300:	df000304 	addi	fp,sp,12
 400d304:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 400d308:	e0bfff17 	ldw	r2,-4(fp)
 400d30c:	10000816 	blt	r2,zero,400d330 <close+0x3c>
 400d310:	01400304 	movi	r5,12
 400d314:	e13fff17 	ldw	r4,-4(fp)
 400d318:	400a9ec0 	call	400a9ec <__mulsi3>
 400d31c:	1007883a 	mov	r3,r2
 400d320:	00810074 	movhi	r2,1025
 400d324:	108c3604 	addi	r2,r2,12504
 400d328:	1885883a 	add	r2,r3,r2
 400d32c:	00000106 	br	400d334 <close+0x40>
 400d330:	0005883a 	mov	r2,zero
 400d334:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
 400d338:	e0bffd17 	ldw	r2,-12(fp)
 400d33c:	10001926 	beq	r2,zero,400d3a4 <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 400d340:	e0bffd17 	ldw	r2,-12(fp)
 400d344:	10800017 	ldw	r2,0(r2)
 400d348:	10800417 	ldw	r2,16(r2)
 400d34c:	10000626 	beq	r2,zero,400d368 <close+0x74>
 400d350:	e0bffd17 	ldw	r2,-12(fp)
 400d354:	10800017 	ldw	r2,0(r2)
 400d358:	10800417 	ldw	r2,16(r2)
 400d35c:	e13ffd17 	ldw	r4,-12(fp)
 400d360:	103ee83a 	callr	r2
 400d364:	00000106 	br	400d36c <close+0x78>
 400d368:	0005883a 	mov	r2,zero
 400d36c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 400d370:	e13fff17 	ldw	r4,-4(fp)
 400d374:	400d9dc0 	call	400d9dc <alt_release_fd>
    if (rval < 0)
 400d378:	e0bffe17 	ldw	r2,-8(fp)
 400d37c:	1000070e 	bge	r2,zero,400d39c <close+0xa8>
    {
      ALT_ERRNO = -rval;
 400d380:	400d2b80 	call	400d2b8 <alt_get_errno>
 400d384:	1007883a 	mov	r3,r2
 400d388:	e0bffe17 	ldw	r2,-8(fp)
 400d38c:	0085c83a 	sub	r2,zero,r2
 400d390:	18800015 	stw	r2,0(r3)
      return -1;
 400d394:	00bfffc4 	movi	r2,-1
 400d398:	00000706 	br	400d3b8 <close+0xc4>
    }
    return 0;
 400d39c:	0005883a 	mov	r2,zero
 400d3a0:	00000506 	br	400d3b8 <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400d3a4:	400d2b80 	call	400d2b8 <alt_get_errno>
 400d3a8:	1007883a 	mov	r3,r2
 400d3ac:	00801444 	movi	r2,81
 400d3b0:	18800015 	stw	r2,0(r3)
    return -1;
 400d3b4:	00bfffc4 	movi	r2,-1
  }
}
 400d3b8:	e037883a 	mov	sp,fp
 400d3bc:	dfc00117 	ldw	ra,4(sp)
 400d3c0:	df000017 	ldw	fp,0(sp)
 400d3c4:	dec00204 	addi	sp,sp,8
 400d3c8:	f800283a 	ret

0400d3cc <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 400d3cc:	defffc04 	addi	sp,sp,-16
 400d3d0:	df000315 	stw	fp,12(sp)
 400d3d4:	df000304 	addi	fp,sp,12
 400d3d8:	e13ffd15 	stw	r4,-12(fp)
 400d3dc:	e17ffe15 	stw	r5,-8(fp)
 400d3e0:	e1bfff15 	stw	r6,-4(fp)
  return len;
 400d3e4:	e0bfff17 	ldw	r2,-4(fp)
}
 400d3e8:	e037883a 	mov	sp,fp
 400d3ec:	df000017 	ldw	fp,0(sp)
 400d3f0:	dec00104 	addi	sp,sp,4
 400d3f4:	f800283a 	ret

0400d3f8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d3f8:	defffe04 	addi	sp,sp,-8
 400d3fc:	dfc00115 	stw	ra,4(sp)
 400d400:	df000015 	stw	fp,0(sp)
 400d404:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d408:	d0a01017 	ldw	r2,-32704(gp)
 400d40c:	10000326 	beq	r2,zero,400d41c <alt_get_errno+0x24>
 400d410:	d0a01017 	ldw	r2,-32704(gp)
 400d414:	103ee83a 	callr	r2
 400d418:	00000106 	br	400d420 <alt_get_errno+0x28>
 400d41c:	d0a71f04 	addi	r2,gp,-25476
}
 400d420:	e037883a 	mov	sp,fp
 400d424:	dfc00117 	ldw	ra,4(sp)
 400d428:	df000017 	ldw	fp,0(sp)
 400d42c:	dec00204 	addi	sp,sp,8
 400d430:	f800283a 	ret

0400d434 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 400d434:	defffb04 	addi	sp,sp,-20
 400d438:	dfc00415 	stw	ra,16(sp)
 400d43c:	df000315 	stw	fp,12(sp)
 400d440:	df000304 	addi	fp,sp,12
 400d444:	e13ffe15 	stw	r4,-8(fp)
 400d448:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400d44c:	e0bffe17 	ldw	r2,-8(fp)
 400d450:	10000816 	blt	r2,zero,400d474 <fstat+0x40>
 400d454:	01400304 	movi	r5,12
 400d458:	e13ffe17 	ldw	r4,-8(fp)
 400d45c:	400a9ec0 	call	400a9ec <__mulsi3>
 400d460:	1007883a 	mov	r3,r2
 400d464:	00810074 	movhi	r2,1025
 400d468:	108c3604 	addi	r2,r2,12504
 400d46c:	1885883a 	add	r2,r3,r2
 400d470:	00000106 	br	400d478 <fstat+0x44>
 400d474:	0005883a 	mov	r2,zero
 400d478:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
 400d47c:	e0bffd17 	ldw	r2,-12(fp)
 400d480:	10001026 	beq	r2,zero,400d4c4 <fstat+0x90>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 400d484:	e0bffd17 	ldw	r2,-12(fp)
 400d488:	10800017 	ldw	r2,0(r2)
 400d48c:	10800817 	ldw	r2,32(r2)
 400d490:	10000726 	beq	r2,zero,400d4b0 <fstat+0x7c>
    {
      return fd->dev->fstat(fd, st);
 400d494:	e0bffd17 	ldw	r2,-12(fp)
 400d498:	10800017 	ldw	r2,0(r2)
 400d49c:	10800817 	ldw	r2,32(r2)
 400d4a0:	e17fff17 	ldw	r5,-4(fp)
 400d4a4:	e13ffd17 	ldw	r4,-12(fp)
 400d4a8:	103ee83a 	callr	r2
 400d4ac:	00000a06 	br	400d4d8 <fstat+0xa4>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 400d4b0:	e0bfff17 	ldw	r2,-4(fp)
 400d4b4:	00c80004 	movi	r3,8192
 400d4b8:	10c00115 	stw	r3,4(r2)
      return 0;
 400d4bc:	0005883a 	mov	r2,zero
 400d4c0:	00000506 	br	400d4d8 <fstat+0xa4>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400d4c4:	400d3f80 	call	400d3f8 <alt_get_errno>
 400d4c8:	1007883a 	mov	r3,r2
 400d4cc:	00801444 	movi	r2,81
 400d4d0:	18800015 	stw	r2,0(r3)
    return -1;
 400d4d4:	00bfffc4 	movi	r2,-1
  }
}
 400d4d8:	e037883a 	mov	sp,fp
 400d4dc:	dfc00117 	ldw	ra,4(sp)
 400d4e0:	df000017 	ldw	fp,0(sp)
 400d4e4:	dec00204 	addi	sp,sp,8
 400d4e8:	f800283a 	ret

0400d4ec <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d4ec:	defffe04 	addi	sp,sp,-8
 400d4f0:	dfc00115 	stw	ra,4(sp)
 400d4f4:	df000015 	stw	fp,0(sp)
 400d4f8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d4fc:	d0a01017 	ldw	r2,-32704(gp)
 400d500:	10000326 	beq	r2,zero,400d510 <alt_get_errno+0x24>
 400d504:	d0a01017 	ldw	r2,-32704(gp)
 400d508:	103ee83a 	callr	r2
 400d50c:	00000106 	br	400d514 <alt_get_errno+0x28>
 400d510:	d0a71f04 	addi	r2,gp,-25476
}
 400d514:	e037883a 	mov	sp,fp
 400d518:	dfc00117 	ldw	ra,4(sp)
 400d51c:	df000017 	ldw	fp,0(sp)
 400d520:	dec00204 	addi	sp,sp,8
 400d524:	f800283a 	ret

0400d528 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 400d528:	deffed04 	addi	sp,sp,-76
 400d52c:	dfc01215 	stw	ra,72(sp)
 400d530:	df001115 	stw	fp,68(sp)
 400d534:	df001104 	addi	fp,sp,68
 400d538:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400d53c:	e0bfff17 	ldw	r2,-4(fp)
 400d540:	10000816 	blt	r2,zero,400d564 <isatty+0x3c>
 400d544:	01400304 	movi	r5,12
 400d548:	e13fff17 	ldw	r4,-4(fp)
 400d54c:	400a9ec0 	call	400a9ec <__mulsi3>
 400d550:	1007883a 	mov	r3,r2
 400d554:	00810074 	movhi	r2,1025
 400d558:	108c3604 	addi	r2,r2,12504
 400d55c:	1885883a 	add	r2,r3,r2
 400d560:	00000106 	br	400d568 <isatty+0x40>
 400d564:	0005883a 	mov	r2,zero
 400d568:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
 400d56c:	e0bfef17 	ldw	r2,-68(fp)
 400d570:	10000e26 	beq	r2,zero,400d5ac <isatty+0x84>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 400d574:	e0bfef17 	ldw	r2,-68(fp)
 400d578:	10800017 	ldw	r2,0(r2)
 400d57c:	10800817 	ldw	r2,32(r2)
 400d580:	1000021e 	bne	r2,zero,400d58c <isatty+0x64>
    {
      return 1;
 400d584:	00800044 	movi	r2,1
 400d588:	00000d06 	br	400d5c0 <isatty+0x98>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 400d58c:	e0bff004 	addi	r2,fp,-64
 400d590:	100b883a 	mov	r5,r2
 400d594:	e13fff17 	ldw	r4,-4(fp)
 400d598:	400d4340 	call	400d434 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 400d59c:	e0bff117 	ldw	r2,-60(fp)
 400d5a0:	10880020 	cmpeqi	r2,r2,8192
 400d5a4:	10803fcc 	andi	r2,r2,255
 400d5a8:	00000506 	br	400d5c0 <isatty+0x98>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400d5ac:	400d4ec0 	call	400d4ec <alt_get_errno>
 400d5b0:	1007883a 	mov	r3,r2
 400d5b4:	00801444 	movi	r2,81
 400d5b8:	18800015 	stw	r2,0(r3)
    return 0;
 400d5bc:	0005883a 	mov	r2,zero
  }
}
 400d5c0:	e037883a 	mov	sp,fp
 400d5c4:	dfc00117 	ldw	ra,4(sp)
 400d5c8:	df000017 	ldw	fp,0(sp)
 400d5cc:	dec00204 	addi	sp,sp,8
 400d5d0:	f800283a 	ret

0400d5d4 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 400d5d4:	defffc04 	addi	sp,sp,-16
 400d5d8:	df000315 	stw	fp,12(sp)
 400d5dc:	df000304 	addi	fp,sp,12
 400d5e0:	e13ffd15 	stw	r4,-12(fp)
 400d5e4:	e17ffe15 	stw	r5,-8(fp)
 400d5e8:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 400d5ec:	e0fffe17 	ldw	r3,-8(fp)
 400d5f0:	e0bffd17 	ldw	r2,-12(fp)
 400d5f4:	18800c26 	beq	r3,r2,400d628 <alt_load_section+0x54>
  {
    while( to != end )
 400d5f8:	00000806 	br	400d61c <alt_load_section+0x48>
    {
      *to++ = *from++;
 400d5fc:	e0bffe17 	ldw	r2,-8(fp)
 400d600:	10c00104 	addi	r3,r2,4
 400d604:	e0fffe15 	stw	r3,-8(fp)
 400d608:	e0fffd17 	ldw	r3,-12(fp)
 400d60c:	19000104 	addi	r4,r3,4
 400d610:	e13ffd15 	stw	r4,-12(fp)
 400d614:	18c00017 	ldw	r3,0(r3)
 400d618:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 400d61c:	e0fffe17 	ldw	r3,-8(fp)
 400d620:	e0bfff17 	ldw	r2,-4(fp)
 400d624:	18bff51e 	bne	r3,r2,400d5fc <__alt_data_end+0xfc00d5fc>
    {
      *to++ = *from++;
    }
  }
}
 400d628:	0001883a 	nop
 400d62c:	e037883a 	mov	sp,fp
 400d630:	df000017 	ldw	fp,0(sp)
 400d634:	dec00104 	addi	sp,sp,4
 400d638:	f800283a 	ret

0400d63c <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 400d63c:	defffe04 	addi	sp,sp,-8
 400d640:	dfc00115 	stw	ra,4(sp)
 400d644:	df000015 	stw	fp,0(sp)
 400d648:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 400d64c:	01810074 	movhi	r6,1025
 400d650:	31910404 	addi	r6,r6,17424
 400d654:	01410074 	movhi	r5,1025
 400d658:	294a0304 	addi	r5,r5,10252
 400d65c:	01010074 	movhi	r4,1025
 400d660:	21110404 	addi	r4,r4,17424
 400d664:	400d5d40 	call	400d5d4 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 400d668:	01810034 	movhi	r6,1024
 400d66c:	31807004 	addi	r6,r6,448
 400d670:	01410034 	movhi	r5,1024
 400d674:	29400804 	addi	r5,r5,32
 400d678:	01010034 	movhi	r4,1024
 400d67c:	21000804 	addi	r4,r4,32
 400d680:	400d5d40 	call	400d5d4 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 400d684:	01810074 	movhi	r6,1025
 400d688:	318a0304 	addi	r6,r6,10252
 400d68c:	01410074 	movhi	r5,1025
 400d690:	29490204 	addi	r5,r5,9224
 400d694:	01010074 	movhi	r4,1025
 400d698:	21090204 	addi	r4,r4,9224
 400d69c:	400d5d40 	call	400d5d4 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 400d6a0:	401101c0 	call	401101c <alt_dcache_flush_all>
  alt_icache_flush_all();
 400d6a4:	401126c0 	call	401126c <alt_icache_flush_all>
}
 400d6a8:	0001883a 	nop
 400d6ac:	e037883a 	mov	sp,fp
 400d6b0:	dfc00117 	ldw	ra,4(sp)
 400d6b4:	df000017 	ldw	fp,0(sp)
 400d6b8:	dec00204 	addi	sp,sp,8
 400d6bc:	f800283a 	ret

0400d6c0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d6c0:	defffe04 	addi	sp,sp,-8
 400d6c4:	dfc00115 	stw	ra,4(sp)
 400d6c8:	df000015 	stw	fp,0(sp)
 400d6cc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d6d0:	d0a01017 	ldw	r2,-32704(gp)
 400d6d4:	10000326 	beq	r2,zero,400d6e4 <alt_get_errno+0x24>
 400d6d8:	d0a01017 	ldw	r2,-32704(gp)
 400d6dc:	103ee83a 	callr	r2
 400d6e0:	00000106 	br	400d6e8 <alt_get_errno+0x28>
 400d6e4:	d0a71f04 	addi	r2,gp,-25476
}
 400d6e8:	e037883a 	mov	sp,fp
 400d6ec:	dfc00117 	ldw	ra,4(sp)
 400d6f0:	df000017 	ldw	fp,0(sp)
 400d6f4:	dec00204 	addi	sp,sp,8
 400d6f8:	f800283a 	ret

0400d6fc <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 400d6fc:	defff904 	addi	sp,sp,-28
 400d700:	dfc00615 	stw	ra,24(sp)
 400d704:	df000515 	stw	fp,20(sp)
 400d708:	df000504 	addi	fp,sp,20
 400d70c:	e13ffd15 	stw	r4,-12(fp)
 400d710:	e17ffe15 	stw	r5,-8(fp)
 400d714:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 400d718:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400d71c:	e0bffd17 	ldw	r2,-12(fp)
 400d720:	10000816 	blt	r2,zero,400d744 <lseek+0x48>
 400d724:	01400304 	movi	r5,12
 400d728:	e13ffd17 	ldw	r4,-12(fp)
 400d72c:	400a9ec0 	call	400a9ec <__mulsi3>
 400d730:	1007883a 	mov	r3,r2
 400d734:	00810074 	movhi	r2,1025
 400d738:	108c3604 	addi	r2,r2,12504
 400d73c:	1885883a 	add	r2,r3,r2
 400d740:	00000106 	br	400d748 <lseek+0x4c>
 400d744:	0005883a 	mov	r2,zero
 400d748:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
 400d74c:	e0bffc17 	ldw	r2,-16(fp)
 400d750:	10001026 	beq	r2,zero,400d794 <lseek+0x98>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 400d754:	e0bffc17 	ldw	r2,-16(fp)
 400d758:	10800017 	ldw	r2,0(r2)
 400d75c:	10800717 	ldw	r2,28(r2)
 400d760:	10000926 	beq	r2,zero,400d788 <lseek+0x8c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 400d764:	e0bffc17 	ldw	r2,-16(fp)
 400d768:	10800017 	ldw	r2,0(r2)
 400d76c:	10800717 	ldw	r2,28(r2)
 400d770:	e1bfff17 	ldw	r6,-4(fp)
 400d774:	e17ffe17 	ldw	r5,-8(fp)
 400d778:	e13ffc17 	ldw	r4,-16(fp)
 400d77c:	103ee83a 	callr	r2
 400d780:	e0bffb15 	stw	r2,-20(fp)
 400d784:	00000506 	br	400d79c <lseek+0xa0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 400d788:	00bfde84 	movi	r2,-134
 400d78c:	e0bffb15 	stw	r2,-20(fp)
 400d790:	00000206 	br	400d79c <lseek+0xa0>
    }
  }
  else  
  {
    rc = -EBADFD;
 400d794:	00bfebc4 	movi	r2,-81
 400d798:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
 400d79c:	e0bffb17 	ldw	r2,-20(fp)
 400d7a0:	1000070e 	bge	r2,zero,400d7c0 <lseek+0xc4>
  {
    ALT_ERRNO = -rc;
 400d7a4:	400d6c00 	call	400d6c0 <alt_get_errno>
 400d7a8:	1007883a 	mov	r3,r2
 400d7ac:	e0bffb17 	ldw	r2,-20(fp)
 400d7b0:	0085c83a 	sub	r2,zero,r2
 400d7b4:	18800015 	stw	r2,0(r3)
    rc = -1;
 400d7b8:	00bfffc4 	movi	r2,-1
 400d7bc:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
 400d7c0:	e0bffb17 	ldw	r2,-20(fp)
}
 400d7c4:	e037883a 	mov	sp,fp
 400d7c8:	dfc00117 	ldw	ra,4(sp)
 400d7cc:	df000017 	ldw	fp,0(sp)
 400d7d0:	dec00204 	addi	sp,sp,8
 400d7d4:	f800283a 	ret

0400d7d8 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 400d7d8:	defffd04 	addi	sp,sp,-12
 400d7dc:	dfc00215 	stw	ra,8(sp)
 400d7e0:	df000115 	stw	fp,4(sp)
 400d7e4:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 400d7e8:	0009883a 	mov	r4,zero
 400d7ec:	400dc800 	call	400dc80 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 400d7f0:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 400d7f4:	400dcb80 	call	400dcb8 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 400d7f8:	01810074 	movhi	r6,1025
 400d7fc:	3189eb04 	addi	r6,r6,10156
 400d800:	01410074 	movhi	r5,1025
 400d804:	2949eb04 	addi	r5,r5,10156
 400d808:	01010074 	movhi	r4,1025
 400d80c:	2109eb04 	addi	r4,r4,10156
 400d810:	40116100 	call	4011610 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 400d814:	401111c0 	call	401111c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 400d818:	01010074 	movhi	r4,1025
 400d81c:	21045f04 	addi	r4,r4,4476
 400d820:	4011f0c0 	call	4011f0c <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 400d824:	d0a72017 	ldw	r2,-25472(gp)
 400d828:	d0e72117 	ldw	r3,-25468(gp)
 400d82c:	d1272217 	ldw	r4,-25464(gp)
 400d830:	200d883a 	mov	r6,r4
 400d834:	180b883a 	mov	r5,r3
 400d838:	1009883a 	mov	r4,r2
 400d83c:	40001fc0 	call	40001fc <main>
 400d840:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 400d844:	01000044 	movi	r4,1
 400d848:	400d2f40 	call	400d2f4 <close>
  exit (result);
 400d84c:	e13fff17 	ldw	r4,-4(fp)
 400d850:	4011f200 	call	4011f20 <exit>

0400d854 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 400d854:	defffe04 	addi	sp,sp,-8
 400d858:	df000115 	stw	fp,4(sp)
 400d85c:	df000104 	addi	fp,sp,4
 400d860:	e13fff15 	stw	r4,-4(fp)
}
 400d864:	0001883a 	nop
 400d868:	e037883a 	mov	sp,fp
 400d86c:	df000017 	ldw	fp,0(sp)
 400d870:	dec00104 	addi	sp,sp,4
 400d874:	f800283a 	ret

0400d878 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 400d878:	defffe04 	addi	sp,sp,-8
 400d87c:	df000115 	stw	fp,4(sp)
 400d880:	df000104 	addi	fp,sp,4
 400d884:	e13fff15 	stw	r4,-4(fp)
}
 400d888:	0001883a 	nop
 400d88c:	e037883a 	mov	sp,fp
 400d890:	df000017 	ldw	fp,0(sp)
 400d894:	dec00104 	addi	sp,sp,4
 400d898:	f800283a 	ret

0400d89c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d89c:	defffe04 	addi	sp,sp,-8
 400d8a0:	dfc00115 	stw	ra,4(sp)
 400d8a4:	df000015 	stw	fp,0(sp)
 400d8a8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d8ac:	d0a01017 	ldw	r2,-32704(gp)
 400d8b0:	10000326 	beq	r2,zero,400d8c0 <alt_get_errno+0x24>
 400d8b4:	d0a01017 	ldw	r2,-32704(gp)
 400d8b8:	103ee83a 	callr	r2
 400d8bc:	00000106 	br	400d8c4 <alt_get_errno+0x28>
 400d8c0:	d0a71f04 	addi	r2,gp,-25476
}
 400d8c4:	e037883a 	mov	sp,fp
 400d8c8:	dfc00117 	ldw	ra,4(sp)
 400d8cc:	df000017 	ldw	fp,0(sp)
 400d8d0:	dec00204 	addi	sp,sp,8
 400d8d4:	f800283a 	ret

0400d8d8 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 400d8d8:	defff904 	addi	sp,sp,-28
 400d8dc:	dfc00615 	stw	ra,24(sp)
 400d8e0:	df000515 	stw	fp,20(sp)
 400d8e4:	df000504 	addi	fp,sp,20
 400d8e8:	e13ffd15 	stw	r4,-12(fp)
 400d8ec:	e17ffe15 	stw	r5,-8(fp)
 400d8f0:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400d8f4:	e0bffd17 	ldw	r2,-12(fp)
 400d8f8:	10000816 	blt	r2,zero,400d91c <read+0x44>
 400d8fc:	01400304 	movi	r5,12
 400d900:	e13ffd17 	ldw	r4,-12(fp)
 400d904:	400a9ec0 	call	400a9ec <__mulsi3>
 400d908:	1007883a 	mov	r3,r2
 400d90c:	00810074 	movhi	r2,1025
 400d910:	108c3604 	addi	r2,r2,12504
 400d914:	1885883a 	add	r2,r3,r2
 400d918:	00000106 	br	400d920 <read+0x48>
 400d91c:	0005883a 	mov	r2,zero
 400d920:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 400d924:	e0bffb17 	ldw	r2,-20(fp)
 400d928:	10002226 	beq	r2,zero,400d9b4 <read+0xdc>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 400d92c:	e0bffb17 	ldw	r2,-20(fp)
 400d930:	10800217 	ldw	r2,8(r2)
 400d934:	108000cc 	andi	r2,r2,3
 400d938:	10800060 	cmpeqi	r2,r2,1
 400d93c:	1000181e 	bne	r2,zero,400d9a0 <read+0xc8>
        (fd->dev->read))
 400d940:	e0bffb17 	ldw	r2,-20(fp)
 400d944:	10800017 	ldw	r2,0(r2)
 400d948:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 400d94c:	10001426 	beq	r2,zero,400d9a0 <read+0xc8>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 400d950:	e0bffb17 	ldw	r2,-20(fp)
 400d954:	10800017 	ldw	r2,0(r2)
 400d958:	10800517 	ldw	r2,20(r2)
 400d95c:	e0ffff17 	ldw	r3,-4(fp)
 400d960:	180d883a 	mov	r6,r3
 400d964:	e17ffe17 	ldw	r5,-8(fp)
 400d968:	e13ffb17 	ldw	r4,-20(fp)
 400d96c:	103ee83a 	callr	r2
 400d970:	e0bffc15 	stw	r2,-16(fp)
 400d974:	e0bffc17 	ldw	r2,-16(fp)
 400d978:	1000070e 	bge	r2,zero,400d998 <read+0xc0>
        {
          ALT_ERRNO = -rval;
 400d97c:	400d89c0 	call	400d89c <alt_get_errno>
 400d980:	1007883a 	mov	r3,r2
 400d984:	e0bffc17 	ldw	r2,-16(fp)
 400d988:	0085c83a 	sub	r2,zero,r2
 400d98c:	18800015 	stw	r2,0(r3)
          return -1;
 400d990:	00bfffc4 	movi	r2,-1
 400d994:	00000c06 	br	400d9c8 <read+0xf0>
        }
        return rval;
 400d998:	e0bffc17 	ldw	r2,-16(fp)
 400d99c:	00000a06 	br	400d9c8 <read+0xf0>
      }
      else
      {
        ALT_ERRNO = EACCES;
 400d9a0:	400d89c0 	call	400d89c <alt_get_errno>
 400d9a4:	1007883a 	mov	r3,r2
 400d9a8:	00800344 	movi	r2,13
 400d9ac:	18800015 	stw	r2,0(r3)
 400d9b0:	00000406 	br	400d9c4 <read+0xec>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 400d9b4:	400d89c0 	call	400d89c <alt_get_errno>
 400d9b8:	1007883a 	mov	r3,r2
 400d9bc:	00801444 	movi	r2,81
 400d9c0:	18800015 	stw	r2,0(r3)
  }
  return -1;
 400d9c4:	00bfffc4 	movi	r2,-1
}
 400d9c8:	e037883a 	mov	sp,fp
 400d9cc:	dfc00117 	ldw	ra,4(sp)
 400d9d0:	df000017 	ldw	fp,0(sp)
 400d9d4:	dec00204 	addi	sp,sp,8
 400d9d8:	f800283a 	ret

0400d9dc <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 400d9dc:	defffc04 	addi	sp,sp,-16
 400d9e0:	dfc00315 	stw	ra,12(sp)
 400d9e4:	df000215 	stw	fp,8(sp)
 400d9e8:	dc000115 	stw	r16,4(sp)
 400d9ec:	df000204 	addi	fp,sp,8
 400d9f0:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
 400d9f4:	e0bffe17 	ldw	r2,-8(fp)
 400d9f8:	108000d0 	cmplti	r2,r2,3
 400d9fc:	1000111e 	bne	r2,zero,400da44 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
 400da00:	04010074 	movhi	r16,1025
 400da04:	840c3604 	addi	r16,r16,12504
 400da08:	e0bffe17 	ldw	r2,-8(fp)
 400da0c:	01400304 	movi	r5,12
 400da10:	1009883a 	mov	r4,r2
 400da14:	400a9ec0 	call	400a9ec <__mulsi3>
 400da18:	8085883a 	add	r2,r16,r2
 400da1c:	10800204 	addi	r2,r2,8
 400da20:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 400da24:	04010074 	movhi	r16,1025
 400da28:	840c3604 	addi	r16,r16,12504
 400da2c:	e0bffe17 	ldw	r2,-8(fp)
 400da30:	01400304 	movi	r5,12
 400da34:	1009883a 	mov	r4,r2
 400da38:	400a9ec0 	call	400a9ec <__mulsi3>
 400da3c:	8085883a 	add	r2,r16,r2
 400da40:	10000015 	stw	zero,0(r2)
  }
}
 400da44:	0001883a 	nop
 400da48:	e6ffff04 	addi	sp,fp,-4
 400da4c:	dfc00217 	ldw	ra,8(sp)
 400da50:	df000117 	ldw	fp,4(sp)
 400da54:	dc000017 	ldw	r16,0(sp)
 400da58:	dec00304 	addi	sp,sp,12
 400da5c:	f800283a 	ret

0400da60 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 400da60:	defff904 	addi	sp,sp,-28
 400da64:	df000615 	stw	fp,24(sp)
 400da68:	df000604 	addi	fp,sp,24
 400da6c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400da70:	0005303a 	rdctl	r2,status
 400da74:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400da78:	e0fffe17 	ldw	r3,-8(fp)
 400da7c:	00bfff84 	movi	r2,-2
 400da80:	1884703a 	and	r2,r3,r2
 400da84:	1001703a 	wrctl	status,r2
  
  return context;
 400da88:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 400da8c:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 400da90:	d0a01117 	ldw	r2,-32700(gp)
 400da94:	10c000c4 	addi	r3,r2,3
 400da98:	00bfff04 	movi	r2,-4
 400da9c:	1884703a 	and	r2,r3,r2
 400daa0:	d0a01115 	stw	r2,-32700(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 400daa4:	d0e01117 	ldw	r3,-32700(gp)
 400daa8:	e0bfff17 	ldw	r2,-4(fp)
 400daac:	1887883a 	add	r3,r3,r2
 400dab0:	00820034 	movhi	r2,2048
 400dab4:	10800004 	addi	r2,r2,0
 400dab8:	10c0062e 	bgeu	r2,r3,400dad4 <sbrk+0x74>
 400dabc:	e0bffb17 	ldw	r2,-20(fp)
 400dac0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400dac4:	e0bffa17 	ldw	r2,-24(fp)
 400dac8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 400dacc:	00bfffc4 	movi	r2,-1
 400dad0:	00000b06 	br	400db00 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
 400dad4:	d0a01117 	ldw	r2,-32700(gp)
 400dad8:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
 400dadc:	d0e01117 	ldw	r3,-32700(gp)
 400dae0:	e0bfff17 	ldw	r2,-4(fp)
 400dae4:	1885883a 	add	r2,r3,r2
 400dae8:	d0a01115 	stw	r2,-32700(gp)
 400daec:	e0bffb17 	ldw	r2,-20(fp)
 400daf0:	e0bffc15 	stw	r2,-16(fp)
 400daf4:	e0bffc17 	ldw	r2,-16(fp)
 400daf8:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 400dafc:	e0bffd17 	ldw	r2,-12(fp)
} 
 400db00:	e037883a 	mov	sp,fp
 400db04:	df000017 	ldw	fp,0(sp)
 400db08:	dec00104 	addi	sp,sp,4
 400db0c:	f800283a 	ret

0400db10 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400db10:	defffe04 	addi	sp,sp,-8
 400db14:	dfc00115 	stw	ra,4(sp)
 400db18:	df000015 	stw	fp,0(sp)
 400db1c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400db20:	d0a01017 	ldw	r2,-32704(gp)
 400db24:	10000326 	beq	r2,zero,400db34 <alt_get_errno+0x24>
 400db28:	d0a01017 	ldw	r2,-32704(gp)
 400db2c:	103ee83a 	callr	r2
 400db30:	00000106 	br	400db38 <alt_get_errno+0x28>
 400db34:	d0a71f04 	addi	r2,gp,-25476
}
 400db38:	e037883a 	mov	sp,fp
 400db3c:	dfc00117 	ldw	ra,4(sp)
 400db40:	df000017 	ldw	fp,0(sp)
 400db44:	dec00204 	addi	sp,sp,8
 400db48:	f800283a 	ret

0400db4c <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 400db4c:	defff904 	addi	sp,sp,-28
 400db50:	dfc00615 	stw	ra,24(sp)
 400db54:	df000515 	stw	fp,20(sp)
 400db58:	df000504 	addi	fp,sp,20
 400db5c:	e13ffd15 	stw	r4,-12(fp)
 400db60:	e17ffe15 	stw	r5,-8(fp)
 400db64:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400db68:	e0bffd17 	ldw	r2,-12(fp)
 400db6c:	10000816 	blt	r2,zero,400db90 <write+0x44>
 400db70:	01400304 	movi	r5,12
 400db74:	e13ffd17 	ldw	r4,-12(fp)
 400db78:	400a9ec0 	call	400a9ec <__mulsi3>
 400db7c:	1007883a 	mov	r3,r2
 400db80:	00810074 	movhi	r2,1025
 400db84:	108c3604 	addi	r2,r2,12504
 400db88:	1885883a 	add	r2,r3,r2
 400db8c:	00000106 	br	400db94 <write+0x48>
 400db90:	0005883a 	mov	r2,zero
 400db94:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 400db98:	e0bffb17 	ldw	r2,-20(fp)
 400db9c:	10002126 	beq	r2,zero,400dc24 <write+0xd8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 400dba0:	e0bffb17 	ldw	r2,-20(fp)
 400dba4:	10800217 	ldw	r2,8(r2)
 400dba8:	108000cc 	andi	r2,r2,3
 400dbac:	10001826 	beq	r2,zero,400dc10 <write+0xc4>
 400dbb0:	e0bffb17 	ldw	r2,-20(fp)
 400dbb4:	10800017 	ldw	r2,0(r2)
 400dbb8:	10800617 	ldw	r2,24(r2)
 400dbbc:	10001426 	beq	r2,zero,400dc10 <write+0xc4>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 400dbc0:	e0bffb17 	ldw	r2,-20(fp)
 400dbc4:	10800017 	ldw	r2,0(r2)
 400dbc8:	10800617 	ldw	r2,24(r2)
 400dbcc:	e0ffff17 	ldw	r3,-4(fp)
 400dbd0:	180d883a 	mov	r6,r3
 400dbd4:	e17ffe17 	ldw	r5,-8(fp)
 400dbd8:	e13ffb17 	ldw	r4,-20(fp)
 400dbdc:	103ee83a 	callr	r2
 400dbe0:	e0bffc15 	stw	r2,-16(fp)
 400dbe4:	e0bffc17 	ldw	r2,-16(fp)
 400dbe8:	1000070e 	bge	r2,zero,400dc08 <write+0xbc>
      {
        ALT_ERRNO = -rval;
 400dbec:	400db100 	call	400db10 <alt_get_errno>
 400dbf0:	1007883a 	mov	r3,r2
 400dbf4:	e0bffc17 	ldw	r2,-16(fp)
 400dbf8:	0085c83a 	sub	r2,zero,r2
 400dbfc:	18800015 	stw	r2,0(r3)
        return -1;
 400dc00:	00bfffc4 	movi	r2,-1
 400dc04:	00000c06 	br	400dc38 <write+0xec>
      }
      return rval;
 400dc08:	e0bffc17 	ldw	r2,-16(fp)
 400dc0c:	00000a06 	br	400dc38 <write+0xec>
    }
    else
    {
      ALT_ERRNO = EACCES;
 400dc10:	400db100 	call	400db10 <alt_get_errno>
 400dc14:	1007883a 	mov	r3,r2
 400dc18:	00800344 	movi	r2,13
 400dc1c:	18800015 	stw	r2,0(r3)
 400dc20:	00000406 	br	400dc34 <write+0xe8>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 400dc24:	400db100 	call	400db10 <alt_get_errno>
 400dc28:	1007883a 	mov	r3,r2
 400dc2c:	00801444 	movi	r2,81
 400dc30:	18800015 	stw	r2,0(r3)
  }
  return -1;
 400dc34:	00bfffc4 	movi	r2,-1
}
 400dc38:	e037883a 	mov	sp,fp
 400dc3c:	dfc00117 	ldw	ra,4(sp)
 400dc40:	df000017 	ldw	fp,0(sp)
 400dc44:	dec00204 	addi	sp,sp,8
 400dc48:	f800283a 	ret

0400dc4c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 400dc4c:	defffd04 	addi	sp,sp,-12
 400dc50:	dfc00215 	stw	ra,8(sp)
 400dc54:	df000115 	stw	fp,4(sp)
 400dc58:	df000104 	addi	fp,sp,4
 400dc5c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 400dc60:	d1600d04 	addi	r5,gp,-32716
 400dc64:	e13fff17 	ldw	r4,-4(fp)
 400dc68:	40110780 	call	4011078 <alt_dev_llist_insert>
}
 400dc6c:	e037883a 	mov	sp,fp
 400dc70:	dfc00117 	ldw	ra,4(sp)
 400dc74:	df000017 	ldw	fp,0(sp)
 400dc78:	dec00204 	addi	sp,sp,8
 400dc7c:	f800283a 	ret

0400dc80 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 400dc80:	defffd04 	addi	sp,sp,-12
 400dc84:	dfc00215 	stw	ra,8(sp)
 400dc88:	df000115 	stw	fp,4(sp)
 400dc8c:	df000104 	addi	fp,sp,4
 400dc90:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2_QSYS_0, nios2_qsys_0);
 400dc94:	4011d1c0 	call	4011d1c <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 400dc98:	00800044 	movi	r2,1
 400dc9c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 400dca0:	0001883a 	nop
 400dca4:	e037883a 	mov	sp,fp
 400dca8:	dfc00117 	ldw	ra,4(sp)
 400dcac:	df000017 	ldw	fp,0(sp)
 400dcb0:	dec00204 	addi	sp,sp,8
 400dcb4:	f800283a 	ret

0400dcb8 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 400dcb8:	defffe04 	addi	sp,sp,-8
 400dcbc:	dfc00115 	stw	ra,4(sp)
 400dcc0:	df000015 	stw	fp,0(sp)
 400dcc4:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
 400dcc8:	01c0fa04 	movi	r7,1000
 400dccc:	01800044 	movi	r6,1
 400dcd0:	000b883a 	mov	r5,zero
 400dcd4:	01020034 	movhi	r4,2048
 400dcd8:	21042004 	addi	r4,r4,4224
 400dcdc:	40104440 	call	4010444 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_I2C_INIT ( I2C_0, i2c_0);
 400dce0:	01010074 	movhi	r4,1025
 400dce4:	210c9604 	addi	r4,r4,12888
 400dce8:	400df9c0 	call	400df9c <alt_avalon_i2c_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
 400dcec:	000d883a 	mov	r6,zero
 400dcf0:	000b883a 	mov	r5,zero
 400dcf4:	01010074 	movhi	r4,1025
 400dcf8:	210cae04 	addi	r4,r4,12984
 400dcfc:	400fac80 	call	400fac8 <altera_avalon_jtag_uart_init>
 400dd00:	01010074 	movhi	r4,1025
 400dd04:	210ca404 	addi	r4,r4,12944
 400dd08:	400dc4c0 	call	400dc4c <alt_dev_reg>
    ALTERA_AVALON_SPI_INIT ( SPI_0, spi_0);
 400dd0c:	0001883a 	nop
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
 400dd10:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
 400dd14:	01800084 	movi	r6,2
 400dd18:	000b883a 	mov	r5,zero
 400dd1c:	01010074 	movhi	r4,1025
 400dd20:	2110c604 	addi	r4,r4,17176
 400dd24:	40105d00 	call	40105d0 <altera_avalon_uart_init>
 400dd28:	01010074 	movhi	r4,1025
 400dd2c:	2110bc04 	addi	r4,r4,17136
 400dd30:	400dc4c0 	call	400dc4c <alt_dev_reg>
}
 400dd34:	0001883a 	nop
 400dd38:	e037883a 	mov	sp,fp
 400dd3c:	dfc00117 	ldw	ra,4(sp)
 400dd40:	df000017 	ldw	fp,0(sp)
 400dd44:	dec00204 	addi	sp,sp,8
 400dd48:	f800283a 	ret

0400dd4c <optional_irq_callback>:

/* for all functions in this file, see the altera_avalon_i2c.h file for more complete function descriptions. */

/* optional irq callback */
static void optional_irq_callback(void * context)
{
 400dd4c:	defff904 	addi	sp,sp,-28
 400dd50:	dfc00615 	stw	ra,24(sp)
 400dd54:	df000515 	stw	fp,20(sp)
 400dd58:	df000504 	addi	fp,sp,20
 400dd5c:	e13fff15 	stw	r4,-4(fp)
   int timeout=100000;
 400dd60:	008000b4 	movhi	r2,2
 400dd64:	10a1a804 	addi	r2,r2,-31072
 400dd68:	e0bffb15 	stw	r2,-20(fp)
   alt_u32 bytes_read;

   ALT_AVALON_I2C_DEV_t *i2c_dev = context;
 400dd6c:	e0bfff17 	ldw	r2,-4(fp)
 400dd70:	e0bffc15 	stw	r2,-16(fp)
   IRQ_DATA_t *irq = i2c_dev->callback_context;
 400dd74:	e0bffc17 	ldw	r2,-16(fp)
 400dd78:	10800717 	ldw	r2,28(r2)
 400dd7c:	e0bffd15 	stw	r2,-12(fp)

   if (irq->irq_busy==2)  /*receive request*/
 400dd80:	e0bffd17 	ldw	r2,-12(fp)
 400dd84:	10800217 	ldw	r2,8(r2)
 400dd88:	10800098 	cmpnei	r2,r2,2
 400dd8c:	1000251e 	bne	r2,zero,400de24 <optional_irq_callback+0xd8>
   {
       alt_avalon_i2c_rx_read_available(i2c_dev, irq->buffer, irq->size, &bytes_read);
 400dd90:	e0bffd17 	ldw	r2,-12(fp)
 400dd94:	10c00017 	ldw	r3,0(r2)
 400dd98:	e0bffd17 	ldw	r2,-12(fp)
 400dd9c:	10800117 	ldw	r2,4(r2)
 400dda0:	e13ffe04 	addi	r4,fp,-8
 400dda4:	200f883a 	mov	r7,r4
 400dda8:	100d883a 	mov	r6,r2
 400ddac:	180b883a 	mov	r5,r3
 400ddb0:	e13ffc17 	ldw	r4,-16(fp)
 400ddb4:	400e4fc0 	call	400e4fc <alt_avalon_i2c_rx_read_available>
       irq->size-=bytes_read;
 400ddb8:	e0bffd17 	ldw	r2,-12(fp)
 400ddbc:	10c00117 	ldw	r3,4(r2)
 400ddc0:	e0bffe17 	ldw	r2,-8(fp)
 400ddc4:	1887c83a 	sub	r3,r3,r2
 400ddc8:	e0bffd17 	ldw	r2,-12(fp)
 400ddcc:	10c00115 	stw	r3,4(r2)
       irq->buffer+=bytes_read;
 400ddd0:	e0bffd17 	ldw	r2,-12(fp)
 400ddd4:	10c00017 	ldw	r3,0(r2)
 400ddd8:	e0bffe17 	ldw	r2,-8(fp)
 400dddc:	1887883a 	add	r3,r3,r2
 400dde0:	e0bffd17 	ldw	r2,-12(fp)
 400dde4:	10c00015 	stw	r3,0(r2)
       if (irq->size > 0)
 400dde8:	e0bffd17 	ldw	r2,-12(fp)
 400ddec:	10800117 	ldw	r2,4(r2)
 400ddf0:	10000c26 	beq	r2,zero,400de24 <optional_irq_callback+0xd8>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400ddf4:	01400704 	movi	r5,28
 400ddf8:	e13ffc17 	ldw	r4,-16(fp)
 400ddfc:	400f6b40 	call	400f6b4 <alt_avalon_i2c_int_clear>
         /* re-enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
 400de00:	01400084 	movi	r5,2
 400de04:	e13ffc17 	ldw	r4,-16(fp)
 400de08:	400f7580 	call	400f758 <alt_avalon_i2c_int_enable>
 400de0c:	00000e06 	br	400de48 <optional_irq_callback+0xfc>
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
    { 
      if (--timeout == 0)
 400de10:	e0bffb17 	ldw	r2,-20(fp)
 400de14:	10bfffc4 	addi	r2,r2,-1
 400de18:	e0bffb15 	stw	r2,-20(fp)
 400de1c:	e0bffb17 	ldw	r2,-20(fp)
 400de20:	10000426 	beq	r2,zero,400de34 <optional_irq_callback+0xe8>

    /*transaction should be done so no or minimal looping should occur*/
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
 400de24:	e13ffc17 	ldw	r4,-16(fp)
 400de28:	400e4b80 	call	400e4b8 <alt_avalon_i2c_is_busy>
 400de2c:	103ff81e 	bne	r2,zero,400de10 <__alt_data_end+0xfc00de10>
 400de30:	00000106 	br	400de38 <optional_irq_callback+0xec>
    { 
      if (--timeout == 0)
      {
         break;
 400de34:	0001883a 	nop
      }
    }

    /*disable the ip.  The ip is disabled and enabled for each transaction.*/
    alt_avalon_i2c_disable(i2c_dev);
 400de38:	e13ffc17 	ldw	r4,-16(fp)
 400de3c:	400e1600 	call	400e160 <alt_avalon_i2c_disable>

    irq->irq_busy=0;
 400de40:	e0bffd17 	ldw	r2,-12(fp)
 400de44:	10000215 	stw	zero,8(r2)
}
 400de48:	e037883a 	mov	sp,fp
 400de4c:	dfc00117 	ldw	ra,4(sp)
 400de50:	df000017 	ldw	fp,0(sp)
 400de54:	dec00204 	addi	sp,sp,8
 400de58:	f800283a 	ret

0400de5c <alt_avalon_i2c_register_optional_irq_handler>:

void alt_avalon_i2c_register_optional_irq_handler(ALT_AVALON_I2C_DEV_t *i2c_dev,IRQ_DATA_t * irq_data)
{
 400de5c:	defffc04 	addi	sp,sp,-16
 400de60:	dfc00315 	stw	ra,12(sp)
 400de64:	df000215 	stw	fp,8(sp)
 400de68:	df000204 	addi	fp,sp,8
 400de6c:	e13ffe15 	stw	r4,-8(fp)
 400de70:	e17fff15 	stw	r5,-4(fp)
   irq_data->irq_busy=0;
 400de74:	e0bfff17 	ldw	r2,-4(fp)
 400de78:	10000215 	stw	zero,8(r2)
   alt_avalon_i2c_register_callback(i2c_dev,optional_irq_callback,0,irq_data);
 400de7c:	e1ffff17 	ldw	r7,-4(fp)
 400de80:	000d883a 	mov	r6,zero
 400de84:	01410074 	movhi	r5,1025
 400de88:	29775304 	addi	r5,r5,-8884
 400de8c:	e13ffe17 	ldw	r4,-8(fp)
 400de90:	400df480 	call	400df48 <alt_avalon_i2c_register_callback>
}
 400de94:	0001883a 	nop
 400de98:	e037883a 	mov	sp,fp
 400de9c:	dfc00117 	ldw	ra,4(sp)
 400dea0:	df000017 	ldw	fp,0(sp)
 400dea4:	dec00204 	addi	sp,sp,8
 400dea8:	f800283a 	ret

0400deac <alt_avalon_i2c_irq>:
ALT_LLIST_HEAD(alt_avalon_i2c_list);

/* Interrupt handler for the AVALON_I2C module. */
/* Interrupts are not re-enabled in this handler */
static void alt_avalon_i2c_irq(void *context)
{
 400deac:	defff904 	addi	sp,sp,-28
 400deb0:	dfc00615 	stw	ra,24(sp)
 400deb4:	df000515 	stw	fp,20(sp)
 400deb8:	df000504 	addi	fp,sp,20
 400debc:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_DEV_t *dev = (ALT_AVALON_I2C_DEV_t *) context;
 400dec0:	e0bfff17 	ldw	r2,-4(fp)
 400dec4:	e0bffb15 	stw	r2,-20(fp)
    alt_irq_context cpu_sr;
     
    /*disable i2c interrupts*/
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
 400dec8:	014007c4 	movi	r5,31
 400decc:	e13ffb17 	ldw	r4,-20(fp)
 400ded0:	400f6f00 	call	400f6f0 <alt_avalon_i2c_int_disable>
    
    /* clear irq status */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400ded4:	01400704 	movi	r5,28
 400ded8:	e13ffb17 	ldw	r4,-20(fp)
 400dedc:	400f6b40 	call	400f6b4 <alt_avalon_i2c_int_clear>
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
 400dee0:	e0bffb17 	ldw	r2,-20(fp)
 400dee4:	10800617 	ldw	r2,24(r2)
 400dee8:	10001126 	beq	r2,zero,400df30 <alt_avalon_i2c_irq+0x84>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400deec:	0005303a 	rdctl	r2,status
 400def0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400def4:	e0fffd17 	ldw	r3,-12(fp)
 400def8:	00bfff84 	movi	r2,-2
 400defc:	1884703a 	and	r2,r3,r2
 400df00:	1001703a 	wrctl	status,r2
  
  return context;
 400df04:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
 400df08:	e0bffc15 	stw	r2,-16(fp)
        dev->callback(dev);
 400df0c:	e0bffb17 	ldw	r2,-20(fp)
 400df10:	10800617 	ldw	r2,24(r2)
 400df14:	e13ffb17 	ldw	r4,-20(fp)
 400df18:	103ee83a 	callr	r2
 400df1c:	e0bffc17 	ldw	r2,-16(fp)
 400df20:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400df24:	e0bffe17 	ldw	r2,-8(fp)
 400df28:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    return;
 400df2c:	0001883a 	nop
 400df30:	0001883a 	nop
}
 400df34:	e037883a 	mov	sp,fp
 400df38:	dfc00117 	ldw	ra,4(sp)
 400df3c:	df000017 	ldw	fp,0(sp)
 400df40:	dec00204 	addi	sp,sp,8
 400df44:	f800283a 	ret

0400df48 <alt_avalon_i2c_register_callback>:
void alt_avalon_i2c_register_callback(
    ALT_AVALON_I2C_DEV_t *dev,
    alt_avalon_i2c_callback callback,
    alt_u32 control,
    void *context)
{
 400df48:	defffb04 	addi	sp,sp,-20
 400df4c:	df000415 	stw	fp,16(sp)
 400df50:	df000404 	addi	fp,sp,16
 400df54:	e13ffc15 	stw	r4,-16(fp)
 400df58:	e17ffd15 	stw	r5,-12(fp)
 400df5c:	e1bffe15 	stw	r6,-8(fp)
 400df60:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
 400df64:	e0bffc17 	ldw	r2,-16(fp)
 400df68:	e0fffd17 	ldw	r3,-12(fp)
 400df6c:	10c00615 	stw	r3,24(r2)
    dev->callback_context = context;
 400df70:	e0bffc17 	ldw	r2,-16(fp)
 400df74:	e0ffff17 	ldw	r3,-4(fp)
 400df78:	10c00715 	stw	r3,28(r2)
    dev->control          = control;
 400df7c:	e0bffc17 	ldw	r2,-16(fp)
 400df80:	e0fffe17 	ldw	r3,-8(fp)
 400df84:	10c00815 	stw	r3,32(r2)

    return ;
 400df88:	0001883a 	nop
}
 400df8c:	e037883a 	mov	sp,fp
 400df90:	df000017 	ldw	fp,0(sp)
 400df94:	dec00104 	addi	sp,sp,4
 400df98:	f800283a 	ret

0400df9c <alt_avalon_i2c_init>:

 /* Initializes the I2C Module. This routine is called
 * from the ALT_AVALON_I2C_INIT macro and is called automatically
 * by alt_sys_init.c */
void alt_avalon_i2c_init (ALT_AVALON_I2C_DEV_t *dev)
{
 400df9c:	defff704 	addi	sp,sp,-36
 400dfa0:	dfc00815 	stw	ra,32(sp)
 400dfa4:	df000715 	stw	fp,28(sp)
 400dfa8:	df000704 	addi	fp,sp,28
 400dfac:	e13fff15 	stw	r4,-4(fp)
    extern alt_llist alt_avalon_i2c_list;
    ALT_AVALON_I2C_MASTER_CONFIG_t cfg;
    int error;

    /* disable ip */
    alt_avalon_i2c_disable(dev);
 400dfb0:	e13fff17 	ldw	r4,-4(fp)
 400dfb4:	400e1600 	call	400e160 <alt_avalon_i2c_disable>

    /* Disable interrupts */
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
 400dfb8:	014007c4 	movi	r5,31
 400dfbc:	e13fff17 	ldw	r4,-4(fp)
 400dfc0:	400f6f00 	call	400f6f0 <alt_avalon_i2c_int_disable>

    /* clear ISR register content */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400dfc4:	01400704 	movi	r5,28
 400dfc8:	e13fff17 	ldw	r4,-4(fp)
 400dfcc:	400f6b40 	call	400f6b4 <alt_avalon_i2c_int_clear>
    
    /* set the cmd fifo threshold */
    alt_avalon_i2c_tfr_cmd_fifo_threshold_set(dev,ALT_AVALON_I2C_TFR_CMD_FIFO_NOT_FULL);
 400dfd0:	014000c4 	movi	r5,3
 400dfd4:	e13fff17 	ldw	r4,-4(fp)
 400dfd8:	400f8fc0 	call	400f8fc <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
    
    /* set the tx fifo threshold */
    alt_avalon_i2c_rx_fifo_threshold_set(dev,ALT_AVALON_I2C_RX_DATA_FIFO_FULL);
 400dfdc:	014000c4 	movi	r5,3
 400dfe0:	e13fff17 	ldw	r4,-4(fp)
 400dfe4:	400f84c0 	call	400f84c <alt_avalon_i2c_rx_fifo_threshold_set>
    
    /* set the default bus speed */
    cfg.speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;
 400dfe8:	e03ffc15 	stw	zero,-16(fp)
    
    /*set the address mode */
    cfg.addr_mode = ALT_AVALON_I2C_ADDR_MODE_7_BIT;
 400dfec:	e03ffb15 	stw	zero,-20(fp)
    
    /* set the bus speed */
    alt_avalon_i2c_master_config_speed_set(dev,&cfg,ALT_AVALON_I2C_SS_MAX_HZ);
 400dff0:	e0bffb04 	addi	r2,fp,-20
 400dff4:	018000b4 	movhi	r6,2
 400dff8:	31a1a804 	addi	r6,r6,-31072
 400dffc:	100b883a 	mov	r5,r2
 400e000:	e13fff17 	ldw	r4,-4(fp)
 400e004:	400e3bc0 	call	400e3bc <alt_avalon_i2c_master_config_speed_set>
    
    /* write the cfg information */
    alt_avalon_i2c_master_config_set(dev,&cfg);
 400e008:	e0bffb04 	addi	r2,fp,-20
 400e00c:	100b883a 	mov	r5,r2
 400e010:	e13fff17 	ldw	r4,-4(fp)
 400e014:	400e25c0 	call	400e25c <alt_avalon_i2c_master_config_set>
    
    /* Register this instance of the i2c controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_avalon_i2c_list);
 400e018:	d1601204 	addi	r5,gp,-32696
 400e01c:	e13fff17 	ldw	r4,-4(fp)
 400e020:	40110780 	call	4011078 <alt_dev_llist_insert>
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 400e024:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
 400e028:	e0bffa15 	stw	r2,-24(fp)

    if (!error)
 400e02c:	e0bffa17 	ldw	r2,-24(fp)
 400e030:	10000c1e 	bne	r2,zero,400e064 <alt_avalon_i2c_init+0xc8>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(dev->irq_controller_ID, dev->irq_ID, alt_avalon_i2c_irq, dev, 0x0);
 400e034:	e0bfff17 	ldw	r2,-4(fp)
 400e038:	10c00417 	ldw	r3,16(r2)
 400e03c:	e0bfff17 	ldw	r2,-4(fp)
 400e040:	10800517 	ldw	r2,20(r2)
 400e044:	d8000015 	stw	zero,0(sp)
 400e048:	e1ffff17 	ldw	r7,-4(fp)
 400e04c:	01810074 	movhi	r6,1025
 400e050:	31b7ab04 	addi	r6,r6,-8532
 400e054:	100b883a 	mov	r5,r2
 400e058:	1809883a 	mov	r4,r3
 400e05c:	401128c0 	call	401128c <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }

    return;
 400e060:	00000406 	br	400e074 <alt_avalon_i2c_init+0xd8>
        /* Install IRQ handler */
        alt_ic_isr_register(dev->irq_controller_ID, dev->irq_ID, alt_avalon_i2c_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
 400e064:	01010074 	movhi	r4,1025
 400e068:	2109fb04 	addi	r4,r4,10220
 400e06c:	40119100 	call	4011910 <alt_printf>
    }

    return;
 400e070:	0001883a 	nop

}
 400e074:	e037883a 	mov	sp,fp
 400e078:	dfc00117 	ldw	ra,4(sp)
 400e07c:	df000017 	ldw	fp,0(sp)
 400e080:	dec00204 	addi	sp,sp,8
 400e084:	f800283a 	ret

0400e088 <alt_avalon_i2c_open>:

/*  Retrieve a pointer to the i2c instance */
ALT_AVALON_I2C_DEV_t* alt_avalon_i2c_open(const char* name)
{
 400e088:	defffc04 	addi	sp,sp,-16
 400e08c:	dfc00315 	stw	ra,12(sp)
 400e090:	df000215 	stw	fp,8(sp)
 400e094:	df000204 	addi	fp,sp,8
 400e098:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_DEV_t* dev = NULL;
 400e09c:	e03ffe15 	stw	zero,-8(fp)

    dev = (ALT_AVALON_I2C_DEV_t*) alt_find_dev (name, &alt_avalon_i2c_list);
 400e0a0:	d1601204 	addi	r5,gp,-32696
 400e0a4:	e13fff17 	ldw	r4,-4(fp)
 400e0a8:	40111dc0 	call	40111dc <alt_find_dev>
 400e0ac:	e0bffe15 	stw	r2,-8(fp)

    return dev;
 400e0b0:	e0bffe17 	ldw	r2,-8(fp)
}
 400e0b4:	e037883a 	mov	sp,fp
 400e0b8:	dfc00117 	ldw	ra,4(sp)
 400e0bc:	df000017 	ldw	fp,0(sp)
 400e0c0:	dec00204 	addi	sp,sp,8
 400e0c4:	f800283a 	ret

0400e0c8 <alt_avalon_i2c_enable>:

/* enable the avalon i2c ip */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_enable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 400e0c8:	defffc04 	addi	sp,sp,-16
 400e0cc:	df000315 	stw	fp,12(sp)
 400e0d0:	df000304 	addi	fp,sp,12
 400e0d4:	e13fff15 	stw	r4,-4(fp)
   IRQ_DATA_t *irq_data = i2c_dev->callback_context;
 400e0d8:	e0bfff17 	ldw	r2,-4(fp)
 400e0dc:	10800717 	ldw	r2,28(r2)
 400e0e0:	e0bffd15 	stw	r2,-12(fp)
   alt_u32 enable_status;
       
   /*if the ip is already enabled, return a busy status*/
   enable_status = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_EN_MSK) >> ALT_AVALON_I2C_CTRL_EN_OFST;
 400e0e4:	e0bfff17 	ldw	r2,-4(fp)
 400e0e8:	10800317 	ldw	r2,12(r2)
 400e0ec:	10800204 	addi	r2,r2,8
 400e0f0:	10800037 	ldwio	r2,0(r2)
 400e0f4:	1080004c 	andi	r2,r2,1
 400e0f8:	e0bffe15 	stw	r2,-8(fp)
   if (enable_status)
 400e0fc:	e0bffe17 	ldw	r2,-8(fp)
 400e100:	10000226 	beq	r2,zero,400e10c <alt_avalon_i2c_enable+0x44>
   {
     return ALT_AVALON_I2C_BUSY;
 400e104:	00bffe44 	movi	r2,-7
 400e108:	00001106 	br	400e150 <alt_avalon_i2c_enable+0x88>
   }
   
   /*if the optional irq callback is registered ensure irq_busy is 0*/
   if (i2c_dev->callback == optional_irq_callback)
 400e10c:	e0bfff17 	ldw	r2,-4(fp)
 400e110:	10c00617 	ldw	r3,24(r2)
 400e114:	00810074 	movhi	r2,1025
 400e118:	10b75304 	addi	r2,r2,-8884
 400e11c:	1880021e 	bne	r3,r2,400e128 <alt_avalon_i2c_enable+0x60>
   {
     irq_data->irq_busy=0;
 400e120:	e0bffd17 	ldw	r2,-12(fp)
 400e124:	10000215 	stw	zero,8(r2)
   }
   
   /* enable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,ALT_AVALON_I2C_CTRL_EN_MSK,ALT_AVALON_I2C_CTRL_EN_MSK);
 400e128:	e0bfff17 	ldw	r2,-4(fp)
 400e12c:	10800317 	ldw	r2,12(r2)
 400e130:	10800204 	addi	r2,r2,8
 400e134:	e0ffff17 	ldw	r3,-4(fp)
 400e138:	18c00317 	ldw	r3,12(r3)
 400e13c:	18c00204 	addi	r3,r3,8
 400e140:	18c00037 	ldwio	r3,0(r3)
 400e144:	18c00054 	ori	r3,r3,1
 400e148:	10c00035 	stwio	r3,0(r2)

   return ALT_AVALON_I2C_SUCCESS;
 400e14c:	0005883a 	mov	r2,zero
}
 400e150:	e037883a 	mov	sp,fp
 400e154:	df000017 	ldw	fp,0(sp)
 400e158:	dec00104 	addi	sp,sp,4
 400e15c:	f800283a 	ret

0400e160 <alt_avalon_i2c_disable>:

/* disable the avalon i2c ip */
void alt_avalon_i2c_disable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 400e160:	defffe04 	addi	sp,sp,-8
 400e164:	df000115 	stw	fp,4(sp)
 400e168:	df000104 	addi	fp,sp,4
 400e16c:	e13fff15 	stw	r4,-4(fp)
   /* disable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,0,ALT_AVALON_I2C_CTRL_EN_MSK);
 400e170:	e0bfff17 	ldw	r2,-4(fp)
 400e174:	10800317 	ldw	r2,12(r2)
 400e178:	10800204 	addi	r2,r2,8
 400e17c:	e0ffff17 	ldw	r3,-4(fp)
 400e180:	18c00317 	ldw	r3,12(r3)
 400e184:	18c00204 	addi	r3,r3,8
 400e188:	19000037 	ldwio	r4,0(r3)
 400e18c:	00ffff84 	movi	r3,-2
 400e190:	20c6703a 	and	r3,r4,r3
 400e194:	10c00035 	stwio	r3,0(r2)

}
 400e198:	0001883a 	nop
 400e19c:	e037883a 	mov	sp,fp
 400e1a0:	df000017 	ldw	fp,0(sp)
 400e1a4:	dec00104 	addi	sp,sp,4
 400e1a8:	f800283a 	ret

0400e1ac <alt_avalon_i2c_master_config_get>:

/* populate the the master config structure from the register values */
void alt_avalon_i2c_master_config_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
 400e1ac:	defffd04 	addi	sp,sp,-12
 400e1b0:	df000215 	stw	fp,8(sp)
 400e1b4:	df000204 	addi	fp,sp,8
 400e1b8:	e13ffe15 	stw	r4,-8(fp)
 400e1bc:	e17fff15 	stw	r5,-4(fp)

    cfg->addr_mode = i2c_dev->address_mode;
 400e1c0:	e0bffe17 	ldw	r2,-8(fp)
 400e1c4:	10c00d17 	ldw	r3,52(r2)
 400e1c8:	e0bfff17 	ldw	r2,-4(fp)
 400e1cc:	10c00015 	stw	r3,0(r2)
    cfg->speed_mode = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK) >> ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST;    
 400e1d0:	e0bffe17 	ldw	r2,-8(fp)
 400e1d4:	10800317 	ldw	r2,12(r2)
 400e1d8:	10800204 	addi	r2,r2,8
 400e1dc:	10800037 	ldwio	r2,0(r2)
 400e1e0:	1080008c 	andi	r2,r2,2
 400e1e4:	1005d07a 	srai	r2,r2,1
 400e1e8:	1007883a 	mov	r3,r2
 400e1ec:	e0bfff17 	ldw	r2,-4(fp)
 400e1f0:	10c00115 	stw	r3,4(r2)

    cfg->scl_hcnt = (IORD_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_OFST;    
 400e1f4:	e0bffe17 	ldw	r2,-8(fp)
 400e1f8:	10800317 	ldw	r2,12(r2)
 400e1fc:	10800904 	addi	r2,r2,36
 400e200:	10800037 	ldwio	r2,0(r2)
 400e204:	1007883a 	mov	r3,r2
 400e208:	e0bfff17 	ldw	r2,-4(fp)
 400e20c:	10c0020d 	sth	r3,8(r2)
    cfg->scl_lcnt = (IORD_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_OFST;    
 400e210:	e0bffe17 	ldw	r2,-8(fp)
 400e214:	10800317 	ldw	r2,12(r2)
 400e218:	10800804 	addi	r2,r2,32
 400e21c:	10800037 	ldwio	r2,0(r2)
 400e220:	1007883a 	mov	r3,r2
 400e224:	e0bfff17 	ldw	r2,-4(fp)
 400e228:	10c0028d 	sth	r3,10(r2)
    cfg->sda_cnt = (IORD_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base) & ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_OFST;    
 400e22c:	e0bffe17 	ldw	r2,-8(fp)
 400e230:	10800317 	ldw	r2,12(r2)
 400e234:	10800a04 	addi	r2,r2,40
 400e238:	10800037 	ldwio	r2,0(r2)
 400e23c:	1007883a 	mov	r3,r2
 400e240:	e0bfff17 	ldw	r2,-4(fp)
 400e244:	10c0030d 	sth	r3,12(r2)
}
 400e248:	0001883a 	nop
 400e24c:	e037883a 	mov	sp,fp
 400e250:	df000017 	ldw	fp,0(sp)
 400e254:	dec00104 	addi	sp,sp,4
 400e258:	f800283a 	ret

0400e25c <alt_avalon_i2c_master_config_set>:

/* set the registers from the master config structure */
void alt_avalon_i2c_master_config_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
 400e25c:	defffd04 	addi	sp,sp,-12
 400e260:	df000215 	stw	fp,8(sp)
 400e264:	df000204 	addi	fp,sp,8
 400e268:	e13ffe15 	stw	r4,-8(fp)
 400e26c:	e17fff15 	stw	r5,-4(fp)
    i2c_dev->address_mode   =   cfg->addr_mode;
 400e270:	e0bfff17 	ldw	r2,-4(fp)
 400e274:	10c00017 	ldw	r3,0(r2)
 400e278:	e0bffe17 	ldw	r2,-8(fp)
 400e27c:	10c00d15 	stw	r3,52(r2)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,(cfg->speed_mode) << ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST,ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK);
 400e280:	e0bffe17 	ldw	r2,-8(fp)
 400e284:	10800317 	ldw	r2,12(r2)
 400e288:	10c00204 	addi	r3,r2,8
 400e28c:	e0bffe17 	ldw	r2,-8(fp)
 400e290:	10800317 	ldw	r2,12(r2)
 400e294:	10800204 	addi	r2,r2,8
 400e298:	10800037 	ldwio	r2,0(r2)
 400e29c:	1009883a 	mov	r4,r2
 400e2a0:	00bfff44 	movi	r2,-3
 400e2a4:	2088703a 	and	r4,r4,r2
 400e2a8:	e0bfff17 	ldw	r2,-4(fp)
 400e2ac:	10800117 	ldw	r2,4(r2)
 400e2b0:	1085883a 	add	r2,r2,r2
 400e2b4:	1080008c 	andi	r2,r2,2
 400e2b8:	2084b03a 	or	r2,r4,r2
 400e2bc:	18800035 	stwio	r2,0(r3)

    IOWR_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base,cfg->scl_hcnt);
 400e2c0:	e0bffe17 	ldw	r2,-8(fp)
 400e2c4:	10800317 	ldw	r2,12(r2)
 400e2c8:	10800904 	addi	r2,r2,36
 400e2cc:	e0ffff17 	ldw	r3,-4(fp)
 400e2d0:	18c0020b 	ldhu	r3,8(r3)
 400e2d4:	18ffffcc 	andi	r3,r3,65535
 400e2d8:	10c00035 	stwio	r3,0(r2)
    IOWR_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base,cfg->scl_lcnt);
 400e2dc:	e0bffe17 	ldw	r2,-8(fp)
 400e2e0:	10800317 	ldw	r2,12(r2)
 400e2e4:	10800804 	addi	r2,r2,32
 400e2e8:	e0ffff17 	ldw	r3,-4(fp)
 400e2ec:	18c0028b 	ldhu	r3,10(r3)
 400e2f0:	18ffffcc 	andi	r3,r3,65535
 400e2f4:	10c00035 	stwio	r3,0(r2)
    IOWR_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base,cfg->sda_cnt);
 400e2f8:	e0bffe17 	ldw	r2,-8(fp)
 400e2fc:	10800317 	ldw	r2,12(r2)
 400e300:	10800a04 	addi	r2,r2,40
 400e304:	e0ffff17 	ldw	r3,-4(fp)
 400e308:	18c0030b 	ldhu	r3,12(r3)
 400e30c:	18ffffcc 	andi	r3,r3,65535
 400e310:	10c00035 	stwio	r3,0(r2)
}
 400e314:	0001883a 	nop
 400e318:	e037883a 	mov	sp,fp
 400e31c:	df000017 	ldw	fp,0(sp)
 400e320:	dec00104 	addi	sp,sp,4
 400e324:	f800283a 	ret

0400e328 <alt_avalon_i2c_master_config_speed_get>:
 * I2C master configuration.
*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg,
                                                alt_u32 * speed_in_hz)
{
 400e328:	defffb04 	addi	sp,sp,-20
 400e32c:	dfc00415 	stw	ra,16(sp)
 400e330:	df000315 	stw	fp,12(sp)
 400e334:	df000304 	addi	fp,sp,12
 400e338:	e13ffd15 	stw	r4,-12(fp)
 400e33c:	e17ffe15 	stw	r5,-8(fp)
 400e340:	e1bfff15 	stw	r6,-4(fp)

   if ((cfg->scl_lcnt == 0) || (cfg->scl_hcnt == 0))
 400e344:	e0bffe17 	ldw	r2,-8(fp)
 400e348:	1080028b 	ldhu	r2,10(r2)
 400e34c:	10bfffcc 	andi	r2,r2,65535
 400e350:	10000426 	beq	r2,zero,400e364 <alt_avalon_i2c_master_config_speed_get+0x3c>
 400e354:	e0bffe17 	ldw	r2,-8(fp)
 400e358:	1080020b 	ldhu	r2,8(r2)
 400e35c:	10bfffcc 	andi	r2,r2,65535
 400e360:	1000021e 	bne	r2,zero,400e36c <alt_avalon_i2c_master_config_speed_get+0x44>
   {
       return ALT_AVALON_I2C_BAD_ARG;
 400e364:	00bfff44 	movi	r2,-3
 400e368:	00000f06 	br	400e3a8 <alt_avalon_i2c_master_config_speed_get+0x80>
   }
    
   *speed_in_hz = (i2c_dev->ip_freq_in_hz) / (cfg->scl_lcnt + cfg->scl_hcnt);
 400e36c:	e0bffd17 	ldw	r2,-12(fp)
 400e370:	11000c17 	ldw	r4,48(r2)
 400e374:	e0bffe17 	ldw	r2,-8(fp)
 400e378:	1080028b 	ldhu	r2,10(r2)
 400e37c:	10ffffcc 	andi	r3,r2,65535
 400e380:	e0bffe17 	ldw	r2,-8(fp)
 400e384:	1080020b 	ldhu	r2,8(r2)
 400e388:	10bfffcc 	andi	r2,r2,65535
 400e38c:	1885883a 	add	r2,r3,r2
 400e390:	100b883a 	mov	r5,r2
 400e394:	400a9300 	call	400a930 <__udivsi3>
 400e398:	1007883a 	mov	r3,r2
 400e39c:	e0bfff17 	ldw	r2,-4(fp)
 400e3a0:	10c00015 	stw	r3,0(r2)

   return ALT_AVALON_I2C_SUCCESS;
 400e3a4:	0005883a 	mov	r2,zero
}
 400e3a8:	e037883a 	mov	sp,fp
 400e3ac:	dfc00117 	ldw	ra,4(sp)
 400e3b0:	df000017 	ldw	fp,0(sp)
 400e3b4:	dec00204 	addi	sp,sp,8
 400e3b8:	f800283a 	ret

0400e3bc <alt_avalon_i2c_master_config_speed_set>:
/*This is a utility function that computes parameters for the I2C master
 * configuration that best matches the speed requested. */
 ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                ALT_AVALON_I2C_MASTER_CONFIG_t * cfg,
                                                alt_u32 speed_in_hz)
{
 400e3bc:	defff904 	addi	sp,sp,-28
 400e3c0:	dfc00615 	stw	ra,24(sp)
 400e3c4:	df000515 	stw	fp,20(sp)
 400e3c8:	df000504 	addi	fp,sp,20
 400e3cc:	e13ffd15 	stw	r4,-12(fp)
 400e3d0:	e17ffe15 	stw	r5,-8(fp)
 400e3d4:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 scl_lcnt,scl_hcnt;

    /* If speed is not standard or fast return range error */
    if ((speed_in_hz > ALT_AVALON_I2C_FS_MAX_HZ) || (speed_in_hz < ALT_AVALON_I2C_SS_MIN_HZ) || (speed_in_hz == 0))
 400e3d8:	e0ffff17 	ldw	r3,-4(fp)
 400e3dc:	008001b4 	movhi	r2,6
 400e3e0:	1086a004 	addi	r2,r2,6784
 400e3e4:	10c00436 	bltu	r2,r3,400e3f8 <alt_avalon_i2c_master_config_speed_set+0x3c>
 400e3e8:	e0bfff17 	ldw	r2,-4(fp)
 400e3ec:	10000226 	beq	r2,zero,400e3f8 <alt_avalon_i2c_master_config_speed_set+0x3c>
 400e3f0:	e0bfff17 	ldw	r2,-4(fp)
 400e3f4:	1000021e 	bne	r2,zero,400e400 <alt_avalon_i2c_master_config_speed_set+0x44>
    {
        return ALT_AVALON_I2C_RANGE;
 400e3f8:	00bfff04 	movi	r2,-4
 400e3fc:	00002906 	br	400e4a4 <alt_avalon_i2c_master_config_speed_set+0xe8>
    }

     /* <lcount> = <internal clock> / 2 * <speed, Hz> */
    scl_lcnt = (i2c_dev->ip_freq_in_hz) / (speed_in_hz << 1);
 400e400:	e0bffd17 	ldw	r2,-12(fp)
 400e404:	10c00c17 	ldw	r3,48(r2)
 400e408:	e0bfff17 	ldw	r2,-4(fp)
 400e40c:	1085883a 	add	r2,r2,r2
 400e410:	100b883a 	mov	r5,r2
 400e414:	1809883a 	mov	r4,r3
 400e418:	400a9300 	call	400a930 <__udivsi3>
 400e41c:	e0bffb15 	stw	r2,-20(fp)

    /* adjust h/l by predetermined amount */
    scl_hcnt = scl_lcnt + ALT_AVALON_I2C_DIFF_LCNT_HCNT;
 400e420:	e0bffb17 	ldw	r2,-20(fp)
 400e424:	10800f04 	addi	r2,r2,60
 400e428:	e0bffc15 	stw	r2,-16(fp)
    scl_lcnt = scl_lcnt - ALT_AVALON_I2C_DIFF_LCNT_HCNT;
 400e42c:	e0bffb17 	ldw	r2,-20(fp)
 400e430:	10bff104 	addi	r2,r2,-60
 400e434:	e0bffb15 	stw	r2,-20(fp)

    if (speed_in_hz > ALT_AVALON_I2C_FS_MIN_HZ)
 400e438:	e0ffff17 	ldw	r3,-4(fp)
 400e43c:	008000b4 	movhi	r2,2
 400e440:	10a1a804 	addi	r2,r2,-31072
 400e444:	10c0042e 	bgeu	r2,r3,400e458 <alt_avalon_i2c_master_config_speed_set+0x9c>
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_FAST;
 400e448:	e0bffe17 	ldw	r2,-8(fp)
 400e44c:	00c00044 	movi	r3,1
 400e450:	10c00115 	stw	r3,4(r2)
 400e454:	00000206 	br	400e460 <alt_avalon_i2c_master_config_speed_set+0xa4>
    }
    else 
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;    
 400e458:	e0bffe17 	ldw	r2,-8(fp)
 400e45c:	10000115 	stw	zero,4(r2)
    }

    cfg->scl_lcnt = scl_lcnt;
 400e460:	e0bffb17 	ldw	r2,-20(fp)
 400e464:	1007883a 	mov	r3,r2
 400e468:	e0bffe17 	ldw	r2,-8(fp)
 400e46c:	10c0028d 	sth	r3,10(r2)
    cfg->scl_hcnt = scl_hcnt;
 400e470:	e0bffc17 	ldw	r2,-16(fp)
 400e474:	1007883a 	mov	r3,r2
 400e478:	e0bffe17 	ldw	r2,-8(fp)
 400e47c:	10c0020d 	sth	r3,8(r2)
    cfg->sda_cnt  = scl_lcnt - (scl_lcnt / 2);
 400e480:	e0bffb17 	ldw	r2,-20(fp)
 400e484:	1007883a 	mov	r3,r2
 400e488:	e0bffb17 	ldw	r2,-20(fp)
 400e48c:	1004d07a 	srli	r2,r2,1
 400e490:	1885c83a 	sub	r2,r3,r2
 400e494:	1007883a 	mov	r3,r2
 400e498:	e0bffe17 	ldw	r2,-8(fp)
 400e49c:	10c0030d 	sth	r3,12(r2)

    return ALT_AVALON_I2C_SUCCESS;
 400e4a0:	0005883a 	mov	r2,zero

}
 400e4a4:	e037883a 	mov	sp,fp
 400e4a8:	dfc00117 	ldw	ra,4(sp)
 400e4ac:	df000017 	ldw	fp,0(sp)
 400e4b0:	dec00204 	addi	sp,sp,8
 400e4b4:	f800283a 	ret

0400e4b8 <alt_avalon_i2c_is_busy>:

/*Returns ALT_AVALON_I2C_TRUE if the I2C controller is busy. The I2C controller is busy if
 * not in the IDLE state */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_is_busy(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 400e4b8:	defffe04 	addi	sp,sp,-8
 400e4bc:	df000115 	stw	fp,4(sp)
 400e4c0:	df000104 	addi	fp,sp,4
 400e4c4:	e13fff15 	stw	r4,-4(fp)

    if (IORD_ALT_AVALON_I2C_STATUS(i2c_dev->i2c_base) & ALT_AVALON_I2C_STATUS_CORE_STATUS_MSK)
 400e4c8:	e0bfff17 	ldw	r2,-4(fp)
 400e4cc:	10800317 	ldw	r2,12(r2)
 400e4d0:	10800504 	addi	r2,r2,20
 400e4d4:	10800037 	ldwio	r2,0(r2)
 400e4d8:	1080004c 	andi	r2,r2,1
 400e4dc:	10000226 	beq	r2,zero,400e4e8 <alt_avalon_i2c_is_busy+0x30>
    {
       return ALT_AVALON_I2C_TRUE;
 400e4e0:	00800044 	movi	r2,1
 400e4e4:	00000106 	br	400e4ec <alt_avalon_i2c_is_busy+0x34>
    }

    return ALT_AVALON_I2C_FALSE;
 400e4e8:	0005883a 	mov	r2,zero
}
 400e4ec:	e037883a 	mov	sp,fp
 400e4f0:	df000017 	ldw	fp,0(sp)
 400e4f4:	dec00104 	addi	sp,sp,4
 400e4f8:	f800283a 	ret

0400e4fc <alt_avalon_i2c_rx_read_available>:

/*Read all available bytes from the receive FIFO up to max_bytes_to_read.  If max_bytes_to_read = 0 then read all available */
void alt_avalon_i2c_rx_read_available(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *buffer, alt_u32 max_bytes_to_read, alt_u32 *bytes_read)
{
 400e4fc:	defffb04 	addi	sp,sp,-20
 400e500:	df000415 	stw	fp,16(sp)
 400e504:	df000404 	addi	fp,sp,16
 400e508:	e13ffc15 	stw	r4,-16(fp)
 400e50c:	e17ffd15 	stw	r5,-12(fp)
 400e510:	e1bffe15 	stw	r6,-8(fp)
 400e514:	e1ffff15 	stw	r7,-4(fp)
    *bytes_read = 0;
 400e518:	e0bfff17 	ldw	r2,-4(fp)
 400e51c:	10000015 	stw	zero,0(r2)
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
 400e520:	00001406 	br	400e574 <alt_avalon_i2c_rx_read_available+0x78>
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
 400e524:	e0bfff17 	ldw	r2,-4(fp)
 400e528:	10800017 	ldw	r2,0(r2)
 400e52c:	e0fffd17 	ldw	r3,-12(fp)
 400e530:	1885883a 	add	r2,r3,r2
 400e534:	e0fffc17 	ldw	r3,-16(fp)
 400e538:	18c00317 	ldw	r3,12(r3)
 400e53c:	18c00104 	addi	r3,r3,4
 400e540:	18c00037 	ldwio	r3,0(r3)
 400e544:	10c00005 	stb	r3,0(r2)
       *bytes_read+=1; 
 400e548:	e0bfff17 	ldw	r2,-4(fp)
 400e54c:	10800017 	ldw	r2,0(r2)
 400e550:	10c00044 	addi	r3,r2,1
 400e554:	e0bfff17 	ldw	r2,-4(fp)
 400e558:	10c00015 	stw	r3,0(r2)
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
 400e55c:	e0bfff17 	ldw	r2,-4(fp)
 400e560:	10c00017 	ldw	r3,0(r2)
 400e564:	e0bffe17 	ldw	r2,-8(fp)
 400e568:	1880021e 	bne	r3,r2,400e574 <alt_avalon_i2c_rx_read_available+0x78>
 400e56c:	e0bffe17 	ldw	r2,-8(fp)
 400e570:	1000061e 	bne	r2,zero,400e58c <alt_avalon_i2c_rx_read_available+0x90>
/*Read all available bytes from the receive FIFO up to max_bytes_to_read.  If max_bytes_to_read = 0 then read all available */
void alt_avalon_i2c_rx_read_available(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *buffer, alt_u32 max_bytes_to_read, alt_u32 *bytes_read)
{
    *bytes_read = 0;
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
 400e574:	e0bffc17 	ldw	r2,-16(fp)
 400e578:	10800317 	ldw	r2,12(r2)
 400e57c:	10800704 	addi	r2,r2,28
 400e580:	10800037 	ldwio	r2,0(r2)
 400e584:	103fe71e 	bne	r2,zero,400e524 <__alt_data_end+0xfc00e524>
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
       *bytes_read+=1; 
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
    }
}
 400e588:	00000106 	br	400e590 <alt_avalon_i2c_rx_read_available+0x94>
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
       *bytes_read+=1; 
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
 400e58c:	0001883a 	nop
    }
}
 400e590:	0001883a 	nop
 400e594:	e037883a 	mov	sp,fp
 400e598:	df000017 	ldw	fp,0(sp)
 400e59c:	dec00104 	addi	sp,sp,4
 400e5a0:	f800283a 	ret

0400e5a4 <alt_avalon_i2c_rx_read>:

/*when a byte is available, reads a single data byte from the receive FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_rx_read(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *val)
{
 400e5a4:	defffa04 	addi	sp,sp,-24
 400e5a8:	dfc00515 	stw	ra,20(sp)
 400e5ac:	df000415 	stw	fp,16(sp)
 400e5b0:	df000404 	addi	fp,sp,16
 400e5b4:	e13ffe15 	stw	r4,-8(fp)
 400e5b8:	e17fff15 	stw	r5,-4(fp)
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
 400e5bc:	e03ffc15 	stw	zero,-16(fp)
    alt_u32 timeout = 100000;
 400e5c0:	008000b4 	movhi	r2,2
 400e5c4:	10a1a804 	addi	r2,r2,-31072
 400e5c8:	e0bffd15 	stw	r2,-12(fp)


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
 400e5cc:	00000d06 	br	400e604 <alt_avalon_i2c_rx_read+0x60>
    {
      if (timeout<10) alt_busy_sleep(10000);
 400e5d0:	e0bffd17 	ldw	r2,-12(fp)
 400e5d4:	108002a8 	cmpgeui	r2,r2,10
 400e5d8:	1000021e 	bne	r2,zero,400e5e4 <alt_avalon_i2c_rx_read+0x40>
 400e5dc:	0109c404 	movi	r4,10000
 400e5e0:	4010ec40 	call	4010ec4 <alt_busy_sleep>
      if (--timeout == 0)
 400e5e4:	e0bffd17 	ldw	r2,-12(fp)
 400e5e8:	10bfffc4 	addi	r2,r2,-1
 400e5ec:	e0bffd15 	stw	r2,-12(fp)
 400e5f0:	e0bffd17 	ldw	r2,-12(fp)
 400e5f4:	1000031e 	bne	r2,zero,400e604 <alt_avalon_i2c_rx_read+0x60>
      {
        status = ALT_AVALON_I2C_TIMEOUT;
 400e5f8:	00bfff84 	movi	r2,-2
 400e5fc:	e0bffc15 	stw	r2,-16(fp)
        break;
 400e600:	00000506 	br	400e618 <alt_avalon_i2c_rx_read+0x74>
{
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout = 100000;


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
 400e604:	e0bffe17 	ldw	r2,-8(fp)
 400e608:	10800317 	ldw	r2,12(r2)
 400e60c:	10800704 	addi	r2,r2,28
 400e610:	10800037 	ldwio	r2,0(r2)
 400e614:	103fee26 	beq	r2,zero,400e5d0 <__alt_data_end+0xfc00e5d0>
        status = ALT_AVALON_I2C_TIMEOUT;
        break;
      }
    }

    *val = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
 400e618:	e0bffe17 	ldw	r2,-8(fp)
 400e61c:	10800317 	ldw	r2,12(r2)
 400e620:	10800104 	addi	r2,r2,4
 400e624:	10800037 	ldwio	r2,0(r2)
 400e628:	1007883a 	mov	r3,r2
 400e62c:	e0bfff17 	ldw	r2,-4(fp)
 400e630:	10c00005 	stb	r3,0(r2)
        
    return status;
 400e634:	e0bffc17 	ldw	r2,-16(fp)
}
 400e638:	e037883a 	mov	sp,fp
 400e63c:	dfc00117 	ldw	ra,4(sp)
 400e640:	df000017 	ldw	fp,0(sp)
 400e644:	dec00204 	addi	sp,sp,8
 400e648:	f800283a 	ret

0400e64c <alt_avalon_i2c_cmd_write>:
/* When space is available, writes the Transfer Command FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_cmd_write(ALT_AVALON_I2C_DEV_t *i2c_dev, 
                                                      alt_u8 val,
                                                      alt_u8 issue_restart,
                                                      alt_u8 issue_stop)
{
 400e64c:	defff804 	addi	sp,sp,-32
 400e650:	dfc00715 	stw	ra,28(sp)
 400e654:	df000615 	stw	fp,24(sp)
 400e658:	df000604 	addi	fp,sp,24
 400e65c:	e13ffc15 	stw	r4,-16(fp)
 400e660:	2809883a 	mov	r4,r5
 400e664:	3007883a 	mov	r3,r6
 400e668:	3805883a 	mov	r2,r7
 400e66c:	e13ffd05 	stb	r4,-12(fp)
 400e670:	e0fffe05 	stb	r3,-8(fp)
 400e674:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 timeout = 10000;
 400e678:	0089c404 	movi	r2,10000
 400e67c:	e0bffa15 	stw	r2,-24(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 400e680:	e03ffb15 	stw	zero,-20(fp)


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
 400e684:	00000c06 	br	400e6b8 <alt_avalon_i2c_cmd_write+0x6c>
    {
      if (timeout<10) alt_busy_sleep(10000);    
 400e688:	e0bffa17 	ldw	r2,-24(fp)
 400e68c:	108002a8 	cmpgeui	r2,r2,10
 400e690:	1000021e 	bne	r2,zero,400e69c <alt_avalon_i2c_cmd_write+0x50>
 400e694:	0109c404 	movi	r4,10000
 400e698:	4010ec40 	call	4010ec4 <alt_busy_sleep>
      if (--timeout == 0)
 400e69c:	e0bffa17 	ldw	r2,-24(fp)
 400e6a0:	10bfffc4 	addi	r2,r2,-1
 400e6a4:	e0bffa15 	stw	r2,-24(fp)
 400e6a8:	e0bffa17 	ldw	r2,-24(fp)
 400e6ac:	1000021e 	bne	r2,zero,400e6b8 <alt_avalon_i2c_cmd_write+0x6c>
      {
        return ALT_AVALON_I2C_TIMEOUT;
 400e6b0:	00bfff84 	movi	r2,-2
 400e6b4:	00001906 	br	400e71c <alt_avalon_i2c_cmd_write+0xd0>
{
    alt_u32 timeout = 10000;
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
 400e6b8:	e0bffc17 	ldw	r2,-16(fp)
 400e6bc:	10800317 	ldw	r2,12(r2)
 400e6c0:	10800404 	addi	r2,r2,16
 400e6c4:	10800037 	ldwio	r2,0(r2)
 400e6c8:	1080004c 	andi	r2,r2,1
 400e6cc:	103fee26 	beq	r2,zero,400e688 <__alt_data_end+0xfc00e688>
      {
        return ALT_AVALON_I2C_TIMEOUT;
      }
    }

    IOWR_ALT_AVALON_I2C_TFR_CMD(i2c_dev->i2c_base,val |
 400e6d0:	e0bffc17 	ldw	r2,-16(fp)
 400e6d4:	10800317 	ldw	r2,12(r2)
 400e6d8:	e13ffd03 	ldbu	r4,-12(fp)
 400e6dc:	e0fffe03 	ldbu	r3,-8(fp)
 400e6e0:	1806927a 	slli	r3,r3,9
 400e6e4:	20c8b03a 	or	r4,r4,r3
 400e6e8:	e0ffff03 	ldbu	r3,-4(fp)
 400e6ec:	1806923a 	slli	r3,r3,8
 400e6f0:	20c6b03a 	or	r3,r4,r3
 400e6f4:	10c00035 	stwio	r3,0(r2)
                                     (issue_restart << ALT_AVALON_I2C_TFR_CMD_STA_OFST) |
                                     (issue_stop << ALT_AVALON_I2C_TFR_CMD_STO_OFST));


    /*check for nack error*/
    alt_avalon_i2c_check_nack(i2c_dev,&status);
 400e6f8:	e0bffb04 	addi	r2,fp,-20
 400e6fc:	100b883a 	mov	r5,r2
 400e700:	e13ffc17 	ldw	r4,-16(fp)
 400e704:	400e88c0 	call	400e88c <alt_avalon_i2c_check_nack>
    
    /*check for arb lost*/
    alt_avalon_i2c_check_arblost(i2c_dev,&status);
 400e708:	e0bffb04 	addi	r2,fp,-20
 400e70c:	100b883a 	mov	r5,r2
 400e710:	e13ffc17 	ldw	r4,-16(fp)
 400e714:	400e8d80 	call	400e8d8 <alt_avalon_i2c_check_arblost>
    
    return status;
 400e718:	e0bffb17 	ldw	r2,-20(fp)
}
 400e71c:	e037883a 	mov	sp,fp
 400e720:	dfc00117 	ldw	ra,4(sp)
 400e724:	df000017 	ldw	fp,0(sp)
 400e728:	dec00204 	addi	sp,sp,8
 400e72c:	f800283a 	ret

0400e730 <alt_avalon_i2c_send_address>:

/*send 7 or 10 bit i2c address to cmd fifo*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_send_address(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                       const alt_u32 rw_bit,
                                                       const alt_u8 issue_restart)
{
 400e730:	defffa04 	addi	sp,sp,-24
 400e734:	dfc00515 	stw	ra,20(sp)
 400e738:	df000415 	stw	fp,16(sp)
 400e73c:	df000404 	addi	fp,sp,16
 400e740:	e13ffd15 	stw	r4,-12(fp)
 400e744:	e17ffe15 	stw	r5,-8(fp)
 400e748:	3005883a 	mov	r2,r6
 400e74c:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 status;
        
    if (i2c_dev->address_mode == ALT_AVALON_I2C_ADDR_MODE_10_BIT)
 400e750:	e0bffd17 	ldw	r2,-12(fp)
 400e754:	10800d17 	ldw	r2,52(r2)
 400e758:	10800058 	cmpnei	r2,r2,1
 400e75c:	10001c1e 	bne	r2,zero,400e7d0 <alt_avalon_i2c_send_address+0xa0>
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(((i2c_dev->master_target_address | TARGET_ADDR_MASK_10BIT) >> 7) & 0xfe) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
 400e760:	e0bffd17 	ldw	r2,-12(fp)
 400e764:	10800917 	ldw	r2,36(r2)
 400e768:	109e0014 	ori	r2,r2,30720
 400e76c:	1004d1fa 	srli	r2,r2,7
 400e770:	1007883a 	mov	r3,r2
 400e774:	00bfff84 	movi	r2,-2
 400e778:	1884703a 	and	r2,r3,r2
 400e77c:	1007883a 	mov	r3,r2
 400e780:	e0bffe17 	ldw	r2,-8(fp)
 400e784:	1884b03a 	or	r2,r3,r2
 400e788:	10803fcc 	andi	r2,r2,255
 400e78c:	e0ffff03 	ldbu	r3,-4(fp)
 400e790:	000f883a 	mov	r7,zero
 400e794:	180d883a 	mov	r6,r3
 400e798:	100b883a 	mov	r5,r2
 400e79c:	e13ffd17 	ldw	r4,-12(fp)
 400e7a0:	400e64c0 	call	400e64c <alt_avalon_i2c_cmd_write>
 400e7a4:	e0bffc15 	stw	r2,-16(fp)
       status = alt_avalon_i2c_cmd_write(i2c_dev,i2c_dev->master_target_address & 0xff,ALT_AVALON_I2C_NO_RESTART,ALT_AVALON_I2C_NO_STOP);      
 400e7a8:	e0bffd17 	ldw	r2,-12(fp)
 400e7ac:	10800917 	ldw	r2,36(r2)
 400e7b0:	10803fcc 	andi	r2,r2,255
 400e7b4:	000f883a 	mov	r7,zero
 400e7b8:	000d883a 	mov	r6,zero
 400e7bc:	100b883a 	mov	r5,r2
 400e7c0:	e13ffd17 	ldw	r4,-12(fp)
 400e7c4:	400e64c0 	call	400e64c <alt_avalon_i2c_cmd_write>
 400e7c8:	e0bffc15 	stw	r2,-16(fp)
 400e7cc:	00000e06 	br	400e808 <alt_avalon_i2c_send_address+0xd8>
    }
    else
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(i2c_dev->master_target_address << 1) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
 400e7d0:	e0bffd17 	ldw	r2,-12(fp)
 400e7d4:	10800917 	ldw	r2,36(r2)
 400e7d8:	1085883a 	add	r2,r2,r2
 400e7dc:	1007883a 	mov	r3,r2
 400e7e0:	e0bffe17 	ldw	r2,-8(fp)
 400e7e4:	1884b03a 	or	r2,r3,r2
 400e7e8:	10803fcc 	andi	r2,r2,255
 400e7ec:	e0ffff03 	ldbu	r3,-4(fp)
 400e7f0:	000f883a 	mov	r7,zero
 400e7f4:	180d883a 	mov	r6,r3
 400e7f8:	100b883a 	mov	r5,r2
 400e7fc:	e13ffd17 	ldw	r4,-12(fp)
 400e800:	400e64c0 	call	400e64c <alt_avalon_i2c_cmd_write>
 400e804:	e0bffc15 	stw	r2,-16(fp)
    }
    
    return status;
 400e808:	e0bffc17 	ldw	r2,-16(fp)
}
 400e80c:	e037883a 	mov	sp,fp
 400e810:	dfc00117 	ldw	ra,4(sp)
 400e814:	df000017 	ldw	fp,0(sp)
 400e818:	dec00204 	addi	sp,sp,8
 400e81c:	f800283a 	ret

0400e820 <alt_avalon_i2c_master_target_get>:

/* This function returns the current target address. */
void alt_avalon_i2c_master_target_get(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 * target_addr)
{
 400e820:	defffd04 	addi	sp,sp,-12
 400e824:	df000215 	stw	fp,8(sp)
 400e828:	df000204 	addi	fp,sp,8
 400e82c:	e13ffe15 	stw	r4,-8(fp)
 400e830:	e17fff15 	stw	r5,-4(fp)
    *target_addr=i2c_dev->master_target_address;
 400e834:	e0bffe17 	ldw	r2,-8(fp)
 400e838:	10c00917 	ldw	r3,36(r2)
 400e83c:	e0bfff17 	ldw	r2,-4(fp)
 400e840:	10c00015 	stw	r3,0(r2)
}
 400e844:	0001883a 	nop
 400e848:	e037883a 	mov	sp,fp
 400e84c:	df000017 	ldw	fp,0(sp)
 400e850:	dec00104 	addi	sp,sp,4
 400e854:	f800283a 	ret

0400e858 <alt_avalon_i2c_master_target_set>:

/* This function updates the target address for any upcoming I2C bus IO. */
void alt_avalon_i2c_master_target_set(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 target_addr)
{
 400e858:	defffd04 	addi	sp,sp,-12
 400e85c:	df000215 	stw	fp,8(sp)
 400e860:	df000204 	addi	fp,sp,8
 400e864:	e13ffe15 	stw	r4,-8(fp)
 400e868:	e17fff15 	stw	r5,-4(fp)
    i2c_dev->master_target_address=target_addr;
 400e86c:	e0bffe17 	ldw	r2,-8(fp)
 400e870:	e0ffff17 	ldw	r3,-4(fp)
 400e874:	10c00915 	stw	r3,36(r2)
}
 400e878:	0001883a 	nop
 400e87c:	e037883a 	mov	sp,fp
 400e880:	df000017 	ldw	fp,0(sp)
 400e884:	dec00104 	addi	sp,sp,4
 400e888:	f800283a 	ret

0400e88c <alt_avalon_i2c_check_nack>:

/*if nack detected, status is set to ALT_AVALON_I2C_NACK_ERR*/
void alt_avalon_i2c_check_nack(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{    
 400e88c:	defffd04 	addi	sp,sp,-12
 400e890:	df000215 	stw	fp,8(sp)
 400e894:	df000204 	addi	fp,sp,8
 400e898:	e13ffe15 	stw	r4,-8(fp)
 400e89c:	e17fff15 	stw	r5,-4(fp)
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_NACK_DET_MSK)
 400e8a0:	e0bffe17 	ldw	r2,-8(fp)
 400e8a4:	10800317 	ldw	r2,12(r2)
 400e8a8:	10800404 	addi	r2,r2,16
 400e8ac:	10800037 	ldwio	r2,0(r2)
 400e8b0:	1080010c 	andi	r2,r2,4
 400e8b4:	10000326 	beq	r2,zero,400e8c4 <alt_avalon_i2c_check_nack+0x38>
    {
      *status=ALT_AVALON_I2C_NACK_ERR;
 400e8b8:	e0bfff17 	ldw	r2,-4(fp)
 400e8bc:	00fffec4 	movi	r3,-5
 400e8c0:	10c00015 	stw	r3,0(r2)
    }
}
 400e8c4:	0001883a 	nop
 400e8c8:	e037883a 	mov	sp,fp
 400e8cc:	df000017 	ldw	fp,0(sp)
 400e8d0:	dec00104 	addi	sp,sp,4
 400e8d4:	f800283a 	ret

0400e8d8 <alt_avalon_i2c_check_arblost>:

/*if arb lost is detected, status is set to ALT_AVALON_I2C_ARB_LOST_ERR*/
void alt_avalon_i2c_check_arblost(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{      
 400e8d8:	defffd04 	addi	sp,sp,-12
 400e8dc:	df000215 	stw	fp,8(sp)
 400e8e0:	df000204 	addi	fp,sp,8
 400e8e4:	e13ffe15 	stw	r4,-8(fp)
 400e8e8:	e17fff15 	stw	r5,-4(fp)
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ARBLOST_DET_MSK)
 400e8ec:	e0bffe17 	ldw	r2,-8(fp)
 400e8f0:	10800317 	ldw	r2,12(r2)
 400e8f4:	10800404 	addi	r2,r2,16
 400e8f8:	10800037 	ldwio	r2,0(r2)
 400e8fc:	1080020c 	andi	r2,r2,8
 400e900:	10000326 	beq	r2,zero,400e910 <alt_avalon_i2c_check_arblost+0x38>
    {
      *status=ALT_AVALON_I2C_ARB_LOST_ERR;
 400e904:	e0bfff17 	ldw	r2,-4(fp)
 400e908:	00fffe84 	movi	r3,-6
 400e90c:	10c00015 	stw	r3,0(r2)
    }
}
 400e910:	0001883a 	nop
 400e914:	e037883a 	mov	sp,fp
 400e918:	df000017 	ldw	fp,0(sp)
 400e91c:	dec00104 	addi	sp,sp,4
 400e920:	f800283a 	ret

0400e924 <alt_avalon_i2c_interrupt_transaction_status>:

ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_interrupt_transaction_status(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 400e924:	defff804 	addi	sp,sp,-32
 400e928:	dfc00715 	stw	ra,28(sp)
 400e92c:	df000615 	stw	fp,24(sp)
 400e930:	df000604 	addi	fp,sp,24
 400e934:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 400e938:	e03ffc15 	stw	zero,-16(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;
 400e93c:	e0bfff17 	ldw	r2,-4(fp)
 400e940:	10800717 	ldw	r2,28(r2)
 400e944:	e0bffb15 	stw	r2,-20(fp)
    alt_u32 timeout=10000 * irq_data->size + 10000;
 400e948:	e0bffb17 	ldw	r2,-20(fp)
 400e94c:	10800117 	ldw	r2,4(r2)
 400e950:	10800044 	addi	r2,r2,1
 400e954:	0149c404 	movi	r5,10000
 400e958:	1009883a 	mov	r4,r2
 400e95c:	400a9ec0 	call	400a9ec <__mulsi3>
 400e960:	e0bffa15 	stw	r2,-24(fp)
    alt_u32 saveints,temp_bytes_read;
    
    /* save current enabled interrupts */
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&saveints);
 400e964:	e0bffd04 	addi	r2,fp,-12
 400e968:	100b883a 	mov	r5,r2
 400e96c:	e13fff17 	ldw	r4,-4(fp)
 400e970:	400f7bc0 	call	400f7bc <alt_avalon_i2c_enabled_ints_get>
    
    /* disable the enabled interrupts */
    alt_avalon_i2c_int_disable(i2c_dev,saveints);
 400e974:	e0bffd17 	ldw	r2,-12(fp)
 400e978:	100b883a 	mov	r5,r2
 400e97c:	e13fff17 	ldw	r4,-4(fp)
 400e980:	400f6f00 	call	400f6f0 <alt_avalon_i2c_int_disable>
    
    alt_avalon_i2c_check_nack(i2c_dev,&status);
 400e984:	e0bffc04 	addi	r2,fp,-16
 400e988:	100b883a 	mov	r5,r2
 400e98c:	e13fff17 	ldw	r4,-4(fp)
 400e990:	400e88c0 	call	400e88c <alt_avalon_i2c_check_nack>

    if (status!=ALT_AVALON_I2C_SUCCESS)
 400e994:	e0bffc17 	ldw	r2,-16(fp)
 400e998:	10002226 	beq	r2,zero,400ea24 <alt_avalon_i2c_interrupt_transaction_status+0x100>
    {
      if (irq_data->irq_busy)
 400e99c:	e0bffb17 	ldw	r2,-20(fp)
 400e9a0:	10800217 	ldw	r2,8(r2)
 400e9a4:	10001d26 	beq	r2,zero,400ea1c <alt_avalon_i2c_interrupt_transaction_status+0xf8>
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
 400e9a8:	00000d06 	br	400e9e0 <alt_avalon_i2c_interrupt_transaction_status+0xbc>
        {
              if (timeout<10) alt_busy_sleep(10000);
 400e9ac:	e0bffa17 	ldw	r2,-24(fp)
 400e9b0:	108002a8 	cmpgeui	r2,r2,10
 400e9b4:	1000021e 	bne	r2,zero,400e9c0 <alt_avalon_i2c_interrupt_transaction_status+0x9c>
 400e9b8:	0109c404 	movi	r4,10000
 400e9bc:	4010ec40 	call	4010ec4 <alt_busy_sleep>
              if (--timeout == 0)
 400e9c0:	e0bffa17 	ldw	r2,-24(fp)
 400e9c4:	10bfffc4 	addi	r2,r2,-1
 400e9c8:	e0bffa15 	stw	r2,-24(fp)
 400e9cc:	e0bffa17 	ldw	r2,-24(fp)
 400e9d0:	1000031e 	bne	r2,zero,400e9e0 <alt_avalon_i2c_interrupt_transaction_status+0xbc>
              {
                 status = ALT_AVALON_I2C_TIMEOUT;
 400e9d4:	00bfff84 	movi	r2,-2
 400e9d8:	e0bffc15 	stw	r2,-16(fp)
                 break;
 400e9dc:	00000306 	br	400e9ec <alt_avalon_i2c_interrupt_transaction_status+0xc8>

    if (status!=ALT_AVALON_I2C_SUCCESS)
    {
      if (irq_data->irq_busy)
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
 400e9e0:	e13fff17 	ldw	r4,-4(fp)
 400e9e4:	400e4b80 	call	400e4b8 <alt_avalon_i2c_is_busy>
 400e9e8:	103ff01e 	bne	r2,zero,400e9ac <__alt_data_end+0xfc00e9ac>
                 break;
              }
        }
          
        /*clear any rx entries */
        alt_avalon_i2c_rx_read_available(i2c_dev, irq_data->buffer,0,&temp_bytes_read);
 400e9ec:	e0bffb17 	ldw	r2,-20(fp)
 400e9f0:	10800017 	ldw	r2,0(r2)
 400e9f4:	e0fffe04 	addi	r3,fp,-8
 400e9f8:	180f883a 	mov	r7,r3
 400e9fc:	000d883a 	mov	r6,zero
 400ea00:	100b883a 	mov	r5,r2
 400ea04:	e13fff17 	ldw	r4,-4(fp)
 400ea08:	400e4fc0 	call	400e4fc <alt_avalon_i2c_rx_read_available>
       
        /*disable the ip.  The ip is disabled and enabled for each transaction. */
        alt_avalon_i2c_disable(i2c_dev);
 400ea0c:	e13fff17 	ldw	r4,-4(fp)
 400ea10:	400e1600 	call	400e160 <alt_avalon_i2c_disable>
          
        /*abort the transaction */
        irq_data->irq_busy=0;
 400ea14:	e0bffb17 	ldw	r2,-20(fp)
 400ea18:	10000215 	stw	zero,8(r2)
      }
      
      /*return nack error so transaction can be retried*/
      return status;
 400ea1c:	e0bffc17 	ldw	r2,-16(fp)
 400ea20:	00000a06 	br	400ea4c <alt_avalon_i2c_interrupt_transaction_status+0x128>
    }
    
    if (irq_data->irq_busy)
 400ea24:	e0bffb17 	ldw	r2,-20(fp)
 400ea28:	10800217 	ldw	r2,8(r2)
 400ea2c:	10000626 	beq	r2,zero,400ea48 <alt_avalon_i2c_interrupt_transaction_status+0x124>
    {
        /*re-enable the interrupts*/
        alt_avalon_i2c_int_enable(i2c_dev,saveints);
 400ea30:	e0bffd17 	ldw	r2,-12(fp)
 400ea34:	100b883a 	mov	r5,r2
 400ea38:	e13fff17 	ldw	r4,-4(fp)
 400ea3c:	400f7580 	call	400f758 <alt_avalon_i2c_int_enable>
        
        /*return transaction still busy*/
        return ALT_AVALON_I2C_BUSY;
 400ea40:	00bffe44 	movi	r2,-7
 400ea44:	00000106 	br	400ea4c <alt_avalon_i2c_interrupt_transaction_status+0x128>
    }
    
    /*return transaction completed status, ok to do another transaction*/
    return ALT_AVALON_I2C_SUCCESS;
 400ea48:	0005883a 	mov	r2,zero
}
 400ea4c:	e037883a 	mov	sp,fp
 400ea50:	dfc00117 	ldw	ra,4(sp)
 400ea54:	df000017 	ldw	fp,0(sp)
 400ea58:	dec00204 	addi	sp,sp,8
 400ea5c:	f800283a 	ret

0400ea60 <alt_avalon_i2c_master_tx>:
/*transmit function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_tx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       const alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
 400ea60:	defff704 	addi	sp,sp,-36
 400ea64:	dfc00815 	stw	ra,32(sp)
 400ea68:	df000715 	stw	fp,28(sp)
 400ea6c:	df000704 	addi	fp,sp,28
 400ea70:	e13ffc15 	stw	r4,-16(fp)
 400ea74:	e17ffd15 	stw	r5,-12(fp)
 400ea78:	e1bffe15 	stw	r6,-8(fp)
 400ea7c:	3805883a 	mov	r2,r7
 400ea80:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 400ea84:	0089c404 	movi	r2,10000
 400ea88:	e0bffb15 	stw	r2,-20(fp)
    
    while (retry--)
 400ea8c:	00002206 	br	400eb18 <alt_avalon_i2c_master_tx+0xb8>
    {
      if (retry<10) alt_busy_sleep(10000);
 400ea90:	e0bffb17 	ldw	r2,-20(fp)
 400ea94:	108002a8 	cmpgeui	r2,r2,10
 400ea98:	1000021e 	bne	r2,zero,400eaa4 <alt_avalon_i2c_master_tx+0x44>
 400ea9c:	0109c404 	movi	r4,10000
 400eaa0:	4010ec40 	call	4010ec4 <alt_busy_sleep>
      if (use_interrupts)
 400eaa4:	e0bfff03 	ldbu	r2,-4(fp)
 400eaa8:	10000926 	beq	r2,zero,400ead0 <alt_avalon_i2c_master_tx+0x70>
      {
         status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP); 
 400eaac:	00800044 	movi	r2,1
 400eab0:	d8800015 	stw	r2,0(sp)
 400eab4:	000f883a 	mov	r7,zero
 400eab8:	e1bffe17 	ldw	r6,-8(fp)
 400eabc:	e17ffd17 	ldw	r5,-12(fp)
 400eac0:	e13ffc17 	ldw	r4,-16(fp)
 400eac4:	400f00c0 	call	400f00c <alt_avalon_i2c_master_transmit_using_interrupts>
 400eac8:	e0bffa15 	stw	r2,-24(fp)
 400eacc:	00000806 	br	400eaf0 <alt_avalon_i2c_master_tx+0x90>
      }
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
 400ead0:	00800044 	movi	r2,1
 400ead4:	d8800015 	stw	r2,0(sp)
 400ead8:	000f883a 	mov	r7,zero
 400eadc:	e1bffe17 	ldw	r6,-8(fp)
 400eae0:	e17ffd17 	ldw	r5,-12(fp)
 400eae4:	e13ffc17 	ldw	r4,-16(fp)
 400eae8:	400ee4c0 	call	400ee4c <alt_avalon_i2c_master_transmit>
 400eaec:	e0bffa15 	stw	r2,-24(fp)
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 400eaf0:	e0bffa17 	ldw	r2,-24(fp)
 400eaf4:	10bffea0 	cmpeqi	r2,r2,-6
 400eaf8:	1000061e 	bne	r2,zero,400eb14 <alt_avalon_i2c_master_tx+0xb4>
 400eafc:	e0bffa17 	ldw	r2,-24(fp)
 400eb00:	10bffee0 	cmpeqi	r2,r2,-5
 400eb04:	1000031e 	bne	r2,zero,400eb14 <alt_avalon_i2c_master_tx+0xb4>
 400eb08:	e0bffa17 	ldw	r2,-24(fp)
 400eb0c:	10bffe58 	cmpnei	r2,r2,-7
 400eb10:	1000061e 	bne	r2,zero,400eb2c <alt_avalon_i2c_master_tx+0xcc>
 400eb14:	0001883a 	nop
                                       const alt_u8 use_interrupts)
{
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    while (retry--)
 400eb18:	e0bffb17 	ldw	r2,-20(fp)
 400eb1c:	10ffffc4 	addi	r3,r2,-1
 400eb20:	e0fffb15 	stw	r3,-20(fp)
 400eb24:	103fda1e 	bne	r2,zero,400ea90 <__alt_data_end+0xfc00ea90>
 400eb28:	00000106 	br	400eb30 <alt_avalon_i2c_master_tx+0xd0>
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
      break;
 400eb2c:	0001883a 	nop
    }

    return status;
 400eb30:	e0bffa17 	ldw	r2,-24(fp)
}        
 400eb34:	e037883a 	mov	sp,fp
 400eb38:	dfc00117 	ldw	ra,4(sp)
 400eb3c:	df000017 	ldw	fp,0(sp)
 400eb40:	dec00204 	addi	sp,sp,8
 400eb44:	f800283a 	ret

0400eb48 <alt_avalon_i2c_master_rx>:
/*receive function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_rx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
 400eb48:	defff704 	addi	sp,sp,-36
 400eb4c:	dfc00815 	stw	ra,32(sp)
 400eb50:	df000715 	stw	fp,28(sp)
 400eb54:	df000704 	addi	fp,sp,28
 400eb58:	e13ffc15 	stw	r4,-16(fp)
 400eb5c:	e17ffd15 	stw	r5,-12(fp)
 400eb60:	e1bffe15 	stw	r6,-8(fp)
 400eb64:	3805883a 	mov	r2,r7
 400eb68:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 400eb6c:	0089c404 	movi	r2,10000
 400eb70:	e0bffb15 	stw	r2,-20(fp)
    
    if (use_interrupts) 
 400eb74:	e0bfff03 	ldbu	r2,-4(fp)
 400eb78:	10003426 	beq	r2,zero,400ec4c <alt_avalon_i2c_master_rx+0x104>
    {
      while (retry--) 
 400eb7c:	00001706 	br	400ebdc <alt_avalon_i2c_master_rx+0x94>
      {
        if (retry<10) alt_busy_sleep(10000);      
 400eb80:	e0bffb17 	ldw	r2,-20(fp)
 400eb84:	108002a8 	cmpgeui	r2,r2,10
 400eb88:	1000021e 	bne	r2,zero,400eb94 <alt_avalon_i2c_master_rx+0x4c>
 400eb8c:	0109c404 	movi	r4,10000
 400eb90:	4010ec40 	call	4010ec4 <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
 400eb94:	00800044 	movi	r2,1
 400eb98:	d8800015 	stw	r2,0(sp)
 400eb9c:	000f883a 	mov	r7,zero
 400eba0:	e1bffe17 	ldw	r6,-8(fp)
 400eba4:	e17ffd17 	ldw	r5,-12(fp)
 400eba8:	e13ffc17 	ldw	r4,-16(fp)
 400ebac:	400f4280 	call	400f428 <alt_avalon_i2c_master_receive_using_interrupts>
 400ebb0:	e0bffa15 	stw	r2,-24(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 400ebb4:	e0bffa17 	ldw	r2,-24(fp)
 400ebb8:	10bffea0 	cmpeqi	r2,r2,-6
 400ebbc:	1000061e 	bne	r2,zero,400ebd8 <alt_avalon_i2c_master_rx+0x90>
 400ebc0:	e0bffa17 	ldw	r2,-24(fp)
 400ebc4:	10bffee0 	cmpeqi	r2,r2,-5
 400ebc8:	1000031e 	bne	r2,zero,400ebd8 <alt_avalon_i2c_master_rx+0x90>
 400ebcc:	e0bffa17 	ldw	r2,-24(fp)
 400ebd0:	10bffe58 	cmpnei	r2,r2,-7
 400ebd4:	1000221e 	bne	r2,zero,400ec60 <alt_avalon_i2c_master_rx+0x118>
 400ebd8:	0001883a 	nop
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts) 
    {
      while (retry--) 
 400ebdc:	e0bffb17 	ldw	r2,-20(fp)
 400ebe0:	10ffffc4 	addi	r3,r2,-1
 400ebe4:	e0fffb15 	stw	r3,-20(fp)
 400ebe8:	103fe51e 	bne	r2,zero,400eb80 <__alt_data_end+0xfc00eb80>
 400ebec:	00001f06 	br	400ec6c <alt_avalon_i2c_master_rx+0x124>
    }
    else
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
 400ebf0:	e0bffb17 	ldw	r2,-20(fp)
 400ebf4:	108002a8 	cmpgeui	r2,r2,10
 400ebf8:	1000021e 	bne	r2,zero,400ec04 <alt_avalon_i2c_master_rx+0xbc>
 400ebfc:	0109c404 	movi	r4,10000
 400ec00:	4010ec40 	call	4010ec4 <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
 400ec04:	00800044 	movi	r2,1
 400ec08:	d8800015 	stw	r2,0(sp)
 400ec0c:	000f883a 	mov	r7,zero
 400ec10:	e1bffe17 	ldw	r6,-8(fp)
 400ec14:	e17ffd17 	ldw	r5,-12(fp)
 400ec18:	e13ffc17 	ldw	r4,-16(fp)
 400ec1c:	400f2180 	call	400f218 <alt_avalon_i2c_master_receive>
 400ec20:	e0bffa15 	stw	r2,-24(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 400ec24:	e0bffa17 	ldw	r2,-24(fp)
 400ec28:	10bffea0 	cmpeqi	r2,r2,-6
 400ec2c:	1000061e 	bne	r2,zero,400ec48 <alt_avalon_i2c_master_rx+0x100>
 400ec30:	e0bffa17 	ldw	r2,-24(fp)
 400ec34:	10bffee0 	cmpeqi	r2,r2,-5
 400ec38:	1000031e 	bne	r2,zero,400ec48 <alt_avalon_i2c_master_rx+0x100>
 400ec3c:	e0bffa17 	ldw	r2,-24(fp)
 400ec40:	10bffe58 	cmpnei	r2,r2,-7
 400ec44:	1000081e 	bne	r2,zero,400ec68 <alt_avalon_i2c_master_rx+0x120>
 400ec48:	0001883a 	nop
        break;
      }
    }
    else
    {
      while (retry--) 
 400ec4c:	e0bffb17 	ldw	r2,-20(fp)
 400ec50:	10ffffc4 	addi	r3,r2,-1
 400ec54:	e0fffb15 	stw	r3,-20(fp)
 400ec58:	103fe51e 	bne	r2,zero,400ebf0 <__alt_data_end+0xfc00ebf0>
 400ec5c:	00000306 	br	400ec6c <alt_avalon_i2c_master_rx+0x124>
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
        break;
 400ec60:	0001883a 	nop
 400ec64:	00000106 	br	400ec6c <alt_avalon_i2c_master_rx+0x124>
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
        status = alt_avalon_i2c_master_receive(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
        break;
 400ec68:	0001883a 	nop
      }
    }
    
    return status;
 400ec6c:	e0bffa17 	ldw	r2,-24(fp)
}        
 400ec70:	e037883a 	mov	sp,fp
 400ec74:	dfc00117 	ldw	ra,4(sp)
 400ec78:	df000017 	ldw	fp,0(sp)
 400ec7c:	dec00204 	addi	sp,sp,8
 400ec80:	f800283a 	ret

0400ec84 <alt_avalon_i2c_master_tx_rx>:
                                       const alt_u8 * txbuffer,
                                       const alt_u32 txsize,
                                       alt_u8 * rxbuffer,
                                       const alt_u32 rxsize,
                                       const alt_u8 use_interrupts)                                       
{
 400ec84:	defff604 	addi	sp,sp,-40
 400ec88:	dfc00915 	stw	ra,36(sp)
 400ec8c:	df000815 	stw	fp,32(sp)
 400ec90:	df000804 	addi	fp,sp,32
 400ec94:	e13ffb15 	stw	r4,-20(fp)
 400ec98:	e17ffc15 	stw	r5,-16(fp)
 400ec9c:	e1bffd15 	stw	r6,-12(fp)
 400eca0:	e1fffe15 	stw	r7,-8(fp)
 400eca4:	e0800317 	ldw	r2,12(fp)
 400eca8:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 400ecac:	0089c404 	movi	r2,10000
 400ecb0:	e0bffa15 	stw	r2,-24(fp)
    
    if (use_interrupts)
 400ecb4:	e0bfff03 	ldbu	r2,-4(fp)
 400ecb8:	10005626 	beq	r2,zero,400ee14 <alt_avalon_i2c_master_tx_rx+0x190>
    {
      while (retry--) 
 400ecbc:	00002806 	br	400ed60 <alt_avalon_i2c_master_tx_rx+0xdc>
      {
        if (retry<10) alt_busy_sleep(10000);      
 400ecc0:	e0bffa17 	ldw	r2,-24(fp)
 400ecc4:	108002a8 	cmpgeui	r2,r2,10
 400ecc8:	1000021e 	bne	r2,zero,400ecd4 <alt_avalon_i2c_master_tx_rx+0x50>
 400eccc:	0109c404 	movi	r4,10000
 400ecd0:	4010ec40 	call	4010ec4 <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
 400ecd4:	d8000015 	stw	zero,0(sp)
 400ecd8:	000f883a 	mov	r7,zero
 400ecdc:	e1bffd17 	ldw	r6,-12(fp)
 400ece0:	e17ffc17 	ldw	r5,-16(fp)
 400ece4:	e13ffb17 	ldw	r4,-20(fp)
 400ece8:	400f00c0 	call	400f00c <alt_avalon_i2c_master_transmit_using_interrupts>
 400ecec:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 400ecf0:	e0bff917 	ldw	r2,-28(fp)
 400ecf4:	10bffea0 	cmpeqi	r2,r2,-6
 400ecf8:	1000191e 	bne	r2,zero,400ed60 <alt_avalon_i2c_master_tx_rx+0xdc>
 400ecfc:	e0bff917 	ldw	r2,-28(fp)
 400ed00:	10bffee0 	cmpeqi	r2,r2,-5
 400ed04:	1000161e 	bne	r2,zero,400ed60 <alt_avalon_i2c_master_tx_rx+0xdc>
 400ed08:	e0bff917 	ldw	r2,-28(fp)
 400ed0c:	10bffe58 	cmpnei	r2,r2,-7
 400ed10:	1000011e 	bne	r2,zero,400ed18 <alt_avalon_i2c_master_tx_rx+0x94>
 400ed14:	00001206 	br	400ed60 <alt_avalon_i2c_master_tx_rx+0xdc>
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
 400ed18:	00800044 	movi	r2,1
 400ed1c:	d8800015 	stw	r2,0(sp)
 400ed20:	01c00044 	movi	r7,1
 400ed24:	e1800217 	ldw	r6,8(fp)
 400ed28:	e17ffe17 	ldw	r5,-8(fp)
 400ed2c:	e13ffb17 	ldw	r4,-20(fp)
 400ed30:	400f4280 	call	400f428 <alt_avalon_i2c_master_receive_using_interrupts>
 400ed34:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 400ed38:	e0bff917 	ldw	r2,-28(fp)
 400ed3c:	10bffea0 	cmpeqi	r2,r2,-6
 400ed40:	1000061e 	bne	r2,zero,400ed5c <alt_avalon_i2c_master_tx_rx+0xd8>
 400ed44:	e0bff917 	ldw	r2,-28(fp)
 400ed48:	10bffee0 	cmpeqi	r2,r2,-5
 400ed4c:	1000031e 	bne	r2,zero,400ed5c <alt_avalon_i2c_master_tx_rx+0xd8>
 400ed50:	e0bff917 	ldw	r2,-28(fp)
 400ed54:	10bffe58 	cmpnei	r2,r2,-7
 400ed58:	1000331e 	bne	r2,zero,400ee28 <alt_avalon_i2c_master_tx_rx+0x1a4>
 400ed5c:	0001883a 	nop
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts)
    {
      while (retry--) 
 400ed60:	e0bffa17 	ldw	r2,-24(fp)
 400ed64:	10ffffc4 	addi	r3,r2,-1
 400ed68:	e0fffa15 	stw	r3,-24(fp)
 400ed6c:	103fd41e 	bne	r2,zero,400ecc0 <__alt_data_end+0xfc00ecc0>
 400ed70:	00003006 	br	400ee34 <alt_avalon_i2c_master_tx_rx+0x1b0>
    }
    else 
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
 400ed74:	e0bffa17 	ldw	r2,-24(fp)
 400ed78:	108002a8 	cmpgeui	r2,r2,10
 400ed7c:	1000021e 	bne	r2,zero,400ed88 <alt_avalon_i2c_master_tx_rx+0x104>
 400ed80:	0109c404 	movi	r4,10000
 400ed84:	4010ec40 	call	4010ec4 <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
 400ed88:	d8000015 	stw	zero,0(sp)
 400ed8c:	000f883a 	mov	r7,zero
 400ed90:	e1bffd17 	ldw	r6,-12(fp)
 400ed94:	e17ffc17 	ldw	r5,-16(fp)
 400ed98:	e13ffb17 	ldw	r4,-20(fp)
 400ed9c:	400ee4c0 	call	400ee4c <alt_avalon_i2c_master_transmit>
 400eda0:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 400eda4:	e0bff917 	ldw	r2,-28(fp)
 400eda8:	10bffea0 	cmpeqi	r2,r2,-6
 400edac:	1000191e 	bne	r2,zero,400ee14 <alt_avalon_i2c_master_tx_rx+0x190>
 400edb0:	e0bff917 	ldw	r2,-28(fp)
 400edb4:	10bffee0 	cmpeqi	r2,r2,-5
 400edb8:	1000161e 	bne	r2,zero,400ee14 <alt_avalon_i2c_master_tx_rx+0x190>
 400edbc:	e0bff917 	ldw	r2,-28(fp)
 400edc0:	10bffe58 	cmpnei	r2,r2,-7
 400edc4:	1000011e 	bne	r2,zero,400edcc <alt_avalon_i2c_master_tx_rx+0x148>
 400edc8:	00001206 	br	400ee14 <alt_avalon_i2c_master_tx_rx+0x190>

        status = alt_avalon_i2c_master_receive(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
 400edcc:	00800044 	movi	r2,1
 400edd0:	d8800015 	stw	r2,0(sp)
 400edd4:	01c00044 	movi	r7,1
 400edd8:	e1800217 	ldw	r6,8(fp)
 400eddc:	e17ffe17 	ldw	r5,-8(fp)
 400ede0:	e13ffb17 	ldw	r4,-20(fp)
 400ede4:	400f2180 	call	400f218 <alt_avalon_i2c_master_receive>
 400ede8:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 400edec:	e0bff917 	ldw	r2,-28(fp)
 400edf0:	10bffea0 	cmpeqi	r2,r2,-6
 400edf4:	1000061e 	bne	r2,zero,400ee10 <alt_avalon_i2c_master_tx_rx+0x18c>
 400edf8:	e0bff917 	ldw	r2,-28(fp)
 400edfc:	10bffee0 	cmpeqi	r2,r2,-5
 400ee00:	1000031e 	bne	r2,zero,400ee10 <alt_avalon_i2c_master_tx_rx+0x18c>
 400ee04:	e0bff917 	ldw	r2,-28(fp)
 400ee08:	10bffe58 	cmpnei	r2,r2,-7
 400ee0c:	1000081e 	bne	r2,zero,400ee30 <alt_avalon_i2c_master_tx_rx+0x1ac>
 400ee10:	0001883a 	nop
        break;
      }
    }
    else 
    {
      while (retry--) 
 400ee14:	e0bffa17 	ldw	r2,-24(fp)
 400ee18:	10ffffc4 	addi	r3,r2,-1
 400ee1c:	e0fffa15 	stw	r3,-24(fp)
 400ee20:	103fd41e 	bne	r2,zero,400ed74 <__alt_data_end+0xfc00ed74>
 400ee24:	00000306 	br	400ee34 <alt_avalon_i2c_master_tx_rx+0x1b0>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        break;
 400ee28:	0001883a 	nop
 400ee2c:	00000106 	br	400ee34 <alt_avalon_i2c_master_tx_rx+0x1b0>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;

        status = alt_avalon_i2c_master_receive(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        break;
 400ee30:	0001883a 	nop
      }
    }
    
    return status;
 400ee34:	e0bff917 	ldw	r2,-28(fp)
}                                       
 400ee38:	e037883a 	mov	sp,fp
 400ee3c:	dfc00117 	ldw	ra,4(sp)
 400ee40:	df000017 	ldw	fp,0(sp)
 400ee44:	dec00204 	addi	sp,sp,8
 400ee48:	f800283a 	ret

0400ee4c <alt_avalon_i2c_master_transmit>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
 400ee4c:	defff704 	addi	sp,sp,-36
 400ee50:	dfc00815 	stw	ra,32(sp)
 400ee54:	df000715 	stw	fp,28(sp)
 400ee58:	df000704 	addi	fp,sp,28
 400ee5c:	e13ffb15 	stw	r4,-20(fp)
 400ee60:	e17ffc15 	stw	r5,-16(fp)
 400ee64:	e1bffd15 	stw	r6,-12(fp)
 400ee68:	3807883a 	mov	r3,r7
 400ee6c:	e0800217 	ldw	r2,8(fp)
 400ee70:	e0fffe05 	stb	r3,-8(fp)
 400ee74:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 400ee78:	e03ffa15 	stw	zero,-24(fp)
    alt_u32 timeout=size * 10000;
 400ee7c:	0149c404 	movi	r5,10000
 400ee80:	e13ffd17 	ldw	r4,-12(fp)
 400ee84:	400a9ec0 	call	400a9ec <__mulsi3>
 400ee88:	e0bff915 	stw	r2,-28(fp)
    
    if (size==0)
 400ee8c:	e0bffd17 	ldw	r2,-12(fp)
 400ee90:	1000021e 	bne	r2,zero,400ee9c <alt_avalon_i2c_master_transmit+0x50>
    {
      return ALT_AVALON_I2C_SUCCESS;
 400ee94:	0005883a 	mov	r2,zero
 400ee98:	00005706 	br	400eff8 <alt_avalon_i2c_master_transmit+0x1ac>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 400ee9c:	e0bffe03 	ldbu	r2,-8(fp)
 400eea0:	10000a1e 	bne	r2,zero,400eecc <alt_avalon_i2c_master_transmit+0x80>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 400eea4:	e13ffb17 	ldw	r4,-20(fp)
 400eea8:	400e0c80 	call	400e0c8 <alt_avalon_i2c_enable>
 400eeac:	e0bffa15 	stw	r2,-24(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 400eeb0:	e0bffa17 	ldw	r2,-24(fp)
 400eeb4:	10000226 	beq	r2,zero,400eec0 <alt_avalon_i2c_master_transmit+0x74>
      {
        return status;
 400eeb8:	e0bffa17 	ldw	r2,-24(fp)
 400eebc:	00004e06 	br	400eff8 <alt_avalon_i2c_master_transmit+0x1ac>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400eec0:	01400704 	movi	r5,28
 400eec4:	e13ffb17 	ldw	r4,-20(fp)
 400eec8:	400f6b40 	call	400f6b4 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
 400eecc:	e0bffe03 	ldbu	r2,-8(fp)
 400eed0:	100d883a 	mov	r6,r2
 400eed4:	000b883a 	mov	r5,zero
 400eed8:	e13ffb17 	ldw	r4,-20(fp)
 400eedc:	400e7300 	call	400e730 <alt_avalon_i2c_send_address>
 400eee0:	e0bffa15 	stw	r2,-24(fp)
      
    if (status == ALT_AVALON_I2C_SUCCESS)
 400eee4:	e0bffa17 	ldw	r2,-24(fp)
 400eee8:	1000271e 	bne	r2,zero,400ef88 <alt_avalon_i2c_master_transmit+0x13c>
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 400eeec:	00000f06 	br	400ef2c <alt_avalon_i2c_master_transmit+0xe0>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 400eef0:	e0bffc17 	ldw	r2,-16(fp)
 400eef4:	10800003 	ldbu	r2,0(r2)
 400eef8:	10803fcc 	andi	r2,r2,255
 400eefc:	000f883a 	mov	r7,zero
 400ef00:	000d883a 	mov	r6,zero
 400ef04:	100b883a 	mov	r5,r2
 400ef08:	e13ffb17 	ldw	r4,-20(fp)
 400ef0c:	400e64c0 	call	400e64c <alt_avalon_i2c_cmd_write>
 400ef10:	e0bffa15 	stw	r2,-24(fp)
            
            ++buffer;
 400ef14:	e0bffc17 	ldw	r2,-16(fp)
 400ef18:	10800044 	addi	r2,r2,1
 400ef1c:	e0bffc15 	stw	r2,-16(fp)
            --size;
 400ef20:	e0bffd17 	ldw	r2,-12(fp)
 400ef24:	10bfffc4 	addi	r2,r2,-1
 400ef28:	e0bffd15 	stw	r2,-12(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
      
    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 400ef2c:	e0bffd17 	ldw	r2,-12(fp)
 400ef30:	108000b0 	cmpltui	r2,r2,2
 400ef34:	1000021e 	bne	r2,zero,400ef40 <alt_avalon_i2c_master_transmit+0xf4>
 400ef38:	e0bffa17 	ldw	r2,-24(fp)
 400ef3c:	103fec26 	beq	r2,zero,400eef0 <__alt_data_end+0xfc00eef0>
            ++buffer;
            --size;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 400ef40:	e0bffa17 	ldw	r2,-24(fp)
 400ef44:	1000101e 	bne	r2,zero,400ef88 <alt_avalon_i2c_master_transmit+0x13c>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 400ef48:	e0bffc17 	ldw	r2,-16(fp)
 400ef4c:	10800003 	ldbu	r2,0(r2)
 400ef50:	10803fcc 	andi	r2,r2,255
 400ef54:	e0ffff03 	ldbu	r3,-4(fp)
 400ef58:	180f883a 	mov	r7,r3
 400ef5c:	000d883a 	mov	r6,zero
 400ef60:	100b883a 	mov	r5,r2
 400ef64:	e13ffb17 	ldw	r4,-20(fp)
 400ef68:	400e64c0 	call	400e64c <alt_avalon_i2c_cmd_write>
 400ef6c:	e0bffa15 	stw	r2,-24(fp)

            ++buffer;
 400ef70:	e0bffc17 	ldw	r2,-16(fp)
 400ef74:	10800044 	addi	r2,r2,1
 400ef78:	e0bffc15 	stw	r2,-16(fp)
            --size;
 400ef7c:	e0bffd17 	ldw	r2,-12(fp)
 400ef80:	10bfffc4 	addi	r2,r2,-1
 400ef84:	e0bffd15 	stw	r2,-12(fp)
        }
    }
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
 400ef88:	e0bfff03 	ldbu	r2,-4(fp)
 400ef8c:	1000101e 	bne	r2,zero,400efd0 <alt_avalon_i2c_master_transmit+0x184>
 400ef90:	e0bffa17 	ldw	r2,-24(fp)
 400ef94:	10001726 	beq	r2,zero,400eff4 <alt_avalon_i2c_master_transmit+0x1a8>
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 400ef98:	00000d06 	br	400efd0 <alt_avalon_i2c_master_transmit+0x184>
        {
            if (timeout<10) alt_busy_sleep(10000);
 400ef9c:	e0bff917 	ldw	r2,-28(fp)
 400efa0:	108002a8 	cmpgeui	r2,r2,10
 400efa4:	1000021e 	bne	r2,zero,400efb0 <alt_avalon_i2c_master_transmit+0x164>
 400efa8:	0109c404 	movi	r4,10000
 400efac:	4010ec40 	call	4010ec4 <alt_busy_sleep>
            if (--timeout == 0)
 400efb0:	e0bff917 	ldw	r2,-28(fp)
 400efb4:	10bfffc4 	addi	r2,r2,-1
 400efb8:	e0bff915 	stw	r2,-28(fp)
 400efbc:	e0bff917 	ldw	r2,-28(fp)
 400efc0:	1000031e 	bne	r2,zero,400efd0 <alt_avalon_i2c_master_transmit+0x184>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 400efc4:	00bfff84 	movi	r2,-2
 400efc8:	e0bffa15 	stw	r2,-24(fp)
               break;
 400efcc:	00000306 	br	400efdc <alt_avalon_i2c_master_transmit+0x190>
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 400efd0:	e13ffb17 	ldw	r4,-20(fp)
 400efd4:	400e4b80 	call	400e4b8 <alt_avalon_i2c_is_busy>
 400efd8:	103ff01e 	bne	r2,zero,400ef9c <__alt_data_end+0xfc00ef9c>
               break;
            }
        }
     
        /*check for a nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);
 400efdc:	e0bffa04 	addi	r2,fp,-24
 400efe0:	100b883a 	mov	r5,r2
 400efe4:	e13ffb17 	ldw	r4,-20(fp)
 400efe8:	400e88c0 	call	400e88c <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 400efec:	e13ffb17 	ldw	r4,-20(fp)
 400eff0:	400e1600 	call	400e160 <alt_avalon_i2c_disable>
    }


    return status;
 400eff4:	e0bffa17 	ldw	r2,-24(fp)
}
 400eff8:	e037883a 	mov	sp,fp
 400effc:	dfc00117 	ldw	ra,4(sp)
 400f000:	df000017 	ldw	fp,0(sp)
 400f004:	dec00204 	addi	sp,sp,8
 400f008:	f800283a 	ret

0400f00c <alt_avalon_i2c_master_transmit_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
 400f00c:	defff604 	addi	sp,sp,-40
 400f010:	dfc00915 	stw	ra,36(sp)
 400f014:	df000815 	stw	fp,32(sp)
 400f018:	df000804 	addi	fp,sp,32
 400f01c:	e13ffb15 	stw	r4,-20(fp)
 400f020:	e17ffc15 	stw	r5,-16(fp)
 400f024:	e1bffd15 	stw	r6,-12(fp)
 400f028:	3807883a 	mov	r3,r7
 400f02c:	e0800217 	ldw	r2,8(fp)
 400f030:	e0fffe05 	stb	r3,-8(fp)
 400f034:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 400f038:	e03ff815 	stw	zero,-32(fp)
    alt_u32 timeout=size*10000;
 400f03c:	0149c404 	movi	r5,10000
 400f040:	e13ffd17 	ldw	r4,-12(fp)
 400f044:	400a9ec0 	call	400a9ec <__mulsi3>
 400f048:	e0bff915 	stw	r2,-28(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
 400f04c:	e0bffb17 	ldw	r2,-20(fp)
 400f050:	10800717 	ldw	r2,28(r2)
 400f054:	e0bffa15 	stw	r2,-24(fp)
    
    if (size==0)
 400f058:	e0bffd17 	ldw	r2,-12(fp)
 400f05c:	1000021e 	bne	r2,zero,400f068 <alt_avalon_i2c_master_transmit_using_interrupts+0x5c>
    {
      return ALT_AVALON_I2C_SUCCESS;
 400f060:	0005883a 	mov	r2,zero
 400f064:	00006706 	br	400f204 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
    }
    
    /*IS the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
 400f068:	e0bffb17 	ldw	r2,-20(fp)
 400f06c:	10c00617 	ldw	r3,24(r2)
 400f070:	00810074 	movhi	r2,1025
 400f074:	10b75304 	addi	r2,r2,-8884
 400f078:	18800226 	beq	r3,r2,400f084 <alt_avalon_i2c_master_transmit_using_interrupts+0x78>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
 400f07c:	00bfff44 	movi	r2,-3
 400f080:	00006006 	br	400f204 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 400f084:	e0bffe03 	ldbu	r2,-8(fp)
 400f088:	10000a1e 	bne	r2,zero,400f0b4 <alt_avalon_i2c_master_transmit_using_interrupts+0xa8>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 400f08c:	e13ffb17 	ldw	r4,-20(fp)
 400f090:	400e0c80 	call	400e0c8 <alt_avalon_i2c_enable>
 400f094:	e0bff815 	stw	r2,-32(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 400f098:	e0bff817 	ldw	r2,-32(fp)
 400f09c:	10000226 	beq	r2,zero,400f0a8 <alt_avalon_i2c_master_transmit_using_interrupts+0x9c>
      {
        return status;
 400f0a0:	e0bff817 	ldw	r2,-32(fp)
 400f0a4:	00005706 	br	400f204 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400f0a8:	01400704 	movi	r5,28
 400f0ac:	e13ffb17 	ldw	r4,-20(fp)
 400f0b0:	400f6b40 	call	400f6b4 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
 400f0b4:	e0bffe03 	ldbu	r2,-8(fp)
 400f0b8:	100d883a 	mov	r6,r2
 400f0bc:	000b883a 	mov	r5,zero
 400f0c0:	e13ffb17 	ldw	r4,-20(fp)
 400f0c4:	400e7300 	call	400e730 <alt_avalon_i2c_send_address>
 400f0c8:	e0bff815 	stw	r2,-32(fp)
        
    if (status == ALT_AVALON_I2C_SUCCESS)
 400f0cc:	e0bff817 	ldw	r2,-32(fp)
 400f0d0:	1000271e 	bne	r2,zero,400f170 <alt_avalon_i2c_master_transmit_using_interrupts+0x164>
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 400f0d4:	00000f06 	br	400f114 <alt_avalon_i2c_master_transmit_using_interrupts+0x108>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 400f0d8:	e0bffc17 	ldw	r2,-16(fp)
 400f0dc:	10800003 	ldbu	r2,0(r2)
 400f0e0:	10803fcc 	andi	r2,r2,255
 400f0e4:	000f883a 	mov	r7,zero
 400f0e8:	000d883a 	mov	r6,zero
 400f0ec:	100b883a 	mov	r5,r2
 400f0f0:	e13ffb17 	ldw	r4,-20(fp)
 400f0f4:	400e64c0 	call	400e64c <alt_avalon_i2c_cmd_write>
 400f0f8:	e0bff815 	stw	r2,-32(fp)
            
            ++buffer;
 400f0fc:	e0bffc17 	ldw	r2,-16(fp)
 400f100:	10800044 	addi	r2,r2,1
 400f104:	e0bffc15 	stw	r2,-16(fp)
            --size;
 400f108:	e0bffd17 	ldw	r2,-12(fp)
 400f10c:	10bfffc4 	addi	r2,r2,-1
 400f110:	e0bffd15 	stw	r2,-12(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
        
    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 400f114:	e0bffd17 	ldw	r2,-12(fp)
 400f118:	108000b0 	cmpltui	r2,r2,2
 400f11c:	1000021e 	bne	r2,zero,400f128 <alt_avalon_i2c_master_transmit_using_interrupts+0x11c>
 400f120:	e0bff817 	ldw	r2,-32(fp)
 400f124:	103fec26 	beq	r2,zero,400f0d8 <__alt_data_end+0xfc00f0d8>
            ++buffer;
            --size;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 400f128:	e0bff817 	ldw	r2,-32(fp)
 400f12c:	1000101e 	bne	r2,zero,400f170 <alt_avalon_i2c_master_transmit_using_interrupts+0x164>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 400f130:	e0bffc17 	ldw	r2,-16(fp)
 400f134:	10800003 	ldbu	r2,0(r2)
 400f138:	10803fcc 	andi	r2,r2,255
 400f13c:	e0ffff03 	ldbu	r3,-4(fp)
 400f140:	180f883a 	mov	r7,r3
 400f144:	000d883a 	mov	r6,zero
 400f148:	100b883a 	mov	r5,r2
 400f14c:	e13ffb17 	ldw	r4,-20(fp)
 400f150:	400e64c0 	call	400e64c <alt_avalon_i2c_cmd_write>
 400f154:	e0bff815 	stw	r2,-32(fp)

            ++buffer;
 400f158:	e0bffc17 	ldw	r2,-16(fp)
 400f15c:	10800044 	addi	r2,r2,1
 400f160:	e0bffc15 	stw	r2,-16(fp)
            --size;
 400f164:	e0bffd17 	ldw	r2,-12(fp)
 400f168:	10bfffc4 	addi	r2,r2,-1
 400f16c:	e0bffd15 	stw	r2,-12(fp)
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
 400f170:	e0bff817 	ldw	r2,-32(fp)
 400f174:	10001426 	beq	r2,zero,400f1c8 <alt_avalon_i2c_master_transmit_using_interrupts+0x1bc>
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 400f178:	00000d06 	br	400f1b0 <alt_avalon_i2c_master_transmit_using_interrupts+0x1a4>
        {
            if (timeout<10) alt_busy_sleep(10000);        
 400f17c:	e0bff917 	ldw	r2,-28(fp)
 400f180:	108002a8 	cmpgeui	r2,r2,10
 400f184:	1000021e 	bne	r2,zero,400f190 <alt_avalon_i2c_master_transmit_using_interrupts+0x184>
 400f188:	0109c404 	movi	r4,10000
 400f18c:	4010ec40 	call	4010ec4 <alt_busy_sleep>
            if (--timeout == 0)
 400f190:	e0bff917 	ldw	r2,-28(fp)
 400f194:	10bfffc4 	addi	r2,r2,-1
 400f198:	e0bff915 	stw	r2,-28(fp)
 400f19c:	e0bff917 	ldw	r2,-28(fp)
 400f1a0:	1000031e 	bne	r2,zero,400f1b0 <alt_avalon_i2c_master_transmit_using_interrupts+0x1a4>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 400f1a4:	00bfff84 	movi	r2,-2
 400f1a8:	e0bff815 	stw	r2,-32(fp)
               break;
 400f1ac:	00000306 	br	400f1bc <alt_avalon_i2c_master_transmit_using_interrupts+0x1b0>
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 400f1b0:	e13ffb17 	ldw	r4,-20(fp)
 400f1b4:	400e4b80 	call	400e4b8 <alt_avalon_i2c_is_busy>
 400f1b8:	103ff01e 	bne	r2,zero,400f17c <__alt_data_end+0xfc00f17c>
               break;
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 400f1bc:	e13ffb17 	ldw	r4,-20(fp)
 400f1c0:	400e1600 	call	400e160 <alt_avalon_i2c_disable>
 400f1c4:	00000e06 	br	400f200 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f4>
    }
    else
    {
       if (issue_stop)
 400f1c8:	e0bfff03 	ldbu	r2,-4(fp)
 400f1cc:	10000c26 	beq	r2,zero,400f200 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f4>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400f1d0:	01400704 	movi	r5,28
 400f1d4:	e13ffb17 	ldw	r4,-20(fp)
 400f1d8:	400f6b40 	call	400f6b4 <alt_avalon_i2c_int_clear>
         /* set the cmd fifo threshold */
         alt_avalon_i2c_tfr_cmd_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_TFR_CMD_FIFO_EMPTY);
 400f1dc:	000b883a 	mov	r5,zero
 400f1e0:	e13ffb17 	ldw	r4,-20(fp)
 400f1e4:	400f8fc0 	call	400f8fc <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
         /* set the interrupt transaction busy bit */
         irq_data->irq_busy=1;
 400f1e8:	e0bffa17 	ldw	r2,-24(fp)
 400f1ec:	00c00044 	movi	r3,1
 400f1f0:	10c00215 	stw	r3,8(r2)
         /* enable the TX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_TX_READY_EN_MSK);
 400f1f4:	01400044 	movi	r5,1
 400f1f8:	e13ffb17 	ldw	r4,-20(fp)
 400f1fc:	400f7580 	call	400f758 <alt_avalon_i2c_int_enable>
       }
    }
    
    return status;
 400f200:	e0bff817 	ldw	r2,-32(fp)
}
 400f204:	e037883a 	mov	sp,fp
 400f208:	dfc00117 	ldw	ra,4(sp)
 400f20c:	df000017 	ldw	fp,0(sp)
 400f210:	dec00204 	addi	sp,sp,8
 400f214:	f800283a 	ret

0400f218 <alt_avalon_i2c_master_receive>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
 400f218:	defff404 	addi	sp,sp,-48
 400f21c:	dfc00b15 	stw	ra,44(sp)
 400f220:	df000a15 	stw	fp,40(sp)
 400f224:	df000a04 	addi	fp,sp,40
 400f228:	e13ffb15 	stw	r4,-20(fp)
 400f22c:	e17ffc15 	stw	r5,-16(fp)
 400f230:	e1bffd15 	stw	r6,-12(fp)
 400f234:	3807883a 	mov	r3,r7
 400f238:	e0800217 	ldw	r2,8(fp)
 400f23c:	e0fffe05 	stb	r3,-8(fp)
 400f240:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 400f244:	e03ff915 	stw	zero,-28(fp)
    alt_u32 timeout;
    alt_u32 bytes_read=0;
 400f248:	e03ff715 	stw	zero,-36(fp)
    alt_u32 bytes_written=0;
 400f24c:	e03ff815 	stw	zero,-32(fp)
    alt_u32 temp_bytes_read;
    
    if (size==0)
 400f250:	e0bffd17 	ldw	r2,-12(fp)
 400f254:	1000021e 	bne	r2,zero,400f260 <alt_avalon_i2c_master_receive+0x48>
    {
      return ALT_AVALON_I2C_SUCCESS;
 400f258:	0005883a 	mov	r2,zero
 400f25c:	00006d06 	br	400f414 <alt_avalon_i2c_master_receive+0x1fc>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 400f260:	e0bffe03 	ldbu	r2,-8(fp)
 400f264:	10000a1e 	bne	r2,zero,400f290 <alt_avalon_i2c_master_receive+0x78>
    {
       /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 400f268:	e13ffb17 	ldw	r4,-20(fp)
 400f26c:	400e0c80 	call	400e0c8 <alt_avalon_i2c_enable>
 400f270:	e0bff915 	stw	r2,-28(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 400f274:	e0bff917 	ldw	r2,-28(fp)
 400f278:	10000226 	beq	r2,zero,400f284 <alt_avalon_i2c_master_receive+0x6c>
      {
        return status;
 400f27c:	e0bff917 	ldw	r2,-28(fp)
 400f280:	00006406 	br	400f414 <alt_avalon_i2c_master_receive+0x1fc>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400f284:	01400704 	movi	r5,28
 400f288:	e13ffb17 	ldw	r4,-20(fp)
 400f28c:	400f6b40 	call	400f6b4 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
 400f290:	e0bffe03 	ldbu	r2,-8(fp)
 400f294:	100d883a 	mov	r6,r2
 400f298:	01400044 	movi	r5,1
 400f29c:	e13ffb17 	ldw	r4,-20(fp)
 400f2a0:	400e7300 	call	400e730 <alt_avalon_i2c_send_address>
 400f2a4:	e0bff915 	stw	r2,-28(fp)

    if (status == ALT_AVALON_I2C_SUCCESS)
 400f2a8:	e0bff917 	ldw	r2,-28(fp)
 400f2ac:	1000341e 	bne	r2,zero,400f380 <alt_avalon_i2c_master_receive+0x168>
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 400f2b0:	00001906 	br	400f318 <alt_avalon_i2c_master_receive+0x100>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 400f2b4:	000f883a 	mov	r7,zero
 400f2b8:	000d883a 	mov	r6,zero
 400f2bc:	000b883a 	mov	r5,zero
 400f2c0:	e13ffb17 	ldw	r4,-20(fp)
 400f2c4:	400e64c0 	call	400e64c <alt_avalon_i2c_cmd_write>
 400f2c8:	e0bff915 	stw	r2,-28(fp)
            bytes_written++;
 400f2cc:	e0bff817 	ldw	r2,-32(fp)
 400f2d0:	10800044 	addi	r2,r2,1
 400f2d4:	e0bff815 	stw	r2,-32(fp)
            if (status == ALT_AVALON_I2C_SUCCESS)
 400f2d8:	e0bff917 	ldw	r2,-28(fp)
 400f2dc:	10000e1e 	bne	r2,zero,400f318 <alt_avalon_i2c_master_receive+0x100>
            {
               alt_avalon_i2c_rx_read_available(i2c_dev, buffer,0,&temp_bytes_read);
 400f2e0:	e0bffa04 	addi	r2,fp,-24
 400f2e4:	100f883a 	mov	r7,r2
 400f2e8:	000d883a 	mov	r6,zero
 400f2ec:	e17ffc17 	ldw	r5,-16(fp)
 400f2f0:	e13ffb17 	ldw	r4,-20(fp)
 400f2f4:	400e4fc0 	call	400e4fc <alt_avalon_i2c_rx_read_available>
               buffer+=temp_bytes_read;
 400f2f8:	e0bffa17 	ldw	r2,-24(fp)
 400f2fc:	e0fffc17 	ldw	r3,-16(fp)
 400f300:	1885883a 	add	r2,r3,r2
 400f304:	e0bffc15 	stw	r2,-16(fp)
               bytes_read+=temp_bytes_read;
 400f308:	e0bffa17 	ldw	r2,-24(fp)
 400f30c:	e0fff717 	ldw	r3,-36(fp)
 400f310:	1885883a 	add	r2,r3,r2
 400f314:	e0bff715 	stw	r2,-36(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);

    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 400f318:	e0bffd17 	ldw	r2,-12(fp)
 400f31c:	10bfffc4 	addi	r2,r2,-1
 400f320:	e0fff817 	ldw	r3,-32(fp)
 400f324:	1880022e 	bgeu	r3,r2,400f330 <alt_avalon_i2c_master_receive+0x118>
 400f328:	e0bff917 	ldw	r2,-28(fp)
 400f32c:	103fe126 	beq	r2,zero,400f2b4 <__alt_data_end+0xfc00f2b4>
               bytes_read+=temp_bytes_read;
            }
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 400f330:	e0bff917 	ldw	r2,-28(fp)
 400f334:	1000121e 	bne	r2,zero,400f380 <alt_avalon_i2c_master_receive+0x168>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 400f338:	e0bfff03 	ldbu	r2,-4(fp)
 400f33c:	100f883a 	mov	r7,r2
 400f340:	000d883a 	mov	r6,zero
 400f344:	000b883a 	mov	r5,zero
 400f348:	e13ffb17 	ldw	r4,-20(fp)
 400f34c:	400e64c0 	call	400e64c <alt_avalon_i2c_cmd_write>
 400f350:	e0bff915 	stw	r2,-28(fp)
        }
    }
    
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
 400f354:	00000a06 	br	400f380 <alt_avalon_i2c_master_receive+0x168>
    {
        status=alt_avalon_i2c_rx_read(i2c_dev, buffer);
 400f358:	e17ffc17 	ldw	r5,-16(fp)
 400f35c:	e13ffb17 	ldw	r4,-20(fp)
 400f360:	400e5a40 	call	400e5a4 <alt_avalon_i2c_rx_read>
 400f364:	e0bff915 	stw	r2,-28(fp)
        buffer++;
 400f368:	e0bffc17 	ldw	r2,-16(fp)
 400f36c:	10800044 	addi	r2,r2,1
 400f370:	e0bffc15 	stw	r2,-16(fp)
        bytes_read++;
 400f374:	e0bff717 	ldw	r2,-36(fp)
 400f378:	10800044 	addi	r2,r2,1
 400f37c:	e0bff715 	stw	r2,-36(fp)
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
        }
    }
    
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
 400f380:	e0fff717 	ldw	r3,-36(fp)
 400f384:	e0bffd17 	ldw	r2,-12(fp)
 400f388:	1880022e 	bgeu	r3,r2,400f394 <alt_avalon_i2c_master_receive+0x17c>
 400f38c:	e0bff917 	ldw	r2,-28(fp)
 400f390:	103ff126 	beq	r2,zero,400f358 <__alt_data_end+0xfc00f358>
        buffer++;
        bytes_read++;
    }

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
 400f394:	e0bfff03 	ldbu	r2,-4(fp)
 400f398:	1000021e 	bne	r2,zero,400f3a4 <alt_avalon_i2c_master_receive+0x18c>
 400f39c:	e0bff917 	ldw	r2,-28(fp)
 400f3a0:	10001b26 	beq	r2,zero,400f410 <alt_avalon_i2c_master_receive+0x1f8>
    {
        timeout=10000 * size;
 400f3a4:	0149c404 	movi	r5,10000
 400f3a8:	e13ffd17 	ldw	r4,-12(fp)
 400f3ac:	400a9ec0 	call	400a9ec <__mulsi3>
 400f3b0:	e0bff615 	stw	r2,-40(fp)
        while (alt_avalon_i2c_is_busy(i2c_dev))
 400f3b4:	00000d06 	br	400f3ec <alt_avalon_i2c_master_receive+0x1d4>
        {
            if (timeout<10) alt_busy_sleep(10000);
 400f3b8:	e0bff617 	ldw	r2,-40(fp)
 400f3bc:	108002a8 	cmpgeui	r2,r2,10
 400f3c0:	1000021e 	bne	r2,zero,400f3cc <alt_avalon_i2c_master_receive+0x1b4>
 400f3c4:	0109c404 	movi	r4,10000
 400f3c8:	4010ec40 	call	4010ec4 <alt_busy_sleep>
            if (--timeout == 0)
 400f3cc:	e0bff617 	ldw	r2,-40(fp)
 400f3d0:	10bfffc4 	addi	r2,r2,-1
 400f3d4:	e0bff615 	stw	r2,-40(fp)
 400f3d8:	e0bff617 	ldw	r2,-40(fp)
 400f3dc:	1000031e 	bne	r2,zero,400f3ec <alt_avalon_i2c_master_receive+0x1d4>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 400f3e0:	00bfff84 	movi	r2,-2
 400f3e4:	e0bff915 	stw	r2,-28(fp)
               break;
 400f3e8:	00000306 	br	400f3f8 <alt_avalon_i2c_master_receive+0x1e0>

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {
        timeout=10000 * size;
        while (alt_avalon_i2c_is_busy(i2c_dev))
 400f3ec:	e13ffb17 	ldw	r4,-20(fp)
 400f3f0:	400e4b80 	call	400e4b8 <alt_avalon_i2c_is_busy>
 400f3f4:	103ff01e 	bne	r2,zero,400f3b8 <__alt_data_end+0xfc00f3b8>
               break;
            }
        }

        /*check for nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);    
 400f3f8:	e0bff904 	addi	r2,fp,-28
 400f3fc:	100b883a 	mov	r5,r2
 400f400:	e13ffb17 	ldw	r4,-20(fp)
 400f404:	400e88c0 	call	400e88c <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 400f408:	e13ffb17 	ldw	r4,-20(fp)
 400f40c:	400e1600 	call	400e160 <alt_avalon_i2c_disable>
    }

    return status;
 400f410:	e0bff917 	ldw	r2,-28(fp)
}
 400f414:	e037883a 	mov	sp,fp
 400f418:	dfc00117 	ldw	ra,4(sp)
 400f41c:	df000017 	ldw	fp,0(sp)
 400f420:	dec00204 	addi	sp,sp,8
 400f424:	f800283a 	ret

0400f428 <alt_avalon_i2c_master_receive_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
 400f428:	defff504 	addi	sp,sp,-44
 400f42c:	dfc00a15 	stw	ra,40(sp)
 400f430:	df000915 	stw	fp,36(sp)
 400f434:	df000904 	addi	fp,sp,36
 400f438:	e13ffb15 	stw	r4,-20(fp)
 400f43c:	e17ffc15 	stw	r5,-16(fp)
 400f440:	e1bffd15 	stw	r6,-12(fp)
 400f444:	3807883a 	mov	r3,r7
 400f448:	e0800217 	ldw	r2,8(fp)
 400f44c:	e0fffe05 	stb	r3,-8(fp)
 400f450:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 400f454:	e03ff715 	stw	zero,-36(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
 400f458:	e0bffb17 	ldw	r2,-20(fp)
 400f45c:	10800717 	ldw	r2,28(r2)
 400f460:	e0bffa15 	stw	r2,-24(fp)
    alt_u32 timeout;
    alt_u32 bytes_written=0;
 400f464:	e03ff915 	stw	zero,-28(fp)
    
    if (size==0)
 400f468:	e0bffd17 	ldw	r2,-12(fp)
 400f46c:	1000021e 	bne	r2,zero,400f478 <alt_avalon_i2c_master_receive_using_interrupts+0x50>
    {
      return ALT_AVALON_I2C_SUCCESS;
 400f470:	0005883a 	mov	r2,zero
 400f474:	00006306 	br	400f604 <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
    }
    
    /*Is the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
 400f478:	e0bffb17 	ldw	r2,-20(fp)
 400f47c:	10c00617 	ldw	r3,24(r2)
 400f480:	00810074 	movhi	r2,1025
 400f484:	10b75304 	addi	r2,r2,-8884
 400f488:	18800226 	beq	r3,r2,400f494 <alt_avalon_i2c_master_receive_using_interrupts+0x6c>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
 400f48c:	00bfff44 	movi	r2,-3
 400f490:	00005c06 	br	400f604 <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 400f494:	e0bffe03 	ldbu	r2,-8(fp)
 400f498:	10000a1e 	bne	r2,zero,400f4c4 <alt_avalon_i2c_master_receive_using_interrupts+0x9c>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 400f49c:	e13ffb17 	ldw	r4,-20(fp)
 400f4a0:	400e0c80 	call	400e0c8 <alt_avalon_i2c_enable>
 400f4a4:	e0bff715 	stw	r2,-36(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 400f4a8:	e0bff717 	ldw	r2,-36(fp)
 400f4ac:	10000226 	beq	r2,zero,400f4b8 <alt_avalon_i2c_master_receive_using_interrupts+0x90>
      {
        return status;
 400f4b0:	e0bff717 	ldw	r2,-36(fp)
 400f4b4:	00005306 	br	400f604 <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400f4b8:	01400704 	movi	r5,28
 400f4bc:	e13ffb17 	ldw	r4,-20(fp)
 400f4c0:	400f6b40 	call	400f6b4 <alt_avalon_i2c_int_clear>
      
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
 400f4c4:	e0bffe03 	ldbu	r2,-8(fp)
 400f4c8:	100d883a 	mov	r6,r2
 400f4cc:	01400044 	movi	r5,1
 400f4d0:	e13ffb17 	ldw	r4,-20(fp)
 400f4d4:	400e7300 	call	400e730 <alt_avalon_i2c_send_address>
 400f4d8:	e0bff715 	stw	r2,-36(fp)

    if (status == ALT_AVALON_I2C_SUCCESS)
 400f4dc:	e0bff717 	ldw	r2,-36(fp)
 400f4e0:	1000191e 	bne	r2,zero,400f548 <alt_avalon_i2c_master_receive_using_interrupts+0x120>
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 400f4e4:	00000906 	br	400f50c <alt_avalon_i2c_master_receive_using_interrupts+0xe4>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 400f4e8:	000f883a 	mov	r7,zero
 400f4ec:	000d883a 	mov	r6,zero
 400f4f0:	000b883a 	mov	r5,zero
 400f4f4:	e13ffb17 	ldw	r4,-20(fp)
 400f4f8:	400e64c0 	call	400e64c <alt_avalon_i2c_cmd_write>
 400f4fc:	e0bff715 	stw	r2,-36(fp)
            bytes_written++;
 400f500:	e0bff917 	ldw	r2,-28(fp)
 400f504:	10800044 	addi	r2,r2,1
 400f508:	e0bff915 	stw	r2,-28(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);

    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 400f50c:	e0bffd17 	ldw	r2,-12(fp)
 400f510:	10bfffc4 	addi	r2,r2,-1
 400f514:	e0fff917 	ldw	r3,-28(fp)
 400f518:	1880022e 	bgeu	r3,r2,400f524 <alt_avalon_i2c_master_receive_using_interrupts+0xfc>
 400f51c:	e0bff717 	ldw	r2,-36(fp)
 400f520:	103ff126 	beq	r2,zero,400f4e8 <__alt_data_end+0xfc00f4e8>
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
            bytes_written++;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 400f524:	e0bff717 	ldw	r2,-36(fp)
 400f528:	1000071e 	bne	r2,zero,400f548 <alt_avalon_i2c_master_receive_using_interrupts+0x120>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 400f52c:	e0bfff03 	ldbu	r2,-4(fp)
 400f530:	100f883a 	mov	r7,r2
 400f534:	000d883a 	mov	r6,zero
 400f538:	000b883a 	mov	r5,zero
 400f53c:	e13ffb17 	ldw	r4,-20(fp)
 400f540:	400e64c0 	call	400e64c <alt_avalon_i2c_cmd_write>
 400f544:	e0bff715 	stw	r2,-36(fp)
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
 400f548:	e0bff717 	ldw	r2,-36(fp)
 400f54c:	10001826 	beq	r2,zero,400f5b0 <alt_avalon_i2c_master_receive_using_interrupts+0x188>
    {
        timeout=10000 * size;
 400f550:	0149c404 	movi	r5,10000
 400f554:	e13ffd17 	ldw	r4,-12(fp)
 400f558:	400a9ec0 	call	400a9ec <__mulsi3>
 400f55c:	e0bff815 	stw	r2,-32(fp)
        while (alt_avalon_i2c_is_busy(i2c_dev))
 400f560:	00000d06 	br	400f598 <alt_avalon_i2c_master_receive_using_interrupts+0x170>
        {
            if (timeout<10) alt_busy_sleep(10000);
 400f564:	e0bff817 	ldw	r2,-32(fp)
 400f568:	108002a8 	cmpgeui	r2,r2,10
 400f56c:	1000021e 	bne	r2,zero,400f578 <alt_avalon_i2c_master_receive_using_interrupts+0x150>
 400f570:	0109c404 	movi	r4,10000
 400f574:	4010ec40 	call	4010ec4 <alt_busy_sleep>
            if (--timeout == 0)
 400f578:	e0bff817 	ldw	r2,-32(fp)
 400f57c:	10bfffc4 	addi	r2,r2,-1
 400f580:	e0bff815 	stw	r2,-32(fp)
 400f584:	e0bff817 	ldw	r2,-32(fp)
 400f588:	1000031e 	bne	r2,zero,400f598 <alt_avalon_i2c_master_receive_using_interrupts+0x170>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 400f58c:	00bfff84 	movi	r2,-2
 400f590:	e0bff715 	stw	r2,-36(fp)
               break;
 400f594:	00000306 	br	400f5a4 <alt_avalon_i2c_master_receive_using_interrupts+0x17c>
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {
        timeout=10000 * size;
        while (alt_avalon_i2c_is_busy(i2c_dev))
 400f598:	e13ffb17 	ldw	r4,-20(fp)
 400f59c:	400e4b80 	call	400e4b8 <alt_avalon_i2c_is_busy>
 400f5a0:	103ff01e 	bne	r2,zero,400f564 <__alt_data_end+0xfc00f564>
               break;
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 400f5a4:	e13ffb17 	ldw	r4,-20(fp)
 400f5a8:	400e1600 	call	400e160 <alt_avalon_i2c_disable>
 400f5ac:	00001406 	br	400f600 <alt_avalon_i2c_master_receive_using_interrupts+0x1d8>
    }
    else
    {
       if (issue_stop)
 400f5b0:	e0bfff03 	ldbu	r2,-4(fp)
 400f5b4:	10001226 	beq	r2,zero,400f600 <alt_avalon_i2c_master_receive_using_interrupts+0x1d8>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400f5b8:	01400704 	movi	r5,28
 400f5bc:	e13ffb17 	ldw	r4,-20(fp)
 400f5c0:	400f6b40 	call	400f6b4 <alt_avalon_i2c_int_clear>
         /* set the cmd fifo threshold */
         alt_avalon_i2c_rx_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_RX_DATA_FIFO_1_ENTRY);
 400f5c4:	000b883a 	mov	r5,zero
 400f5c8:	e13ffb17 	ldw	r4,-20(fp)
 400f5cc:	400f84c0 	call	400f84c <alt_avalon_i2c_rx_fifo_threshold_set>
         /* set the interrupt transaction busy bit  2 = receive */
         irq_data->irq_busy=2;
 400f5d0:	e0bffa17 	ldw	r2,-24(fp)
 400f5d4:	00c00084 	movi	r3,2
 400f5d8:	10c00215 	stw	r3,8(r2)
         
         irq_data->buffer = buffer;
 400f5dc:	e0bffa17 	ldw	r2,-24(fp)
 400f5e0:	e0fffc17 	ldw	r3,-16(fp)
 400f5e4:	10c00015 	stw	r3,0(r2)
         irq_data->size = size;
 400f5e8:	e0bffa17 	ldw	r2,-24(fp)
 400f5ec:	e0fffd17 	ldw	r3,-12(fp)
 400f5f0:	10c00115 	stw	r3,4(r2)
         
         /* enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
 400f5f4:	01400084 	movi	r5,2
 400f5f8:	e13ffb17 	ldw	r4,-20(fp)
 400f5fc:	400f7580 	call	400f758 <alt_avalon_i2c_int_enable>
       }
    }

    return status;
 400f600:	e0bff717 	ldw	r2,-36(fp)
}
 400f604:	e037883a 	mov	sp,fp
 400f608:	dfc00117 	ldw	ra,4(sp)
 400f60c:	df000017 	ldw	fp,0(sp)
 400f610:	dec00204 	addi	sp,sp,8
 400f614:	f800283a 	ret

0400f618 <alt_avalon_i2c_int_status_get>:

/* Returns the current I2C controller interrupt status conditions. */
void alt_avalon_i2c_int_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u32 *status)
{
 400f618:	defffd04 	addi	sp,sp,-12
 400f61c:	df000215 	stw	fp,8(sp)
 400f620:	df000204 	addi	fp,sp,8
 400f624:	e13ffe15 	stw	r4,-8(fp)
 400f628:	e17fff15 	stw	r5,-4(fp)
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base);
 400f62c:	e0bffe17 	ldw	r2,-8(fp)
 400f630:	10800317 	ldw	r2,12(r2)
 400f634:	10800404 	addi	r2,r2,16
 400f638:	10c00037 	ldwio	r3,0(r2)
 400f63c:	e0bffe17 	ldw	r2,-8(fp)
 400f640:	10800317 	ldw	r2,12(r2)
 400f644:	10800304 	addi	r2,r2,12
 400f648:	10800037 	ldwio	r2,0(r2)
 400f64c:	1884703a 	and	r2,r3,r2
 400f650:	1007883a 	mov	r3,r2
 400f654:	e0bfff17 	ldw	r2,-4(fp)
 400f658:	10c00015 	stw	r3,0(r2)
}
 400f65c:	0001883a 	nop
 400f660:	e037883a 	mov	sp,fp
 400f664:	df000017 	ldw	fp,0(sp)
 400f668:	dec00104 	addi	sp,sp,4
 400f66c:	f800283a 	ret

0400f670 <alt_avalon_i2c_int_raw_status_get>:

/*Returns the I2C controller raw interrupt status conditions irrespective of
 * the interrupt status condition enablement state. */
void alt_avalon_i2c_int_raw_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                           alt_u32 *status)
{
 400f670:	defffd04 	addi	sp,sp,-12
 400f674:	df000215 	stw	fp,8(sp)
 400f678:	df000204 	addi	fp,sp,8
 400f67c:	e13ffe15 	stw	r4,-8(fp)
 400f680:	e17fff15 	stw	r5,-4(fp)
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base);
 400f684:	e0bffe17 	ldw	r2,-8(fp)
 400f688:	10800317 	ldw	r2,12(r2)
 400f68c:	10800404 	addi	r2,r2,16
 400f690:	10800037 	ldwio	r2,0(r2)
 400f694:	1007883a 	mov	r3,r2
 400f698:	e0bfff17 	ldw	r2,-4(fp)
 400f69c:	10c00015 	stw	r3,0(r2)
}
 400f6a0:	0001883a 	nop
 400f6a4:	e037883a 	mov	sp,fp
 400f6a8:	df000017 	ldw	fp,0(sp)
 400f6ac:	dec00104 	addi	sp,sp,4
 400f6b0:	f800283a 	ret

0400f6b4 <alt_avalon_i2c_int_clear>:

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 400f6b4:	defffd04 	addi	sp,sp,-12
 400f6b8:	df000215 	stw	fp,8(sp)
 400f6bc:	df000204 	addi	fp,sp,8
 400f6c0:	e13ffe15 	stw	r4,-8(fp)
 400f6c4:	e17fff15 	stw	r5,-4(fp)
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
 400f6c8:	e0bffe17 	ldw	r2,-8(fp)
 400f6cc:	10800317 	ldw	r2,12(r2)
 400f6d0:	10800404 	addi	r2,r2,16
 400f6d4:	e0ffff17 	ldw	r3,-4(fp)
 400f6d8:	10c00035 	stwio	r3,0(r2)
}
 400f6dc:	0001883a 	nop
 400f6e0:	e037883a 	mov	sp,fp
 400f6e4:	df000017 	ldw	fp,0(sp)
 400f6e8:	dec00104 	addi	sp,sp,4
 400f6ec:	f800283a 	ret

0400f6f0 <alt_avalon_i2c_int_disable>:

/*Disable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_disable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 400f6f0:	defffb04 	addi	sp,sp,-20
 400f6f4:	dfc00415 	stw	ra,16(sp)
 400f6f8:	df000315 	stw	fp,12(sp)
 400f6fc:	df000304 	addi	fp,sp,12
 400f700:	e13ffe15 	stw	r4,-8(fp)
 400f704:	e17fff15 	stw	r5,-4(fp)
   alt_u32 enabled_ints;
    
   alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
 400f708:	e17ffd04 	addi	r5,fp,-12
 400f70c:	e13ffe17 	ldw	r4,-8(fp)
 400f710:	400f7bc0 	call	400f7bc <alt_avalon_i2c_enabled_ints_get>
   enabled_ints &=  (~mask);
 400f714:	e0bfff17 	ldw	r2,-4(fp)
 400f718:	0086303a 	nor	r3,zero,r2
 400f71c:	e0bffd17 	ldw	r2,-12(fp)
 400f720:	1884703a 	and	r2,r3,r2
 400f724:	e0bffd15 	stw	r2,-12(fp)
   IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
 400f728:	e0bffe17 	ldw	r2,-8(fp)
 400f72c:	10800317 	ldw	r2,12(r2)
 400f730:	10800304 	addi	r2,r2,12
 400f734:	e0fffd17 	ldw	r3,-12(fp)
 400f738:	18c007cc 	andi	r3,r3,31
 400f73c:	10c00035 	stwio	r3,0(r2)
}
 400f740:	0001883a 	nop
 400f744:	e037883a 	mov	sp,fp
 400f748:	dfc00117 	ldw	ra,4(sp)
 400f74c:	df000017 	ldw	fp,0(sp)
 400f750:	dec00204 	addi	sp,sp,8
 400f754:	f800283a 	ret

0400f758 <alt_avalon_i2c_int_enable>:

/*Enable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_enable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 400f758:	defffb04 	addi	sp,sp,-20
 400f75c:	dfc00415 	stw	ra,16(sp)
 400f760:	df000315 	stw	fp,12(sp)
 400f764:	df000304 	addi	fp,sp,12
 400f768:	e13ffe15 	stw	r4,-8(fp)
 400f76c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 enabled_ints;
    
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
 400f770:	e17ffd04 	addi	r5,fp,-12
 400f774:	e13ffe17 	ldw	r4,-8(fp)
 400f778:	400f7bc0 	call	400f7bc <alt_avalon_i2c_enabled_ints_get>
    enabled_ints |= mask;
 400f77c:	e0fffd17 	ldw	r3,-12(fp)
 400f780:	e0bfff17 	ldw	r2,-4(fp)
 400f784:	1884b03a 	or	r2,r3,r2
 400f788:	e0bffd15 	stw	r2,-12(fp)
    IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
 400f78c:	e0bffe17 	ldw	r2,-8(fp)
 400f790:	10800317 	ldw	r2,12(r2)
 400f794:	10800304 	addi	r2,r2,12
 400f798:	e0fffd17 	ldw	r3,-12(fp)
 400f79c:	18c007cc 	andi	r3,r3,31
 400f7a0:	10c00035 	stwio	r3,0(r2)
}
 400f7a4:	0001883a 	nop
 400f7a8:	e037883a 	mov	sp,fp
 400f7ac:	dfc00117 	ldw	ra,4(sp)
 400f7b0:	df000017 	ldw	fp,0(sp)
 400f7b4:	dec00204 	addi	sp,sp,8
 400f7b8:	f800283a 	ret

0400f7bc <alt_avalon_i2c_enabled_ints_get>:

/*gets the enabled i2c interrupts. */
void alt_avalon_i2c_enabled_ints_get(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u32 * enabled_ints)
{
 400f7bc:	defffd04 	addi	sp,sp,-12
 400f7c0:	df000215 	stw	fp,8(sp)
 400f7c4:	df000204 	addi	fp,sp,8
 400f7c8:	e13ffe15 	stw	r4,-8(fp)
 400f7cc:	e17fff15 	stw	r5,-4(fp)
    *enabled_ints=IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ALLINTS_MSK;
 400f7d0:	e0bffe17 	ldw	r2,-8(fp)
 400f7d4:	10800317 	ldw	r2,12(r2)
 400f7d8:	10800304 	addi	r2,r2,12
 400f7dc:	10800037 	ldwio	r2,0(r2)
 400f7e0:	10c007cc 	andi	r3,r2,31
 400f7e4:	e0bfff17 	ldw	r2,-4(fp)
 400f7e8:	10c00015 	stw	r3,0(r2)
}
 400f7ec:	0001883a 	nop
 400f7f0:	e037883a 	mov	sp,fp
 400f7f4:	df000017 	ldw	fp,0(sp)
 400f7f8:	dec00104 	addi	sp,sp,4
 400f7fc:	f800283a 	ret

0400f800 <alt_avalon_i2c_rx_fifo_threshold_get>:

/*Gets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t *threshold)
{
 400f800:	defffd04 	addi	sp,sp,-12
 400f804:	df000215 	stw	fp,8(sp)
 400f808:	df000204 	addi	fp,sp,8
 400f80c:	e13ffe15 	stw	r4,-8(fp)
 400f810:	e17fff15 	stw	r5,-4(fp)
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK) >>  ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST;
 400f814:	e0bffe17 	ldw	r2,-8(fp)
 400f818:	10800317 	ldw	r2,12(r2)
 400f81c:	10800204 	addi	r2,r2,8
 400f820:	10800037 	ldwio	r2,0(r2)
 400f824:	10800c0c 	andi	r2,r2,48
 400f828:	1005d13a 	srai	r2,r2,4
 400f82c:	1007883a 	mov	r3,r2
 400f830:	e0bfff17 	ldw	r2,-4(fp)
 400f834:	10c00015 	stw	r3,0(r2)
}
 400f838:	0001883a 	nop
 400f83c:	e037883a 	mov	sp,fp
 400f840:	df000017 	ldw	fp,0(sp)
 400f844:	dec00104 	addi	sp,sp,4
 400f848:	f800283a 	ret

0400f84c <alt_avalon_i2c_rx_fifo_threshold_set>:

/*sets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t threshold)
{
 400f84c:	defffd04 	addi	sp,sp,-12
 400f850:	df000215 	stw	fp,8(sp)
 400f854:	df000204 	addi	fp,sp,8
 400f858:	e13ffe15 	stw	r4,-8(fp)
 400f85c:	e17fff15 	stw	r5,-4(fp)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK);
 400f860:	e0bffe17 	ldw	r2,-8(fp)
 400f864:	10800317 	ldw	r2,12(r2)
 400f868:	10800204 	addi	r2,r2,8
 400f86c:	e0fffe17 	ldw	r3,-8(fp)
 400f870:	18c00317 	ldw	r3,12(r3)
 400f874:	18c00204 	addi	r3,r3,8
 400f878:	18c00037 	ldwio	r3,0(r3)
 400f87c:	1809883a 	mov	r4,r3
 400f880:	00fff3c4 	movi	r3,-49
 400f884:	20c8703a 	and	r4,r4,r3
 400f888:	e0ffff17 	ldw	r3,-4(fp)
 400f88c:	1806913a 	slli	r3,r3,4
 400f890:	18c00c0c 	andi	r3,r3,48
 400f894:	20c6b03a 	or	r3,r4,r3
 400f898:	10c00035 	stwio	r3,0(r2)
}
 400f89c:	0001883a 	nop
 400f8a0:	e037883a 	mov	sp,fp
 400f8a4:	df000017 	ldw	fp,0(sp)
 400f8a8:	dec00104 	addi	sp,sp,4
 400f8ac:	f800283a 	ret

0400f8b0 <alt_avalon_i2c_tfr_cmd_fifo_threshold_get>:

/*Gets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t *threshold)
{
 400f8b0:	defffd04 	addi	sp,sp,-12
 400f8b4:	df000215 	stw	fp,8(sp)
 400f8b8:	df000204 	addi	fp,sp,8
 400f8bc:	e13ffe15 	stw	r4,-8(fp)
 400f8c0:	e17fff15 	stw	r5,-4(fp)
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK) >> ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST;
 400f8c4:	e0bffe17 	ldw	r2,-8(fp)
 400f8c8:	10800317 	ldw	r2,12(r2)
 400f8cc:	10800204 	addi	r2,r2,8
 400f8d0:	10800037 	ldwio	r2,0(r2)
 400f8d4:	1080030c 	andi	r2,r2,12
 400f8d8:	1005d0ba 	srai	r2,r2,2
 400f8dc:	1007883a 	mov	r3,r2
 400f8e0:	e0bfff17 	ldw	r2,-4(fp)
 400f8e4:	10c00015 	stw	r3,0(r2)
}
 400f8e8:	0001883a 	nop
 400f8ec:	e037883a 	mov	sp,fp
 400f8f0:	df000017 	ldw	fp,0(sp)
 400f8f4:	dec00104 	addi	sp,sp,4
 400f8f8:	f800283a 	ret

0400f8fc <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>:

/*Sets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t threshold)
{
 400f8fc:	defffd04 	addi	sp,sp,-12
 400f900:	df000215 	stw	fp,8(sp)
 400f904:	df000204 	addi	fp,sp,8
 400f908:	e13ffe15 	stw	r4,-8(fp)
 400f90c:	e17fff15 	stw	r5,-4(fp)
  IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK);
 400f910:	e0bffe17 	ldw	r2,-8(fp)
 400f914:	10800317 	ldw	r2,12(r2)
 400f918:	10c00204 	addi	r3,r2,8
 400f91c:	e0bffe17 	ldw	r2,-8(fp)
 400f920:	10800317 	ldw	r2,12(r2)
 400f924:	10800204 	addi	r2,r2,8
 400f928:	10800037 	ldwio	r2,0(r2)
 400f92c:	1009883a 	mov	r4,r2
 400f930:	00bffcc4 	movi	r2,-13
 400f934:	2088703a 	and	r4,r4,r2
 400f938:	e0bfff17 	ldw	r2,-4(fp)
 400f93c:	1085883a 	add	r2,r2,r2
 400f940:	1085883a 	add	r2,r2,r2
 400f944:	1080030c 	andi	r2,r2,12
 400f948:	2084b03a 	or	r2,r4,r2
 400f94c:	18800035 	stwio	r2,0(r3)
}
 400f950:	0001883a 	nop
 400f954:	e037883a 	mov	sp,fp
 400f958:	df000017 	ldw	fp,0(sp)
 400f95c:	dec00104 	addi	sp,sp,4
 400f960:	f800283a 	ret

0400f964 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 400f964:	defffa04 	addi	sp,sp,-24
 400f968:	dfc00515 	stw	ra,20(sp)
 400f96c:	df000415 	stw	fp,16(sp)
 400f970:	df000404 	addi	fp,sp,16
 400f974:	e13ffd15 	stw	r4,-12(fp)
 400f978:	e17ffe15 	stw	r5,-8(fp)
 400f97c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400f980:	e0bffd17 	ldw	r2,-12(fp)
 400f984:	10800017 	ldw	r2,0(r2)
 400f988:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 400f98c:	e0bffc17 	ldw	r2,-16(fp)
 400f990:	10c00a04 	addi	r3,r2,40
 400f994:	e0bffd17 	ldw	r2,-12(fp)
 400f998:	10800217 	ldw	r2,8(r2)
 400f99c:	100f883a 	mov	r7,r2
 400f9a0:	e1bfff17 	ldw	r6,-4(fp)
 400f9a4:	e17ffe17 	ldw	r5,-8(fp)
 400f9a8:	1809883a 	mov	r4,r3
 400f9ac:	400ff8c0 	call	400ff8c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 400f9b0:	e037883a 	mov	sp,fp
 400f9b4:	dfc00117 	ldw	ra,4(sp)
 400f9b8:	df000017 	ldw	fp,0(sp)
 400f9bc:	dec00204 	addi	sp,sp,8
 400f9c0:	f800283a 	ret

0400f9c4 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 400f9c4:	defffa04 	addi	sp,sp,-24
 400f9c8:	dfc00515 	stw	ra,20(sp)
 400f9cc:	df000415 	stw	fp,16(sp)
 400f9d0:	df000404 	addi	fp,sp,16
 400f9d4:	e13ffd15 	stw	r4,-12(fp)
 400f9d8:	e17ffe15 	stw	r5,-8(fp)
 400f9dc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400f9e0:	e0bffd17 	ldw	r2,-12(fp)
 400f9e4:	10800017 	ldw	r2,0(r2)
 400f9e8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 400f9ec:	e0bffc17 	ldw	r2,-16(fp)
 400f9f0:	10c00a04 	addi	r3,r2,40
 400f9f4:	e0bffd17 	ldw	r2,-12(fp)
 400f9f8:	10800217 	ldw	r2,8(r2)
 400f9fc:	100f883a 	mov	r7,r2
 400fa00:	e1bfff17 	ldw	r6,-4(fp)
 400fa04:	e17ffe17 	ldw	r5,-8(fp)
 400fa08:	1809883a 	mov	r4,r3
 400fa0c:	40101a80 	call	40101a8 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 400fa10:	e037883a 	mov	sp,fp
 400fa14:	dfc00117 	ldw	ra,4(sp)
 400fa18:	df000017 	ldw	fp,0(sp)
 400fa1c:	dec00204 	addi	sp,sp,8
 400fa20:	f800283a 	ret

0400fa24 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 400fa24:	defffc04 	addi	sp,sp,-16
 400fa28:	dfc00315 	stw	ra,12(sp)
 400fa2c:	df000215 	stw	fp,8(sp)
 400fa30:	df000204 	addi	fp,sp,8
 400fa34:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400fa38:	e0bfff17 	ldw	r2,-4(fp)
 400fa3c:	10800017 	ldw	r2,0(r2)
 400fa40:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 400fa44:	e0bffe17 	ldw	r2,-8(fp)
 400fa48:	10c00a04 	addi	r3,r2,40
 400fa4c:	e0bfff17 	ldw	r2,-4(fp)
 400fa50:	10800217 	ldw	r2,8(r2)
 400fa54:	100b883a 	mov	r5,r2
 400fa58:	1809883a 	mov	r4,r3
 400fa5c:	400fe340 	call	400fe34 <altera_avalon_jtag_uart_close>
}
 400fa60:	e037883a 	mov	sp,fp
 400fa64:	dfc00117 	ldw	ra,4(sp)
 400fa68:	df000017 	ldw	fp,0(sp)
 400fa6c:	dec00204 	addi	sp,sp,8
 400fa70:	f800283a 	ret

0400fa74 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 400fa74:	defffa04 	addi	sp,sp,-24
 400fa78:	dfc00515 	stw	ra,20(sp)
 400fa7c:	df000415 	stw	fp,16(sp)
 400fa80:	df000404 	addi	fp,sp,16
 400fa84:	e13ffd15 	stw	r4,-12(fp)
 400fa88:	e17ffe15 	stw	r5,-8(fp)
 400fa8c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 400fa90:	e0bffd17 	ldw	r2,-12(fp)
 400fa94:	10800017 	ldw	r2,0(r2)
 400fa98:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 400fa9c:	e0bffc17 	ldw	r2,-16(fp)
 400faa0:	10800a04 	addi	r2,r2,40
 400faa4:	e1bfff17 	ldw	r6,-4(fp)
 400faa8:	e17ffe17 	ldw	r5,-8(fp)
 400faac:	1009883a 	mov	r4,r2
 400fab0:	400fe9c0 	call	400fe9c <altera_avalon_jtag_uart_ioctl>
}
 400fab4:	e037883a 	mov	sp,fp
 400fab8:	dfc00117 	ldw	ra,4(sp)
 400fabc:	df000017 	ldw	fp,0(sp)
 400fac0:	dec00204 	addi	sp,sp,8
 400fac4:	f800283a 	ret

0400fac8 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 400fac8:	defffa04 	addi	sp,sp,-24
 400facc:	dfc00515 	stw	ra,20(sp)
 400fad0:	df000415 	stw	fp,16(sp)
 400fad4:	df000404 	addi	fp,sp,16
 400fad8:	e13ffd15 	stw	r4,-12(fp)
 400fadc:	e17ffe15 	stw	r5,-8(fp)
 400fae0:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400fae4:	e0bffd17 	ldw	r2,-12(fp)
 400fae8:	00c00044 	movi	r3,1
 400faec:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 400faf0:	e0bffd17 	ldw	r2,-12(fp)
 400faf4:	10800017 	ldw	r2,0(r2)
 400faf8:	10800104 	addi	r2,r2,4
 400fafc:	1007883a 	mov	r3,r2
 400fb00:	e0bffd17 	ldw	r2,-12(fp)
 400fb04:	10800817 	ldw	r2,32(r2)
 400fb08:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 400fb0c:	e0bffe17 	ldw	r2,-8(fp)
 400fb10:	e0ffff17 	ldw	r3,-4(fp)
 400fb14:	d8000015 	stw	zero,0(sp)
 400fb18:	e1fffd17 	ldw	r7,-12(fp)
 400fb1c:	01810074 	movhi	r6,1025
 400fb20:	31bee204 	addi	r6,r6,-1144
 400fb24:	180b883a 	mov	r5,r3
 400fb28:	1009883a 	mov	r4,r2
 400fb2c:	401128c0 	call	401128c <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 400fb30:	e0bffd17 	ldw	r2,-12(fp)
 400fb34:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 400fb38:	e0bffd17 	ldw	r2,-12(fp)
 400fb3c:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 400fb40:	d0e72417 	ldw	r3,-25456(gp)
 400fb44:	e1fffd17 	ldw	r7,-12(fp)
 400fb48:	01810074 	movhi	r6,1025
 400fb4c:	31bf6504 	addi	r6,r6,-620
 400fb50:	180b883a 	mov	r5,r3
 400fb54:	1009883a 	mov	r4,r2
 400fb58:	4010d980 	call	4010d98 <alt_alarm_start>
 400fb5c:	1000040e 	bge	r2,zero,400fb70 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 400fb60:	e0fffd17 	ldw	r3,-12(fp)
 400fb64:	00a00034 	movhi	r2,32768
 400fb68:	10bfffc4 	addi	r2,r2,-1
 400fb6c:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 400fb70:	0001883a 	nop
 400fb74:	e037883a 	mov	sp,fp
 400fb78:	dfc00117 	ldw	ra,4(sp)
 400fb7c:	df000017 	ldw	fp,0(sp)
 400fb80:	dec00204 	addi	sp,sp,8
 400fb84:	f800283a 	ret

0400fb88 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 400fb88:	defff804 	addi	sp,sp,-32
 400fb8c:	df000715 	stw	fp,28(sp)
 400fb90:	df000704 	addi	fp,sp,28
 400fb94:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 400fb98:	e0bfff17 	ldw	r2,-4(fp)
 400fb9c:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
 400fba0:	e0bffb17 	ldw	r2,-20(fp)
 400fba4:	10800017 	ldw	r2,0(r2)
 400fba8:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400fbac:	e0bffc17 	ldw	r2,-16(fp)
 400fbb0:	10800104 	addi	r2,r2,4
 400fbb4:	10800037 	ldwio	r2,0(r2)
 400fbb8:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 400fbbc:	e0bffd17 	ldw	r2,-12(fp)
 400fbc0:	1080c00c 	andi	r2,r2,768
 400fbc4:	10006d26 	beq	r2,zero,400fd7c <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 400fbc8:	e0bffd17 	ldw	r2,-12(fp)
 400fbcc:	1080400c 	andi	r2,r2,256
 400fbd0:	10003526 	beq	r2,zero,400fca8 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 400fbd4:	00800074 	movhi	r2,1
 400fbd8:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400fbdc:	e0bffb17 	ldw	r2,-20(fp)
 400fbe0:	10800a17 	ldw	r2,40(r2)
 400fbe4:	10800044 	addi	r2,r2,1
 400fbe8:	1081ffcc 	andi	r2,r2,2047
 400fbec:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
 400fbf0:	e0bffb17 	ldw	r2,-20(fp)
 400fbf4:	10c00b17 	ldw	r3,44(r2)
 400fbf8:	e0bffe17 	ldw	r2,-8(fp)
 400fbfc:	18801526 	beq	r3,r2,400fc54 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 400fc00:	e0bffc17 	ldw	r2,-16(fp)
 400fc04:	10800037 	ldwio	r2,0(r2)
 400fc08:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 400fc0c:	e0bff917 	ldw	r2,-28(fp)
 400fc10:	10a0000c 	andi	r2,r2,32768
 400fc14:	10001126 	beq	r2,zero,400fc5c <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 400fc18:	e0bffb17 	ldw	r2,-20(fp)
 400fc1c:	10800a17 	ldw	r2,40(r2)
 400fc20:	e0fff917 	ldw	r3,-28(fp)
 400fc24:	1809883a 	mov	r4,r3
 400fc28:	e0fffb17 	ldw	r3,-20(fp)
 400fc2c:	1885883a 	add	r2,r3,r2
 400fc30:	10800e04 	addi	r2,r2,56
 400fc34:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400fc38:	e0bffb17 	ldw	r2,-20(fp)
 400fc3c:	10800a17 	ldw	r2,40(r2)
 400fc40:	10800044 	addi	r2,r2,1
 400fc44:	10c1ffcc 	andi	r3,r2,2047
 400fc48:	e0bffb17 	ldw	r2,-20(fp)
 400fc4c:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 400fc50:	003fe206 	br	400fbdc <__alt_data_end+0xfc00fbdc>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
 400fc54:	0001883a 	nop
 400fc58:	00000106 	br	400fc60 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
 400fc5c:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 400fc60:	e0bff917 	ldw	r2,-28(fp)
 400fc64:	10bfffec 	andhi	r2,r2,65535
 400fc68:	10000f26 	beq	r2,zero,400fca8 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400fc6c:	e0bffb17 	ldw	r2,-20(fp)
 400fc70:	10c00817 	ldw	r3,32(r2)
 400fc74:	00bfff84 	movi	r2,-2
 400fc78:	1886703a 	and	r3,r3,r2
 400fc7c:	e0bffb17 	ldw	r2,-20(fp)
 400fc80:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 400fc84:	e0bffc17 	ldw	r2,-16(fp)
 400fc88:	10800104 	addi	r2,r2,4
 400fc8c:	1007883a 	mov	r3,r2
 400fc90:	e0bffb17 	ldw	r2,-20(fp)
 400fc94:	10800817 	ldw	r2,32(r2)
 400fc98:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400fc9c:	e0bffc17 	ldw	r2,-16(fp)
 400fca0:	10800104 	addi	r2,r2,4
 400fca4:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 400fca8:	e0bffd17 	ldw	r2,-12(fp)
 400fcac:	1080800c 	andi	r2,r2,512
 400fcb0:	103fbe26 	beq	r2,zero,400fbac <__alt_data_end+0xfc00fbac>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 400fcb4:	e0bffd17 	ldw	r2,-12(fp)
 400fcb8:	1004d43a 	srli	r2,r2,16
 400fcbc:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 400fcc0:	00001406 	br	400fd14 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 400fcc4:	e0bffc17 	ldw	r2,-16(fp)
 400fcc8:	e0fffb17 	ldw	r3,-20(fp)
 400fccc:	18c00d17 	ldw	r3,52(r3)
 400fcd0:	e13ffb17 	ldw	r4,-20(fp)
 400fcd4:	20c7883a 	add	r3,r4,r3
 400fcd8:	18c20e04 	addi	r3,r3,2104
 400fcdc:	18c00003 	ldbu	r3,0(r3)
 400fce0:	18c03fcc 	andi	r3,r3,255
 400fce4:	18c0201c 	xori	r3,r3,128
 400fce8:	18ffe004 	addi	r3,r3,-128
 400fcec:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400fcf0:	e0bffb17 	ldw	r2,-20(fp)
 400fcf4:	10800d17 	ldw	r2,52(r2)
 400fcf8:	10800044 	addi	r2,r2,1
 400fcfc:	10c1ffcc 	andi	r3,r2,2047
 400fd00:	e0bffb17 	ldw	r2,-20(fp)
 400fd04:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 400fd08:	e0bffa17 	ldw	r2,-24(fp)
 400fd0c:	10bfffc4 	addi	r2,r2,-1
 400fd10:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 400fd14:	e0bffa17 	ldw	r2,-24(fp)
 400fd18:	10000526 	beq	r2,zero,400fd30 <altera_avalon_jtag_uart_irq+0x1a8>
 400fd1c:	e0bffb17 	ldw	r2,-20(fp)
 400fd20:	10c00d17 	ldw	r3,52(r2)
 400fd24:	e0bffb17 	ldw	r2,-20(fp)
 400fd28:	10800c17 	ldw	r2,48(r2)
 400fd2c:	18bfe51e 	bne	r3,r2,400fcc4 <__alt_data_end+0xfc00fcc4>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 400fd30:	e0bffa17 	ldw	r2,-24(fp)
 400fd34:	103f9d26 	beq	r2,zero,400fbac <__alt_data_end+0xfc00fbac>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 400fd38:	e0bffb17 	ldw	r2,-20(fp)
 400fd3c:	10c00817 	ldw	r3,32(r2)
 400fd40:	00bfff44 	movi	r2,-3
 400fd44:	1886703a 	and	r3,r3,r2
 400fd48:	e0bffb17 	ldw	r2,-20(fp)
 400fd4c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 400fd50:	e0bffb17 	ldw	r2,-20(fp)
 400fd54:	10800017 	ldw	r2,0(r2)
 400fd58:	10800104 	addi	r2,r2,4
 400fd5c:	1007883a 	mov	r3,r2
 400fd60:	e0bffb17 	ldw	r2,-20(fp)
 400fd64:	10800817 	ldw	r2,32(r2)
 400fd68:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400fd6c:	e0bffc17 	ldw	r2,-16(fp)
 400fd70:	10800104 	addi	r2,r2,4
 400fd74:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 400fd78:	003f8c06 	br	400fbac <__alt_data_end+0xfc00fbac>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
 400fd7c:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
 400fd80:	0001883a 	nop
 400fd84:	e037883a 	mov	sp,fp
 400fd88:	df000017 	ldw	fp,0(sp)
 400fd8c:	dec00104 	addi	sp,sp,4
 400fd90:	f800283a 	ret

0400fd94 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 400fd94:	defff804 	addi	sp,sp,-32
 400fd98:	df000715 	stw	fp,28(sp)
 400fd9c:	df000704 	addi	fp,sp,28
 400fda0:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 400fda4:	e0bffb17 	ldw	r2,-20(fp)
 400fda8:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 400fdac:	e0bff917 	ldw	r2,-28(fp)
 400fdb0:	10800017 	ldw	r2,0(r2)
 400fdb4:	10800104 	addi	r2,r2,4
 400fdb8:	10800037 	ldwio	r2,0(r2)
 400fdbc:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 400fdc0:	e0bffa17 	ldw	r2,-24(fp)
 400fdc4:	1081000c 	andi	r2,r2,1024
 400fdc8:	10000b26 	beq	r2,zero,400fdf8 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 400fdcc:	e0bff917 	ldw	r2,-28(fp)
 400fdd0:	10800017 	ldw	r2,0(r2)
 400fdd4:	10800104 	addi	r2,r2,4
 400fdd8:	1007883a 	mov	r3,r2
 400fddc:	e0bff917 	ldw	r2,-28(fp)
 400fde0:	10800817 	ldw	r2,32(r2)
 400fde4:	10810014 	ori	r2,r2,1024
 400fde8:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 400fdec:	e0bff917 	ldw	r2,-28(fp)
 400fdf0:	10000915 	stw	zero,36(r2)
 400fdf4:	00000a06 	br	400fe20 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 400fdf8:	e0bff917 	ldw	r2,-28(fp)
 400fdfc:	10c00917 	ldw	r3,36(r2)
 400fe00:	00a00034 	movhi	r2,32768
 400fe04:	10bfff04 	addi	r2,r2,-4
 400fe08:	10c00536 	bltu	r2,r3,400fe20 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 400fe0c:	e0bff917 	ldw	r2,-28(fp)
 400fe10:	10800917 	ldw	r2,36(r2)
 400fe14:	10c00044 	addi	r3,r2,1
 400fe18:	e0bff917 	ldw	r2,-28(fp)
 400fe1c:	10c00915 	stw	r3,36(r2)
 400fe20:	d0a72417 	ldw	r2,-25456(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 400fe24:	e037883a 	mov	sp,fp
 400fe28:	df000017 	ldw	fp,0(sp)
 400fe2c:	dec00104 	addi	sp,sp,4
 400fe30:	f800283a 	ret

0400fe34 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 400fe34:	defffd04 	addi	sp,sp,-12
 400fe38:	df000215 	stw	fp,8(sp)
 400fe3c:	df000204 	addi	fp,sp,8
 400fe40:	e13ffe15 	stw	r4,-8(fp)
 400fe44:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 400fe48:	00000506 	br	400fe60 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 400fe4c:	e0bfff17 	ldw	r2,-4(fp)
 400fe50:	1090000c 	andi	r2,r2,16384
 400fe54:	10000226 	beq	r2,zero,400fe60 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 400fe58:	00bffd44 	movi	r2,-11
 400fe5c:	00000b06 	br	400fe8c <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 400fe60:	e0bffe17 	ldw	r2,-8(fp)
 400fe64:	10c00d17 	ldw	r3,52(r2)
 400fe68:	e0bffe17 	ldw	r2,-8(fp)
 400fe6c:	10800c17 	ldw	r2,48(r2)
 400fe70:	18800526 	beq	r3,r2,400fe88 <altera_avalon_jtag_uart_close+0x54>
 400fe74:	e0bffe17 	ldw	r2,-8(fp)
 400fe78:	10c00917 	ldw	r3,36(r2)
 400fe7c:	e0bffe17 	ldw	r2,-8(fp)
 400fe80:	10800117 	ldw	r2,4(r2)
 400fe84:	18bff136 	bltu	r3,r2,400fe4c <__alt_data_end+0xfc00fe4c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 400fe88:	0005883a 	mov	r2,zero
}
 400fe8c:	e037883a 	mov	sp,fp
 400fe90:	df000017 	ldw	fp,0(sp)
 400fe94:	dec00104 	addi	sp,sp,4
 400fe98:	f800283a 	ret

0400fe9c <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 400fe9c:	defffa04 	addi	sp,sp,-24
 400fea0:	df000515 	stw	fp,20(sp)
 400fea4:	df000504 	addi	fp,sp,20
 400fea8:	e13ffd15 	stw	r4,-12(fp)
 400feac:	e17ffe15 	stw	r5,-8(fp)
 400feb0:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
 400feb4:	00bff9c4 	movi	r2,-25
 400feb8:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
 400febc:	e0bffe17 	ldw	r2,-8(fp)
 400fec0:	10da8060 	cmpeqi	r3,r2,27137
 400fec4:	1800031e 	bne	r3,zero,400fed4 <altera_avalon_jtag_uart_ioctl+0x38>
 400fec8:	109a80a0 	cmpeqi	r2,r2,27138
 400fecc:	1000181e 	bne	r2,zero,400ff30 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
 400fed0:	00002906 	br	400ff78 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 400fed4:	e0bffd17 	ldw	r2,-12(fp)
 400fed8:	10c00117 	ldw	r3,4(r2)
 400fedc:	00a00034 	movhi	r2,32768
 400fee0:	10bfffc4 	addi	r2,r2,-1
 400fee4:	18802126 	beq	r3,r2,400ff6c <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
 400fee8:	e0bfff17 	ldw	r2,-4(fp)
 400feec:	10800017 	ldw	r2,0(r2)
 400fef0:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 400fef4:	e0bffc17 	ldw	r2,-16(fp)
 400fef8:	10800090 	cmplti	r2,r2,2
 400fefc:	1000061e 	bne	r2,zero,400ff18 <altera_avalon_jtag_uart_ioctl+0x7c>
 400ff00:	e0fffc17 	ldw	r3,-16(fp)
 400ff04:	00a00034 	movhi	r2,32768
 400ff08:	10bfffc4 	addi	r2,r2,-1
 400ff0c:	18800226 	beq	r3,r2,400ff18 <altera_avalon_jtag_uart_ioctl+0x7c>
 400ff10:	e0bffc17 	ldw	r2,-16(fp)
 400ff14:	00000206 	br	400ff20 <altera_avalon_jtag_uart_ioctl+0x84>
 400ff18:	00a00034 	movhi	r2,32768
 400ff1c:	10bfff84 	addi	r2,r2,-2
 400ff20:	e0fffd17 	ldw	r3,-12(fp)
 400ff24:	18800115 	stw	r2,4(r3)
      rc = 0;
 400ff28:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 400ff2c:	00000f06 	br	400ff6c <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 400ff30:	e0bffd17 	ldw	r2,-12(fp)
 400ff34:	10c00117 	ldw	r3,4(r2)
 400ff38:	00a00034 	movhi	r2,32768
 400ff3c:	10bfffc4 	addi	r2,r2,-1
 400ff40:	18800c26 	beq	r3,r2,400ff74 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 400ff44:	e0bffd17 	ldw	r2,-12(fp)
 400ff48:	10c00917 	ldw	r3,36(r2)
 400ff4c:	e0bffd17 	ldw	r2,-12(fp)
 400ff50:	10800117 	ldw	r2,4(r2)
 400ff54:	1885803a 	cmpltu	r2,r3,r2
 400ff58:	10c03fcc 	andi	r3,r2,255
 400ff5c:	e0bfff17 	ldw	r2,-4(fp)
 400ff60:	10c00015 	stw	r3,0(r2)
      rc = 0;
 400ff64:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 400ff68:	00000206 	br	400ff74 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
 400ff6c:	0001883a 	nop
 400ff70:	00000106 	br	400ff78 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
 400ff74:	0001883a 	nop

  default:
    break;
  }

  return rc;
 400ff78:	e0bffb17 	ldw	r2,-20(fp)
}
 400ff7c:	e037883a 	mov	sp,fp
 400ff80:	df000017 	ldw	fp,0(sp)
 400ff84:	dec00104 	addi	sp,sp,4
 400ff88:	f800283a 	ret

0400ff8c <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 400ff8c:	defff304 	addi	sp,sp,-52
 400ff90:	dfc00c15 	stw	ra,48(sp)
 400ff94:	df000b15 	stw	fp,44(sp)
 400ff98:	df000b04 	addi	fp,sp,44
 400ff9c:	e13ffc15 	stw	r4,-16(fp)
 400ffa0:	e17ffd15 	stw	r5,-12(fp)
 400ffa4:	e1bffe15 	stw	r6,-8(fp)
 400ffa8:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
 400ffac:	e0bffd17 	ldw	r2,-12(fp)
 400ffb0:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 400ffb4:	00004706 	br	40100d4 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 400ffb8:	e0bffc17 	ldw	r2,-16(fp)
 400ffbc:	10800a17 	ldw	r2,40(r2)
 400ffc0:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 400ffc4:	e0bffc17 	ldw	r2,-16(fp)
 400ffc8:	10800b17 	ldw	r2,44(r2)
 400ffcc:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
 400ffd0:	e0fff717 	ldw	r3,-36(fp)
 400ffd4:	e0bff817 	ldw	r2,-32(fp)
 400ffd8:	18800536 	bltu	r3,r2,400fff0 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 400ffdc:	e0fff717 	ldw	r3,-36(fp)
 400ffe0:	e0bff817 	ldw	r2,-32(fp)
 400ffe4:	1885c83a 	sub	r2,r3,r2
 400ffe8:	e0bff615 	stw	r2,-40(fp)
 400ffec:	00000406 	br	4010000 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 400fff0:	00c20004 	movi	r3,2048
 400fff4:	e0bff817 	ldw	r2,-32(fp)
 400fff8:	1885c83a 	sub	r2,r3,r2
 400fffc:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 4010000:	e0bff617 	ldw	r2,-40(fp)
 4010004:	10001e26 	beq	r2,zero,4010080 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 4010008:	e0fffe17 	ldw	r3,-8(fp)
 401000c:	e0bff617 	ldw	r2,-40(fp)
 4010010:	1880022e 	bgeu	r3,r2,401001c <altera_avalon_jtag_uart_read+0x90>
        n = space;
 4010014:	e0bffe17 	ldw	r2,-8(fp)
 4010018:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 401001c:	e0bffc17 	ldw	r2,-16(fp)
 4010020:	10c00e04 	addi	r3,r2,56
 4010024:	e0bff817 	ldw	r2,-32(fp)
 4010028:	1885883a 	add	r2,r3,r2
 401002c:	e1bff617 	ldw	r6,-40(fp)
 4010030:	100b883a 	mov	r5,r2
 4010034:	e13ff517 	ldw	r4,-44(fp)
 4010038:	4005a0c0 	call	4005a0c <memcpy>
      ptr   += n;
 401003c:	e0fff517 	ldw	r3,-44(fp)
 4010040:	e0bff617 	ldw	r2,-40(fp)
 4010044:	1885883a 	add	r2,r3,r2
 4010048:	e0bff515 	stw	r2,-44(fp)
      space -= n;
 401004c:	e0fffe17 	ldw	r3,-8(fp)
 4010050:	e0bff617 	ldw	r2,-40(fp)
 4010054:	1885c83a 	sub	r2,r3,r2
 4010058:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 401005c:	e0fff817 	ldw	r3,-32(fp)
 4010060:	e0bff617 	ldw	r2,-40(fp)
 4010064:	1885883a 	add	r2,r3,r2
 4010068:	10c1ffcc 	andi	r3,r2,2047
 401006c:	e0bffc17 	ldw	r2,-16(fp)
 4010070:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 4010074:	e0bffe17 	ldw	r2,-8(fp)
 4010078:	00bfcf16 	blt	zero,r2,400ffb8 <__alt_data_end+0xfc00ffb8>
 401007c:	00000106 	br	4010084 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
 4010080:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 4010084:	e0fff517 	ldw	r3,-44(fp)
 4010088:	e0bffd17 	ldw	r2,-12(fp)
 401008c:	1880141e 	bne	r3,r2,40100e0 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 4010090:	e0bfff17 	ldw	r2,-4(fp)
 4010094:	1090000c 	andi	r2,r2,16384
 4010098:	1000131e 	bne	r2,zero,40100e8 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 401009c:	0001883a 	nop
 40100a0:	e0bffc17 	ldw	r2,-16(fp)
 40100a4:	10c00a17 	ldw	r3,40(r2)
 40100a8:	e0bff717 	ldw	r2,-36(fp)
 40100ac:	1880051e 	bne	r3,r2,40100c4 <altera_avalon_jtag_uart_read+0x138>
 40100b0:	e0bffc17 	ldw	r2,-16(fp)
 40100b4:	10c00917 	ldw	r3,36(r2)
 40100b8:	e0bffc17 	ldw	r2,-16(fp)
 40100bc:	10800117 	ldw	r2,4(r2)
 40100c0:	18bff736 	bltu	r3,r2,40100a0 <__alt_data_end+0xfc0100a0>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 40100c4:	e0bffc17 	ldw	r2,-16(fp)
 40100c8:	10c00a17 	ldw	r3,40(r2)
 40100cc:	e0bff717 	ldw	r2,-36(fp)
 40100d0:	18800726 	beq	r3,r2,40100f0 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 40100d4:	e0bffe17 	ldw	r2,-8(fp)
 40100d8:	00bfb716 	blt	zero,r2,400ffb8 <__alt_data_end+0xfc00ffb8>
 40100dc:	00000506 	br	40100f4 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
 40100e0:	0001883a 	nop
 40100e4:	00000306 	br	40100f4 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
 40100e8:	0001883a 	nop
 40100ec:	00000106 	br	40100f4 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
 40100f0:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 40100f4:	e0fff517 	ldw	r3,-44(fp)
 40100f8:	e0bffd17 	ldw	r2,-12(fp)
 40100fc:	18801826 	beq	r3,r2,4010160 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010100:	0005303a 	rdctl	r2,status
 4010104:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010108:	e0fffb17 	ldw	r3,-20(fp)
 401010c:	00bfff84 	movi	r2,-2
 4010110:	1884703a 	and	r2,r3,r2
 4010114:	1001703a 	wrctl	status,r2
  
  return context;
 4010118:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 401011c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4010120:	e0bffc17 	ldw	r2,-16(fp)
 4010124:	10800817 	ldw	r2,32(r2)
 4010128:	10c00054 	ori	r3,r2,1
 401012c:	e0bffc17 	ldw	r2,-16(fp)
 4010130:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4010134:	e0bffc17 	ldw	r2,-16(fp)
 4010138:	10800017 	ldw	r2,0(r2)
 401013c:	10800104 	addi	r2,r2,4
 4010140:	1007883a 	mov	r3,r2
 4010144:	e0bffc17 	ldw	r2,-16(fp)
 4010148:	10800817 	ldw	r2,32(r2)
 401014c:	18800035 	stwio	r2,0(r3)
 4010150:	e0bffa17 	ldw	r2,-24(fp)
 4010154:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010158:	e0bff917 	ldw	r2,-28(fp)
 401015c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 4010160:	e0fff517 	ldw	r3,-44(fp)
 4010164:	e0bffd17 	ldw	r2,-12(fp)
 4010168:	18800426 	beq	r3,r2,401017c <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
 401016c:	e0fff517 	ldw	r3,-44(fp)
 4010170:	e0bffd17 	ldw	r2,-12(fp)
 4010174:	1885c83a 	sub	r2,r3,r2
 4010178:	00000606 	br	4010194 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
 401017c:	e0bfff17 	ldw	r2,-4(fp)
 4010180:	1090000c 	andi	r2,r2,16384
 4010184:	10000226 	beq	r2,zero,4010190 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 4010188:	00bffd44 	movi	r2,-11
 401018c:	00000106 	br	4010194 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
 4010190:	00bffec4 	movi	r2,-5
}
 4010194:	e037883a 	mov	sp,fp
 4010198:	dfc00117 	ldw	ra,4(sp)
 401019c:	df000017 	ldw	fp,0(sp)
 40101a0:	dec00204 	addi	sp,sp,8
 40101a4:	f800283a 	ret

040101a8 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 40101a8:	defff304 	addi	sp,sp,-52
 40101ac:	dfc00c15 	stw	ra,48(sp)
 40101b0:	df000b15 	stw	fp,44(sp)
 40101b4:	df000b04 	addi	fp,sp,44
 40101b8:	e13ffc15 	stw	r4,-16(fp)
 40101bc:	e17ffd15 	stw	r5,-12(fp)
 40101c0:	e1bffe15 	stw	r6,-8(fp)
 40101c4:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 40101c8:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 40101cc:	e0bffd17 	ldw	r2,-12(fp)
 40101d0:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 40101d4:	00003706 	br	40102b4 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 40101d8:	e0bffc17 	ldw	r2,-16(fp)
 40101dc:	10800c17 	ldw	r2,48(r2)
 40101e0:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
 40101e4:	e0bffc17 	ldw	r2,-16(fp)
 40101e8:	10800d17 	ldw	r2,52(r2)
 40101ec:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
 40101f0:	e0fff917 	ldw	r3,-28(fp)
 40101f4:	e0bff517 	ldw	r2,-44(fp)
 40101f8:	1880062e 	bgeu	r3,r2,4010214 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 40101fc:	e0fff517 	ldw	r3,-44(fp)
 4010200:	e0bff917 	ldw	r2,-28(fp)
 4010204:	1885c83a 	sub	r2,r3,r2
 4010208:	10bfffc4 	addi	r2,r2,-1
 401020c:	e0bff615 	stw	r2,-40(fp)
 4010210:	00000b06 	br	4010240 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 4010214:	e0bff517 	ldw	r2,-44(fp)
 4010218:	10000526 	beq	r2,zero,4010230 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 401021c:	00c20004 	movi	r3,2048
 4010220:	e0bff917 	ldw	r2,-28(fp)
 4010224:	1885c83a 	sub	r2,r3,r2
 4010228:	e0bff615 	stw	r2,-40(fp)
 401022c:	00000406 	br	4010240 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 4010230:	00c1ffc4 	movi	r3,2047
 4010234:	e0bff917 	ldw	r2,-28(fp)
 4010238:	1885c83a 	sub	r2,r3,r2
 401023c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 4010240:	e0bff617 	ldw	r2,-40(fp)
 4010244:	10001e26 	beq	r2,zero,40102c0 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 4010248:	e0fffe17 	ldw	r3,-8(fp)
 401024c:	e0bff617 	ldw	r2,-40(fp)
 4010250:	1880022e 	bgeu	r3,r2,401025c <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 4010254:	e0bffe17 	ldw	r2,-8(fp)
 4010258:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 401025c:	e0bffc17 	ldw	r2,-16(fp)
 4010260:	10c20e04 	addi	r3,r2,2104
 4010264:	e0bff917 	ldw	r2,-28(fp)
 4010268:	1885883a 	add	r2,r3,r2
 401026c:	e1bff617 	ldw	r6,-40(fp)
 4010270:	e17ffd17 	ldw	r5,-12(fp)
 4010274:	1009883a 	mov	r4,r2
 4010278:	4005a0c0 	call	4005a0c <memcpy>
      ptr   += n;
 401027c:	e0fffd17 	ldw	r3,-12(fp)
 4010280:	e0bff617 	ldw	r2,-40(fp)
 4010284:	1885883a 	add	r2,r3,r2
 4010288:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
 401028c:	e0fffe17 	ldw	r3,-8(fp)
 4010290:	e0bff617 	ldw	r2,-40(fp)
 4010294:	1885c83a 	sub	r2,r3,r2
 4010298:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 401029c:	e0fff917 	ldw	r3,-28(fp)
 40102a0:	e0bff617 	ldw	r2,-40(fp)
 40102a4:	1885883a 	add	r2,r3,r2
 40102a8:	10c1ffcc 	andi	r3,r2,2047
 40102ac:	e0bffc17 	ldw	r2,-16(fp)
 40102b0:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 40102b4:	e0bffe17 	ldw	r2,-8(fp)
 40102b8:	00bfc716 	blt	zero,r2,40101d8 <__alt_data_end+0xfc0101d8>
 40102bc:	00000106 	br	40102c4 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
 40102c0:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40102c4:	0005303a 	rdctl	r2,status
 40102c8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40102cc:	e0fffb17 	ldw	r3,-20(fp)
 40102d0:	00bfff84 	movi	r2,-2
 40102d4:	1884703a 	and	r2,r3,r2
 40102d8:	1001703a 	wrctl	status,r2
  
  return context;
 40102dc:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 40102e0:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 40102e4:	e0bffc17 	ldw	r2,-16(fp)
 40102e8:	10800817 	ldw	r2,32(r2)
 40102ec:	10c00094 	ori	r3,r2,2
 40102f0:	e0bffc17 	ldw	r2,-16(fp)
 40102f4:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 40102f8:	e0bffc17 	ldw	r2,-16(fp)
 40102fc:	10800017 	ldw	r2,0(r2)
 4010300:	10800104 	addi	r2,r2,4
 4010304:	1007883a 	mov	r3,r2
 4010308:	e0bffc17 	ldw	r2,-16(fp)
 401030c:	10800817 	ldw	r2,32(r2)
 4010310:	18800035 	stwio	r2,0(r3)
 4010314:	e0bffa17 	ldw	r2,-24(fp)
 4010318:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 401031c:	e0bff817 	ldw	r2,-32(fp)
 4010320:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 4010324:	e0bffe17 	ldw	r2,-8(fp)
 4010328:	0080100e 	bge	zero,r2,401036c <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
 401032c:	e0bfff17 	ldw	r2,-4(fp)
 4010330:	1090000c 	andi	r2,r2,16384
 4010334:	1000101e 	bne	r2,zero,4010378 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 4010338:	0001883a 	nop
 401033c:	e0bffc17 	ldw	r2,-16(fp)
 4010340:	10c00d17 	ldw	r3,52(r2)
 4010344:	e0bff517 	ldw	r2,-44(fp)
 4010348:	1880051e 	bne	r3,r2,4010360 <altera_avalon_jtag_uart_write+0x1b8>
 401034c:	e0bffc17 	ldw	r2,-16(fp)
 4010350:	10c00917 	ldw	r3,36(r2)
 4010354:	e0bffc17 	ldw	r2,-16(fp)
 4010358:	10800117 	ldw	r2,4(r2)
 401035c:	18bff736 	bltu	r3,r2,401033c <__alt_data_end+0xfc01033c>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 4010360:	e0bffc17 	ldw	r2,-16(fp)
 4010364:	10800917 	ldw	r2,36(r2)
 4010368:	1000051e 	bne	r2,zero,4010380 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
 401036c:	e0bffe17 	ldw	r2,-8(fp)
 4010370:	00bfd016 	blt	zero,r2,40102b4 <__alt_data_end+0xfc0102b4>
 4010374:	00000306 	br	4010384 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
 4010378:	0001883a 	nop
 401037c:	00000106 	br	4010384 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
 4010380:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 4010384:	e0fffd17 	ldw	r3,-12(fp)
 4010388:	e0bff717 	ldw	r2,-36(fp)
 401038c:	18800426 	beq	r3,r2,40103a0 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
 4010390:	e0fffd17 	ldw	r3,-12(fp)
 4010394:	e0bff717 	ldw	r2,-36(fp)
 4010398:	1885c83a 	sub	r2,r3,r2
 401039c:	00000606 	br	40103b8 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
 40103a0:	e0bfff17 	ldw	r2,-4(fp)
 40103a4:	1090000c 	andi	r2,r2,16384
 40103a8:	10000226 	beq	r2,zero,40103b4 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
 40103ac:	00bffd44 	movi	r2,-11
 40103b0:	00000106 	br	40103b8 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 40103b4:	00bffec4 	movi	r2,-5
}
 40103b8:	e037883a 	mov	sp,fp
 40103bc:	dfc00117 	ldw	ra,4(sp)
 40103c0:	df000017 	ldw	fp,0(sp)
 40103c4:	dec00204 	addi	sp,sp,8
 40103c8:	f800283a 	ret

040103cc <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 40103cc:	defffa04 	addi	sp,sp,-24
 40103d0:	dfc00515 	stw	ra,20(sp)
 40103d4:	df000415 	stw	fp,16(sp)
 40103d8:	df000404 	addi	fp,sp,16
 40103dc:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 40103e0:	0007883a 	mov	r3,zero
 40103e4:	e0bfff17 	ldw	r2,-4(fp)
 40103e8:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 40103ec:	e0bfff17 	ldw	r2,-4(fp)
 40103f0:	10800104 	addi	r2,r2,4
 40103f4:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40103f8:	0005303a 	rdctl	r2,status
 40103fc:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010400:	e0fffd17 	ldw	r3,-12(fp)
 4010404:	00bfff84 	movi	r2,-2
 4010408:	1884703a 	and	r2,r3,r2
 401040c:	1001703a 	wrctl	status,r2
  
  return context;
 4010410:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 4010414:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
 4010418:	4011c140 	call	4011c14 <alt_tick>
 401041c:	e0bffc17 	ldw	r2,-16(fp)
 4010420:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010424:	e0bffe17 	ldw	r2,-8(fp)
 4010428:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
 401042c:	0001883a 	nop
 4010430:	e037883a 	mov	sp,fp
 4010434:	dfc00117 	ldw	ra,4(sp)
 4010438:	df000017 	ldw	fp,0(sp)
 401043c:	dec00204 	addi	sp,sp,8
 4010440:	f800283a 	ret

04010444 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 4010444:	defff804 	addi	sp,sp,-32
 4010448:	dfc00715 	stw	ra,28(sp)
 401044c:	df000615 	stw	fp,24(sp)
 4010450:	df000604 	addi	fp,sp,24
 4010454:	e13ffc15 	stw	r4,-16(fp)
 4010458:	e17ffd15 	stw	r5,-12(fp)
 401045c:	e1bffe15 	stw	r6,-8(fp)
 4010460:	e1ffff15 	stw	r7,-4(fp)
 4010464:	e0bfff17 	ldw	r2,-4(fp)
 4010468:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 401046c:	d0a72417 	ldw	r2,-25456(gp)
 4010470:	1000021e 	bne	r2,zero,401047c <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
 4010474:	e0bffb17 	ldw	r2,-20(fp)
 4010478:	d0a72415 	stw	r2,-25456(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 401047c:	e0bffc17 	ldw	r2,-16(fp)
 4010480:	10800104 	addi	r2,r2,4
 4010484:	00c001c4 	movi	r3,7
 4010488:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 401048c:	d8000015 	stw	zero,0(sp)
 4010490:	e1fffc17 	ldw	r7,-16(fp)
 4010494:	01810074 	movhi	r6,1025
 4010498:	3180f304 	addi	r6,r6,972
 401049c:	e17ffe17 	ldw	r5,-8(fp)
 40104a0:	e13ffd17 	ldw	r4,-12(fp)
 40104a4:	401128c0 	call	401128c <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 40104a8:	0001883a 	nop
 40104ac:	e037883a 	mov	sp,fp
 40104b0:	dfc00117 	ldw	ra,4(sp)
 40104b4:	df000017 	ldw	fp,0(sp)
 40104b8:	dec00204 	addi	sp,sp,8
 40104bc:	f800283a 	ret

040104c0 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 40104c0:	defffa04 	addi	sp,sp,-24
 40104c4:	dfc00515 	stw	ra,20(sp)
 40104c8:	df000415 	stw	fp,16(sp)
 40104cc:	df000404 	addi	fp,sp,16
 40104d0:	e13ffd15 	stw	r4,-12(fp)
 40104d4:	e17ffe15 	stw	r5,-8(fp)
 40104d8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 40104dc:	e0bffd17 	ldw	r2,-12(fp)
 40104e0:	10800017 	ldw	r2,0(r2)
 40104e4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
 40104e8:	e0bffc17 	ldw	r2,-16(fp)
 40104ec:	10c00a04 	addi	r3,r2,40
 40104f0:	e0bffd17 	ldw	r2,-12(fp)
 40104f4:	10800217 	ldw	r2,8(r2)
 40104f8:	100f883a 	mov	r7,r2
 40104fc:	e1bfff17 	ldw	r6,-4(fp)
 4010500:	e17ffe17 	ldw	r5,-8(fp)
 4010504:	1809883a 	mov	r4,r3
 4010508:	40109d40 	call	40109d4 <altera_avalon_uart_read>
      fd->fd_flags);
}
 401050c:	e037883a 	mov	sp,fp
 4010510:	dfc00117 	ldw	ra,4(sp)
 4010514:	df000017 	ldw	fp,0(sp)
 4010518:	dec00204 	addi	sp,sp,8
 401051c:	f800283a 	ret

04010520 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 4010520:	defffa04 	addi	sp,sp,-24
 4010524:	dfc00515 	stw	ra,20(sp)
 4010528:	df000415 	stw	fp,16(sp)
 401052c:	df000404 	addi	fp,sp,16
 4010530:	e13ffd15 	stw	r4,-12(fp)
 4010534:	e17ffe15 	stw	r5,-8(fp)
 4010538:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 401053c:	e0bffd17 	ldw	r2,-12(fp)
 4010540:	10800017 	ldw	r2,0(r2)
 4010544:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
 4010548:	e0bffc17 	ldw	r2,-16(fp)
 401054c:	10c00a04 	addi	r3,r2,40
 4010550:	e0bffd17 	ldw	r2,-12(fp)
 4010554:	10800217 	ldw	r2,8(r2)
 4010558:	100f883a 	mov	r7,r2
 401055c:	e1bfff17 	ldw	r6,-4(fp)
 4010560:	e17ffe17 	ldw	r5,-8(fp)
 4010564:	1809883a 	mov	r4,r3
 4010568:	4010bec0 	call	4010bec <altera_avalon_uart_write>
      fd->fd_flags);
}
 401056c:	e037883a 	mov	sp,fp
 4010570:	dfc00117 	ldw	ra,4(sp)
 4010574:	df000017 	ldw	fp,0(sp)
 4010578:	dec00204 	addi	sp,sp,8
 401057c:	f800283a 	ret

04010580 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
 4010580:	defffc04 	addi	sp,sp,-16
 4010584:	dfc00315 	stw	ra,12(sp)
 4010588:	df000215 	stw	fp,8(sp)
 401058c:	df000204 	addi	fp,sp,8
 4010590:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 4010594:	e0bfff17 	ldw	r2,-4(fp)
 4010598:	10800017 	ldw	r2,0(r2)
 401059c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
 40105a0:	e0bffe17 	ldw	r2,-8(fp)
 40105a4:	10c00a04 	addi	r3,r2,40
 40105a8:	e0bfff17 	ldw	r2,-4(fp)
 40105ac:	10800217 	ldw	r2,8(r2)
 40105b0:	100b883a 	mov	r5,r2
 40105b4:	1809883a 	mov	r4,r3
 40105b8:	40109440 	call	4010944 <altera_avalon_uart_close>
}
 40105bc:	e037883a 	mov	sp,fp
 40105c0:	dfc00117 	ldw	ra,4(sp)
 40105c4:	df000017 	ldw	fp,0(sp)
 40105c8:	dec00204 	addi	sp,sp,8
 40105cc:	f800283a 	ret

040105d0 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
 40105d0:	defff804 	addi	sp,sp,-32
 40105d4:	dfc00715 	stw	ra,28(sp)
 40105d8:	df000615 	stw	fp,24(sp)
 40105dc:	df000604 	addi	fp,sp,24
 40105e0:	e13ffd15 	stw	r4,-12(fp)
 40105e4:	e17ffe15 	stw	r5,-8(fp)
 40105e8:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
 40105ec:	e0bffd17 	ldw	r2,-12(fp)
 40105f0:	10800017 	ldw	r2,0(r2)
 40105f4:	e0bffb15 	stw	r2,-20(fp)
 40105f8:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
 40105fc:	1000041e 	bne	r2,zero,4010610 <altera_avalon_uart_init+0x40>
 4010600:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 4010604:	1000021e 	bne	r2,zero,4010610 <altera_avalon_uart_init+0x40>
 4010608:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
 401060c:	10000226 	beq	r2,zero,4010618 <altera_avalon_uart_init+0x48>
 4010610:	00800044 	movi	r2,1
 4010614:	00000106 	br	401061c <altera_avalon_uart_init+0x4c>
 4010618:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 401061c:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
 4010620:	e0bffc17 	ldw	r2,-16(fp)
 4010624:	10000f1e 	bne	r2,zero,4010664 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
 4010628:	e0bffd17 	ldw	r2,-12(fp)
 401062c:	00c32004 	movi	r3,3200
 4010630:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
 4010634:	e0bffb17 	ldw	r2,-20(fp)
 4010638:	10800304 	addi	r2,r2,12
 401063c:	e0fffd17 	ldw	r3,-12(fp)
 4010640:	18c00117 	ldw	r3,4(r3)
 4010644:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
 4010648:	d8000015 	stw	zero,0(sp)
 401064c:	e1fffd17 	ldw	r7,-12(fp)
 4010650:	01810074 	movhi	r6,1025
 4010654:	31819f04 	addi	r6,r6,1660
 4010658:	e17fff17 	ldw	r5,-4(fp)
 401065c:	e13ffe17 	ldw	r4,-8(fp)
 4010660:	401128c0 	call	401128c <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
 4010664:	0001883a 	nop
 4010668:	e037883a 	mov	sp,fp
 401066c:	dfc00117 	ldw	ra,4(sp)
 4010670:	df000017 	ldw	fp,0(sp)
 4010674:	dec00204 	addi	sp,sp,8
 4010678:	f800283a 	ret

0401067c <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
 401067c:	defffa04 	addi	sp,sp,-24
 4010680:	dfc00515 	stw	ra,20(sp)
 4010684:	df000415 	stw	fp,16(sp)
 4010688:	df000404 	addi	fp,sp,16
 401068c:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
 4010690:	e0bfff17 	ldw	r2,-4(fp)
 4010694:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
 4010698:	e0bffc17 	ldw	r2,-16(fp)
 401069c:	10800017 	ldw	r2,0(r2)
 40106a0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
 40106a4:	e0bffd17 	ldw	r2,-12(fp)
 40106a8:	10800204 	addi	r2,r2,8
 40106ac:	10800037 	ldwio	r2,0(r2)
 40106b0:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
 40106b4:	e0bffd17 	ldw	r2,-12(fp)
 40106b8:	10800204 	addi	r2,r2,8
 40106bc:	0007883a 	mov	r3,zero
 40106c0:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
 40106c4:	e0bffd17 	ldw	r2,-12(fp)
 40106c8:	10800204 	addi	r2,r2,8
 40106cc:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
 40106d0:	e0bffe17 	ldw	r2,-8(fp)
 40106d4:	1080200c 	andi	r2,r2,128
 40106d8:	10000326 	beq	r2,zero,40106e8 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
 40106dc:	e17ffe17 	ldw	r5,-8(fp)
 40106e0:	e13ffc17 	ldw	r4,-16(fp)
 40106e4:	40107180 	call	4010718 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
 40106e8:	e0bffe17 	ldw	r2,-8(fp)
 40106ec:	1081100c 	andi	r2,r2,1088
 40106f0:	10000326 	beq	r2,zero,4010700 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
 40106f4:	e17ffe17 	ldw	r5,-8(fp)
 40106f8:	e13ffc17 	ldw	r4,-16(fp)
 40106fc:	40107fc0 	call	40107fc <altera_avalon_uart_txirq>
  }
  

}
 4010700:	0001883a 	nop
 4010704:	e037883a 	mov	sp,fp
 4010708:	dfc00117 	ldw	ra,4(sp)
 401070c:	df000017 	ldw	fp,0(sp)
 4010710:	dec00204 	addi	sp,sp,8
 4010714:	f800283a 	ret

04010718 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 4010718:	defffc04 	addi	sp,sp,-16
 401071c:	df000315 	stw	fp,12(sp)
 4010720:	df000304 	addi	fp,sp,12
 4010724:	e13ffe15 	stw	r4,-8(fp)
 4010728:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
 401072c:	e0bfff17 	ldw	r2,-4(fp)
 4010730:	108000cc 	andi	r2,r2,3
 4010734:	10002c1e 	bne	r2,zero,40107e8 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
 4010738:	e0bffe17 	ldw	r2,-8(fp)
 401073c:	10800317 	ldw	r2,12(r2)
 4010740:	e0bffe17 	ldw	r2,-8(fp)
 4010744:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 4010748:	e0bffe17 	ldw	r2,-8(fp)
 401074c:	10800317 	ldw	r2,12(r2)
 4010750:	10800044 	addi	r2,r2,1
 4010754:	10800fcc 	andi	r2,r2,63
 4010758:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 401075c:	e0bffe17 	ldw	r2,-8(fp)
 4010760:	10800317 	ldw	r2,12(r2)
 4010764:	e0fffe17 	ldw	r3,-8(fp)
 4010768:	18c00017 	ldw	r3,0(r3)
 401076c:	18c00037 	ldwio	r3,0(r3)
 4010770:	1809883a 	mov	r4,r3
 4010774:	e0fffe17 	ldw	r3,-8(fp)
 4010778:	1885883a 	add	r2,r3,r2
 401077c:	10800704 	addi	r2,r2,28
 4010780:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
 4010784:	e0bffe17 	ldw	r2,-8(fp)
 4010788:	e0fffd17 	ldw	r3,-12(fp)
 401078c:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 4010790:	e0bffe17 	ldw	r2,-8(fp)
 4010794:	10800317 	ldw	r2,12(r2)
 4010798:	10800044 	addi	r2,r2,1
 401079c:	10800fcc 	andi	r2,r2,63
 40107a0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
 40107a4:	e0bffe17 	ldw	r2,-8(fp)
 40107a8:	10c00217 	ldw	r3,8(r2)
 40107ac:	e0bffd17 	ldw	r2,-12(fp)
 40107b0:	18800e1e 	bne	r3,r2,40107ec <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 40107b4:	e0bffe17 	ldw	r2,-8(fp)
 40107b8:	10c00117 	ldw	r3,4(r2)
 40107bc:	00bfdfc4 	movi	r2,-129
 40107c0:	1886703a 	and	r3,r3,r2
 40107c4:	e0bffe17 	ldw	r2,-8(fp)
 40107c8:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
 40107cc:	e0bffe17 	ldw	r2,-8(fp)
 40107d0:	10800017 	ldw	r2,0(r2)
 40107d4:	10800304 	addi	r2,r2,12
 40107d8:	e0fffe17 	ldw	r3,-8(fp)
 40107dc:	18c00117 	ldw	r3,4(r3)
 40107e0:	10c00035 	stwio	r3,0(r2)
 40107e4:	00000106 	br	40107ec <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
 40107e8:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
 40107ec:	e037883a 	mov	sp,fp
 40107f0:	df000017 	ldw	fp,0(sp)
 40107f4:	dec00104 	addi	sp,sp,4
 40107f8:	f800283a 	ret

040107fc <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 40107fc:	defffb04 	addi	sp,sp,-20
 4010800:	df000415 	stw	fp,16(sp)
 4010804:	df000404 	addi	fp,sp,16
 4010808:	e13ffc15 	stw	r4,-16(fp)
 401080c:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
 4010810:	e0bffc17 	ldw	r2,-16(fp)
 4010814:	10c00417 	ldw	r3,16(r2)
 4010818:	e0bffc17 	ldw	r2,-16(fp)
 401081c:	10800517 	ldw	r2,20(r2)
 4010820:	18803226 	beq	r3,r2,40108ec <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 4010824:	e0bffc17 	ldw	r2,-16(fp)
 4010828:	10800617 	ldw	r2,24(r2)
 401082c:	1080008c 	andi	r2,r2,2
 4010830:	10000326 	beq	r2,zero,4010840 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 4010834:	e0bffd17 	ldw	r2,-12(fp)
 4010838:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 401083c:	10001d26 	beq	r2,zero,40108b4 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
 4010840:	e0bffc17 	ldw	r2,-16(fp)
 4010844:	10800417 	ldw	r2,16(r2)
 4010848:	e0bffc17 	ldw	r2,-16(fp)
 401084c:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
 4010850:	e0bffc17 	ldw	r2,-16(fp)
 4010854:	10800017 	ldw	r2,0(r2)
 4010858:	10800104 	addi	r2,r2,4
 401085c:	e0fffc17 	ldw	r3,-16(fp)
 4010860:	18c00417 	ldw	r3,16(r3)
 4010864:	e13ffc17 	ldw	r4,-16(fp)
 4010868:	20c7883a 	add	r3,r4,r3
 401086c:	18c01704 	addi	r3,r3,92
 4010870:	18c00003 	ldbu	r3,0(r3)
 4010874:	18c03fcc 	andi	r3,r3,255
 4010878:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
 401087c:	e0bffc17 	ldw	r2,-16(fp)
 4010880:	10800417 	ldw	r2,16(r2)
 4010884:	10800044 	addi	r2,r2,1
 4010888:	e0fffc17 	ldw	r3,-16(fp)
 401088c:	18800415 	stw	r2,16(r3)
 4010890:	10c00fcc 	andi	r3,r2,63
 4010894:	e0bffc17 	ldw	r2,-16(fp)
 4010898:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 401089c:	e0bffc17 	ldw	r2,-16(fp)
 40108a0:	10800117 	ldw	r2,4(r2)
 40108a4:	10c01014 	ori	r3,r2,64
 40108a8:	e0bffc17 	ldw	r2,-16(fp)
 40108ac:	10c00115 	stw	r3,4(r2)
 40108b0:	00000e06 	br	40108ec <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
 40108b4:	e0bffc17 	ldw	r2,-16(fp)
 40108b8:	10800017 	ldw	r2,0(r2)
 40108bc:	10800204 	addi	r2,r2,8
 40108c0:	10800037 	ldwio	r2,0(r2)
 40108c4:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 40108c8:	e0bffd17 	ldw	r2,-12(fp)
 40108cc:	1082000c 	andi	r2,r2,2048
 40108d0:	1000061e 	bne	r2,zero,40108ec <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 40108d4:	e0bffc17 	ldw	r2,-16(fp)
 40108d8:	10c00117 	ldw	r3,4(r2)
 40108dc:	00bfefc4 	movi	r2,-65
 40108e0:	1886703a 	and	r3,r3,r2
 40108e4:	e0bffc17 	ldw	r2,-16(fp)
 40108e8:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
 40108ec:	e0bffc17 	ldw	r2,-16(fp)
 40108f0:	10c00417 	ldw	r3,16(r2)
 40108f4:	e0bffc17 	ldw	r2,-16(fp)
 40108f8:	10800517 	ldw	r2,20(r2)
 40108fc:	1880061e 	bne	r3,r2,4010918 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 4010900:	e0bffc17 	ldw	r2,-16(fp)
 4010904:	10c00117 	ldw	r3,4(r2)
 4010908:	00beefc4 	movi	r2,-1089
 401090c:	1886703a 	and	r3,r3,r2
 4010910:	e0bffc17 	ldw	r2,-16(fp)
 4010914:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4010918:	e0bffc17 	ldw	r2,-16(fp)
 401091c:	10800017 	ldw	r2,0(r2)
 4010920:	10800304 	addi	r2,r2,12
 4010924:	e0fffc17 	ldw	r3,-16(fp)
 4010928:	18c00117 	ldw	r3,4(r3)
 401092c:	10c00035 	stwio	r3,0(r2)
}
 4010930:	0001883a 	nop
 4010934:	e037883a 	mov	sp,fp
 4010938:	df000017 	ldw	fp,0(sp)
 401093c:	dec00104 	addi	sp,sp,4
 4010940:	f800283a 	ret

04010944 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
 4010944:	defffd04 	addi	sp,sp,-12
 4010948:	df000215 	stw	fp,8(sp)
 401094c:	df000204 	addi	fp,sp,8
 4010950:	e13ffe15 	stw	r4,-8(fp)
 4010954:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 4010958:	00000506 	br	4010970 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 401095c:	e0bfff17 	ldw	r2,-4(fp)
 4010960:	1090000c 	andi	r2,r2,16384
 4010964:	10000226 	beq	r2,zero,4010970 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
 4010968:	00bffd44 	movi	r2,-11
 401096c:	00000606 	br	4010988 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 4010970:	e0bffe17 	ldw	r2,-8(fp)
 4010974:	10c00417 	ldw	r3,16(r2)
 4010978:	e0bffe17 	ldw	r2,-8(fp)
 401097c:	10800517 	ldw	r2,20(r2)
 4010980:	18bff61e 	bne	r3,r2,401095c <__alt_data_end+0xfc01095c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 4010984:	0005883a 	mov	r2,zero
}
 4010988:	e037883a 	mov	sp,fp
 401098c:	df000017 	ldw	fp,0(sp)
 4010990:	dec00104 	addi	sp,sp,4
 4010994:	f800283a 	ret

04010998 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010998:	defffe04 	addi	sp,sp,-8
 401099c:	dfc00115 	stw	ra,4(sp)
 40109a0:	df000015 	stw	fp,0(sp)
 40109a4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40109a8:	d0a01017 	ldw	r2,-32704(gp)
 40109ac:	10000326 	beq	r2,zero,40109bc <alt_get_errno+0x24>
 40109b0:	d0a01017 	ldw	r2,-32704(gp)
 40109b4:	103ee83a 	callr	r2
 40109b8:	00000106 	br	40109c0 <alt_get_errno+0x28>
 40109bc:	d0a71f04 	addi	r2,gp,-25476
}
 40109c0:	e037883a 	mov	sp,fp
 40109c4:	dfc00117 	ldw	ra,4(sp)
 40109c8:	df000017 	ldw	fp,0(sp)
 40109cc:	dec00204 	addi	sp,sp,8
 40109d0:	f800283a 	ret

040109d4 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
 40109d4:	defff204 	addi	sp,sp,-56
 40109d8:	dfc00d15 	stw	ra,52(sp)
 40109dc:	df000c15 	stw	fp,48(sp)
 40109e0:	df000c04 	addi	fp,sp,48
 40109e4:	e13ffc15 	stw	r4,-16(fp)
 40109e8:	e17ffd15 	stw	r5,-12(fp)
 40109ec:	e1bffe15 	stw	r6,-8(fp)
 40109f0:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
 40109f4:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
 40109f8:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
 40109fc:	e0bfff17 	ldw	r2,-4(fp)
 4010a00:	1090000c 	andi	r2,r2,16384
 4010a04:	1005003a 	cmpeq	r2,r2,zero
 4010a08:	10803fcc 	andi	r2,r2,255
 4010a0c:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 4010a10:	00001306 	br	4010a60 <altera_avalon_uart_read+0x8c>
    {
      count++;
 4010a14:	e0bff517 	ldw	r2,-44(fp)
 4010a18:	10800044 	addi	r2,r2,1
 4010a1c:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
 4010a20:	e0bffd17 	ldw	r2,-12(fp)
 4010a24:	10c00044 	addi	r3,r2,1
 4010a28:	e0fffd15 	stw	r3,-12(fp)
 4010a2c:	e0fffc17 	ldw	r3,-16(fp)
 4010a30:	18c00217 	ldw	r3,8(r3)
 4010a34:	e13ffc17 	ldw	r4,-16(fp)
 4010a38:	20c7883a 	add	r3,r4,r3
 4010a3c:	18c00704 	addi	r3,r3,28
 4010a40:	18c00003 	ldbu	r3,0(r3)
 4010a44:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
 4010a48:	e0bffc17 	ldw	r2,-16(fp)
 4010a4c:	10800217 	ldw	r2,8(r2)
 4010a50:	10800044 	addi	r2,r2,1
 4010a54:	10c00fcc 	andi	r3,r2,63
 4010a58:	e0bffc17 	ldw	r2,-16(fp)
 4010a5c:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 4010a60:	e0fff517 	ldw	r3,-44(fp)
 4010a64:	e0bffe17 	ldw	r2,-8(fp)
 4010a68:	1880050e 	bge	r3,r2,4010a80 <altera_avalon_uart_read+0xac>
 4010a6c:	e0bffc17 	ldw	r2,-16(fp)
 4010a70:	10c00217 	ldw	r3,8(r2)
 4010a74:	e0bffc17 	ldw	r2,-16(fp)
 4010a78:	10800317 	ldw	r2,12(r2)
 4010a7c:	18bfe51e 	bne	r3,r2,4010a14 <__alt_data_end+0xfc010a14>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
 4010a80:	e0bff517 	ldw	r2,-44(fp)
 4010a84:	1000251e 	bne	r2,zero,4010b1c <altera_avalon_uart_read+0x148>
 4010a88:	e0bffc17 	ldw	r2,-16(fp)
 4010a8c:	10c00217 	ldw	r3,8(r2)
 4010a90:	e0bffc17 	ldw	r2,-16(fp)
 4010a94:	10800317 	ldw	r2,12(r2)
 4010a98:	1880201e 	bne	r3,r2,4010b1c <altera_avalon_uart_read+0x148>
    {
      if (!block)
 4010a9c:	e0bff617 	ldw	r2,-40(fp)
 4010aa0:	1000071e 	bne	r2,zero,4010ac0 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
 4010aa4:	40109980 	call	4010998 <alt_get_errno>
 4010aa8:	1007883a 	mov	r3,r2
 4010aac:	008002c4 	movi	r2,11
 4010ab0:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
 4010ab4:	00800044 	movi	r2,1
 4010ab8:	e0bff405 	stb	r2,-48(fp)
        break;
 4010abc:	00001b06 	br	4010b2c <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010ac0:	0005303a 	rdctl	r2,status
 4010ac4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010ac8:	e0fff917 	ldw	r3,-28(fp)
 4010acc:	00bfff84 	movi	r2,-2
 4010ad0:	1884703a 	and	r2,r3,r2
 4010ad4:	1001703a 	wrctl	status,r2
  
  return context;
 4010ad8:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
 4010adc:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 4010ae0:	e0bffc17 	ldw	r2,-16(fp)
 4010ae4:	10800117 	ldw	r2,4(r2)
 4010ae8:	10c02014 	ori	r3,r2,128
 4010aec:	e0bffc17 	ldw	r2,-16(fp)
 4010af0:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4010af4:	e0bffc17 	ldw	r2,-16(fp)
 4010af8:	10800017 	ldw	r2,0(r2)
 4010afc:	10800304 	addi	r2,r2,12
 4010b00:	e0fffc17 	ldw	r3,-16(fp)
 4010b04:	18c00117 	ldw	r3,4(r3)
 4010b08:	10c00035 	stwio	r3,0(r2)
 4010b0c:	e0bff817 	ldw	r2,-32(fp)
 4010b10:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010b14:	e0bffa17 	ldw	r2,-24(fp)
 4010b18:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
 4010b1c:	e0bff517 	ldw	r2,-44(fp)
 4010b20:	1000021e 	bne	r2,zero,4010b2c <altera_avalon_uart_read+0x158>
 4010b24:	e0bffe17 	ldw	r2,-8(fp)
 4010b28:	103fcd1e 	bne	r2,zero,4010a60 <__alt_data_end+0xfc010a60>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010b2c:	0005303a 	rdctl	r2,status
 4010b30:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010b34:	e0fffb17 	ldw	r3,-20(fp)
 4010b38:	00bfff84 	movi	r2,-2
 4010b3c:	1884703a 	and	r2,r3,r2
 4010b40:	1001703a 	wrctl	status,r2
  
  return context;
 4010b44:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
 4010b48:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 4010b4c:	e0bffc17 	ldw	r2,-16(fp)
 4010b50:	10800117 	ldw	r2,4(r2)
 4010b54:	10c02014 	ori	r3,r2,128
 4010b58:	e0bffc17 	ldw	r2,-16(fp)
 4010b5c:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4010b60:	e0bffc17 	ldw	r2,-16(fp)
 4010b64:	10800017 	ldw	r2,0(r2)
 4010b68:	10800304 	addi	r2,r2,12
 4010b6c:	e0fffc17 	ldw	r3,-16(fp)
 4010b70:	18c00117 	ldw	r3,4(r3)
 4010b74:	10c00035 	stwio	r3,0(r2)
 4010b78:	e0bff817 	ldw	r2,-32(fp)
 4010b7c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010b80:	e0bff717 	ldw	r2,-36(fp)
 4010b84:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
 4010b88:	e0bff403 	ldbu	r2,-48(fp)
 4010b8c:	10000226 	beq	r2,zero,4010b98 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
 4010b90:	00bffd44 	movi	r2,-11
 4010b94:	00000106 	br	4010b9c <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
 4010b98:	e0bff517 	ldw	r2,-44(fp)
  }
}
 4010b9c:	e037883a 	mov	sp,fp
 4010ba0:	dfc00117 	ldw	ra,4(sp)
 4010ba4:	df000017 	ldw	fp,0(sp)
 4010ba8:	dec00204 	addi	sp,sp,8
 4010bac:	f800283a 	ret

04010bb0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010bb0:	defffe04 	addi	sp,sp,-8
 4010bb4:	dfc00115 	stw	ra,4(sp)
 4010bb8:	df000015 	stw	fp,0(sp)
 4010bbc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4010bc0:	d0a01017 	ldw	r2,-32704(gp)
 4010bc4:	10000326 	beq	r2,zero,4010bd4 <alt_get_errno+0x24>
 4010bc8:	d0a01017 	ldw	r2,-32704(gp)
 4010bcc:	103ee83a 	callr	r2
 4010bd0:	00000106 	br	4010bd8 <alt_get_errno+0x28>
 4010bd4:	d0a71f04 	addi	r2,gp,-25476
}
 4010bd8:	e037883a 	mov	sp,fp
 4010bdc:	dfc00117 	ldw	ra,4(sp)
 4010be0:	df000017 	ldw	fp,0(sp)
 4010be4:	dec00204 	addi	sp,sp,8
 4010be8:	f800283a 	ret

04010bec <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
 4010bec:	defff204 	addi	sp,sp,-56
 4010bf0:	dfc00d15 	stw	ra,52(sp)
 4010bf4:	df000c15 	stw	fp,48(sp)
 4010bf8:	df000c04 	addi	fp,sp,48
 4010bfc:	e13ffc15 	stw	r4,-16(fp)
 4010c00:	e17ffd15 	stw	r5,-12(fp)
 4010c04:	e1bffe15 	stw	r6,-8(fp)
 4010c08:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
 4010c0c:	e0bffe17 	ldw	r2,-8(fp)
 4010c10:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
 4010c14:	e0bfff17 	ldw	r2,-4(fp)
 4010c18:	1090000c 	andi	r2,r2,16384
 4010c1c:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 4010c20:	00003c06 	br	4010d14 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 4010c24:	e0bffc17 	ldw	r2,-16(fp)
 4010c28:	10800517 	ldw	r2,20(r2)
 4010c2c:	10800044 	addi	r2,r2,1
 4010c30:	10800fcc 	andi	r2,r2,63
 4010c34:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
 4010c38:	e0bffc17 	ldw	r2,-16(fp)
 4010c3c:	10c00417 	ldw	r3,16(r2)
 4010c40:	e0bff717 	ldw	r2,-36(fp)
 4010c44:	1880221e 	bne	r3,r2,4010cd0 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
 4010c48:	e0bff517 	ldw	r2,-44(fp)
 4010c4c:	10000526 	beq	r2,zero,4010c64 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
 4010c50:	4010bb00 	call	4010bb0 <alt_get_errno>
 4010c54:	1007883a 	mov	r3,r2
 4010c58:	008002c4 	movi	r2,11
 4010c5c:	18800015 	stw	r2,0(r3)
        break;
 4010c60:	00002e06 	br	4010d1c <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010c64:	0005303a 	rdctl	r2,status
 4010c68:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010c6c:	e0fff917 	ldw	r3,-28(fp)
 4010c70:	00bfff84 	movi	r2,-2
 4010c74:	1884703a 	and	r2,r3,r2
 4010c78:	1001703a 	wrctl	status,r2
  
  return context;
 4010c7c:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
 4010c80:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 4010c84:	e0bffc17 	ldw	r2,-16(fp)
 4010c88:	10800117 	ldw	r2,4(r2)
 4010c8c:	10c11014 	ori	r3,r2,1088
 4010c90:	e0bffc17 	ldw	r2,-16(fp)
 4010c94:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4010c98:	e0bffc17 	ldw	r2,-16(fp)
 4010c9c:	10800017 	ldw	r2,0(r2)
 4010ca0:	10800304 	addi	r2,r2,12
 4010ca4:	e0fffc17 	ldw	r3,-16(fp)
 4010ca8:	18c00117 	ldw	r3,4(r3)
 4010cac:	10c00035 	stwio	r3,0(r2)
 4010cb0:	e0bff817 	ldw	r2,-32(fp)
 4010cb4:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010cb8:	e0bff617 	ldw	r2,-40(fp)
 4010cbc:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
 4010cc0:	e0bffc17 	ldw	r2,-16(fp)
 4010cc4:	10c00417 	ldw	r3,16(r2)
 4010cc8:	e0bff717 	ldw	r2,-36(fp)
 4010ccc:	18bffc26 	beq	r3,r2,4010cc0 <__alt_data_end+0xfc010cc0>
      }
    }

    count--;
 4010cd0:	e0bff417 	ldw	r2,-48(fp)
 4010cd4:	10bfffc4 	addi	r2,r2,-1
 4010cd8:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 4010cdc:	e0bffc17 	ldw	r2,-16(fp)
 4010ce0:	10c00517 	ldw	r3,20(r2)
 4010ce4:	e0bffd17 	ldw	r2,-12(fp)
 4010ce8:	11000044 	addi	r4,r2,1
 4010cec:	e13ffd15 	stw	r4,-12(fp)
 4010cf0:	10800003 	ldbu	r2,0(r2)
 4010cf4:	1009883a 	mov	r4,r2
 4010cf8:	e0bffc17 	ldw	r2,-16(fp)
 4010cfc:	10c5883a 	add	r2,r2,r3
 4010d00:	10801704 	addi	r2,r2,92
 4010d04:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
 4010d08:	e0bffc17 	ldw	r2,-16(fp)
 4010d0c:	e0fff717 	ldw	r3,-36(fp)
 4010d10:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 4010d14:	e0bff417 	ldw	r2,-48(fp)
 4010d18:	103fc21e 	bne	r2,zero,4010c24 <__alt_data_end+0xfc010c24>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010d1c:	0005303a 	rdctl	r2,status
 4010d20:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010d24:	e0fffb17 	ldw	r3,-20(fp)
 4010d28:	00bfff84 	movi	r2,-2
 4010d2c:	1884703a 	and	r2,r3,r2
 4010d30:	1001703a 	wrctl	status,r2
  
  return context;
 4010d34:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
 4010d38:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 4010d3c:	e0bffc17 	ldw	r2,-16(fp)
 4010d40:	10800117 	ldw	r2,4(r2)
 4010d44:	10c11014 	ori	r3,r2,1088
 4010d48:	e0bffc17 	ldw	r2,-16(fp)
 4010d4c:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4010d50:	e0bffc17 	ldw	r2,-16(fp)
 4010d54:	10800017 	ldw	r2,0(r2)
 4010d58:	10800304 	addi	r2,r2,12
 4010d5c:	e0fffc17 	ldw	r3,-16(fp)
 4010d60:	18c00117 	ldw	r3,4(r3)
 4010d64:	10c00035 	stwio	r3,0(r2)
 4010d68:	e0bff817 	ldw	r2,-32(fp)
 4010d6c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010d70:	e0bffa17 	ldw	r2,-24(fp)
 4010d74:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
 4010d78:	e0fffe17 	ldw	r3,-8(fp)
 4010d7c:	e0bff417 	ldw	r2,-48(fp)
 4010d80:	1885c83a 	sub	r2,r3,r2
}
 4010d84:	e037883a 	mov	sp,fp
 4010d88:	dfc00117 	ldw	ra,4(sp)
 4010d8c:	df000017 	ldw	fp,0(sp)
 4010d90:	dec00204 	addi	sp,sp,8
 4010d94:	f800283a 	ret

04010d98 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 4010d98:	defff504 	addi	sp,sp,-44
 4010d9c:	df000a15 	stw	fp,40(sp)
 4010da0:	df000a04 	addi	fp,sp,40
 4010da4:	e13ffc15 	stw	r4,-16(fp)
 4010da8:	e17ffd15 	stw	r5,-12(fp)
 4010dac:	e1bffe15 	stw	r6,-8(fp)
 4010db0:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 4010db4:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4010db8:	d0a72417 	ldw	r2,-25456(gp)
  
  if (alt_ticks_per_second ())
 4010dbc:	10003c26 	beq	r2,zero,4010eb0 <alt_alarm_start+0x118>
  {
    if (alarm)
 4010dc0:	e0bffc17 	ldw	r2,-16(fp)
 4010dc4:	10003826 	beq	r2,zero,4010ea8 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
 4010dc8:	e0bffc17 	ldw	r2,-16(fp)
 4010dcc:	e0fffe17 	ldw	r3,-8(fp)
 4010dd0:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 4010dd4:	e0bffc17 	ldw	r2,-16(fp)
 4010dd8:	e0ffff17 	ldw	r3,-4(fp)
 4010ddc:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010de0:	0005303a 	rdctl	r2,status
 4010de4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010de8:	e0fff917 	ldw	r3,-28(fp)
 4010dec:	00bfff84 	movi	r2,-2
 4010df0:	1884703a 	and	r2,r3,r2
 4010df4:	1001703a 	wrctl	status,r2
  
  return context;
 4010df8:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
 4010dfc:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4010e00:	d0a72517 	ldw	r2,-25452(gp)
      
      current_nticks = alt_nticks();
 4010e04:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 4010e08:	e0fffd17 	ldw	r3,-12(fp)
 4010e0c:	e0bff617 	ldw	r2,-40(fp)
 4010e10:	1885883a 	add	r2,r3,r2
 4010e14:	10c00044 	addi	r3,r2,1
 4010e18:	e0bffc17 	ldw	r2,-16(fp)
 4010e1c:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 4010e20:	e0bffc17 	ldw	r2,-16(fp)
 4010e24:	10c00217 	ldw	r3,8(r2)
 4010e28:	e0bff617 	ldw	r2,-40(fp)
 4010e2c:	1880042e 	bgeu	r3,r2,4010e40 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 4010e30:	e0bffc17 	ldw	r2,-16(fp)
 4010e34:	00c00044 	movi	r3,1
 4010e38:	10c00405 	stb	r3,16(r2)
 4010e3c:	00000206 	br	4010e48 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 4010e40:	e0bffc17 	ldw	r2,-16(fp)
 4010e44:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 4010e48:	e0bffc17 	ldw	r2,-16(fp)
 4010e4c:	d0e01504 	addi	r3,gp,-32684
 4010e50:	e0fffa15 	stw	r3,-24(fp)
 4010e54:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4010e58:	e0bffb17 	ldw	r2,-20(fp)
 4010e5c:	e0fffa17 	ldw	r3,-24(fp)
 4010e60:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 4010e64:	e0bffa17 	ldw	r2,-24(fp)
 4010e68:	10c00017 	ldw	r3,0(r2)
 4010e6c:	e0bffb17 	ldw	r2,-20(fp)
 4010e70:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 4010e74:	e0bffa17 	ldw	r2,-24(fp)
 4010e78:	10800017 	ldw	r2,0(r2)
 4010e7c:	e0fffb17 	ldw	r3,-20(fp)
 4010e80:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4010e84:	e0bffa17 	ldw	r2,-24(fp)
 4010e88:	e0fffb17 	ldw	r3,-20(fp)
 4010e8c:	10c00015 	stw	r3,0(r2)
 4010e90:	e0bff817 	ldw	r2,-32(fp)
 4010e94:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010e98:	e0bff717 	ldw	r2,-36(fp)
 4010e9c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 4010ea0:	0005883a 	mov	r2,zero
 4010ea4:	00000306 	br	4010eb4 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
 4010ea8:	00bffa84 	movi	r2,-22
 4010eac:	00000106 	br	4010eb4 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
 4010eb0:	00bfde84 	movi	r2,-134
  }
}
 4010eb4:	e037883a 	mov	sp,fp
 4010eb8:	df000017 	ldw	fp,0(sp)
 4010ebc:	dec00104 	addi	sp,sp,4
 4010ec0:	f800283a 	ret

04010ec4 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 4010ec4:	defffa04 	addi	sp,sp,-24
 4010ec8:	dfc00515 	stw	ra,20(sp)
 4010ecc:	df000415 	stw	fp,16(sp)
 4010ed0:	df000404 	addi	fp,sp,16
 4010ed4:	e13fff15 	stw	r4,-4(fp)
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
 4010ed8:	00800244 	movi	r2,9
 4010edc:	e0bffd15 	stw	r2,-12(fp)
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
 4010ee0:	014003f4 	movhi	r5,15
 4010ee4:	29509004 	addi	r5,r5,16960
 4010ee8:	e13ffd17 	ldw	r4,-12(fp)
 4010eec:	400a9ec0 	call	400a9ec <__mulsi3>
 4010ef0:	100b883a 	mov	r5,r2
 4010ef4:	01017db4 	movhi	r4,1526
 4010ef8:	21384004 	addi	r4,r4,-7936
 4010efc:	400a9300 	call	400a930 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 4010f00:	100b883a 	mov	r5,r2
 4010f04:	01200034 	movhi	r4,32768
 4010f08:	213fffc4 	addi	r4,r4,-1
 4010f0c:	400a9300 	call	400a930 <__udivsi3>
 4010f10:	100b883a 	mov	r5,r2
 4010f14:	e13fff17 	ldw	r4,-4(fp)
 4010f18:	400a9300 	call	400a930 <__udivsi3>
 4010f1c:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 4010f20:	e0bffe17 	ldw	r2,-8(fp)
 4010f24:	10002a26 	beq	r2,zero,4010fd0 <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
 4010f28:	e03ffc15 	stw	zero,-16(fp)
 4010f2c:	00001706 	br	4010f8c <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 4010f30:	00a00034 	movhi	r2,32768
 4010f34:	10bfffc4 	addi	r2,r2,-1
 4010f38:	10bfffc4 	addi	r2,r2,-1
 4010f3c:	103ffe1e 	bne	r2,zero,4010f38 <__alt_data_end+0xfc010f38>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
 4010f40:	014003f4 	movhi	r5,15
 4010f44:	29509004 	addi	r5,r5,16960
 4010f48:	e13ffd17 	ldw	r4,-12(fp)
 4010f4c:	400a9ec0 	call	400a9ec <__mulsi3>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 4010f50:	100b883a 	mov	r5,r2
 4010f54:	01017db4 	movhi	r4,1526
 4010f58:	21384004 	addi	r4,r4,-7936
 4010f5c:	400a9300 	call	400a930 <__udivsi3>
 4010f60:	100b883a 	mov	r5,r2
 4010f64:	01200034 	movhi	r4,32768
 4010f68:	213fffc4 	addi	r4,r4,-1
 4010f6c:	400a9300 	call	400a930 <__udivsi3>
 4010f70:	1007883a 	mov	r3,r2
 4010f74:	e0bfff17 	ldw	r2,-4(fp)
 4010f78:	10c5c83a 	sub	r2,r2,r3
 4010f7c:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 4010f80:	e0bffc17 	ldw	r2,-16(fp)
 4010f84:	10800044 	addi	r2,r2,1
 4010f88:	e0bffc15 	stw	r2,-16(fp)
 4010f8c:	e0fffc17 	ldw	r3,-16(fp)
 4010f90:	e0bffe17 	ldw	r2,-8(fp)
 4010f94:	18bfe616 	blt	r3,r2,4010f30 <__alt_data_end+0xfc010f30>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 4010f98:	014003f4 	movhi	r5,15
 4010f9c:	29509004 	addi	r5,r5,16960
 4010fa0:	e13ffd17 	ldw	r4,-12(fp)
 4010fa4:	400a9ec0 	call	400a9ec <__mulsi3>
 4010fa8:	100b883a 	mov	r5,r2
 4010fac:	01017db4 	movhi	r4,1526
 4010fb0:	21384004 	addi	r4,r4,-7936
 4010fb4:	400a9300 	call	400a930 <__udivsi3>
 4010fb8:	e17fff17 	ldw	r5,-4(fp)
 4010fbc:	1009883a 	mov	r4,r2
 4010fc0:	400a9ec0 	call	400a9ec <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4010fc4:	10bfffc4 	addi	r2,r2,-1
 4010fc8:	103ffe1e 	bne	r2,zero,4010fc4 <__alt_data_end+0xfc010fc4>
 4010fcc:	00000d06 	br	4011004 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 4010fd0:	014003f4 	movhi	r5,15
 4010fd4:	29509004 	addi	r5,r5,16960
 4010fd8:	e13ffd17 	ldw	r4,-12(fp)
 4010fdc:	400a9ec0 	call	400a9ec <__mulsi3>
 4010fe0:	100b883a 	mov	r5,r2
 4010fe4:	01017db4 	movhi	r4,1526
 4010fe8:	21384004 	addi	r4,r4,-7936
 4010fec:	400a9300 	call	400a930 <__udivsi3>
 4010ff0:	e17fff17 	ldw	r5,-4(fp)
 4010ff4:	1009883a 	mov	r4,r2
 4010ff8:	400a9ec0 	call	400a9ec <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4010ffc:	10bfffc4 	addi	r2,r2,-1
 4011000:	00bffe16 	blt	zero,r2,4010ffc <__alt_data_end+0xfc010ffc>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
 4011004:	0005883a 	mov	r2,zero
}
 4011008:	e037883a 	mov	sp,fp
 401100c:	dfc00117 	ldw	ra,4(sp)
 4011010:	df000017 	ldw	fp,0(sp)
 4011014:	dec00204 	addi	sp,sp,8
 4011018:	f800283a 	ret

0401101c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 401101c:	deffff04 	addi	sp,sp,-4
 4011020:	df000015 	stw	fp,0(sp)
 4011024:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 4011028:	0001883a 	nop
 401102c:	e037883a 	mov	sp,fp
 4011030:	df000017 	ldw	fp,0(sp)
 4011034:	dec00104 	addi	sp,sp,4
 4011038:	f800283a 	ret

0401103c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 401103c:	defffe04 	addi	sp,sp,-8
 4011040:	dfc00115 	stw	ra,4(sp)
 4011044:	df000015 	stw	fp,0(sp)
 4011048:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 401104c:	d0a01017 	ldw	r2,-32704(gp)
 4011050:	10000326 	beq	r2,zero,4011060 <alt_get_errno+0x24>
 4011054:	d0a01017 	ldw	r2,-32704(gp)
 4011058:	103ee83a 	callr	r2
 401105c:	00000106 	br	4011064 <alt_get_errno+0x28>
 4011060:	d0a71f04 	addi	r2,gp,-25476
}
 4011064:	e037883a 	mov	sp,fp
 4011068:	dfc00117 	ldw	ra,4(sp)
 401106c:	df000017 	ldw	fp,0(sp)
 4011070:	dec00204 	addi	sp,sp,8
 4011074:	f800283a 	ret

04011078 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 4011078:	defffa04 	addi	sp,sp,-24
 401107c:	dfc00515 	stw	ra,20(sp)
 4011080:	df000415 	stw	fp,16(sp)
 4011084:	df000404 	addi	fp,sp,16
 4011088:	e13ffe15 	stw	r4,-8(fp)
 401108c:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 4011090:	e0bffe17 	ldw	r2,-8(fp)
 4011094:	10000326 	beq	r2,zero,40110a4 <alt_dev_llist_insert+0x2c>
 4011098:	e0bffe17 	ldw	r2,-8(fp)
 401109c:	10800217 	ldw	r2,8(r2)
 40110a0:	1000061e 	bne	r2,zero,40110bc <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 40110a4:	401103c0 	call	401103c <alt_get_errno>
 40110a8:	1007883a 	mov	r3,r2
 40110ac:	00800584 	movi	r2,22
 40110b0:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 40110b4:	00bffa84 	movi	r2,-22
 40110b8:	00001306 	br	4011108 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 40110bc:	e0bffe17 	ldw	r2,-8(fp)
 40110c0:	e0ffff17 	ldw	r3,-4(fp)
 40110c4:	e0fffc15 	stw	r3,-16(fp)
 40110c8:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 40110cc:	e0bffd17 	ldw	r2,-12(fp)
 40110d0:	e0fffc17 	ldw	r3,-16(fp)
 40110d4:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 40110d8:	e0bffc17 	ldw	r2,-16(fp)
 40110dc:	10c00017 	ldw	r3,0(r2)
 40110e0:	e0bffd17 	ldw	r2,-12(fp)
 40110e4:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 40110e8:	e0bffc17 	ldw	r2,-16(fp)
 40110ec:	10800017 	ldw	r2,0(r2)
 40110f0:	e0fffd17 	ldw	r3,-12(fp)
 40110f4:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 40110f8:	e0bffc17 	ldw	r2,-16(fp)
 40110fc:	e0fffd17 	ldw	r3,-12(fp)
 4011100:	10c00015 	stw	r3,0(r2)

  return 0;  
 4011104:	0005883a 	mov	r2,zero
}
 4011108:	e037883a 	mov	sp,fp
 401110c:	dfc00117 	ldw	ra,4(sp)
 4011110:	df000017 	ldw	fp,0(sp)
 4011114:	dec00204 	addi	sp,sp,8
 4011118:	f800283a 	ret

0401111c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 401111c:	defffd04 	addi	sp,sp,-12
 4011120:	dfc00215 	stw	ra,8(sp)
 4011124:	df000115 	stw	fp,4(sp)
 4011128:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 401112c:	00810074 	movhi	r2,1025
 4011130:	10890104 	addi	r2,r2,9220
 4011134:	e0bfff15 	stw	r2,-4(fp)
 4011138:	00000606 	br	4011154 <_do_ctors+0x38>
        (*ctor) (); 
 401113c:	e0bfff17 	ldw	r2,-4(fp)
 4011140:	10800017 	ldw	r2,0(r2)
 4011144:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 4011148:	e0bfff17 	ldw	r2,-4(fp)
 401114c:	10bfff04 	addi	r2,r2,-4
 4011150:	e0bfff15 	stw	r2,-4(fp)
 4011154:	e0ffff17 	ldw	r3,-4(fp)
 4011158:	00810074 	movhi	r2,1025
 401115c:	10890204 	addi	r2,r2,9224
 4011160:	18bff62e 	bgeu	r3,r2,401113c <__alt_data_end+0xfc01113c>
        (*ctor) (); 
}
 4011164:	0001883a 	nop
 4011168:	e037883a 	mov	sp,fp
 401116c:	dfc00117 	ldw	ra,4(sp)
 4011170:	df000017 	ldw	fp,0(sp)
 4011174:	dec00204 	addi	sp,sp,8
 4011178:	f800283a 	ret

0401117c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 401117c:	defffd04 	addi	sp,sp,-12
 4011180:	dfc00215 	stw	ra,8(sp)
 4011184:	df000115 	stw	fp,4(sp)
 4011188:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 401118c:	00810074 	movhi	r2,1025
 4011190:	10890104 	addi	r2,r2,9220
 4011194:	e0bfff15 	stw	r2,-4(fp)
 4011198:	00000606 	br	40111b4 <_do_dtors+0x38>
        (*dtor) (); 
 401119c:	e0bfff17 	ldw	r2,-4(fp)
 40111a0:	10800017 	ldw	r2,0(r2)
 40111a4:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 40111a8:	e0bfff17 	ldw	r2,-4(fp)
 40111ac:	10bfff04 	addi	r2,r2,-4
 40111b0:	e0bfff15 	stw	r2,-4(fp)
 40111b4:	e0ffff17 	ldw	r3,-4(fp)
 40111b8:	00810074 	movhi	r2,1025
 40111bc:	10890204 	addi	r2,r2,9224
 40111c0:	18bff62e 	bgeu	r3,r2,401119c <__alt_data_end+0xfc01119c>
        (*dtor) (); 
}
 40111c4:	0001883a 	nop
 40111c8:	e037883a 	mov	sp,fp
 40111cc:	dfc00117 	ldw	ra,4(sp)
 40111d0:	df000017 	ldw	fp,0(sp)
 40111d4:	dec00204 	addi	sp,sp,8
 40111d8:	f800283a 	ret

040111dc <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 40111dc:	defffa04 	addi	sp,sp,-24
 40111e0:	dfc00515 	stw	ra,20(sp)
 40111e4:	df000415 	stw	fp,16(sp)
 40111e8:	df000404 	addi	fp,sp,16
 40111ec:	e13ffe15 	stw	r4,-8(fp)
 40111f0:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
 40111f4:	e0bfff17 	ldw	r2,-4(fp)
 40111f8:	10800017 	ldw	r2,0(r2)
 40111fc:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 4011200:	e13ffe17 	ldw	r4,-8(fp)
 4011204:	40070140 	call	4007014 <strlen>
 4011208:	10800044 	addi	r2,r2,1
 401120c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 4011210:	00000d06 	br	4011248 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 4011214:	e0bffc17 	ldw	r2,-16(fp)
 4011218:	10800217 	ldw	r2,8(r2)
 401121c:	e0fffd17 	ldw	r3,-12(fp)
 4011220:	180d883a 	mov	r6,r3
 4011224:	e17ffe17 	ldw	r5,-8(fp)
 4011228:	1009883a 	mov	r4,r2
 401122c:	4011f580 	call	4011f58 <memcmp>
 4011230:	1000021e 	bne	r2,zero,401123c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 4011234:	e0bffc17 	ldw	r2,-16(fp)
 4011238:	00000706 	br	4011258 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 401123c:	e0bffc17 	ldw	r2,-16(fp)
 4011240:	10800017 	ldw	r2,0(r2)
 4011244:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 4011248:	e0fffc17 	ldw	r3,-16(fp)
 401124c:	e0bfff17 	ldw	r2,-4(fp)
 4011250:	18bff01e 	bne	r3,r2,4011214 <__alt_data_end+0xfc011214>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 4011254:	0005883a 	mov	r2,zero
}
 4011258:	e037883a 	mov	sp,fp
 401125c:	dfc00117 	ldw	ra,4(sp)
 4011260:	df000017 	ldw	fp,0(sp)
 4011264:	dec00204 	addi	sp,sp,8
 4011268:	f800283a 	ret

0401126c <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 401126c:	deffff04 	addi	sp,sp,-4
 4011270:	df000015 	stw	fp,0(sp)
 4011274:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
 4011278:	0001883a 	nop
 401127c:	e037883a 	mov	sp,fp
 4011280:	df000017 	ldw	fp,0(sp)
 4011284:	dec00104 	addi	sp,sp,4
 4011288:	f800283a 	ret

0401128c <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 401128c:	defff904 	addi	sp,sp,-28
 4011290:	dfc00615 	stw	ra,24(sp)
 4011294:	df000515 	stw	fp,20(sp)
 4011298:	df000504 	addi	fp,sp,20
 401129c:	e13ffc15 	stw	r4,-16(fp)
 40112a0:	e17ffd15 	stw	r5,-12(fp)
 40112a4:	e1bffe15 	stw	r6,-8(fp)
 40112a8:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 40112ac:	e0800217 	ldw	r2,8(fp)
 40112b0:	d8800015 	stw	r2,0(sp)
 40112b4:	e1ffff17 	ldw	r7,-4(fp)
 40112b8:	e1bffe17 	ldw	r6,-8(fp)
 40112bc:	e17ffd17 	ldw	r5,-12(fp)
 40112c0:	e13ffc17 	ldw	r4,-16(fp)
 40112c4:	401143c0 	call	401143c <alt_iic_isr_register>
}  
 40112c8:	e037883a 	mov	sp,fp
 40112cc:	dfc00117 	ldw	ra,4(sp)
 40112d0:	df000017 	ldw	fp,0(sp)
 40112d4:	dec00204 	addi	sp,sp,8
 40112d8:	f800283a 	ret

040112dc <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 40112dc:	defff904 	addi	sp,sp,-28
 40112e0:	df000615 	stw	fp,24(sp)
 40112e4:	df000604 	addi	fp,sp,24
 40112e8:	e13ffe15 	stw	r4,-8(fp)
 40112ec:	e17fff15 	stw	r5,-4(fp)
 40112f0:	e0bfff17 	ldw	r2,-4(fp)
 40112f4:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40112f8:	0005303a 	rdctl	r2,status
 40112fc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4011300:	e0fffb17 	ldw	r3,-20(fp)
 4011304:	00bfff84 	movi	r2,-2
 4011308:	1884703a 	and	r2,r3,r2
 401130c:	1001703a 	wrctl	status,r2
  
  return context;
 4011310:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4011314:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
 4011318:	00c00044 	movi	r3,1
 401131c:	e0bffa17 	ldw	r2,-24(fp)
 4011320:	1884983a 	sll	r2,r3,r2
 4011324:	1007883a 	mov	r3,r2
 4011328:	d0a72317 	ldw	r2,-25460(gp)
 401132c:	1884b03a 	or	r2,r3,r2
 4011330:	d0a72315 	stw	r2,-25460(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4011334:	d0a72317 	ldw	r2,-25460(gp)
 4011338:	100170fa 	wrctl	ienable,r2
 401133c:	e0bffc17 	ldw	r2,-16(fp)
 4011340:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4011344:	e0bffd17 	ldw	r2,-12(fp)
 4011348:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 401134c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
 4011350:	0001883a 	nop
}
 4011354:	e037883a 	mov	sp,fp
 4011358:	df000017 	ldw	fp,0(sp)
 401135c:	dec00104 	addi	sp,sp,4
 4011360:	f800283a 	ret

04011364 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 4011364:	defff904 	addi	sp,sp,-28
 4011368:	df000615 	stw	fp,24(sp)
 401136c:	df000604 	addi	fp,sp,24
 4011370:	e13ffe15 	stw	r4,-8(fp)
 4011374:	e17fff15 	stw	r5,-4(fp)
 4011378:	e0bfff17 	ldw	r2,-4(fp)
 401137c:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4011380:	0005303a 	rdctl	r2,status
 4011384:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4011388:	e0fffb17 	ldw	r3,-20(fp)
 401138c:	00bfff84 	movi	r2,-2
 4011390:	1884703a 	and	r2,r3,r2
 4011394:	1001703a 	wrctl	status,r2
  
  return context;
 4011398:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 401139c:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
 40113a0:	00c00044 	movi	r3,1
 40113a4:	e0bffa17 	ldw	r2,-24(fp)
 40113a8:	1884983a 	sll	r2,r3,r2
 40113ac:	0084303a 	nor	r2,zero,r2
 40113b0:	1007883a 	mov	r3,r2
 40113b4:	d0a72317 	ldw	r2,-25460(gp)
 40113b8:	1884703a 	and	r2,r3,r2
 40113bc:	d0a72315 	stw	r2,-25460(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 40113c0:	d0a72317 	ldw	r2,-25460(gp)
 40113c4:	100170fa 	wrctl	ienable,r2
 40113c8:	e0bffc17 	ldw	r2,-16(fp)
 40113cc:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40113d0:	e0bffd17 	ldw	r2,-12(fp)
 40113d4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 40113d8:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
 40113dc:	0001883a 	nop
}
 40113e0:	e037883a 	mov	sp,fp
 40113e4:	df000017 	ldw	fp,0(sp)
 40113e8:	dec00104 	addi	sp,sp,4
 40113ec:	f800283a 	ret

040113f0 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 40113f0:	defffc04 	addi	sp,sp,-16
 40113f4:	df000315 	stw	fp,12(sp)
 40113f8:	df000304 	addi	fp,sp,12
 40113fc:	e13ffe15 	stw	r4,-8(fp)
 4011400:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 4011404:	000530fa 	rdctl	r2,ienable
 4011408:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 401140c:	00c00044 	movi	r3,1
 4011410:	e0bfff17 	ldw	r2,-4(fp)
 4011414:	1884983a 	sll	r2,r3,r2
 4011418:	1007883a 	mov	r3,r2
 401141c:	e0bffd17 	ldw	r2,-12(fp)
 4011420:	1884703a 	and	r2,r3,r2
 4011424:	1004c03a 	cmpne	r2,r2,zero
 4011428:	10803fcc 	andi	r2,r2,255
}
 401142c:	e037883a 	mov	sp,fp
 4011430:	df000017 	ldw	fp,0(sp)
 4011434:	dec00104 	addi	sp,sp,4
 4011438:	f800283a 	ret

0401143c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 401143c:	defff504 	addi	sp,sp,-44
 4011440:	dfc00a15 	stw	ra,40(sp)
 4011444:	df000915 	stw	fp,36(sp)
 4011448:	df000904 	addi	fp,sp,36
 401144c:	e13ffc15 	stw	r4,-16(fp)
 4011450:	e17ffd15 	stw	r5,-12(fp)
 4011454:	e1bffe15 	stw	r6,-8(fp)
 4011458:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
 401145c:	00bffa84 	movi	r2,-22
 4011460:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 4011464:	e0bffd17 	ldw	r2,-12(fp)
 4011468:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 401146c:	e0bff817 	ldw	r2,-32(fp)
 4011470:	10800808 	cmpgei	r2,r2,32
 4011474:	1000271e 	bne	r2,zero,4011514 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4011478:	0005303a 	rdctl	r2,status
 401147c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4011480:	e0fffb17 	ldw	r3,-20(fp)
 4011484:	00bfff84 	movi	r2,-2
 4011488:	1884703a 	and	r2,r3,r2
 401148c:	1001703a 	wrctl	status,r2
  
  return context;
 4011490:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 4011494:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
 4011498:	00810074 	movhi	r2,1025
 401149c:	10981d04 	addi	r2,r2,24692
 40114a0:	e0fff817 	ldw	r3,-32(fp)
 40114a4:	180690fa 	slli	r3,r3,3
 40114a8:	10c5883a 	add	r2,r2,r3
 40114ac:	e0fffe17 	ldw	r3,-8(fp)
 40114b0:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
 40114b4:	00810074 	movhi	r2,1025
 40114b8:	10981d04 	addi	r2,r2,24692
 40114bc:	e0fff817 	ldw	r3,-32(fp)
 40114c0:	180690fa 	slli	r3,r3,3
 40114c4:	10c5883a 	add	r2,r2,r3
 40114c8:	10800104 	addi	r2,r2,4
 40114cc:	e0ffff17 	ldw	r3,-4(fp)
 40114d0:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 40114d4:	e0bffe17 	ldw	r2,-8(fp)
 40114d8:	10000526 	beq	r2,zero,40114f0 <alt_iic_isr_register+0xb4>
 40114dc:	e0bff817 	ldw	r2,-32(fp)
 40114e0:	100b883a 	mov	r5,r2
 40114e4:	e13ffc17 	ldw	r4,-16(fp)
 40114e8:	40112dc0 	call	40112dc <alt_ic_irq_enable>
 40114ec:	00000406 	br	4011500 <alt_iic_isr_register+0xc4>
 40114f0:	e0bff817 	ldw	r2,-32(fp)
 40114f4:	100b883a 	mov	r5,r2
 40114f8:	e13ffc17 	ldw	r4,-16(fp)
 40114fc:	40113640 	call	4011364 <alt_ic_irq_disable>
 4011500:	e0bff715 	stw	r2,-36(fp)
 4011504:	e0bffa17 	ldw	r2,-24(fp)
 4011508:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 401150c:	e0bff917 	ldw	r2,-28(fp)
 4011510:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 4011514:	e0bff717 	ldw	r2,-36(fp)
}
 4011518:	e037883a 	mov	sp,fp
 401151c:	dfc00117 	ldw	ra,4(sp)
 4011520:	df000017 	ldw	fp,0(sp)
 4011524:	dec00204 	addi	sp,sp,8
 4011528:	f800283a 	ret

0401152c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 401152c:	defff804 	addi	sp,sp,-32
 4011530:	dfc00715 	stw	ra,28(sp)
 4011534:	df000615 	stw	fp,24(sp)
 4011538:	dc000515 	stw	r16,20(sp)
 401153c:	df000604 	addi	fp,sp,24
 4011540:	e13ffb15 	stw	r4,-20(fp)
 4011544:	e17ffc15 	stw	r5,-16(fp)
 4011548:	e1bffd15 	stw	r6,-12(fp)
 401154c:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
 4011550:	e1bffe17 	ldw	r6,-8(fp)
 4011554:	e17ffd17 	ldw	r5,-12(fp)
 4011558:	e13ffc17 	ldw	r4,-16(fp)
 401155c:	40117b40 	call	40117b4 <open>
 4011560:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
 4011564:	e0bffa17 	ldw	r2,-24(fp)
 4011568:	10002216 	blt	r2,zero,40115f4 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
 401156c:	04010074 	movhi	r16,1025
 4011570:	840c3604 	addi	r16,r16,12504
 4011574:	e0bffa17 	ldw	r2,-24(fp)
 4011578:	01400304 	movi	r5,12
 401157c:	1009883a 	mov	r4,r2
 4011580:	400a9ec0 	call	400a9ec <__mulsi3>
 4011584:	8085883a 	add	r2,r16,r2
 4011588:	10c00017 	ldw	r3,0(r2)
 401158c:	e0bffb17 	ldw	r2,-20(fp)
 4011590:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 4011594:	04010074 	movhi	r16,1025
 4011598:	840c3604 	addi	r16,r16,12504
 401159c:	e0bffa17 	ldw	r2,-24(fp)
 40115a0:	01400304 	movi	r5,12
 40115a4:	1009883a 	mov	r4,r2
 40115a8:	400a9ec0 	call	400a9ec <__mulsi3>
 40115ac:	8085883a 	add	r2,r16,r2
 40115b0:	10800104 	addi	r2,r2,4
 40115b4:	10c00017 	ldw	r3,0(r2)
 40115b8:	e0bffb17 	ldw	r2,-20(fp)
 40115bc:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 40115c0:	04010074 	movhi	r16,1025
 40115c4:	840c3604 	addi	r16,r16,12504
 40115c8:	e0bffa17 	ldw	r2,-24(fp)
 40115cc:	01400304 	movi	r5,12
 40115d0:	1009883a 	mov	r4,r2
 40115d4:	400a9ec0 	call	400a9ec <__mulsi3>
 40115d8:	8085883a 	add	r2,r16,r2
 40115dc:	10800204 	addi	r2,r2,8
 40115e0:	10c00017 	ldw	r3,0(r2)
 40115e4:	e0bffb17 	ldw	r2,-20(fp)
 40115e8:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 40115ec:	e13ffa17 	ldw	r4,-24(fp)
 40115f0:	400d9dc0 	call	400d9dc <alt_release_fd>
  }
} 
 40115f4:	0001883a 	nop
 40115f8:	e6ffff04 	addi	sp,fp,-4
 40115fc:	dfc00217 	ldw	ra,8(sp)
 4011600:	df000117 	ldw	fp,4(sp)
 4011604:	dc000017 	ldw	r16,0(sp)
 4011608:	dec00304 	addi	sp,sp,12
 401160c:	f800283a 	ret

04011610 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 4011610:	defffb04 	addi	sp,sp,-20
 4011614:	dfc00415 	stw	ra,16(sp)
 4011618:	df000315 	stw	fp,12(sp)
 401161c:	df000304 	addi	fp,sp,12
 4011620:	e13ffd15 	stw	r4,-12(fp)
 4011624:	e17ffe15 	stw	r5,-8(fp)
 4011628:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 401162c:	01c07fc4 	movi	r7,511
 4011630:	01800044 	movi	r6,1
 4011634:	e17ffd17 	ldw	r5,-12(fp)
 4011638:	01010074 	movhi	r4,1025
 401163c:	210c3904 	addi	r4,r4,12516
 4011640:	401152c0 	call	401152c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 4011644:	01c07fc4 	movi	r7,511
 4011648:	000d883a 	mov	r6,zero
 401164c:	e17ffe17 	ldw	r5,-8(fp)
 4011650:	01010074 	movhi	r4,1025
 4011654:	210c3604 	addi	r4,r4,12504
 4011658:	401152c0 	call	401152c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 401165c:	01c07fc4 	movi	r7,511
 4011660:	01800044 	movi	r6,1
 4011664:	e17fff17 	ldw	r5,-4(fp)
 4011668:	01010074 	movhi	r4,1025
 401166c:	210c3c04 	addi	r4,r4,12528
 4011670:	401152c0 	call	401152c <alt_open_fd>
}  
 4011674:	0001883a 	nop
 4011678:	e037883a 	mov	sp,fp
 401167c:	dfc00117 	ldw	ra,4(sp)
 4011680:	df000017 	ldw	fp,0(sp)
 4011684:	dec00204 	addi	sp,sp,8
 4011688:	f800283a 	ret

0401168c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 401168c:	defffe04 	addi	sp,sp,-8
 4011690:	dfc00115 	stw	ra,4(sp)
 4011694:	df000015 	stw	fp,0(sp)
 4011698:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 401169c:	d0a01017 	ldw	r2,-32704(gp)
 40116a0:	10000326 	beq	r2,zero,40116b0 <alt_get_errno+0x24>
 40116a4:	d0a01017 	ldw	r2,-32704(gp)
 40116a8:	103ee83a 	callr	r2
 40116ac:	00000106 	br	40116b4 <alt_get_errno+0x28>
 40116b0:	d0a71f04 	addi	r2,gp,-25476
}
 40116b4:	e037883a 	mov	sp,fp
 40116b8:	dfc00117 	ldw	ra,4(sp)
 40116bc:	df000017 	ldw	fp,0(sp)
 40116c0:	dec00204 	addi	sp,sp,8
 40116c4:	f800283a 	ret

040116c8 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 40116c8:	defffb04 	addi	sp,sp,-20
 40116cc:	dfc00415 	stw	ra,16(sp)
 40116d0:	df000315 	stw	fp,12(sp)
 40116d4:	dc000215 	stw	r16,8(sp)
 40116d8:	df000304 	addi	fp,sp,12
 40116dc:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 40116e0:	e0bffe17 	ldw	r2,-8(fp)
 40116e4:	10800217 	ldw	r2,8(r2)
 40116e8:	10d00034 	orhi	r3,r2,16384
 40116ec:	e0bffe17 	ldw	r2,-8(fp)
 40116f0:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 40116f4:	e03ffd15 	stw	zero,-12(fp)
 40116f8:	00002306 	br	4011788 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 40116fc:	04010074 	movhi	r16,1025
 4011700:	840c3604 	addi	r16,r16,12504
 4011704:	e0bffd17 	ldw	r2,-12(fp)
 4011708:	01400304 	movi	r5,12
 401170c:	1009883a 	mov	r4,r2
 4011710:	400a9ec0 	call	400a9ec <__mulsi3>
 4011714:	8085883a 	add	r2,r16,r2
 4011718:	10c00017 	ldw	r3,0(r2)
 401171c:	e0bffe17 	ldw	r2,-8(fp)
 4011720:	10800017 	ldw	r2,0(r2)
 4011724:	1880151e 	bne	r3,r2,401177c <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4011728:	04010074 	movhi	r16,1025
 401172c:	840c3604 	addi	r16,r16,12504
 4011730:	e0bffd17 	ldw	r2,-12(fp)
 4011734:	01400304 	movi	r5,12
 4011738:	1009883a 	mov	r4,r2
 401173c:	400a9ec0 	call	400a9ec <__mulsi3>
 4011740:	8085883a 	add	r2,r16,r2
 4011744:	10800204 	addi	r2,r2,8
 4011748:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 401174c:	10000b0e 	bge	r2,zero,401177c <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
 4011750:	01400304 	movi	r5,12
 4011754:	e13ffd17 	ldw	r4,-12(fp)
 4011758:	400a9ec0 	call	400a9ec <__mulsi3>
 401175c:	1007883a 	mov	r3,r2
 4011760:	00810074 	movhi	r2,1025
 4011764:	108c3604 	addi	r2,r2,12504
 4011768:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 401176c:	e0bffe17 	ldw	r2,-8(fp)
 4011770:	18800226 	beq	r3,r2,401177c <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 4011774:	00bffcc4 	movi	r2,-13
 4011778:	00000806 	br	401179c <alt_file_locked+0xd4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 401177c:	e0bffd17 	ldw	r2,-12(fp)
 4011780:	10800044 	addi	r2,r2,1
 4011784:	e0bffd15 	stw	r2,-12(fp)
 4011788:	d0a00f17 	ldw	r2,-32708(gp)
 401178c:	1007883a 	mov	r3,r2
 4011790:	e0bffd17 	ldw	r2,-12(fp)
 4011794:	18bfd92e 	bgeu	r3,r2,40116fc <__alt_data_end+0xfc0116fc>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 4011798:	0005883a 	mov	r2,zero
}
 401179c:	e6ffff04 	addi	sp,fp,-4
 40117a0:	dfc00217 	ldw	ra,8(sp)
 40117a4:	df000117 	ldw	fp,4(sp)
 40117a8:	dc000017 	ldw	r16,0(sp)
 40117ac:	dec00304 	addi	sp,sp,12
 40117b0:	f800283a 	ret

040117b4 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 40117b4:	defff604 	addi	sp,sp,-40
 40117b8:	dfc00915 	stw	ra,36(sp)
 40117bc:	df000815 	stw	fp,32(sp)
 40117c0:	df000804 	addi	fp,sp,32
 40117c4:	e13ffd15 	stw	r4,-12(fp)
 40117c8:	e17ffe15 	stw	r5,-8(fp)
 40117cc:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 40117d0:	00bfffc4 	movi	r2,-1
 40117d4:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
 40117d8:	00bffb44 	movi	r2,-19
 40117dc:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
 40117e0:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 40117e4:	d1600d04 	addi	r5,gp,-32716
 40117e8:	e13ffd17 	ldw	r4,-12(fp)
 40117ec:	40111dc0 	call	40111dc <alt_find_dev>
 40117f0:	e0bff815 	stw	r2,-32(fp)
 40117f4:	e0bff817 	ldw	r2,-32(fp)
 40117f8:	1000051e 	bne	r2,zero,4011810 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 40117fc:	e13ffd17 	ldw	r4,-12(fp)
 4011800:	4011d400 	call	4011d40 <alt_find_file>
 4011804:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
 4011808:	00800044 	movi	r2,1
 401180c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 4011810:	e0bff817 	ldw	r2,-32(fp)
 4011814:	10002b26 	beq	r2,zero,40118c4 <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
 4011818:	e13ff817 	ldw	r4,-32(fp)
 401181c:	4011e480 	call	4011e48 <alt_get_fd>
 4011820:	e0bff915 	stw	r2,-28(fp)
 4011824:	e0bff917 	ldw	r2,-28(fp)
 4011828:	1000030e 	bge	r2,zero,4011838 <open+0x84>
    {
      status = index;
 401182c:	e0bff917 	ldw	r2,-28(fp)
 4011830:	e0bffa15 	stw	r2,-24(fp)
 4011834:	00002506 	br	40118cc <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
 4011838:	01400304 	movi	r5,12
 401183c:	e13ff917 	ldw	r4,-28(fp)
 4011840:	400a9ec0 	call	400a9ec <__mulsi3>
 4011844:	1007883a 	mov	r3,r2
 4011848:	00810074 	movhi	r2,1025
 401184c:	108c3604 	addi	r2,r2,12504
 4011850:	1885883a 	add	r2,r3,r2
 4011854:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 4011858:	e0fffe17 	ldw	r3,-8(fp)
 401185c:	00900034 	movhi	r2,16384
 4011860:	10bfffc4 	addi	r2,r2,-1
 4011864:	1886703a 	and	r3,r3,r2
 4011868:	e0bffc17 	ldw	r2,-16(fp)
 401186c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 4011870:	e0bffb17 	ldw	r2,-20(fp)
 4011874:	1000051e 	bne	r2,zero,401188c <open+0xd8>
 4011878:	e13ffc17 	ldw	r4,-16(fp)
 401187c:	40116c80 	call	40116c8 <alt_file_locked>
 4011880:	e0bffa15 	stw	r2,-24(fp)
 4011884:	e0bffa17 	ldw	r2,-24(fp)
 4011888:	10001016 	blt	r2,zero,40118cc <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 401188c:	e0bff817 	ldw	r2,-32(fp)
 4011890:	10800317 	ldw	r2,12(r2)
 4011894:	10000826 	beq	r2,zero,40118b8 <open+0x104>
 4011898:	e0bff817 	ldw	r2,-32(fp)
 401189c:	10800317 	ldw	r2,12(r2)
 40118a0:	e1ffff17 	ldw	r7,-4(fp)
 40118a4:	e1bffe17 	ldw	r6,-8(fp)
 40118a8:	e17ffd17 	ldw	r5,-12(fp)
 40118ac:	e13ffc17 	ldw	r4,-16(fp)
 40118b0:	103ee83a 	callr	r2
 40118b4:	00000106 	br	40118bc <open+0x108>
 40118b8:	0005883a 	mov	r2,zero
 40118bc:	e0bffa15 	stw	r2,-24(fp)
 40118c0:	00000206 	br	40118cc <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
 40118c4:	00bffb44 	movi	r2,-19
 40118c8:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 40118cc:	e0bffa17 	ldw	r2,-24(fp)
 40118d0:	1000090e 	bge	r2,zero,40118f8 <open+0x144>
  {
    alt_release_fd (index);  
 40118d4:	e13ff917 	ldw	r4,-28(fp)
 40118d8:	400d9dc0 	call	400d9dc <alt_release_fd>
    ALT_ERRNO = -status;
 40118dc:	401168c0 	call	401168c <alt_get_errno>
 40118e0:	1007883a 	mov	r3,r2
 40118e4:	e0bffa17 	ldw	r2,-24(fp)
 40118e8:	0085c83a 	sub	r2,zero,r2
 40118ec:	18800015 	stw	r2,0(r3)
    return -1;
 40118f0:	00bfffc4 	movi	r2,-1
 40118f4:	00000106 	br	40118fc <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
 40118f8:	e0bff917 	ldw	r2,-28(fp)
}
 40118fc:	e037883a 	mov	sp,fp
 4011900:	dfc00117 	ldw	ra,4(sp)
 4011904:	df000017 	ldw	fp,0(sp)
 4011908:	dec00204 	addi	sp,sp,8
 401190c:	f800283a 	ret

04011910 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
 4011910:	defff204 	addi	sp,sp,-56
 4011914:	dfc00a15 	stw	ra,40(sp)
 4011918:	df000915 	stw	fp,36(sp)
 401191c:	df000904 	addi	fp,sp,36
 4011920:	e13fff15 	stw	r4,-4(fp)
 4011924:	e1400215 	stw	r5,8(fp)
 4011928:	e1800315 	stw	r6,12(fp)
 401192c:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
 4011930:	e0800204 	addi	r2,fp,8
 4011934:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
 4011938:	e0bfff17 	ldw	r2,-4(fp)
 401193c:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
 4011940:	00006f06 	br	4011b00 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
 4011944:	e0bff807 	ldb	r2,-32(fp)
 4011948:	10800960 	cmpeqi	r2,r2,37
 401194c:	1000041e 	bne	r2,zero,4011960 <alt_printf+0x50>
        {
            alt_putchar(c);
 4011950:	e0bff807 	ldb	r2,-32(fp)
 4011954:	1009883a 	mov	r4,r2
 4011958:	4011b3c0 	call	4011b3c <alt_putchar>
 401195c:	00006806 	br	4011b00 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
 4011960:	e0bff717 	ldw	r2,-36(fp)
 4011964:	10c00044 	addi	r3,r2,1
 4011968:	e0fff715 	stw	r3,-36(fp)
 401196c:	10800003 	ldbu	r2,0(r2)
 4011970:	e0bff805 	stb	r2,-32(fp)
 4011974:	e0bff807 	ldb	r2,-32(fp)
 4011978:	10006926 	beq	r2,zero,4011b20 <alt_printf+0x210>
            {
                if (c == '%')
 401197c:	e0bff807 	ldb	r2,-32(fp)
 4011980:	10800958 	cmpnei	r2,r2,37
 4011984:	1000041e 	bne	r2,zero,4011998 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
 4011988:	e0bff807 	ldb	r2,-32(fp)
 401198c:	1009883a 	mov	r4,r2
 4011990:	4011b3c0 	call	4011b3c <alt_putchar>
 4011994:	00005a06 	br	4011b00 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
 4011998:	e0bff807 	ldb	r2,-32(fp)
 401199c:	108018d8 	cmpnei	r2,r2,99
 40119a0:	1000081e 	bne	r2,zero,40119c4 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
 40119a4:	e0bffe17 	ldw	r2,-8(fp)
 40119a8:	10c00104 	addi	r3,r2,4
 40119ac:	e0fffe15 	stw	r3,-8(fp)
 40119b0:	10800017 	ldw	r2,0(r2)
 40119b4:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
 40119b8:	e13ffd17 	ldw	r4,-12(fp)
 40119bc:	4011b3c0 	call	4011b3c <alt_putchar>
 40119c0:	00004f06 	br	4011b00 <alt_printf+0x1f0>
                }
                else if (c == 'x')
 40119c4:	e0bff807 	ldb	r2,-32(fp)
 40119c8:	10801e18 	cmpnei	r2,r2,120
 40119cc:	1000341e 	bne	r2,zero,4011aa0 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
 40119d0:	e0bffe17 	ldw	r2,-8(fp)
 40119d4:	10c00104 	addi	r3,r2,4
 40119d8:	e0fffe15 	stw	r3,-8(fp)
 40119dc:	10800017 	ldw	r2,0(r2)
 40119e0:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
 40119e4:	e0bffb17 	ldw	r2,-20(fp)
 40119e8:	1000031e 	bne	r2,zero,40119f8 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
 40119ec:	01000c04 	movi	r4,48
 40119f0:	4011b3c0 	call	4011b3c <alt_putchar>
                        continue;
 40119f4:	00004206 	br	4011b00 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
 40119f8:	00800704 	movi	r2,28
 40119fc:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
 4011a00:	00000306 	br	4011a10 <alt_printf+0x100>
                        digit_shift -= 4;
 4011a04:	e0bff917 	ldw	r2,-28(fp)
 4011a08:	10bfff04 	addi	r2,r2,-4
 4011a0c:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
 4011a10:	00c003c4 	movi	r3,15
 4011a14:	e0bff917 	ldw	r2,-28(fp)
 4011a18:	1884983a 	sll	r2,r3,r2
 4011a1c:	1007883a 	mov	r3,r2
 4011a20:	e0bffb17 	ldw	r2,-20(fp)
 4011a24:	1884703a 	and	r2,r3,r2
 4011a28:	103ff626 	beq	r2,zero,4011a04 <__alt_data_end+0xfc011a04>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 4011a2c:	00001906 	br	4011a94 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
 4011a30:	00c003c4 	movi	r3,15
 4011a34:	e0bff917 	ldw	r2,-28(fp)
 4011a38:	1884983a 	sll	r2,r3,r2
 4011a3c:	1007883a 	mov	r3,r2
 4011a40:	e0bffb17 	ldw	r2,-20(fp)
 4011a44:	1886703a 	and	r3,r3,r2
 4011a48:	e0bff917 	ldw	r2,-28(fp)
 4011a4c:	1884d83a 	srl	r2,r3,r2
 4011a50:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
 4011a54:	e0bffc17 	ldw	r2,-16(fp)
 4011a58:	108002a8 	cmpgeui	r2,r2,10
 4011a5c:	1000041e 	bne	r2,zero,4011a70 <alt_printf+0x160>
                            c = '0' + digit;
 4011a60:	e0bffc17 	ldw	r2,-16(fp)
 4011a64:	10800c04 	addi	r2,r2,48
 4011a68:	e0bff805 	stb	r2,-32(fp)
 4011a6c:	00000306 	br	4011a7c <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
 4011a70:	e0bffc17 	ldw	r2,-16(fp)
 4011a74:	108015c4 	addi	r2,r2,87
 4011a78:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
 4011a7c:	e0bff807 	ldb	r2,-32(fp)
 4011a80:	1009883a 	mov	r4,r2
 4011a84:	4011b3c0 	call	4011b3c <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 4011a88:	e0bff917 	ldw	r2,-28(fp)
 4011a8c:	10bfff04 	addi	r2,r2,-4
 4011a90:	e0bff915 	stw	r2,-28(fp)
 4011a94:	e0bff917 	ldw	r2,-28(fp)
 4011a98:	103fe50e 	bge	r2,zero,4011a30 <__alt_data_end+0xfc011a30>
 4011a9c:	00001806 	br	4011b00 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
 4011aa0:	e0bff807 	ldb	r2,-32(fp)
 4011aa4:	10801cd8 	cmpnei	r2,r2,115
 4011aa8:	1000151e 	bne	r2,zero,4011b00 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
 4011aac:	e0bffe17 	ldw	r2,-8(fp)
 4011ab0:	10c00104 	addi	r3,r2,4
 4011ab4:	e0fffe15 	stw	r3,-8(fp)
 4011ab8:	10800017 	ldw	r2,0(r2)
 4011abc:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
 4011ac0:	00000906 	br	4011ae8 <alt_printf+0x1d8>
                      alt_putchar(*s++);
 4011ac4:	e0bffa17 	ldw	r2,-24(fp)
 4011ac8:	10c00044 	addi	r3,r2,1
 4011acc:	e0fffa15 	stw	r3,-24(fp)
 4011ad0:	10800003 	ldbu	r2,0(r2)
 4011ad4:	10803fcc 	andi	r2,r2,255
 4011ad8:	1080201c 	xori	r2,r2,128
 4011adc:	10bfe004 	addi	r2,r2,-128
 4011ae0:	1009883a 	mov	r4,r2
 4011ae4:	4011b3c0 	call	4011b3c <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
 4011ae8:	e0bffa17 	ldw	r2,-24(fp)
 4011aec:	10800003 	ldbu	r2,0(r2)
 4011af0:	10803fcc 	andi	r2,r2,255
 4011af4:	1080201c 	xori	r2,r2,128
 4011af8:	10bfe004 	addi	r2,r2,-128
 4011afc:	103ff11e 	bne	r2,zero,4011ac4 <__alt_data_end+0xfc011ac4>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
 4011b00:	e0bff717 	ldw	r2,-36(fp)
 4011b04:	10c00044 	addi	r3,r2,1
 4011b08:	e0fff715 	stw	r3,-36(fp)
 4011b0c:	10800003 	ldbu	r2,0(r2)
 4011b10:	e0bff805 	stb	r2,-32(fp)
 4011b14:	e0bff807 	ldb	r2,-32(fp)
 4011b18:	103f8a1e 	bne	r2,zero,4011944 <__alt_data_end+0xfc011944>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
 4011b1c:	00000106 	br	4011b24 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
 4011b20:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
 4011b24:	0001883a 	nop
 4011b28:	e037883a 	mov	sp,fp
 4011b2c:	dfc00117 	ldw	ra,4(sp)
 4011b30:	df000017 	ldw	fp,0(sp)
 4011b34:	dec00504 	addi	sp,sp,20
 4011b38:	f800283a 	ret

04011b3c <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
 4011b3c:	defffd04 	addi	sp,sp,-12
 4011b40:	dfc00215 	stw	ra,8(sp)
 4011b44:	df000115 	stw	fp,4(sp)
 4011b48:	df000104 	addi	fp,sp,4
 4011b4c:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
 4011b50:	d0a00617 	ldw	r2,-32744(gp)
 4011b54:	10800217 	ldw	r2,8(r2)
 4011b58:	100b883a 	mov	r5,r2
 4011b5c:	e13fff17 	ldw	r4,-4(fp)
 4011b60:	40120740 	call	4012074 <putc>
#endif
#endif
}
 4011b64:	e037883a 	mov	sp,fp
 4011b68:	dfc00117 	ldw	ra,4(sp)
 4011b6c:	df000017 	ldw	fp,0(sp)
 4011b70:	dec00204 	addi	sp,sp,8
 4011b74:	f800283a 	ret

04011b78 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 4011b78:	defffa04 	addi	sp,sp,-24
 4011b7c:	df000515 	stw	fp,20(sp)
 4011b80:	df000504 	addi	fp,sp,20
 4011b84:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4011b88:	0005303a 	rdctl	r2,status
 4011b8c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4011b90:	e0fffc17 	ldw	r3,-16(fp)
 4011b94:	00bfff84 	movi	r2,-2
 4011b98:	1884703a 	and	r2,r3,r2
 4011b9c:	1001703a 	wrctl	status,r2
  
  return context;
 4011ba0:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 4011ba4:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
 4011ba8:	e0bfff17 	ldw	r2,-4(fp)
 4011bac:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 4011bb0:	e0bffd17 	ldw	r2,-12(fp)
 4011bb4:	10800017 	ldw	r2,0(r2)
 4011bb8:	e0fffd17 	ldw	r3,-12(fp)
 4011bbc:	18c00117 	ldw	r3,4(r3)
 4011bc0:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 4011bc4:	e0bffd17 	ldw	r2,-12(fp)
 4011bc8:	10800117 	ldw	r2,4(r2)
 4011bcc:	e0fffd17 	ldw	r3,-12(fp)
 4011bd0:	18c00017 	ldw	r3,0(r3)
 4011bd4:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 4011bd8:	e0bffd17 	ldw	r2,-12(fp)
 4011bdc:	e0fffd17 	ldw	r3,-12(fp)
 4011be0:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 4011be4:	e0bffd17 	ldw	r2,-12(fp)
 4011be8:	e0fffd17 	ldw	r3,-12(fp)
 4011bec:	10c00015 	stw	r3,0(r2)
 4011bf0:	e0bffb17 	ldw	r2,-20(fp)
 4011bf4:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4011bf8:	e0bffe17 	ldw	r2,-8(fp)
 4011bfc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 4011c00:	0001883a 	nop
 4011c04:	e037883a 	mov	sp,fp
 4011c08:	df000017 	ldw	fp,0(sp)
 4011c0c:	dec00104 	addi	sp,sp,4
 4011c10:	f800283a 	ret

04011c14 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 4011c14:	defffb04 	addi	sp,sp,-20
 4011c18:	dfc00415 	stw	ra,16(sp)
 4011c1c:	df000315 	stw	fp,12(sp)
 4011c20:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 4011c24:	d0a01517 	ldw	r2,-32684(gp)
 4011c28:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 4011c2c:	d0a72517 	ldw	r2,-25452(gp)
 4011c30:	10800044 	addi	r2,r2,1
 4011c34:	d0a72515 	stw	r2,-25452(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4011c38:	00002e06 	br	4011cf4 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 4011c3c:	e0bffd17 	ldw	r2,-12(fp)
 4011c40:	10800017 	ldw	r2,0(r2)
 4011c44:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 4011c48:	e0bffd17 	ldw	r2,-12(fp)
 4011c4c:	10800403 	ldbu	r2,16(r2)
 4011c50:	10803fcc 	andi	r2,r2,255
 4011c54:	10000426 	beq	r2,zero,4011c68 <alt_tick+0x54>
 4011c58:	d0a72517 	ldw	r2,-25452(gp)
 4011c5c:	1000021e 	bne	r2,zero,4011c68 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 4011c60:	e0bffd17 	ldw	r2,-12(fp)
 4011c64:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4011c68:	e0bffd17 	ldw	r2,-12(fp)
 4011c6c:	10800217 	ldw	r2,8(r2)
 4011c70:	d0e72517 	ldw	r3,-25452(gp)
 4011c74:	18801d36 	bltu	r3,r2,4011cec <alt_tick+0xd8>
 4011c78:	e0bffd17 	ldw	r2,-12(fp)
 4011c7c:	10800403 	ldbu	r2,16(r2)
 4011c80:	10803fcc 	andi	r2,r2,255
 4011c84:	1000191e 	bne	r2,zero,4011cec <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 4011c88:	e0bffd17 	ldw	r2,-12(fp)
 4011c8c:	10800317 	ldw	r2,12(r2)
 4011c90:	e0fffd17 	ldw	r3,-12(fp)
 4011c94:	18c00517 	ldw	r3,20(r3)
 4011c98:	1809883a 	mov	r4,r3
 4011c9c:	103ee83a 	callr	r2
 4011ca0:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 4011ca4:	e0bfff17 	ldw	r2,-4(fp)
 4011ca8:	1000031e 	bne	r2,zero,4011cb8 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 4011cac:	e13ffd17 	ldw	r4,-12(fp)
 4011cb0:	4011b780 	call	4011b78 <alt_alarm_stop>
 4011cb4:	00000d06 	br	4011cec <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 4011cb8:	e0bffd17 	ldw	r2,-12(fp)
 4011cbc:	10c00217 	ldw	r3,8(r2)
 4011cc0:	e0bfff17 	ldw	r2,-4(fp)
 4011cc4:	1887883a 	add	r3,r3,r2
 4011cc8:	e0bffd17 	ldw	r2,-12(fp)
 4011ccc:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 4011cd0:	e0bffd17 	ldw	r2,-12(fp)
 4011cd4:	10c00217 	ldw	r3,8(r2)
 4011cd8:	d0a72517 	ldw	r2,-25452(gp)
 4011cdc:	1880032e 	bgeu	r3,r2,4011cec <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 4011ce0:	e0bffd17 	ldw	r2,-12(fp)
 4011ce4:	00c00044 	movi	r3,1
 4011ce8:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 4011cec:	e0bffe17 	ldw	r2,-8(fp)
 4011cf0:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4011cf4:	e0fffd17 	ldw	r3,-12(fp)
 4011cf8:	d0a01504 	addi	r2,gp,-32684
 4011cfc:	18bfcf1e 	bne	r3,r2,4011c3c <__alt_data_end+0xfc011c3c>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 4011d00:	0001883a 	nop
}
 4011d04:	0001883a 	nop
 4011d08:	e037883a 	mov	sp,fp
 4011d0c:	dfc00117 	ldw	ra,4(sp)
 4011d10:	df000017 	ldw	fp,0(sp)
 4011d14:	dec00204 	addi	sp,sp,8
 4011d18:	f800283a 	ret

04011d1c <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
 4011d1c:	deffff04 	addi	sp,sp,-4
 4011d20:	df000015 	stw	fp,0(sp)
 4011d24:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 4011d28:	000170fa 	wrctl	ienable,zero
}
 4011d2c:	0001883a 	nop
 4011d30:	e037883a 	mov	sp,fp
 4011d34:	df000017 	ldw	fp,0(sp)
 4011d38:	dec00104 	addi	sp,sp,4
 4011d3c:	f800283a 	ret

04011d40 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 4011d40:	defffb04 	addi	sp,sp,-20
 4011d44:	dfc00415 	stw	ra,16(sp)
 4011d48:	df000315 	stw	fp,12(sp)
 4011d4c:	df000304 	addi	fp,sp,12
 4011d50:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 4011d54:	d0a00b17 	ldw	r2,-32724(gp)
 4011d58:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4011d5c:	00003106 	br	4011e24 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 4011d60:	e0bffd17 	ldw	r2,-12(fp)
 4011d64:	10800217 	ldw	r2,8(r2)
 4011d68:	1009883a 	mov	r4,r2
 4011d6c:	40070140 	call	4007014 <strlen>
 4011d70:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 4011d74:	e0bffd17 	ldw	r2,-12(fp)
 4011d78:	10c00217 	ldw	r3,8(r2)
 4011d7c:	e0bffe17 	ldw	r2,-8(fp)
 4011d80:	10bfffc4 	addi	r2,r2,-1
 4011d84:	1885883a 	add	r2,r3,r2
 4011d88:	10800003 	ldbu	r2,0(r2)
 4011d8c:	10803fcc 	andi	r2,r2,255
 4011d90:	1080201c 	xori	r2,r2,128
 4011d94:	10bfe004 	addi	r2,r2,-128
 4011d98:	10800bd8 	cmpnei	r2,r2,47
 4011d9c:	1000031e 	bne	r2,zero,4011dac <alt_find_file+0x6c>
    {
      len -= 1;
 4011da0:	e0bffe17 	ldw	r2,-8(fp)
 4011da4:	10bfffc4 	addi	r2,r2,-1
 4011da8:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4011dac:	e0bffe17 	ldw	r2,-8(fp)
 4011db0:	e0ffff17 	ldw	r3,-4(fp)
 4011db4:	1885883a 	add	r2,r3,r2
 4011db8:	10800003 	ldbu	r2,0(r2)
 4011dbc:	10803fcc 	andi	r2,r2,255
 4011dc0:	1080201c 	xori	r2,r2,128
 4011dc4:	10bfe004 	addi	r2,r2,-128
 4011dc8:	10800be0 	cmpeqi	r2,r2,47
 4011dcc:	1000081e 	bne	r2,zero,4011df0 <alt_find_file+0xb0>
 4011dd0:	e0bffe17 	ldw	r2,-8(fp)
 4011dd4:	e0ffff17 	ldw	r3,-4(fp)
 4011dd8:	1885883a 	add	r2,r3,r2
 4011ddc:	10800003 	ldbu	r2,0(r2)
 4011de0:	10803fcc 	andi	r2,r2,255
 4011de4:	1080201c 	xori	r2,r2,128
 4011de8:	10bfe004 	addi	r2,r2,-128
 4011dec:	10000a1e 	bne	r2,zero,4011e18 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 4011df0:	e0bffd17 	ldw	r2,-12(fp)
 4011df4:	10800217 	ldw	r2,8(r2)
 4011df8:	e0fffe17 	ldw	r3,-8(fp)
 4011dfc:	180d883a 	mov	r6,r3
 4011e00:	e17fff17 	ldw	r5,-4(fp)
 4011e04:	1009883a 	mov	r4,r2
 4011e08:	4011f580 	call	4011f58 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4011e0c:	1000021e 	bne	r2,zero,4011e18 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 4011e10:	e0bffd17 	ldw	r2,-12(fp)
 4011e14:	00000706 	br	4011e34 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 4011e18:	e0bffd17 	ldw	r2,-12(fp)
 4011e1c:	10800017 	ldw	r2,0(r2)
 4011e20:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4011e24:	e0fffd17 	ldw	r3,-12(fp)
 4011e28:	d0a00b04 	addi	r2,gp,-32724
 4011e2c:	18bfcc1e 	bne	r3,r2,4011d60 <__alt_data_end+0xfc011d60>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 4011e30:	0005883a 	mov	r2,zero
}
 4011e34:	e037883a 	mov	sp,fp
 4011e38:	dfc00117 	ldw	ra,4(sp)
 4011e3c:	df000017 	ldw	fp,0(sp)
 4011e40:	dec00204 	addi	sp,sp,8
 4011e44:	f800283a 	ret

04011e48 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 4011e48:	defffa04 	addi	sp,sp,-24
 4011e4c:	dfc00515 	stw	ra,20(sp)
 4011e50:	df000415 	stw	fp,16(sp)
 4011e54:	dc000315 	stw	r16,12(sp)
 4011e58:	df000404 	addi	fp,sp,16
 4011e5c:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
 4011e60:	00bffa04 	movi	r2,-24
 4011e64:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4011e68:	e03ffc15 	stw	zero,-16(fp)
 4011e6c:	00001d06 	br	4011ee4 <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
 4011e70:	04010074 	movhi	r16,1025
 4011e74:	840c3604 	addi	r16,r16,12504
 4011e78:	e0bffc17 	ldw	r2,-16(fp)
 4011e7c:	01400304 	movi	r5,12
 4011e80:	1009883a 	mov	r4,r2
 4011e84:	400a9ec0 	call	400a9ec <__mulsi3>
 4011e88:	8085883a 	add	r2,r16,r2
 4011e8c:	10800017 	ldw	r2,0(r2)
 4011e90:	1000111e 	bne	r2,zero,4011ed8 <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
 4011e94:	04010074 	movhi	r16,1025
 4011e98:	840c3604 	addi	r16,r16,12504
 4011e9c:	e0bffc17 	ldw	r2,-16(fp)
 4011ea0:	01400304 	movi	r5,12
 4011ea4:	1009883a 	mov	r4,r2
 4011ea8:	400a9ec0 	call	400a9ec <__mulsi3>
 4011eac:	8085883a 	add	r2,r16,r2
 4011eb0:	e0fffe17 	ldw	r3,-8(fp)
 4011eb4:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
 4011eb8:	d0e00f17 	ldw	r3,-32708(gp)
 4011ebc:	e0bffc17 	ldw	r2,-16(fp)
 4011ec0:	1880020e 	bge	r3,r2,4011ecc <alt_get_fd+0x84>
      {
        alt_max_fd = i;
 4011ec4:	e0bffc17 	ldw	r2,-16(fp)
 4011ec8:	d0a00f15 	stw	r2,-32708(gp)
      }
      rc = i;
 4011ecc:	e0bffc17 	ldw	r2,-16(fp)
 4011ed0:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 4011ed4:	00000606 	br	4011ef0 <alt_get_fd+0xa8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4011ed8:	e0bffc17 	ldw	r2,-16(fp)
 4011edc:	10800044 	addi	r2,r2,1
 4011ee0:	e0bffc15 	stw	r2,-16(fp)
 4011ee4:	e0bffc17 	ldw	r2,-16(fp)
 4011ee8:	10800810 	cmplti	r2,r2,32
 4011eec:	103fe01e 	bne	r2,zero,4011e70 <__alt_data_end+0xfc011e70>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 4011ef0:	e0bffd17 	ldw	r2,-12(fp)
}
 4011ef4:	e6ffff04 	addi	sp,fp,-4
 4011ef8:	dfc00217 	ldw	ra,8(sp)
 4011efc:	df000117 	ldw	fp,4(sp)
 4011f00:	dc000017 	ldw	r16,0(sp)
 4011f04:	dec00304 	addi	sp,sp,12
 4011f08:	f800283a 	ret

04011f0c <atexit>:
 4011f0c:	200b883a 	mov	r5,r4
 4011f10:	000f883a 	mov	r7,zero
 4011f14:	000d883a 	mov	r6,zero
 4011f18:	0009883a 	mov	r4,zero
 4011f1c:	401213c1 	jmpi	401213c <__register_exitproc>

04011f20 <exit>:
 4011f20:	defffe04 	addi	sp,sp,-8
 4011f24:	000b883a 	mov	r5,zero
 4011f28:	dc000015 	stw	r16,0(sp)
 4011f2c:	dfc00115 	stw	ra,4(sp)
 4011f30:	2021883a 	mov	r16,r4
 4011f34:	40122540 	call	4012254 <__call_exitprocs>
 4011f38:	00810074 	movhi	r2,1025
 4011f3c:	1090f204 	addi	r2,r2,17352
 4011f40:	11000017 	ldw	r4,0(r2)
 4011f44:	20800f17 	ldw	r2,60(r4)
 4011f48:	10000126 	beq	r2,zero,4011f50 <exit+0x30>
 4011f4c:	103ee83a 	callr	r2
 4011f50:	8009883a 	mov	r4,r16
 4011f54:	40123d40 	call	40123d4 <_exit>

04011f58 <memcmp>:
 4011f58:	01c000c4 	movi	r7,3
 4011f5c:	3980192e 	bgeu	r7,r6,4011fc4 <memcmp+0x6c>
 4011f60:	2144b03a 	or	r2,r4,r5
 4011f64:	11c4703a 	and	r2,r2,r7
 4011f68:	10000f26 	beq	r2,zero,4011fa8 <memcmp+0x50>
 4011f6c:	20800003 	ldbu	r2,0(r4)
 4011f70:	28c00003 	ldbu	r3,0(r5)
 4011f74:	10c0151e 	bne	r2,r3,4011fcc <memcmp+0x74>
 4011f78:	31bfff84 	addi	r6,r6,-2
 4011f7c:	01ffffc4 	movi	r7,-1
 4011f80:	00000406 	br	4011f94 <memcmp+0x3c>
 4011f84:	20800003 	ldbu	r2,0(r4)
 4011f88:	28c00003 	ldbu	r3,0(r5)
 4011f8c:	31bfffc4 	addi	r6,r6,-1
 4011f90:	10c00e1e 	bne	r2,r3,4011fcc <memcmp+0x74>
 4011f94:	21000044 	addi	r4,r4,1
 4011f98:	29400044 	addi	r5,r5,1
 4011f9c:	31fff91e 	bne	r6,r7,4011f84 <__alt_data_end+0xfc011f84>
 4011fa0:	0005883a 	mov	r2,zero
 4011fa4:	f800283a 	ret
 4011fa8:	20c00017 	ldw	r3,0(r4)
 4011fac:	28800017 	ldw	r2,0(r5)
 4011fb0:	18bfee1e 	bne	r3,r2,4011f6c <__alt_data_end+0xfc011f6c>
 4011fb4:	31bfff04 	addi	r6,r6,-4
 4011fb8:	21000104 	addi	r4,r4,4
 4011fbc:	29400104 	addi	r5,r5,4
 4011fc0:	39bff936 	bltu	r7,r6,4011fa8 <__alt_data_end+0xfc011fa8>
 4011fc4:	303fe91e 	bne	r6,zero,4011f6c <__alt_data_end+0xfc011f6c>
 4011fc8:	003ff506 	br	4011fa0 <__alt_data_end+0xfc011fa0>
 4011fcc:	10c5c83a 	sub	r2,r2,r3
 4011fd0:	f800283a 	ret

04011fd4 <_putc_r>:
 4011fd4:	defffc04 	addi	sp,sp,-16
 4011fd8:	dc000215 	stw	r16,8(sp)
 4011fdc:	dfc00315 	stw	ra,12(sp)
 4011fe0:	2021883a 	mov	r16,r4
 4011fe4:	20000226 	beq	r4,zero,4011ff0 <_putc_r+0x1c>
 4011fe8:	20800e17 	ldw	r2,56(r4)
 4011fec:	10001b26 	beq	r2,zero,401205c <_putc_r+0x88>
 4011ff0:	30800217 	ldw	r2,8(r6)
 4011ff4:	10bfffc4 	addi	r2,r2,-1
 4011ff8:	30800215 	stw	r2,8(r6)
 4011ffc:	10000a16 	blt	r2,zero,4012028 <_putc_r+0x54>
 4012000:	30800017 	ldw	r2,0(r6)
 4012004:	11400005 	stb	r5,0(r2)
 4012008:	30800017 	ldw	r2,0(r6)
 401200c:	10c00044 	addi	r3,r2,1
 4012010:	30c00015 	stw	r3,0(r6)
 4012014:	10800003 	ldbu	r2,0(r2)
 4012018:	dfc00317 	ldw	ra,12(sp)
 401201c:	dc000217 	ldw	r16,8(sp)
 4012020:	dec00404 	addi	sp,sp,16
 4012024:	f800283a 	ret
 4012028:	30c00617 	ldw	r3,24(r6)
 401202c:	10c00616 	blt	r2,r3,4012048 <_putc_r+0x74>
 4012030:	30800017 	ldw	r2,0(r6)
 4012034:	00c00284 	movi	r3,10
 4012038:	11400005 	stb	r5,0(r2)
 401203c:	30800017 	ldw	r2,0(r6)
 4012040:	11400003 	ldbu	r5,0(r2)
 4012044:	28fff11e 	bne	r5,r3,401200c <__alt_data_end+0xfc01200c>
 4012048:	8009883a 	mov	r4,r16
 401204c:	dfc00317 	ldw	ra,12(sp)
 4012050:	dc000217 	ldw	r16,8(sp)
 4012054:	dec00404 	addi	sp,sp,16
 4012058:	40099381 	jmpi	4009938 <__swbuf_r>
 401205c:	d9400015 	stw	r5,0(sp)
 4012060:	d9800115 	stw	r6,4(sp)
 4012064:	40048780 	call	4004878 <__sinit>
 4012068:	d9800117 	ldw	r6,4(sp)
 401206c:	d9400017 	ldw	r5,0(sp)
 4012070:	003fdf06 	br	4011ff0 <__alt_data_end+0xfc011ff0>

04012074 <putc>:
 4012074:	00810074 	movhi	r2,1025
 4012078:	defffc04 	addi	sp,sp,-16
 401207c:	1090f304 	addi	r2,r2,17356
 4012080:	dc000115 	stw	r16,4(sp)
 4012084:	14000017 	ldw	r16,0(r2)
 4012088:	dc400215 	stw	r17,8(sp)
 401208c:	dfc00315 	stw	ra,12(sp)
 4012090:	2023883a 	mov	r17,r4
 4012094:	80000226 	beq	r16,zero,40120a0 <putc+0x2c>
 4012098:	80800e17 	ldw	r2,56(r16)
 401209c:	10001a26 	beq	r2,zero,4012108 <putc+0x94>
 40120a0:	28800217 	ldw	r2,8(r5)
 40120a4:	10bfffc4 	addi	r2,r2,-1
 40120a8:	28800215 	stw	r2,8(r5)
 40120ac:	10000b16 	blt	r2,zero,40120dc <putc+0x68>
 40120b0:	28800017 	ldw	r2,0(r5)
 40120b4:	14400005 	stb	r17,0(r2)
 40120b8:	28800017 	ldw	r2,0(r5)
 40120bc:	10c00044 	addi	r3,r2,1
 40120c0:	28c00015 	stw	r3,0(r5)
 40120c4:	10800003 	ldbu	r2,0(r2)
 40120c8:	dfc00317 	ldw	ra,12(sp)
 40120cc:	dc400217 	ldw	r17,8(sp)
 40120d0:	dc000117 	ldw	r16,4(sp)
 40120d4:	dec00404 	addi	sp,sp,16
 40120d8:	f800283a 	ret
 40120dc:	28c00617 	ldw	r3,24(r5)
 40120e0:	10c00e16 	blt	r2,r3,401211c <putc+0xa8>
 40120e4:	28800017 	ldw	r2,0(r5)
 40120e8:	01000284 	movi	r4,10
 40120ec:	14400005 	stb	r17,0(r2)
 40120f0:	28800017 	ldw	r2,0(r5)
 40120f4:	10c00003 	ldbu	r3,0(r2)
 40120f8:	193ff01e 	bne	r3,r4,40120bc <__alt_data_end+0xfc0120bc>
 40120fc:	280d883a 	mov	r6,r5
 4012100:	180b883a 	mov	r5,r3
 4012104:	00000706 	br	4012124 <putc+0xb0>
 4012108:	8009883a 	mov	r4,r16
 401210c:	d9400015 	stw	r5,0(sp)
 4012110:	40048780 	call	4004878 <__sinit>
 4012114:	d9400017 	ldw	r5,0(sp)
 4012118:	003fe106 	br	40120a0 <__alt_data_end+0xfc0120a0>
 401211c:	280d883a 	mov	r6,r5
 4012120:	880b883a 	mov	r5,r17
 4012124:	8009883a 	mov	r4,r16
 4012128:	dfc00317 	ldw	ra,12(sp)
 401212c:	dc400217 	ldw	r17,8(sp)
 4012130:	dc000117 	ldw	r16,4(sp)
 4012134:	dec00404 	addi	sp,sp,16
 4012138:	40099381 	jmpi	4009938 <__swbuf_r>

0401213c <__register_exitproc>:
 401213c:	defffa04 	addi	sp,sp,-24
 4012140:	dc000315 	stw	r16,12(sp)
 4012144:	04010074 	movhi	r16,1025
 4012148:	8410f204 	addi	r16,r16,17352
 401214c:	80c00017 	ldw	r3,0(r16)
 4012150:	dc400415 	stw	r17,16(sp)
 4012154:	dfc00515 	stw	ra,20(sp)
 4012158:	18805217 	ldw	r2,328(r3)
 401215c:	2023883a 	mov	r17,r4
 4012160:	10003726 	beq	r2,zero,4012240 <__register_exitproc+0x104>
 4012164:	10c00117 	ldw	r3,4(r2)
 4012168:	010007c4 	movi	r4,31
 401216c:	20c00e16 	blt	r4,r3,40121a8 <__register_exitproc+0x6c>
 4012170:	1a000044 	addi	r8,r3,1
 4012174:	8800221e 	bne	r17,zero,4012200 <__register_exitproc+0xc4>
 4012178:	18c00084 	addi	r3,r3,2
 401217c:	18c7883a 	add	r3,r3,r3
 4012180:	18c7883a 	add	r3,r3,r3
 4012184:	12000115 	stw	r8,4(r2)
 4012188:	10c7883a 	add	r3,r2,r3
 401218c:	19400015 	stw	r5,0(r3)
 4012190:	0005883a 	mov	r2,zero
 4012194:	dfc00517 	ldw	ra,20(sp)
 4012198:	dc400417 	ldw	r17,16(sp)
 401219c:	dc000317 	ldw	r16,12(sp)
 40121a0:	dec00604 	addi	sp,sp,24
 40121a4:	f800283a 	ret
 40121a8:	00800034 	movhi	r2,0
 40121ac:	10800004 	addi	r2,r2,0
 40121b0:	10002626 	beq	r2,zero,401224c <__register_exitproc+0x110>
 40121b4:	01006404 	movi	r4,400
 40121b8:	d9400015 	stw	r5,0(sp)
 40121bc:	d9800115 	stw	r6,4(sp)
 40121c0:	d9c00215 	stw	r7,8(sp)
 40121c4:	00000000 	call	0 <__alt_mem_sdram_controller_0-0x4000000>
 40121c8:	d9400017 	ldw	r5,0(sp)
 40121cc:	d9800117 	ldw	r6,4(sp)
 40121d0:	d9c00217 	ldw	r7,8(sp)
 40121d4:	10001d26 	beq	r2,zero,401224c <__register_exitproc+0x110>
 40121d8:	81000017 	ldw	r4,0(r16)
 40121dc:	10000115 	stw	zero,4(r2)
 40121e0:	02000044 	movi	r8,1
 40121e4:	22405217 	ldw	r9,328(r4)
 40121e8:	0007883a 	mov	r3,zero
 40121ec:	12400015 	stw	r9,0(r2)
 40121f0:	20805215 	stw	r2,328(r4)
 40121f4:	10006215 	stw	zero,392(r2)
 40121f8:	10006315 	stw	zero,396(r2)
 40121fc:	883fde26 	beq	r17,zero,4012178 <__alt_data_end+0xfc012178>
 4012200:	18c9883a 	add	r4,r3,r3
 4012204:	2109883a 	add	r4,r4,r4
 4012208:	1109883a 	add	r4,r2,r4
 401220c:	21802215 	stw	r6,136(r4)
 4012210:	01800044 	movi	r6,1
 4012214:	12406217 	ldw	r9,392(r2)
 4012218:	30cc983a 	sll	r6,r6,r3
 401221c:	4992b03a 	or	r9,r9,r6
 4012220:	12406215 	stw	r9,392(r2)
 4012224:	21c04215 	stw	r7,264(r4)
 4012228:	01000084 	movi	r4,2
 401222c:	893fd21e 	bne	r17,r4,4012178 <__alt_data_end+0xfc012178>
 4012230:	11006317 	ldw	r4,396(r2)
 4012234:	218cb03a 	or	r6,r4,r6
 4012238:	11806315 	stw	r6,396(r2)
 401223c:	003fce06 	br	4012178 <__alt_data_end+0xfc012178>
 4012240:	18805304 	addi	r2,r3,332
 4012244:	18805215 	stw	r2,328(r3)
 4012248:	003fc606 	br	4012164 <__alt_data_end+0xfc012164>
 401224c:	00bfffc4 	movi	r2,-1
 4012250:	003fd006 	br	4012194 <__alt_data_end+0xfc012194>

04012254 <__call_exitprocs>:
 4012254:	defff504 	addi	sp,sp,-44
 4012258:	df000915 	stw	fp,36(sp)
 401225c:	dd400615 	stw	r21,24(sp)
 4012260:	dc800315 	stw	r18,12(sp)
 4012264:	dfc00a15 	stw	ra,40(sp)
 4012268:	ddc00815 	stw	r23,32(sp)
 401226c:	dd800715 	stw	r22,28(sp)
 4012270:	dd000515 	stw	r20,20(sp)
 4012274:	dcc00415 	stw	r19,16(sp)
 4012278:	dc400215 	stw	r17,8(sp)
 401227c:	dc000115 	stw	r16,4(sp)
 4012280:	d9000015 	stw	r4,0(sp)
 4012284:	2839883a 	mov	fp,r5
 4012288:	04800044 	movi	r18,1
 401228c:	057fffc4 	movi	r21,-1
 4012290:	00810074 	movhi	r2,1025
 4012294:	1090f204 	addi	r2,r2,17352
 4012298:	12000017 	ldw	r8,0(r2)
 401229c:	45005217 	ldw	r20,328(r8)
 40122a0:	44c05204 	addi	r19,r8,328
 40122a4:	a0001c26 	beq	r20,zero,4012318 <__call_exitprocs+0xc4>
 40122a8:	a0800117 	ldw	r2,4(r20)
 40122ac:	15ffffc4 	addi	r23,r2,-1
 40122b0:	b8000d16 	blt	r23,zero,40122e8 <__call_exitprocs+0x94>
 40122b4:	14000044 	addi	r16,r2,1
 40122b8:	8421883a 	add	r16,r16,r16
 40122bc:	8421883a 	add	r16,r16,r16
 40122c0:	84402004 	addi	r17,r16,128
 40122c4:	a463883a 	add	r17,r20,r17
 40122c8:	a421883a 	add	r16,r20,r16
 40122cc:	e0001e26 	beq	fp,zero,4012348 <__call_exitprocs+0xf4>
 40122d0:	80804017 	ldw	r2,256(r16)
 40122d4:	e0801c26 	beq	fp,r2,4012348 <__call_exitprocs+0xf4>
 40122d8:	bdffffc4 	addi	r23,r23,-1
 40122dc:	843fff04 	addi	r16,r16,-4
 40122e0:	8c7fff04 	addi	r17,r17,-4
 40122e4:	bd7ff91e 	bne	r23,r21,40122cc <__alt_data_end+0xfc0122cc>
 40122e8:	00800034 	movhi	r2,0
 40122ec:	10800004 	addi	r2,r2,0
 40122f0:	10000926 	beq	r2,zero,4012318 <__call_exitprocs+0xc4>
 40122f4:	a0800117 	ldw	r2,4(r20)
 40122f8:	1000301e 	bne	r2,zero,40123bc <__call_exitprocs+0x168>
 40122fc:	a0800017 	ldw	r2,0(r20)
 4012300:	10003226 	beq	r2,zero,40123cc <__call_exitprocs+0x178>
 4012304:	a009883a 	mov	r4,r20
 4012308:	98800015 	stw	r2,0(r19)
 401230c:	00000000 	call	0 <__alt_mem_sdram_controller_0-0x4000000>
 4012310:	9d000017 	ldw	r20,0(r19)
 4012314:	a03fe41e 	bne	r20,zero,40122a8 <__alt_data_end+0xfc0122a8>
 4012318:	dfc00a17 	ldw	ra,40(sp)
 401231c:	df000917 	ldw	fp,36(sp)
 4012320:	ddc00817 	ldw	r23,32(sp)
 4012324:	dd800717 	ldw	r22,28(sp)
 4012328:	dd400617 	ldw	r21,24(sp)
 401232c:	dd000517 	ldw	r20,20(sp)
 4012330:	dcc00417 	ldw	r19,16(sp)
 4012334:	dc800317 	ldw	r18,12(sp)
 4012338:	dc400217 	ldw	r17,8(sp)
 401233c:	dc000117 	ldw	r16,4(sp)
 4012340:	dec00b04 	addi	sp,sp,44
 4012344:	f800283a 	ret
 4012348:	a0800117 	ldw	r2,4(r20)
 401234c:	80c00017 	ldw	r3,0(r16)
 4012350:	10bfffc4 	addi	r2,r2,-1
 4012354:	15c01426 	beq	r2,r23,40123a8 <__call_exitprocs+0x154>
 4012358:	80000015 	stw	zero,0(r16)
 401235c:	183fde26 	beq	r3,zero,40122d8 <__alt_data_end+0xfc0122d8>
 4012360:	95c8983a 	sll	r4,r18,r23
 4012364:	a0806217 	ldw	r2,392(r20)
 4012368:	a5800117 	ldw	r22,4(r20)
 401236c:	2084703a 	and	r2,r4,r2
 4012370:	10000b26 	beq	r2,zero,40123a0 <__call_exitprocs+0x14c>
 4012374:	a0806317 	ldw	r2,396(r20)
 4012378:	2088703a 	and	r4,r4,r2
 401237c:	20000c1e 	bne	r4,zero,40123b0 <__call_exitprocs+0x15c>
 4012380:	89400017 	ldw	r5,0(r17)
 4012384:	d9000017 	ldw	r4,0(sp)
 4012388:	183ee83a 	callr	r3
 401238c:	a0800117 	ldw	r2,4(r20)
 4012390:	15bfbf1e 	bne	r2,r22,4012290 <__alt_data_end+0xfc012290>
 4012394:	98800017 	ldw	r2,0(r19)
 4012398:	153fcf26 	beq	r2,r20,40122d8 <__alt_data_end+0xfc0122d8>
 401239c:	003fbc06 	br	4012290 <__alt_data_end+0xfc012290>
 40123a0:	183ee83a 	callr	r3
 40123a4:	003ff906 	br	401238c <__alt_data_end+0xfc01238c>
 40123a8:	a5c00115 	stw	r23,4(r20)
 40123ac:	003feb06 	br	401235c <__alt_data_end+0xfc01235c>
 40123b0:	89000017 	ldw	r4,0(r17)
 40123b4:	183ee83a 	callr	r3
 40123b8:	003ff406 	br	401238c <__alt_data_end+0xfc01238c>
 40123bc:	a0800017 	ldw	r2,0(r20)
 40123c0:	a027883a 	mov	r19,r20
 40123c4:	1029883a 	mov	r20,r2
 40123c8:	003fb606 	br	40122a4 <__alt_data_end+0xfc0122a4>
 40123cc:	0005883a 	mov	r2,zero
 40123d0:	003ffb06 	br	40123c0 <__alt_data_end+0xfc0123c0>

040123d4 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 40123d4:	defffd04 	addi	sp,sp,-12
 40123d8:	df000215 	stw	fp,8(sp)
 40123dc:	df000204 	addi	fp,sp,8
 40123e0:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 40123e4:	0001883a 	nop
 40123e8:	e0bfff17 	ldw	r2,-4(fp)
 40123ec:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 40123f0:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 40123f4:	10000226 	beq	r2,zero,4012400 <_exit+0x2c>
    ALT_SIM_FAIL();
 40123f8:	002af070 	cmpltui	zero,zero,43969
 40123fc:	00000106 	br	4012404 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
 4012400:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 4012404:	003fff06 	br	4012404 <__alt_data_end+0xfc012404>
