Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/49530/Desktop/ISE/Lab14MyClock/Top_sim_isim_beh.exe -prj C:/Users/49530/Desktop/ISE/Lab14MyClock/Top_sim_beh.prj work.Top_sim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/49530/Desktop/ISE/Lab14MyClock/My74LS161.v" into library work
Analyzing Verilog file "C:/Users/49530/Desktop/ISE/Lab14MyClock/Counter60.v" into library work
Analyzing Verilog file "C:/Users/49530/Desktop/ISE/Lab14MyClock/Counter24.v" into library work
Analyzing Verilog file "C:/Users/49530/Desktop/ISE/Lab14MyClock/clkdiv.v" into library work
Analyzing Verilog file "C:/Users/49530/Desktop/ISE/Lab14MyClock/Top.v" into library work
Analyzing Verilog file "C:/Users/49530/Desktop/ISE/Lab14MyClock/Top_sim.v" into library work
Analyzing Verilog file "d:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/49530/Desktop/ISE/Lab14MyClock/Top.v" Line 30: Port CO is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/49530/Desktop/ISE/Lab14MyClock/Counter24.v" Line 31: Port CO is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/49530/Desktop/ISE/Lab14MyClock/Counter60.v" Line 31: Port CO is not connected to this instance
Completed static elaboration
Compiling module clkdiv
Compiling module My74LS161
Compiling module Counter24
Compiling module Counter60
Compiling module Top
Compiling module Top_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: ???????????, "isim\Top_sim_isim_beh.exe.sim\libPortability.dll".
Compiled 7 Verilog Units
Built simulation executable C:/Users/49530/Desktop/ISE/Lab14MyClock/Top_sim_isim_beh.exe
Fuse Memory Usage: 28300 KB
Fuse CPU Usage: 358 ms
