Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sim_1/new/Main_tb.v:150]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 16 for port data [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sim_1/new/Main_tb.v:214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sim_1/new/Main_tb.v:241]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sim_1/new/Main_tb.v:251]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sim_1/new/Main_tb.v:252]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sim_1/new/Main_tb.v:268]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sim_1/new/Main_tb.v:270]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sim_1/new/Main_tb.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sim_1/new/Main_tb.v:128]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sim_1/new/Main_tb.v:159]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sim_1/new/Main_tb.v:181]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
