Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 15 15:23:27 2025
| Host         : MSCDRE90 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_Controller_timing_summary_routed.rpt -pb Display_Controller_timing_summary_routed.pb -rpx Display_Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Display_Controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   54          inf        0.000                      0                   54           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 car_pos[6]
                            (input port)
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.967ns  (logic 4.250ns (42.638%)  route 5.717ns (57.362%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  car_pos[6] (IN)
                         net (fo=0)                   0.000     0.000    car_pos[6]
    T15                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  car_pos_IBUF[6]_inst/O
                         net (fo=1, routed)           1.379     2.364    car_pos_IBUF[6]
    SLICE_X0Y69          LUT5 (Prop_lut5_I0_O)        0.124     2.488 r  SEGMENT_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.804     3.292    SEGMENT_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.124     3.416 r  SEGMENT_OBUF[5]_inst_i_4/O
                         net (fo=4, routed)           1.301     4.717    SEGMENT_OBUF[0]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.152     4.869 r  SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.233     7.102    SEGMENT_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         2.865     9.967 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.967    SEGMENT[1]
    V12                                                               r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 car_pos[6]
                            (input port)
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.835ns  (logic 4.258ns (43.291%)  route 5.577ns (56.709%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  car_pos[6] (IN)
                         net (fo=0)                   0.000     0.000    car_pos[6]
    T15                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  car_pos_IBUF[6]_inst/O
                         net (fo=1, routed)           1.379     2.364    car_pos_IBUF[6]
    SLICE_X0Y69          LUT5 (Prop_lut5_I0_O)        0.124     2.488 r  SEGMENT_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.804     3.292    SEGMENT_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.124     3.416 r  SEGMENT_OBUF[5]_inst_i_4/O
                         net (fo=4, routed)           1.301     4.717    SEGMENT_OBUF[0]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.152     4.869 r  SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.093     6.962    SEGMENT_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         2.873     9.835 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.835    SEGMENT[2]
    U12                                                               r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 car_pos[6]
                            (input port)
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.715ns  (logic 4.010ns (41.279%)  route 5.705ns (58.721%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  car_pos[6] (IN)
                         net (fo=0)                   0.000     0.000    car_pos[6]
    T15                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  car_pos_IBUF[6]_inst/O
                         net (fo=1, routed)           1.379     2.364    car_pos_IBUF[6]
    SLICE_X0Y69          LUT5 (Prop_lut5_I0_O)        0.124     2.488 r  SEGMENT_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.804     3.292    SEGMENT_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.124     3.416 r  SEGMENT_OBUF[5]_inst_i_4/O
                         net (fo=4, routed)           1.301     4.717    SEGMENT_OBUF[0]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     4.841 r  SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.220     7.061    SEGMENT_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         2.654     9.715 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.715    SEGMENT[4]
    T11                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 car_pos[6]
                            (input port)
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.566ns  (logic 4.001ns (41.829%)  route 5.565ns (58.171%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  car_pos[6] (IN)
                         net (fo=0)                   0.000     0.000    car_pos[6]
    T15                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  car_pos_IBUF[6]_inst/O
                         net (fo=1, routed)           1.379     2.364    car_pos_IBUF[6]
    SLICE_X0Y69          LUT5 (Prop_lut5_I0_O)        0.124     2.488 r  SEGMENT_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.804     3.292    SEGMENT_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.124     3.416 r  SEGMENT_OBUF[5]_inst_i_4/O
                         net (fo=4, routed)           1.301     4.717    SEGMENT_OBUF[0]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     4.841 r  SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.080     6.921    SEGMENT_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         2.645     9.566 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.566    SEGMENT[5]
    V17                                                               r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 car_pos[6]
                            (input port)
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.316ns  (logic 3.904ns (46.951%)  route 4.412ns (53.049%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  car_pos[6] (IN)
                         net (fo=0)                   0.000     0.000    car_pos[6]
    T15                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  car_pos_IBUF[6]_inst/O
                         net (fo=1, routed)           1.379     2.364    car_pos_IBUF[6]
    SLICE_X0Y69          LUT5 (Prop_lut5_I0_O)        0.124     2.488 r  SEGMENT_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.804     3.292    SEGMENT_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.124     3.416 r  SEGMENT_OBUF[5]_inst_i_4/O
                         net (fo=4, routed)           2.228     5.644    SEGMENT_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         2.672     8.316 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.316    SEGMENT[0]
    V10                                                               r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 car_pos[6]
                            (input port)
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.011ns  (logic 3.890ns (48.562%)  route 4.120ns (51.438%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  car_pos[6] (IN)
                         net (fo=0)                   0.000     0.000    car_pos[6]
    T15                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  car_pos_IBUF[6]_inst/O
                         net (fo=1, routed)           1.379     2.364    car_pos_IBUF[6]
    SLICE_X0Y69          LUT5 (Prop_lut5_I0_O)        0.124     2.488 r  SEGMENT_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.804     3.292    SEGMENT_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.124     3.416 r  SEGMENT_OBUF[5]_inst_i_4/O
                         net (fo=4, routed)           1.937     5.353    SEGMENT_OBUF[0]
    U11                  OBUF (Prop_obuf_I_O)         2.658     8.011 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.011    SEGMENT[3]
    U11                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.364ns  (logic 3.458ns (46.963%)  route 3.906ns (53.037%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE                         0.000     0.000 r  counter_reg[17]/C
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[17]/Q
                         net (fo=14, routed)          2.234     2.690    select_display[0]
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.154     2.844 r  DISPLAY_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.516    DISPLAY_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         2.848     7.364 r  DISPLAY_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.364    DISPLAY[6]
    U14                                                               r  DISPLAY[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.323ns  (logic 3.466ns (47.329%)  route 3.857ns (52.671%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_reg[19]/Q
                         net (fo=14, routed)          2.037     2.493    select_display[2]
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.152     2.645 r  DISPLAY_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.820     4.465    DISPLAY_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         2.858     7.323 r  DISPLAY_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.323    DISPLAY[4]
    T13                                                               r  DISPLAY[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.241ns  (logic 3.480ns (48.061%)  route 3.761ns (51.939%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[18]/Q
                         net (fo=14, routed)          2.042     2.498    select_display[1]
    SLICE_X0Y55          LUT3 (Prop_lut3_I0_O)        0.152     2.650 r  DISPLAY_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.718     4.369    DISPLAY_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.872     7.241 r  DISPLAY_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.241    DISPLAY[1]
    T10                                                               r  DISPLAY[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.129ns  (logic 3.227ns (45.271%)  route 3.901ns (54.729%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE                         0.000     0.000 r  counter_reg[17]/C
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_reg[17]/Q
                         net (fo=14, routed)          2.234     2.690    select_display[0]
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.124     2.814 r  DISPLAY_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.481    DISPLAY_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         2.647     7.129 r  DISPLAY_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.129    DISPLAY[5]
    V14                                                               r  DISPLAY[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[10]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    counter_reg[8]_i_1_n_5
    SLICE_X0Y75          FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[14]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    counter_reg[12]_i_1_n_5
    SLICE_X0Y76          FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[2]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    counter_reg[0]_i_1_n_5
    SLICE_X0Y73          FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[6]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    counter_reg[4]_i_1_n_5
    SLICE_X0Y74          FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[18]/Q
                         net (fo=14, routed)          0.145     0.286    select_display[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.397 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.397    counter_reg[16]_i_1_n_5
    SLICE_X0Y77          FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[10]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    counter_reg[8]_i_1_n_4
    SLICE_X0Y75          FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[14]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    counter_reg[12]_i_1_n_4
    SLICE_X0Y76          FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[2]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    counter_reg[0]_i_1_n_4
    SLICE_X0Y73          FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[6]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    counter_reg[4]_i_1_n_4
    SLICE_X0Y74          FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    counter_reg_n_0_[0]
    SLICE_X0Y73          LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     0.359    counter[0]_i_3_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.429 r  counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.429    counter_reg[0]_i_1_n_7
    SLICE_X0Y73          FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------





