// Seed: 1127747830
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    inout tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input wor id_6,
    input wor id_7,
    output supply1 id_8,
    input tri id_9,
    output tri1 id_10,
    input supply1 id_11,
    input wire id_12
);
  assign id_5 = id_0;
  reg id_14 = -1;
  assign id_10 = id_0;
  logic id_15;
  module_0 modCall_1 (
      id_15,
      id_15
  );
  always begin : LABEL_0
    id_14 <= ~id_3 == id_2;
  end
endmodule
