# system info alt_mge_xcvr_atx_pll_10g on 2024.02.13.12:01:51
system_info:
name,value
DEVICE,10CX220YF780I5G
DEVICE_FAMILY,Cyclone 10 GX
GENERATION_ID,0
#
#
# Files generated for alt_mge_xcvr_atx_pll_10g on 2024.02.13.12:01:51
files:
filepath,kind,attributes,module,is_top
sim/alt_mge_xcvr_atx_pll_10g.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,alt_mge_xcvr_atx_pll_10g,true
altera_xcvr_atx_pll_a10_191/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/altera_xcvr_native_a10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_a10_functions_h,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_atx_pll_rcfg_arb.sv,SYSTEM_VERILOG,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/a10_xcvr_atx_pll.sv,SYSTEM_VERILOG,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/plain_files.txt,OTHER,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/mentor_files.txt,OTHER,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/cadence_files.txt,OTHER,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/synopsys_files.txt,OTHER,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/aldec_files.txt,OTHER,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/docs/alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda_parameters.csv,OTHER,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda.sv,SYSTEM_VERILOG,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_atx_pll_rcfg_opt_logic_urgttda.sv,SYSTEM_VERILOG,,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
alt_mge_xcvr_atx_pll_10g.xcvr_atx_pll_a10_0,alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_191_urgttda
