// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FFN_Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        W_strm_dout,
        W_strm_empty_n,
        W_strm_read,
        z2_strm_din,
        z2_strm_full_n,
        z2_strm_write,
        local_vec_address0,
        local_vec_ce0,
        local_vec_q0,
        grp_fu_73_p_din0,
        grp_fu_73_p_din1,
        grp_fu_73_p_din2,
        grp_fu_73_p_din3,
        grp_fu_73_p_dout0,
        grp_fu_73_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] W_strm_dout;
input   W_strm_empty_n;
output   W_strm_read;
output  [31:0] z2_strm_din;
input   z2_strm_full_n;
output   z2_strm_write;
output  [11:0] local_vec_address0;
output   local_vec_ce0;
input  [31:0] local_vec_q0;
output  [31:0] grp_fu_73_p_din0;
output  [31:0] grp_fu_73_p_din1;
output  [31:0] grp_fu_73_p_din2;
output  [31:0] grp_fu_73_p_din3;
input  [31:0] grp_fu_73_p_dout0;
output   grp_fu_73_p_ce;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
reg   [0:0] icmp_ln41_reg_236;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln43_reg_250;
reg   [0:0] icmp_ln43_reg_250_pp0_iter1_reg;
reg    ap_block_state4_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    z2_strm_blk_n;
wire    ap_block_pp0_stage1;
reg    W_strm_blk_n;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln41_fu_119_p2;
wire   [0:0] icmp_ln4311_fu_128_p2;
reg   [0:0] icmp_ln4311_reg_240;
wire   [0:0] icmp_ln43_fu_157_p2;
wire   [31:0] select_ln41_2_fu_176_p3;
reg    ap_block_pp0_stage1_11001;
wire   [31:0] bitcast_ln45_fu_185_p1;
wire   [63:0] zext_ln43_fu_142_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] sum_fu_50;
reg   [31:0] ap_sig_allocacmp_sum_load;
wire    ap_loop_init;
reg   [9:0] j_fu_54;
wire   [9:0] add_ln43_fu_151_p2;
reg   [9:0] ap_sig_allocacmp_j_load;
reg   [21:0] indvar_flatten_fu_58;
wire   [21:0] add_ln41_fu_113_p2;
reg   [21:0] ap_sig_allocacmp_indvar_flatten_load;
reg    W_strm_read_local;
wire   [31:0] bitcast_ln46_fu_201_p1;
reg    ap_block_pp0_stage1_01001;
reg    z2_strm_write_local;
reg    local_vec_ce0_local;
wire   [9:0] select_ln41_fu_134_p3;
reg    grp_fu_88_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 sum_fu_50 = 32'd0;
#0 j_fu_54 = 10'd0;
#0 indvar_flatten_fu_58 = 22'd0;
#0 ap_done_reg = 1'b0;
end

FFN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln41_fu_119_p2 == 1'd0))) begin
            indvar_flatten_fu_58 <= add_ln41_fu_113_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_58 <= 22'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln41_fu_119_p2 == 1'd0))) begin
            j_fu_54 <= add_ln43_fu_151_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_54 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        sum_fu_50 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sum_fu_50 <= grp_fu_73_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln41_reg_236 <= icmp_ln41_fu_119_p2;
        icmp_ln4311_reg_240 <= icmp_ln4311_fu_128_p2;
        icmp_ln43_reg_250 <= icmp_ln43_fu_157_p2;
        icmp_ln43_reg_250_pp0_iter1_reg <= icmp_ln43_reg_250;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln41_reg_236 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_strm_blk_n = W_strm_empty_n;
    end else begin
        W_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln41_reg_236 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_strm_read_local = 1'b1;
    end else begin
        W_strm_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln41_reg_236 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 22'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_58;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 10'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_54;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_sum_load = grp_fu_73_p_dout0;
    end else begin
        ap_sig_allocacmp_sum_load = sum_fu_50;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_88_ce = 1'b1;
    end else begin
        grp_fu_88_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln41_fu_119_p2 == 1'd0))) begin
        local_vec_ce0_local = 1'b1;
    end else begin
        local_vec_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln43_reg_250_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        z2_strm_blk_n = z2_strm_full_n;
    end else begin
        z2_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln43_reg_250_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        z2_strm_write_local = 1'b1;
    end else begin
        z2_strm_write_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign W_strm_read = W_strm_read_local;

assign add_ln41_fu_113_p2 = (ap_sig_allocacmp_indvar_flatten_load + 22'd1);

assign add_ln43_fu_151_p2 = (select_ln41_fu_134_p3 + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage1_iter1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage1_iter1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage1_iter1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln41_reg_236 == 1'd0) & (1'b0 == W_strm_empty_n));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter1 = ((icmp_ln43_reg_250_pp0_iter1_reg == 1'd1) & (z2_strm_full_n == 1'b0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign bitcast_ln45_fu_185_p1 = W_strm_dout;

assign bitcast_ln46_fu_201_p1 = grp_fu_73_p_dout0;

assign grp_fu_73_p_ce = grp_fu_88_ce;

assign grp_fu_73_p_din0 = 32'd0;

assign grp_fu_73_p_din1 = local_vec_q0;

assign grp_fu_73_p_din2 = bitcast_ln45_fu_185_p1;

assign grp_fu_73_p_din3 = select_ln41_2_fu_176_p3;

assign icmp_ln41_fu_119_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 22'd2359296) ? 1'b1 : 1'b0);

assign icmp_ln4311_fu_128_p2 = ((ap_sig_allocacmp_j_load == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_157_p2 = ((add_ln43_fu_151_p2 == 10'd768) ? 1'b1 : 1'b0);

assign local_vec_address0 = zext_ln43_fu_142_p1;

assign local_vec_ce0 = local_vec_ce0_local;

assign select_ln41_2_fu_176_p3 = ((icmp_ln4311_reg_240[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_sum_load);

assign select_ln41_fu_134_p3 = ((icmp_ln4311_fu_128_p2[0:0] == 1'b1) ? 10'd0 : ap_sig_allocacmp_j_load);

assign z2_strm_din = bitcast_ln46_fu_201_p1;

assign z2_strm_write = z2_strm_write_local;

assign zext_ln43_fu_142_p1 = select_ln41_fu_134_p3;

endmodule //FFN_Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
