<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='No_svn_archive_link_available.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: ddr3_sdram
    <br/>
    Created: Oct 24, 2012
    <br/>
    Updated: Mar 28, 2014
    <br/>
    SVN:
    <b>
     No files checked in
    </b>
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Memory core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Downloading">
    <h2>
     
     
     Downloading
    </h2>
    <p id="p_Downloading">
     The project files are checked in to SVN, available here:
     <br/>
     
      SVN files
     
    </p>
   </div>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This is a controller core for DDR3 SDRAM.
     <br/>
     <ul>
      <li>
       Default configuration supports one 64 bit UDIMM or SO-DIMM
      </li>
      <li>
       Supports DIMM sizes of 1GB, 2GB, 4GB and 8GB
      </li>
      <li>
       Works at the minimum DDR3 transfer rate of 600 MT/s
      </li>
      <li>
       Heavily optimised for Xilinx Spartan 6 FPGA family
      </li>
      <li>
       Implemented in less than 1300 lines of Verilog
      </li>
      <li>
       Supports BC4 (Burst chop 4) read and write commands and the refresh command
      </li>
      <li>
       Reliable operation verified with XC6SLX25 and XC6SLX75 FPGAs in -2 and -3 speed grades
      </li>
     </ul>
     <br/>
     <b>
     </b>
     <br/>
     <img src="usercontent,img,1351223336" alt="Test HW"/>
    </p>
   </div>
   <div id="d_Testbench">
    <h2>
     
     
     Testbench
    </h2>
    <p id="p_Testbench">
     The testbench consists of a MicroBlaze MCS microcontroller with one module of glue logic to adapt it to the DRAM controller.
     <br/>
     The glue logic module multiplexes the 256 bit data busses of the DRAM controller down to the 32 bit data busses of the MicroBlaze MCS.
     <br/>
     The MB MCS only has 1GB of address space available in its IO port interface and the DRAM controller supports DIMMS of up to 8GB.  The glue logic accounts for this by using a GPIO port from the MB MCS to provide the high order address bits, allowing SW running on the MB MCS to use a bank switching scheme to fully access DIMMS larger than 1GB.
     <br/>
     <img src="usercontent,img,1351221506" alt="TestBench.png" width="960"/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 09 June 2015</p>
