

================================================================
== Vivado HLS Report for 'msn_table'
================================================================
* Date:           Mon Mar  1 13:03:42 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.075|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i137P(i137* @rxExh2msnTable_upd_r_1, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:63]   --->   Operation 5 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:63]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%tmp72 = call i137 @_ssdm_op_Read.ap_fifo.volatile.i137P(i137* @rxExh2msnTable_upd_r_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:65]   --->   Operation 7 'read' 'tmp72' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i137 %tmp72 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:42->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:65]   --->   Operation 8 'trunc' 'trunc_ln321' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_msn_V_load_new_i = call i24 @_ssdm_op_PartSelect.i24.i137.i32.i32(i137 %tmp72, i32 16, i32 39) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:42->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:65]   --->   Operation 9 'partselect' 'tmp_msn_V_load_new_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_vaddr_V_load_new = call i64 @_ssdm_op_PartSelect.i64.i137.i32.i32(i137 %tmp72, i32 40, i32 103) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:42->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:65]   --->   Operation 10 'partselect' 'tmp_vaddr_V_load_new' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_dma_length_V_loa = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp72, i32 104, i32 135) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:42->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:65]   --->   Operation 11 'partselect' 'tmp_dma_length_V_loa' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i137.i32(i137 %tmp72, i32 136)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:42->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:65]   --->   Operation 12 'bitselect' 'tmp_44' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp_44, label %1, label %2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:66]   --->   Operation 13 'br' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* @txExh2msnTable_req_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:77]   --->   Operation 14 'nbreadreq' 'tmp_45' <Predicate = (!tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp_45, label %5, label %6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:77]   --->   Operation 15 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.83ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @txExh2msnTable_req_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:79]   --->   Operation 16 'read' 'tmp_V' <Predicate = (!tmp & tmp_45)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i48P(i48* @if2msnTable_init_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:82]   --->   Operation 17 'nbreadreq' 'tmp_46' <Predicate = (!tmp & !tmp_45)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_46, label %7, label %._crit_edge1.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:82]   --->   Operation 18 'br' <Predicate = (!tmp & !tmp_45)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.83ns)   --->   "%tmp_3 = call i48 @_ssdm_op_Read.ap_fifo.volatile.i48P(i48* @if2msnTable_init_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:84]   --->   Operation 19 'read' 'tmp_3' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln321_4 = trunc i48 %tmp_3 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:33->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:84]   --->   Operation 20 'trunc' 'trunc_ln321_4' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_r_key_V_3_load_n = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %tmp_3, i32 16, i32 47) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:33->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:84]   --->   Operation 21 'partselect' 'tmp_r_key_V_3_load_n' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i16 %trunc_ln321_4 to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:86]   --->   Operation 22 'zext' 'zext_ln544_5' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%msn_table_msn_V_addr_2 = getelementptr [500 x i24]* @msn_table_msn_V, i64 0, i64 %zext_ln544_5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:86]   --->   Operation 23 'getelementptr' 'msn_table_msn_V_addr_2' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.23ns)   --->   "store i24 0, i24* %msn_table_msn_V_addr_2, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:86]   --->   Operation 24 'store' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%msn_table_vaddr_V_ad_2 = getelementptr [500 x i64]* @msn_table_vaddr_V, i64 0, i64 %zext_ln544_5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:87]   --->   Operation 25 'getelementptr' 'msn_table_vaddr_V_ad_2' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.23ns)   --->   "store i64 0, i64* %msn_table_vaddr_V_ad_2, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:87]   --->   Operation 26 'store' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%msn_table_dma_length_3 = getelementptr [500 x i32]* @msn_table_dma_length, i64 0, i64 %zext_ln544_5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:88]   --->   Operation 27 'getelementptr' 'msn_table_dma_length_3' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.23ns)   --->   "store i32 0, i32* %msn_table_dma_length_3, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:88]   --->   Operation 28 'store' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%msn_table_r_key_V_ad_2 = getelementptr [500 x i32]* @msn_table_r_key_V, i64 0, i64 %zext_ln544_5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:89]   --->   Operation 29 'getelementptr' 'msn_table_r_key_V_ad_2' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.23ns)   --->   "store i32 %tmp_r_key_V_3_load_n, i32* %msn_table_r_key_V_ad_2, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:89]   --->   Operation 30 'store' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i16 %tmp_V to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 31 'zext' 'zext_ln544_4' <Predicate = (!tmp & tmp_45)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%msn_table_msn_V_addr_1 = getelementptr [500 x i24]* @msn_table_msn_V, i64 0, i64 %zext_ln544_4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 32 'getelementptr' 'msn_table_msn_V_addr_1' <Predicate = (!tmp & tmp_45)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (1.23ns)   --->   "%tmp_msn_V_6 = load i24* %msn_table_msn_V_addr_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 33 'load' 'tmp_msn_V_6' <Predicate = (!tmp & tmp_45)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%msn_table_r_key_V_ad_1 = getelementptr [500 x i32]* @msn_table_r_key_V, i64 0, i64 %zext_ln544_4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 34 'getelementptr' 'msn_table_r_key_V_ad_1' <Predicate = (!tmp & tmp_45)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.23ns)   --->   "%tmp_r_key_V_1 = load i32* %msn_table_r_key_V_ad_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 35 'load' 'tmp_r_key_V_1' <Predicate = (!tmp & tmp_45)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i16 %trunc_ln321 to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:68]   --->   Operation 36 'zext' 'zext_ln544' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%msn_table_msn_V_addr = getelementptr [500 x i24]* @msn_table_msn_V, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:68]   --->   Operation 37 'getelementptr' 'msn_table_msn_V_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.23ns)   --->   "%tmp_msn_V = load i24* %msn_table_msn_V_addr, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 38 'load' 'tmp_msn_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%msn_table_vaddr_V_ad_1 = getelementptr [500 x i64]* @msn_table_vaddr_V, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 39 'getelementptr' 'msn_table_vaddr_V_ad_1' <Predicate = (tmp & !tmp_44)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (1.23ns)   --->   "%tmp_vaddr_V = load i64* %msn_table_vaddr_V_ad_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 40 'load' 'tmp_vaddr_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%msn_table_dma_length_2 = getelementptr [500 x i32]* @msn_table_dma_length, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 41 'getelementptr' 'msn_table_dma_length_2' <Predicate = (tmp & !tmp_44)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (1.23ns)   --->   "%tmp_dma_length_V = load i32* %msn_table_dma_length_2, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 42 'load' 'tmp_dma_length_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%msn_table_r_key_V_ad = getelementptr [500 x i32]* @msn_table_r_key_V, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 43 'getelementptr' 'msn_table_r_key_V_ad' <Predicate = (tmp & !tmp_44)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (1.23ns)   --->   "%tmp_r_key_V = load i32* %msn_table_r_key_V_ad, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 44 'load' 'tmp_r_key_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 45 [1/1] (1.23ns)   --->   "store i24 %tmp_msn_V_load_new_i, i24* %msn_table_msn_V_addr, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:68]   --->   Operation 45 'store' <Predicate = (tmp & tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%msn_table_vaddr_V_ad = getelementptr [500 x i64]* @msn_table_vaddr_V, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:69]   --->   Operation 46 'getelementptr' 'msn_table_vaddr_V_ad' <Predicate = (tmp & tmp_44)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.23ns)   --->   "store i64 %tmp_vaddr_V_load_new, i64* %msn_table_vaddr_V_ad, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:69]   --->   Operation 47 'store' <Predicate = (tmp & tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%msn_table_dma_length_1 = getelementptr [500 x i32]* @msn_table_dma_length, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:70]   --->   Operation 48 'getelementptr' 'msn_table_dma_length_1' <Predicate = (tmp & tmp_44)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.23ns)   --->   "store i32 %tmp_dma_length_V_loa, i32* %msn_table_dma_length_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:70]   --->   Operation 49 'store' <Predicate = (tmp & tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* @if2msnTable_init_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i152* @msnTable2rxExh_rsp_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i56* @msnTable2txExh_rsp_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i137* @rxExh2msnTable_upd_r_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @txExh2msnTable_req_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str37) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:51]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([500 x i24]* @msn_table_msn_V, [500 x i64]* @msn_table_vaddr_V, [500 x i32]* @msn_table_dma_length, [500 x i32]* @msn_table_r_key_V, [1 x i8]* @p_str37, [12 x i8]* @p_str1, [1 x i8]* @p_str37, i32 -1, [1 x i8]* @p_str37, [1 x i8]* @p_str37, [1 x i8]* @p_str37, [1 x i8]* @p_str37, [1 x i8]* @p_str37) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:55]   --->   Operation 56 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:90]   --->   Operation 57 'br' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 58 'br' <Predicate = (!tmp & !tmp_45)> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (1.23ns)   --->   "%tmp_msn_V_6 = load i24* %msn_table_msn_V_addr_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 59 'load' 'tmp_msn_V_6' <Predicate = (!tmp & tmp_45)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 60 [1/2] (1.23ns)   --->   "%tmp_r_key_V_1 = load i32* %msn_table_r_key_V_ad_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 60 'load' 'tmp_r_key_V_1' <Predicate = (!tmp & tmp_45)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2 = call i56 @_ssdm_op_BitConcatenate.i56.i32.i24(i32 %tmp_r_key_V_1, i24 %tmp_msn_V_6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 61 'bitconcatenate' 'tmp_2' <Predicate = (!tmp & tmp_45)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i56P(i56* @msnTable2txExh_rsp_V, i56 %tmp_2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 62 'write' <Predicate = (!tmp & tmp_45)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:81]   --->   Operation 63 'br' <Predicate = (!tmp & tmp_45)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %msn_table.exit"   --->   Operation 64 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (1.23ns)   --->   "%tmp_msn_V = load i24* %msn_table_msn_V_addr, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 65 'load' 'tmp_msn_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 66 [1/2] (1.23ns)   --->   "%tmp_vaddr_V = load i64* %msn_table_vaddr_V_ad_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 66 'load' 'tmp_vaddr_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 67 [1/2] (1.23ns)   --->   "%tmp_dma_length_V = load i32* %msn_table_dma_length_2, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 67 'load' 'tmp_dma_length_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 68 [1/2] (1.23ns)   --->   "%tmp_r_key_V = load i32* %msn_table_r_key_V_ad, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 68 'load' 'tmp_r_key_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = call i152 @_ssdm_op_BitConcatenate.i152.i32.i32.i64.i24(i32 %tmp_r_key_V, i32 %tmp_dma_length_V, i64 %tmp_vaddr_V, i24 %tmp_msn_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 69 'bitconcatenate' 'tmp_1' <Predicate = (tmp & !tmp_44)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i152P(i152* @msnTable2rxExh_rsp_V, i152 %tmp_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 70 'write' <Predicate = (tmp & !tmp_44)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 71 'br' <Predicate = (tmp & !tmp_44)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:71]   --->   Operation 72 'br' <Predicate = (tmp & tmp_44)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %msn_table.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:76]   --->   Operation 73 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'rxExh2msnTable_upd_r_1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:65) [54]  (1.84 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo read on port 'txExh2msnTable_req_V' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:79) [42]  (1.84 ns)

 <State 3>: 3.08ns
The critical path consists of the following:
	fifo read on port 'if2msnTable_init_V' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:84) [26]  (1.84 ns)
	'getelementptr' operation ('msn_table_msn_V_addr_2', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:86) [30]  (0 ns)
	'store' operation ('store_ln86', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:86) of constant 0 on array 'msn_table_msn_V' [31]  (1.24 ns)

 <State 4>: 3.08ns
The critical path consists of the following:
	'load' operation ('tmp.msn.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80) on array 'msn_table_msn_V' [45]  (1.24 ns)
	fifo write on port 'msnTable2txExh_rsp_V' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80) [49]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
