verilator --lint-only --Wall --Wno-DECLFILENAME --Wno-EOFNEWLINE --top-module user_project /workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-42-55/01-verilator-lint/_deps.vlt /workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-42-55/tmp/3afeb57145bb499da9686c48fa4b3eef.bb.v /workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-42-55/tmp/3ffc0f0111264bb7b87c7efed9d35ffb.bb.v /workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v /workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v /workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v /workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v /workspace/peripheral-example/ip/CF_SRAM_1024x32/hdl/CF_SRAM_1024x32_stub.v /workspace/peripheral-example/ip/CF_SRAM_1024x32/hdl/bus_wrapper/CF_SRAM_1024x32_wb_wrapper.v /workspace/peripheral-example/verilog/rtl/user_project.v --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_sky130A +define+SCL_sky130_fd_sc_hd +define+__librelane__ +define+__pnr__ +define+USE_POWER_PINS
