
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.423777                       # Number of seconds simulated
sim_ticks                                423777375000                       # Number of ticks simulated
final_tick                               923781079500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 340363                       # Simulator instruction rate (inst/s)
host_op_rate                                   340363                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48079371                       # Simulator tick rate (ticks/s)
host_mem_usage                                2211732                       # Number of bytes of host memory used
host_seconds                                  8814.12                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        17280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        17280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        18304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           18304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           286                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                286                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        40776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data         6645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 47421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        40776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           43192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                43192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           43192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        40776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data         6645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                90614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         314                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                        286                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                       314                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                      286                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                      20096                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   18304                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd                20096                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                18304                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                  16                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                  37                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  14                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                  22                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                   9                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                  18                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                  19                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                  29                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                  39                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                  26                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 38                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                  7                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                  2                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                  8                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                  8                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 22                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                  15                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                  32                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  14                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                  21                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                   9                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                  14                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                  14                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                  29                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                  34                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  25                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 37                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                  7                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                  2                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                  6                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                  6                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 21                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  395741272500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                   314                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                  286                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     97.333333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.775037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    88.347128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64             293     76.30%     76.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128             49     12.76%     89.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             18      4.69%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             11      2.86%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320              4      1.04%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384              3      0.78%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448              1      0.26%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512              2      0.52%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              1      0.26%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              1      0.26%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              1      0.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          384                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      7877250                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                17683500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    1570000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                   8236250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     25086.78                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  26230.10                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                56316.88                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.05                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.04                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.05                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.04                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       9.42                       # Average write queue length over time
system.mem_ctrls.readRowHits                      152                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      54                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                18.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  659568787.50                       # Average gap between requests
system.membus.throughput                        90614                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 314                       # Transaction distribution
system.membus.trans_dist::ReadResp                314                       # Transaction distribution
system.membus.trans_dist::Writeback               286                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    914                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port        38400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               38400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  38400                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             1444000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1487500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       307832493                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    175864870                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      8097466                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    216070439                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       155946698                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     72.174009                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        54072265                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        40243                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            620557747                       # DTB read hits
system.switch_cpus.dtb.read_misses             853030                       # DTB read misses
system.switch_cpus.dtb.read_acv                 51681                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        621410777                       # DTB read accesses
system.switch_cpus.dtb.write_hits           320301045                       # DTB write hits
system.switch_cpus.dtb.write_misses              2580                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       320303625                       # DTB write accesses
system.switch_cpus.dtb.data_hits            940858792                       # DTB hits
system.switch_cpus.dtb.data_misses             855610                       # DTB misses
system.switch_cpus.dtb.data_acv                 51681                       # DTB access violations
system.switch_cpus.dtb.data_accesses        941714402                       # DTB accesses
system.switch_cpus.itb.fetch_hits           326151574                       # ITB hits
system.switch_cpus.itb.fetch_misses              7461                       # ITB misses
system.switch_cpus.itb.fetch_acv                    3                       # ITB acv
system.switch_cpus.itb.fetch_accesses       326159035                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  215                       # Number of system calls
system.switch_cpus.numCycles                847554751                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    331250299                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2385540205                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           307832493                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    210018963                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             419614159                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        35123531                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       69717364                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles         7203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        35934                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         326151574                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3255437                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    847549249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.814633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.305441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        427935090     50.49%     50.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         20800100      2.45%     52.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         45100572      5.32%     58.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         37614022      4.44%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         37590502      4.44%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         26327237      3.11%     70.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         51015428      6.02%     76.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         35724250      4.22%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        165442048     19.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    847549249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.363201                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.814615                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        350673656                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      55291248                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         395708794                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      19129336                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       26746214                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     60608509                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        178532                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2355108671                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        437140                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       26746214                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        360244875                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        10796202                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2789712                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         405061901                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      41910344                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2330055752                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         49464                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         598502                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      36902117                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1642552528                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3061484656                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2067468369                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    994016287                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1476162968                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        166389520                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       120540                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        87130                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         111894735                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    636867274                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    325587031                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     15078501                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10586789                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2177686016                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       173675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2136697642                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      4739288                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    167246983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     87987374                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          900                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    847549249                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.521031                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.956308                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    155662296     18.37%     18.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    147016853     17.35%     35.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    150191451     17.72%     53.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    137188411     16.19%     69.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    116058902     13.69%     83.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     68937102      8.13%     91.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     47513142      5.61%     97.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     16116052      1.90%     98.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      8865040      1.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    847549249                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           54408      0.07%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         60672      0.08%      0.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp         80547      0.11%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     13011249     17.37%     17.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        576462      0.77%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       38773132     51.75%     70.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      22361055     29.85%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     870251056     40.73%     40.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       589227      0.03%     40.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    154739855      7.24%     48.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     40463830      1.89%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      7241267      0.34%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    108546695      5.08%     55.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3870421      0.18%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       226565      0.01%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    629313169     29.45%     84.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    321455557     15.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2136697642                       # Type of FU issued
system.switch_cpus.iq.rate                   2.521014                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            74917525                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035062                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3947258655                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1655025085                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1512427865                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1253342685                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    690174475                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    593033824                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1570609970                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       641005197                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads    101551146                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     56244454                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses      2315239                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        98124                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     29937927                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1822                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       135454                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       26746214                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1851132                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        106967                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2283407889                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3762522                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     636867274                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    325587031                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        87057                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          22791                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          1329                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        98124                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5241579                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2891525                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8133104                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2118057656                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     621464064                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     18639980                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             105548198                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            941767729                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        288566170                       # Number of branches executed
system.switch_cpus.iew.exec_stores          320303665                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.499022                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2109617184                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2105461689                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1045612025                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1475403678                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.484160                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.708696                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    183982407                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       172775                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7919538                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    820803035                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.557730                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.986969                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    305954886     37.28%     37.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    150423575     18.33%     55.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     73714318      8.98%     64.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     41928465      5.11%     69.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     35619009      4.34%     74.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     29710467      3.62%     77.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     29997000      3.65%     81.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     22897623      2.79%     84.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    130557692     15.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    820803035                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2099392874                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2099392874                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              876271910                       # Number of memory references committed
system.switch_cpus.commit.loads             580622806                       # Number of loads committed
system.switch_cpus.commit.membars               86280                       # Number of memory barriers committed
system.switch_cpus.commit.branches          276693286                       # Number of branches committed
system.switch_cpus.commit.fp_insts          572042826                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1679453942                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     49233830                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     130557692                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2973598628                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4593530743                       # The number of ROB writes
system.switch_cpus.timesIdled                     732                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    5502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.423777                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.423777                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.359730                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.359730                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2281701515                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1047964650                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         628105558                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        504560925                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1947044                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         172560                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                88                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 2                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.002686                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.000061                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 1847561868                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         990299.026160                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          990299.026160                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg             389.277000                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                       314                       # number of replacements
system.l2.tags.tagsinuse                 32486.189131                       # Cycle average of tags in use
system.l2.tags.total_refs                     8457118                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32835                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    257.564124                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    22984.907635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   226.044248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    34.365401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1992.934668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7247.937178                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.701444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.006898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.001049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.060820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.221189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991400                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst        37507                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      3348986                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3386493                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2848565                       # number of Writeback hits
system.l2.Writeback_hits::total               2848565                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       288337                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                288337                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         37507                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3637323                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3674830                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        37507                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3637323                       # number of overall hits
system.l2.overall_hits::total                 3674830                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          270                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data           44                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   314                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst          270                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data           44                       # number of demand (read+write) misses
system.l2.demand_misses::total                    314                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          270                       # number of overall misses
system.l2.overall_misses::switch_cpus.data           44                       # number of overall misses
system.l2.overall_misses::total                   314                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     25463750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      3687750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        29151500                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     25463750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data      3687750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         29151500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     25463750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data      3687750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        29151500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        37777                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      3349030                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3386807                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2848565                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2848565                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       288337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288337                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        37777                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3637367                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3675144                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        37777                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3637367                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3675144                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.007147                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000013                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000093                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.007147                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000012                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000085                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.007147                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000012                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000085                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 94310.185185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83812.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 92839.171975                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 94310.185185                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92839.171975                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 94310.185185                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92839.171975                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  286                       # number of writebacks
system.l2.writebacks::total                       286                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          270                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              314                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               314                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              314                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     22366250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      3182250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     25548500                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     22366250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      3182250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     25548500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     22366250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      3182250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     25548500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007147                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000013                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000093                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.007147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000085                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.007147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000085                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 82837.962963                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72323.863636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 81364.649682                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 82837.962963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 72323.863636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81364.649682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 82837.962963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 72323.863636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81364.649682                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   985228095                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            3386807                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3386807                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2848565                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288337                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288337                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        75554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10123299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10198853                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2417728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    415099648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          417517376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             417517376                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         6110419500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          56732989                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5456060750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1847562158                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 8219019.548570                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  8219019.548570                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      53.224000                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements             37777                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           807529975                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             38801                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20812.091828                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   602.567009                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   421.432991                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.588444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.411556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    326113474                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       326113474                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    326113474                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        326113474                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    326113474                       # number of overall hits
system.cpu.icache.overall_hits::total       326113474                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        38095                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         38095                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        38095                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          38095                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        38095                       # number of overall misses
system.cpu.icache.overall_misses::total         38095                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    338934487                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    338934487                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    338934487                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    338934487                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    338934487                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    338934487                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    326151569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    326151569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    326151569                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    326151569                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    326151569                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    326151569                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000117                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000117                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000117                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000117                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000117                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000117                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  8897.085891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8897.085891                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  8897.085891                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8897.085891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  8897.085891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8897.085891                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1894                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.095238                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          318                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          318                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          318                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          318                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          318                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          318                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        37777                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        37777                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        37777                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        37777                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        37777                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        37777                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    254187259                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    254187259                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    254187259                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    254187259                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    254187259                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    254187259                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  6728.624798                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6728.624798                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  6728.624798                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6728.624798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  6728.624798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6728.624798                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           47                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.045898                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         1847562159                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 17105129.554613                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  17105129.554613                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      12.584000                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           3637367                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           849272246                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3638391                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.419730                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   908.528580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   115.471420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.887235                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.112765                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    512315314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       512315314                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    294805527                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      294805527                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        86276                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        86276                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        86280                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        86280                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    807120841                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        807120841                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    807120841                       # number of overall hits
system.cpu.dcache.overall_hits::total       807120841                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      6479271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6479271                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       757297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       757297                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           20                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      7236568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7236568                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      7236568                       # number of overall misses
system.cpu.dcache.overall_misses::total       7236568                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  49347139750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  49347139750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5408127447                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5408127447                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       167500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       167500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  54755267197                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  54755267197                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  54755267197                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  54755267197                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    518794585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    518794585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    295562824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    295562824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        86296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        86296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    814357409                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    814357409                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    814357409                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    814357409                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012489                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012489                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.002562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002562                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000232                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000232                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008886                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008886                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008886                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008886                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  7616.156162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7616.156162                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  7141.355963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  7141.355963                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         8375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         8375                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  7566.468967                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7566.468967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  7566.468967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7566.468967                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       278376                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             42539                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.544018                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2848565                       # number of writebacks
system.cpu.dcache.writebacks::total           2848565                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3130246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3130246                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       468960                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       468960                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           15                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3599206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3599206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3599206                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3599206                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3349025                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3349025                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       288337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288337                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3637362                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3637362                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3637362                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3637362                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  20219920750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20219920750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1912551000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1912551000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  22132471750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22132471750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  22132471750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22132471750                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000976                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000976                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004467                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004467                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004467                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  6037.554437                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  6037.554437                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6633.040505                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6633.040505                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  6084.759161                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  6084.759161                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  6084.759161                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  6084.759161                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
