Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 18 21:39:46 2024
| Host         : DESKTOP-PGGP91I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    1           
TIMING-7   Critical Warning  No common node between related clocks                             1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.301        0.000                      0                  708        0.162        0.000                      0                  708        3.000        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clock_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         26.589        0.000                      0                  649        0.201        0.000                      0                  649       19.500        0.000                       0                    78  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   6.329        0.000                      0                   37        0.162        0.000                      0                   37        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       36.373        0.000                      0                   20        0.740        0.000                      0                   20  
**async_default**   sys_clk_pin         clk_out1_clk_wiz_0        1.301        0.000                      0                    2        2.918        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.589ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_1_9/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.926ns  (logic 3.602ns (27.866%)  route 9.324ns (72.134%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 37.284 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.494     0.242    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.124     0.366 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.366    display_interface/vga_gen/o_y_counter[1]
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.790 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[1]
                         net (fo=4, routed)           0.767     1.557    display_interface/vga_gen/addr1[8]
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.303     1.860 r  display_interface/vga_gen/data_out_reg_0_0_i_45/O
                         net (fo=1, routed)           0.000     1.860    display_interface/vga_gen/data_out_reg_0_0_i_45_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.240 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.240    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.459 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[0]
                         net (fo=4, routed)           0.808     3.267    display_interface/vga_gen/data_out_reg_0_0_i_19_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.295     3.562 r  display_interface/vga_gen/data_out_reg_0_0_i_35/O
                         net (fo=1, routed)           0.000     3.562    display_interface/vga_gen/data_out_reg_0_0_i_35_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.112 r  display_interface/vga_gen/data_out_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.112    display_interface/vga_gen/data_out_reg_0_0_i_20_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.351 r  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[2]
                         net (fo=1, routed)           0.354     4.705    display_interface/vga_gen/data_out2[15]
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.302     5.007 r  display_interface/vga_gen/data_out_reg_0_0_i_2/O
                         net (fo=26, routed)          5.498    10.504    image_pixels/ADDRARDADDR[15]
    RAMB36_X0Y21         RAMB36E1                                     r  image_pixels/data_out_reg_1_9/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.654    37.284    image_pixels/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  image_pixels/data_out_reg_1_9/CLKARDCLK
                         clock pessimism              0.422    37.706    
                         clock uncertainty           -0.098    37.608    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    37.093    image_pixels/data_out_reg_1_9
  -------------------------------------------------------------------
                         required time                         37.093    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                 26.589    

Slack (MET) :             26.647ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_0_9/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 3.602ns (27.990%)  route 9.267ns (72.010%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 37.285 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.494     0.242    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.124     0.366 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.366    display_interface/vga_gen/o_y_counter[1]
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.790 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[1]
                         net (fo=4, routed)           0.767     1.557    display_interface/vga_gen/addr1[8]
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.303     1.860 r  display_interface/vga_gen/data_out_reg_0_0_i_45/O
                         net (fo=1, routed)           0.000     1.860    display_interface/vga_gen/data_out_reg_0_0_i_45_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.240 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.240    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.459 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[0]
                         net (fo=4, routed)           0.808     3.267    display_interface/vga_gen/data_out_reg_0_0_i_19_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.295     3.562 r  display_interface/vga_gen/data_out_reg_0_0_i_35/O
                         net (fo=1, routed)           0.000     3.562    display_interface/vga_gen/data_out_reg_0_0_i_35_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.112 r  display_interface/vga_gen/data_out_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.112    display_interface/vga_gen/data_out_reg_0_0_i_20_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.351 r  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[2]
                         net (fo=1, routed)           0.354     4.705    display_interface/vga_gen/data_out2[15]
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.302     5.007 r  display_interface/vga_gen/data_out_reg_0_0_i_2/O
                         net (fo=26, routed)          5.440    10.447    image_pixels/ADDRARDADDR[15]
    RAMB36_X0Y20         RAMB36E1                                     r  image_pixels/data_out_reg_0_9/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.655    37.285    image_pixels/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  image_pixels/data_out_reg_0_9/CLKARDCLK
                         clock pessimism              0.422    37.707    
                         clock uncertainty           -0.098    37.609    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    37.094    image_pixels/data_out_reg_0_9
  -------------------------------------------------------------------
                         required time                         37.094    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 26.647    

Slack (MET) :             26.761ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_1_8/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.581ns  (logic 3.602ns (28.631%)  route 8.979ns (71.369%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 37.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.494     0.242    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.124     0.366 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.366    display_interface/vga_gen/o_y_counter[1]
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.790 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[1]
                         net (fo=4, routed)           0.767     1.557    display_interface/vga_gen/addr1[8]
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.303     1.860 r  display_interface/vga_gen/data_out_reg_0_0_i_45/O
                         net (fo=1, routed)           0.000     1.860    display_interface/vga_gen/data_out_reg_0_0_i_45_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.240 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.240    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.459 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[0]
                         net (fo=4, routed)           0.808     3.267    display_interface/vga_gen/data_out_reg_0_0_i_19_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.295     3.562 r  display_interface/vga_gen/data_out_reg_0_0_i_35/O
                         net (fo=1, routed)           0.000     3.562    display_interface/vga_gen/data_out_reg_0_0_i_35_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.112 r  display_interface/vga_gen/data_out_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.112    display_interface/vga_gen/data_out_reg_0_0_i_20_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.351 r  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[2]
                         net (fo=1, routed)           0.354     4.705    display_interface/vga_gen/data_out2[15]
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.302     5.007 r  display_interface/vga_gen/data_out_reg_0_0_i_2/O
                         net (fo=26, routed)          5.152    10.159    image_pixels/ADDRARDADDR[15]
    RAMB36_X0Y19         RAMB36E1                                     r  image_pixels/data_out_reg_1_8/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.480    37.110    image_pixels/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  image_pixels/data_out_reg_1_8/CLKARDCLK
                         clock pessimism              0.422    37.532    
                         clock uncertainty           -0.098    37.435    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    36.920    image_pixels/data_out_reg_1_8
  -------------------------------------------------------------------
                         required time                         36.920    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                 26.761    

Slack (MET) :             27.121ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_0_8/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.220ns  (logic 3.602ns (29.477%)  route 8.618ns (70.523%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.891ns = ( 37.109 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.494     0.242    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.124     0.366 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.366    display_interface/vga_gen/o_y_counter[1]
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.790 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[1]
                         net (fo=4, routed)           0.767     1.557    display_interface/vga_gen/addr1[8]
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.303     1.860 r  display_interface/vga_gen/data_out_reg_0_0_i_45/O
                         net (fo=1, routed)           0.000     1.860    display_interface/vga_gen/data_out_reg_0_0_i_45_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.240 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.240    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.459 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[0]
                         net (fo=4, routed)           0.808     3.267    display_interface/vga_gen/data_out_reg_0_0_i_19_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.295     3.562 r  display_interface/vga_gen/data_out_reg_0_0_i_35/O
                         net (fo=1, routed)           0.000     3.562    display_interface/vga_gen/data_out_reg_0_0_i_35_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.112 r  display_interface/vga_gen/data_out_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.112    display_interface/vga_gen/data_out_reg_0_0_i_20_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.351 r  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[2]
                         net (fo=1, routed)           0.354     4.705    display_interface/vga_gen/data_out2[15]
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.302     5.007 r  display_interface/vga_gen/data_out_reg_0_0_i_2/O
                         net (fo=26, routed)          4.791     9.798    image_pixels/ADDRARDADDR[15]
    RAMB36_X0Y18         RAMB36E1                                     r  image_pixels/data_out_reg_0_8/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.479    37.109    image_pixels/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  image_pixels/data_out_reg_0_8/CLKARDCLK
                         clock pessimism              0.422    37.531    
                         clock uncertainty           -0.098    37.434    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    36.919    image_pixels/data_out_reg_0_8
  -------------------------------------------------------------------
                         required time                         36.919    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                 27.121    

Slack (MET) :             27.629ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_0_5/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 3.482ns (30.404%)  route 7.971ns (69.596%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.891ns = ( 37.109 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.494     0.242    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.124     0.366 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.366    display_interface/vga_gen/o_y_counter[1]
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.790 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[1]
                         net (fo=4, routed)           0.767     1.557    display_interface/vga_gen/addr1[8]
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.303     1.860 r  display_interface/vga_gen/data_out_reg_0_0_i_45/O
                         net (fo=1, routed)           0.000     1.860    display_interface/vga_gen/data_out_reg_0_0_i_45_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.240 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.240    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.459 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[0]
                         net (fo=4, routed)           0.808     3.267    display_interface/vga_gen/data_out_reg_0_0_i_19_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.295     3.562 r  display_interface/vga_gen/data_out_reg_0_0_i_35/O
                         net (fo=1, routed)           0.000     3.562    display_interface/vga_gen/data_out_reg_0_0_i_35_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.202 r  display_interface/vga_gen/data_out_reg_0_0_i_20/O[3]
                         net (fo=2, routed)           0.569     4.770    display_interface/vga_gen/data_out2[12]
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.331     5.101 r  display_interface/vga_gen/data_out_reg_0_0_i_5/O
                         net (fo=18, routed)          3.929     9.031    image_pixels/data_out_reg_0_9_0[12]
    RAMB36_X0Y10         RAMB36E1                                     r  image_pixels/data_out_reg_0_5/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.479    37.109    image_pixels/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  image_pixels/data_out_reg_0_5/CLKARDCLK
                         clock pessimism              0.422    37.531    
                         clock uncertainty           -0.098    37.434    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774    36.660    image_pixels/data_out_reg_0_5
  -------------------------------------------------------------------
                         required time                         36.660    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                 27.629    

Slack (MET) :             27.629ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_0_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.530ns  (logic 3.727ns (32.325%)  route 7.803ns (67.675%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 37.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.494     0.242    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.124     0.366 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.366    display_interface/vga_gen/o_y_counter[1]
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.790 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[1]
                         net (fo=4, routed)           0.767     1.557    display_interface/vga_gen/addr1[8]
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.303     1.860 r  display_interface/vga_gen/data_out_reg_0_0_i_45/O
                         net (fo=1, routed)           0.000     1.860    display_interface/vga_gen/data_out_reg_0_0_i_45_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.240 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.240    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.459 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[0]
                         net (fo=4, routed)           0.808     3.267    display_interface/vga_gen/data_out_reg_0_0_i_19_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.295     3.562 r  display_interface/vga_gen/data_out_reg_0_0_i_35/O
                         net (fo=1, routed)           0.000     3.562    display_interface/vga_gen/data_out_reg_0_0_i_35_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.112 r  display_interface/vga_gen/data_out_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.112    display_interface/vga_gen/data_out_reg_0_0_i_20_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.446 r  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[1]
                         net (fo=2, routed)           0.505     4.951    display_interface/vga_gen/data_out2[14]
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.332     5.283 r  display_interface/vga_gen/data_out_reg_0_0_i_3/O
                         net (fo=18, routed)          3.825     9.108    image_pixels/data_out_reg_0_9_0[14]
    RAMB36_X1Y10         RAMB36E1                                     r  image_pixels/data_out_reg_0_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.480    37.110    image_pixels/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  image_pixels/data_out_reg_0_1/CLKARDCLK
                         clock pessimism              0.493    37.604    
                         clock uncertainty           -0.098    37.506    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.769    36.737    image_pixels/data_out_reg_0_1
  -------------------------------------------------------------------
                         required time                         36.737    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                 27.629    

Slack (MET) :             27.697ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_0_7/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.602ns  (logic 3.582ns (30.873%)  route 8.020ns (69.127%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.873ns = ( 37.127 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.494     0.242    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.124     0.366 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.366    display_interface/vga_gen/o_y_counter[1]
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.790 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[1]
                         net (fo=4, routed)           0.767     1.557    display_interface/vga_gen/addr1[8]
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.303     1.860 r  display_interface/vga_gen/data_out_reg_0_0_i_45/O
                         net (fo=1, routed)           0.000     1.860    display_interface/vga_gen/data_out_reg_0_0_i_45_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.240 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.240    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.459 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[0]
                         net (fo=4, routed)           0.808     3.267    display_interface/vga_gen/data_out_reg_0_0_i_19_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.295     3.562 r  display_interface/vga_gen/data_out_reg_0_0_i_35/O
                         net (fo=1, routed)           0.000     3.562    display_interface/vga_gen/data_out_reg_0_0_i_35_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.112 r  display_interface/vga_gen/data_out_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.112    display_interface/vga_gen/data_out_reg_0_0_i_20_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.334 r  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[0]
                         net (fo=2, routed)           0.625     4.959    display_interface/vga_gen/data_out2[13]
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.299     5.258 r  display_interface/vga_gen/data_out_reg_0_2_i_2/O
                         net (fo=18, routed)          3.922     9.180    image_pixels/ADDRARDADDR[13]
    RAMB36_X1Y8          RAMB36E1                                     r  image_pixels/data_out_reg_0_7/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.497    37.127    image_pixels/clk_out1
    RAMB36_X1Y8          RAMB36E1                                     r  image_pixels/data_out_reg_0_7/CLKARDCLK
                         clock pessimism              0.414    37.541    
                         clock uncertainty           -0.098    37.443    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    36.877    image_pixels/data_out_reg_0_7
  -------------------------------------------------------------------
                         required time                         36.877    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                 27.697    

Slack (MET) :             27.885ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_0_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.416ns  (logic 3.582ns (31.377%)  route 7.834ns (68.623%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.494     0.242    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.124     0.366 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.366    display_interface/vga_gen/o_y_counter[1]
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.790 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[1]
                         net (fo=4, routed)           0.767     1.557    display_interface/vga_gen/addr1[8]
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.303     1.860 r  display_interface/vga_gen/data_out_reg_0_0_i_45/O
                         net (fo=1, routed)           0.000     1.860    display_interface/vga_gen/data_out_reg_0_0_i_45_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.240 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.240    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.459 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[0]
                         net (fo=4, routed)           0.808     3.267    display_interface/vga_gen/data_out_reg_0_0_i_19_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.295     3.562 r  display_interface/vga_gen/data_out_reg_0_0_i_35/O
                         net (fo=1, routed)           0.000     3.562    display_interface/vga_gen/data_out_reg_0_0_i_35_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.112 r  display_interface/vga_gen/data_out_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.112    display_interface/vga_gen/data_out_reg_0_0_i_20_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.334 r  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[0]
                         net (fo=2, routed)           0.625     4.959    display_interface/vga_gen/data_out2[13]
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.299     5.258 r  display_interface/vga_gen/data_out_reg_0_2_i_2/O
                         net (fo=18, routed)          3.736     8.994    image_pixels/ADDRARDADDR[13]
    RAMB36_X2Y8          RAMB36E1                                     r  image_pixels/data_out_reg_0_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.499    37.129    image_pixels/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  image_pixels/data_out_reg_0_3/CLKARDCLK
                         clock pessimism              0.414    37.543    
                         clock uncertainty           -0.098    37.445    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    36.879    image_pixels/data_out_reg_0_3
  -------------------------------------------------------------------
                         required time                         36.879    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 27.885    

Slack (MET) :             27.966ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_1_5/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.115ns  (logic 3.482ns (31.328%)  route 7.633ns (68.672%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.892ns = ( 37.108 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.494     0.242    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.124     0.366 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.366    display_interface/vga_gen/o_y_counter[1]
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.790 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[1]
                         net (fo=4, routed)           0.767     1.557    display_interface/vga_gen/addr1[8]
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.303     1.860 r  display_interface/vga_gen/data_out_reg_0_0_i_45/O
                         net (fo=1, routed)           0.000     1.860    display_interface/vga_gen/data_out_reg_0_0_i_45_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.240 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.240    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.459 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[0]
                         net (fo=4, routed)           0.808     3.267    display_interface/vga_gen/data_out_reg_0_0_i_19_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.295     3.562 r  display_interface/vga_gen/data_out_reg_0_0_i_35/O
                         net (fo=1, routed)           0.000     3.562    display_interface/vga_gen/data_out_reg_0_0_i_35_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.202 r  display_interface/vga_gen/data_out_reg_0_0_i_20/O[3]
                         net (fo=2, routed)           0.569     4.770    display_interface/vga_gen/data_out2[12]
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.331     5.101 r  display_interface/vga_gen/data_out_reg_0_0_i_5/O
                         net (fo=18, routed)          3.591     8.693    image_pixels/data_out_reg_0_9_0[12]
    RAMB36_X0Y11         RAMB36E1                                     r  image_pixels/data_out_reg_1_5/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.478    37.108    image_pixels/clk_out1
    RAMB36_X0Y11         RAMB36E1                                     r  image_pixels/data_out_reg_1_5/CLKARDCLK
                         clock pessimism              0.422    37.530    
                         clock uncertainty           -0.098    37.433    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774    36.659    image_pixels/data_out_reg_1_5
  -------------------------------------------------------------------
                         required time                         36.659    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                 27.966    

Slack (MET) :             27.966ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_1_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.192ns  (logic 3.727ns (33.301%)  route 7.465ns (66.699%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.891ns = ( 37.109 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.494     0.242    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.124     0.366 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.366    display_interface/vga_gen/o_y_counter[1]
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.790 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[1]
                         net (fo=4, routed)           0.767     1.557    display_interface/vga_gen/addr1[8]
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.303     1.860 r  display_interface/vga_gen/data_out_reg_0_0_i_45/O
                         net (fo=1, routed)           0.000     1.860    display_interface/vga_gen/data_out_reg_0_0_i_45_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.240 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.240    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.459 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[0]
                         net (fo=4, routed)           0.808     3.267    display_interface/vga_gen/data_out_reg_0_0_i_19_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.295     3.562 r  display_interface/vga_gen/data_out_reg_0_0_i_35/O
                         net (fo=1, routed)           0.000     3.562    display_interface/vga_gen/data_out_reg_0_0_i_35_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.112 r  display_interface/vga_gen/data_out_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.112    display_interface/vga_gen/data_out_reg_0_0_i_20_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.446 r  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[1]
                         net (fo=2, routed)           0.505     4.951    display_interface/vga_gen/data_out2[14]
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.332     5.283 r  display_interface/vga_gen/data_out_reg_0_0_i_3/O
                         net (fo=18, routed)          3.487     8.770    image_pixels/data_out_reg_0_9_0[14]
    RAMB36_X1Y11         RAMB36E1                                     r  image_pixels/data_out_reg_1_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.479    37.109    image_pixels/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  image_pixels/data_out_reg_1_1/CLKARDCLK
                         clock pessimism              0.493    37.603    
                         clock uncertainty           -0.098    37.505    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.769    36.736    image_pixels/data_out_reg_1_1
  -------------------------------------------------------------------
                         required time                         36.736    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                 27.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.549    -0.855    display_interface/vga_gen/clk_out1
    SLICE_X39Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.714 r  display_interface/vga_gen/vc_reg[7]/Q
                         net (fo=13, routed)          0.149    -0.565    display_interface/vga_gen/vc[7]
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.520 r  display_interface/vga_gen/vc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.520    display_interface/vga_gen/vc[8]_i_1_n_0
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.814    -1.285    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[8]/C
                         clock pessimism              0.443    -0.842    
    SLICE_X38Y77         FDCE (Hold_fdce_C_D)         0.121    -0.721    display_interface/vga_gen/vc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 make_gray/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.627%)  route 0.148ns (44.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.550    -0.854    make_gray/CLK
    SLICE_X49Y76         FDRE                                         r  make_gray/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  make_gray/data_out_reg[11]/Q
                         net (fo=3, routed)           0.148    -0.564    image_pixels/Q[3]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.045    -0.519 r  image_pixels/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.519    p_0_in[7]
    SLICE_X49Y75         FDRE                                         r  pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.816    -1.284    w_clk25m
    SLICE_X49Y75         FDRE                                         r  pixel_reg[7]/C
                         clock pessimism              0.442    -0.842    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.091    -0.751    pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/hc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.534%)  route 0.178ns (48.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.555    -0.849    display_interface/vga_gen/clk_out1
    SLICE_X44Y83         FDCE                                         r  display_interface/vga_gen/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  display_interface/vga_gen/hc_reg[0]/Q
                         net (fo=8, routed)           0.178    -0.530    display_interface/vga_gen/hc[0]
    SLICE_X44Y82         LUT4 (Prop_lut4_I1_O)        0.048    -0.482 r  display_interface/vga_gen/hc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.482    display_interface/vga_gen/hc_0[3]
    SLICE_X44Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.822    -1.278    display_interface/vga_gen/clk_out1
    SLICE_X44Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[3]/C
                         clock pessimism              0.442    -0.836    
    SLICE_X44Y82         FDCE (Hold_fdce_C_D)         0.107    -0.729    display_interface/vga_gen/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.922%)  route 0.112ns (33.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.553    -0.851    display_interface/vga_gen/clk_out1
    SLICE_X43Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDCE (Prop_fdce_C_Q)         0.128    -0.723 r  display_interface/vga_gen/hc_reg[7]/Q
                         net (fo=12, routed)          0.112    -0.611    display_interface/vga_gen/hc[7]
    SLICE_X43Y82         LUT6 (Prop_lut6_I3_O)        0.099    -0.512 r  display_interface/vga_gen/hc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.512    display_interface/vga_gen/hc_0[8]
    SLICE_X43Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.821    -1.279    display_interface/vga_gen/clk_out1
    SLICE_X43Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[8]/C
                         clock pessimism              0.428    -0.851    
    SLICE_X43Y82         FDCE (Hold_fdce_C_D)         0.092    -0.759    display_interface/vga_gen/hc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 make_gray/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.381%)  route 0.169ns (47.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.552    -0.852    make_gray/CLK
    SLICE_X49Y78         FDRE                                         r  make_gray/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  make_gray/data_out_reg[8]/Q
                         net (fo=3, routed)           0.169    -0.542    image_pixels/Q[0]
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.497 r  image_pixels/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.497    p_0_in[8]
    SLICE_X48Y79         FDRE                                         r  pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.821    -1.279    w_clk25m
    SLICE_X48Y79         FDRE                                         r  pixel_reg[8]/C
                         clock pessimism              0.442    -0.837    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.092    -0.745    pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 image_pixels/data_out_reg_mux_sel_a_pos_1__10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.216%)  route 0.216ns (53.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.552    -0.852    image_pixels/clk_out1
    SLICE_X48Y77         FDRE                                         r  image_pixels/data_out_reg_mux_sel_a_pos_1__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.711 f  image_pixels/data_out_reg_mux_sel_a_pos_1__10/Q
                         net (fo=32, routed)          0.216    -0.494    image_pixels/data_out_reg_mux_sel_a_pos_1__10_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.449 r  image_pixels/pixel[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.449    p_0_in[11]
    SLICE_X52Y76         FDRE                                         r  pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.817    -1.282    w_clk25m
    SLICE_X52Y76         FDRE                                         r  pixel_reg[11]/C
                         clock pessimism              0.462    -0.820    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.120    -0.700    pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/hc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.134%)  route 0.178ns (48.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.555    -0.849    display_interface/vga_gen/clk_out1
    SLICE_X44Y83         FDCE                                         r  display_interface/vga_gen/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  display_interface/vga_gen/hc_reg[0]/Q
                         net (fo=8, routed)           0.178    -0.530    display_interface/vga_gen/hc[0]
    SLICE_X44Y82         LUT3 (Prop_lut3_I2_O)        0.045    -0.485 r  display_interface/vga_gen/hc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.485    display_interface/vga_gen/hc_0[2]
    SLICE_X44Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.822    -1.278    display_interface/vga_gen/clk_out1
    SLICE_X44Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[2]/C
                         clock pessimism              0.442    -0.836    
    SLICE_X44Y82         FDCE (Hold_fdce_C_D)         0.091    -0.745    display_interface/vga_gen/hc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (52.981%)  route 0.185ns (47.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.549    -0.855    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.691 r  display_interface/vga_gen/vc_reg[8]/Q
                         net (fo=9, routed)           0.185    -0.505    display_interface/vga_gen/vc[8]
    SLICE_X38Y78         LUT6 (Prop_lut6_I1_O)        0.045    -0.460 r  display_interface/vga_gen/vc[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.460    display_interface/vga_gen/vc[9]_i_2_n_0
    SLICE_X38Y78         FDCE                                         r  display_interface/vga_gen/vc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.816    -1.284    display_interface/vga_gen/clk_out1
    SLICE_X38Y78         FDCE                                         r  display_interface/vga_gen/vc_reg[9]/C
                         clock pessimism              0.443    -0.841    
    SLICE_X38Y78         FDCE (Hold_fdce_C_D)         0.120    -0.721    display_interface/vga_gen/vc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.747%)  route 0.167ns (47.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.553    -0.851    display_interface/vga_gen/clk_out1
    SLICE_X43Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  display_interface/vga_gen/hc_reg[5]/Q
                         net (fo=14, routed)          0.167    -0.543    display_interface/vga_gen/hc[5]
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.498 r  display_interface/vga_gen/hc[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.498    display_interface/vga_gen/hc_0[9]
    SLICE_X43Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.821    -1.279    display_interface/vga_gen/clk_out1
    SLICE_X43Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[9]/C
                         clock pessimism              0.428    -0.851    
    SLICE_X43Y82         FDCE (Hold_fdce_C_D)         0.092    -0.759    display_interface/vga_gen/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.302%)  route 0.170ns (47.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.553    -0.851    display_interface/vga_gen/clk_out1
    SLICE_X43Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  display_interface/vga_gen/hc_reg[5]/Q
                         net (fo=14, routed)          0.170    -0.540    display_interface/vga_gen/hc[5]
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.495 r  display_interface/vga_gen/hc[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.495    display_interface/vga_gen/hc_0[5]
    SLICE_X43Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.821    -1.279    display_interface/vga_gen/clk_out1
    SLICE_X43Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[5]/C
                         clock pessimism              0.428    -0.851    
    SLICE_X43Y82         FDCE (Hold_fdce_C_D)         0.092    -0.759    display_interface/vga_gen/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12     image_pixels/data_out_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     image_pixels/data_out_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y18     image_pixels/data_out_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     image_pixels/data_out_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y18     image_pixels/data_out_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      image_pixels/data_out_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y12     image_pixels/data_out_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10     image_pixels/data_out_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12     image_pixels/data_out_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y8      image_pixels/data_out_reg_0_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y79     pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y79     pixel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y81     pixel_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y81     pixel_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y76     pixel_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y76     pixel_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y78     pixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y78     pixel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y81     pixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y81     pixel_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y79     pixel_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y79     pixel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y81     pixel_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y81     pixel_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y76     pixel_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y76     pixel_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y78     pixel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y78     pixel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y81     pixel_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y81     pixel_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.704ns (23.374%)  route 2.308ns (76.626%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.710     3.199    top_btn_db/i_top_clk
    SLICE_X40Y77         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     3.655 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.990     4.645    top_btn_db/counter_reg[17]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.769 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.667     5.436    top_btn_db/counter[0]_i_4_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.560 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.651     6.211    top_btn_db/p_0_in
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.464    12.882    top_btn_db/i_top_clk
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[12]/C
                         clock pessimism              0.123    13.005    
                         clock uncertainty           -0.035    12.969    
    SLICE_X40Y76         FDRE (Setup_fdre_C_R)       -0.429    12.540    top_btn_db/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.704ns (23.374%)  route 2.308ns (76.626%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.710     3.199    top_btn_db/i_top_clk
    SLICE_X40Y77         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     3.655 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.990     4.645    top_btn_db/counter_reg[17]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.769 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.667     5.436    top_btn_db/counter[0]_i_4_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.560 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.651     6.211    top_btn_db/p_0_in
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.464    12.882    top_btn_db/i_top_clk
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[13]/C
                         clock pessimism              0.123    13.005    
                         clock uncertainty           -0.035    12.969    
    SLICE_X40Y76         FDRE (Setup_fdre_C_R)       -0.429    12.540    top_btn_db/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.704ns (23.374%)  route 2.308ns (76.626%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.710     3.199    top_btn_db/i_top_clk
    SLICE_X40Y77         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     3.655 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.990     4.645    top_btn_db/counter_reg[17]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.769 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.667     5.436    top_btn_db/counter[0]_i_4_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.560 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.651     6.211    top_btn_db/p_0_in
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.464    12.882    top_btn_db/i_top_clk
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[14]/C
                         clock pessimism              0.123    13.005    
                         clock uncertainty           -0.035    12.969    
    SLICE_X40Y76         FDRE (Setup_fdre_C_R)       -0.429    12.540    top_btn_db/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.704ns (23.374%)  route 2.308ns (76.626%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.710     3.199    top_btn_db/i_top_clk
    SLICE_X40Y77         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     3.655 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.990     4.645    top_btn_db/counter_reg[17]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.769 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.667     5.436    top_btn_db/counter[0]_i_4_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.560 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.651     6.211    top_btn_db/p_0_in
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.464    12.882    top_btn_db/i_top_clk
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[15]/C
                         clock pessimism              0.123    13.005    
                         clock uncertainty           -0.035    12.969    
    SLICE_X40Y76         FDRE (Setup_fdre_C_R)       -0.429    12.540    top_btn_db/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.704ns (24.081%)  route 2.220ns (75.920%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 13.001 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.710     3.199    top_btn_db/i_top_clk
    SLICE_X40Y77         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     3.655 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.990     4.645    top_btn_db/counter_reg[17]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.769 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.667     5.436    top_btn_db/counter[0]_i_4_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.560 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.563     6.123    top_btn_db/p_0_in
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.582    13.001    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[0]/C
                         clock pessimism              0.123    13.123    
                         clock uncertainty           -0.035    13.088    
    SLICE_X40Y73         FDRE (Setup_fdre_C_R)       -0.429    12.659    top_btn_db/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.704ns (24.081%)  route 2.220ns (75.920%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 13.001 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.710     3.199    top_btn_db/i_top_clk
    SLICE_X40Y77         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     3.655 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.990     4.645    top_btn_db/counter_reg[17]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.769 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.667     5.436    top_btn_db/counter[0]_i_4_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.560 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.563     6.123    top_btn_db/p_0_in
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.582    13.001    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[1]/C
                         clock pessimism              0.123    13.123    
                         clock uncertainty           -0.035    13.088    
    SLICE_X40Y73         FDRE (Setup_fdre_C_R)       -0.429    12.659    top_btn_db/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.704ns (24.081%)  route 2.220ns (75.920%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 13.001 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.710     3.199    top_btn_db/i_top_clk
    SLICE_X40Y77         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     3.655 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.990     4.645    top_btn_db/counter_reg[17]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.769 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.667     5.436    top_btn_db/counter[0]_i_4_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.560 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.563     6.123    top_btn_db/p_0_in
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.582    13.001    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[2]/C
                         clock pessimism              0.123    13.123    
                         clock uncertainty           -0.035    13.088    
    SLICE_X40Y73         FDRE (Setup_fdre_C_R)       -0.429    12.659    top_btn_db/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.704ns (24.081%)  route 2.220ns (75.920%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 13.001 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.710     3.199    top_btn_db/i_top_clk
    SLICE_X40Y77         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     3.655 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.990     4.645    top_btn_db/counter_reg[17]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.769 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.667     5.436    top_btn_db/counter[0]_i_4_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.560 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.563     6.123    top_btn_db/p_0_in
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.582    13.001    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[3]/C
                         clock pessimism              0.123    13.123    
                         clock uncertainty           -0.035    13.088    
    SLICE_X40Y73         FDRE (Setup_fdre_C_R)       -0.429    12.659    top_btn_db/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.704ns (24.128%)  route 2.214ns (75.872%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.710     3.199    top_btn_db/i_top_clk
    SLICE_X40Y77         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     3.655 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.990     4.645    top_btn_db/counter_reg[17]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.769 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.667     5.436    top_btn_db/counter[0]_i_4_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.560 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.557     6.117    top_btn_db/p_0_in
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.621    13.039    top_btn_db/i_top_clk
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[4]/C
                         clock pessimism              0.123    13.162    
                         clock uncertainty           -0.035    13.126    
    SLICE_X40Y74         FDRE (Setup_fdre_C_R)       -0.429    12.697    top_btn_db/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.704ns (24.128%)  route 2.214ns (75.872%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.710     3.199    top_btn_db/i_top_clk
    SLICE_X40Y77         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     3.655 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.990     4.645    top_btn_db/counter_reg[17]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.769 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.667     5.436    top_btn_db/counter[0]_i_4_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.560 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.557     6.117    top_btn_db/p_0_in
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.621    13.039    top_btn_db/i_top_clk
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[5]/C
                         clock pessimism              0.123    13.162    
                         clock uncertainty           -0.035    13.126    
    SLICE_X40Y74         FDRE (Setup_fdre_C_R)       -0.429    12.697    top_btn_db/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  6.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/r_sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.231ns (53.329%)  route 0.202ns (46.671%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.796     1.053    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.194 f  top_btn_db/counter_reg[2]/Q
                         net (fo=2, routed)           0.065     1.259    top_btn_db/counter_reg[2]
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.304 r  top_btn_db/r_sample_i_3/O
                         net (fo=1, routed)           0.137     1.441    top_btn_db/r_sample_i_3_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I2_O)        0.045     1.486 r  top_btn_db/r_sample_i_1/O
                         net (fo=1, routed)           0.000     1.486    top_btn_db/r_sample_i_1_n_0
    SLICE_X41Y74         FDRE                                         r  top_btn_db/r_sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.008     1.452    top_btn_db/i_top_clk
    SLICE_X41Y74         FDRE                                         r  top_btn_db/r_sample_reg/C
                         clock pessimism             -0.219     1.233    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.091     1.324    top_btn_db/r_sample_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.811%)  route 0.133ns (27.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.796     1.053    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.194 r  top_btn_db/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.327    top_btn_db/counter_reg[2]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.487 r  top_btn_db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.487    top_btn_db/counter_reg[0]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.541 r  top_btn_db/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.541    top_btn_db/counter_reg[4]_i_1_n_7
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.008     1.452    top_btn_db/i_top_clk
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[4]/C
                         clock pessimism             -0.219     1.233    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.105     1.338    top_btn_db/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.411%)  route 0.133ns (26.589%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.796     1.053    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.194 r  top_btn_db/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.327    top_btn_db/counter_reg[2]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.487 r  top_btn_db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.487    top_btn_db/counter_reg[0]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.552 r  top_btn_db/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.552    top_btn_db/counter_reg[4]_i_1_n_5
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.008     1.452    top_btn_db/i_top_clk
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[6]/C
                         clock pessimism             -0.219     1.233    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.105     1.338    top_btn_db/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.681%)  route 0.133ns (25.319%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.796     1.053    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.194 r  top_btn_db/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.327    top_btn_db/counter_reg[2]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.487 r  top_btn_db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.487    top_btn_db/counter_reg[0]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.577 r  top_btn_db/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.577    top_btn_db/counter_reg[4]_i_1_n_6
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.008     1.452    top_btn_db/i_top_clk
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[5]/C
                         clock pessimism             -0.219     1.233    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.105     1.338    top_btn_db/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.681%)  route 0.133ns (25.319%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.796     1.053    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.194 r  top_btn_db/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.327    top_btn_db/counter_reg[2]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.487 r  top_btn_db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.487    top_btn_db/counter_reg[0]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.577 r  top_btn_db/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.577    top_btn_db/counter_reg[4]_i_1_n_4
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.008     1.452    top_btn_db/i_top_clk
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[7]/C
                         clock pessimism             -0.219     1.233    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.105     1.338    top_btn_db/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.796     1.053    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.194 r  top_btn_db/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.327    top_btn_db/counter_reg[2]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.438 r  top_btn_db/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.438    top_btn_db/counter_reg[0]_i_2_n_5
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.918     1.363    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[2]/C
                         clock pessimism             -0.310     1.053    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.105     1.158    top_btn_db/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.394ns (73.566%)  route 0.142ns (26.434%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.796     1.053    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.194 r  top_btn_db/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.327    top_btn_db/counter_reg[2]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.487 r  top_btn_db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.487    top_btn_db/counter_reg[0]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.526 r  top_btn_db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.535    top_btn_db/counter_reg[4]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.589 r  top_btn_db/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.589    top_btn_db/counter_reg[8]_i_1_n_7
    SLICE_X40Y75         FDRE                                         r  top_btn_db/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.973     1.418    top_btn_db/i_top_clk
    SLICE_X40Y75         FDRE                                         r  top_btn_db/counter_reg[8]/C
                         clock pessimism             -0.219     1.199    
    SLICE_X40Y75         FDRE (Hold_fdre_C_D)         0.105     1.304    top_btn_db/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.796     1.052    top_btn_db/i_top_clk
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.141     1.193 r  top_btn_db/counter_reg[14]/Q
                         net (fo=3, routed)           0.144     1.338    top_btn_db/counter_reg[14]
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.449 r  top_btn_db/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.449    top_btn_db/counter_reg[12]_i_1_n_5
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.900     1.344    top_btn_db/i_top_clk
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[14]/C
                         clock pessimism             -0.292     1.052    
    SLICE_X40Y76         FDRE (Hold_fdre_C_D)         0.105     1.157    top_btn_db/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.859     1.116    top_btn_db/i_top_clk
    SLICE_X40Y75         FDRE                                         r  top_btn_db/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.141     1.257 r  top_btn_db/counter_reg[10]/Q
                         net (fo=3, routed)           0.145     1.402    top_btn_db/counter_reg[10]
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.513 r  top_btn_db/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.513    top_btn_db/counter_reg[8]_i_1_n_5
    SLICE_X40Y75         FDRE                                         r  top_btn_db/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.973     1.418    top_btn_db/i_top_clk
    SLICE_X40Y75         FDRE                                         r  top_btn_db/counter_reg[10]/C
                         clock pessimism             -0.302     1.116    
    SLICE_X40Y75         FDRE (Hold_fdre_C_D)         0.105     1.221    top_btn_db/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.796     1.053    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.194 r  top_btn_db/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.327    top_btn_db/counter_reg[2]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.471 r  top_btn_db/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.471    top_btn_db/counter_reg[0]_i_2_n_4
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.918     1.363    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[3]/C
                         clock pessimism             -0.310     1.053    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.105     1.158    top_btn_db/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_top_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y73  top_btn_db/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y75  top_btn_db/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y75  top_btn_db/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y76  top_btn_db/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y76  top_btn_db/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y76  top_btn_db/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y76  top_btn_db/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y77  top_btn_db/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y77  top_btn_db/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y73  top_btn_db/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y73  top_btn_db/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y73  top_btn_db/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y75  top_btn_db/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y75  top_btn_db/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y75  top_btn_db/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y75  top_btn_db/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y76  top_btn_db/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y76  top_btn_db/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y76  top_btn_db/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y76  top_btn_db/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y73  top_btn_db/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y73  top_btn_db/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y75  top_btn_db/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y75  top_btn_db/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y75  top_btn_db/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y75  top_btn_db/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y76  top_btn_db/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y76  top_btn_db/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y76  top_btn_db/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y76  top_btn_db/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.373ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.580ns (18.725%)  route 2.517ns (81.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 37.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.768    -1.198    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.124    -1.074 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.749     0.676    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X44Y83         FDCE                                         f  display_interface/vga_gen/hc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.428    37.058    display_interface/vga_gen/clk_out1
    SLICE_X44Y83         FDCE                                         r  display_interface/vga_gen/hc_reg[0]/C
                         clock pessimism              0.493    37.551    
                         clock uncertainty           -0.098    37.454    
    SLICE_X44Y83         FDCE (Recov_fdce_C_CLR)     -0.405    37.049    display_interface/vga_gen/hc_reg[0]
  -------------------------------------------------------------------
                         required time                         37.049    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                 36.373    

Slack (MET) :             36.373ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.580ns (18.725%)  route 2.517ns (81.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 37.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.768    -1.198    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.124    -1.074 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.749     0.676    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X44Y83         FDCE                                         f  display_interface/vga_gen/hc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.428    37.058    display_interface/vga_gen/clk_out1
    SLICE_X44Y83         FDCE                                         r  display_interface/vga_gen/hc_reg[1]/C
                         clock pessimism              0.493    37.551    
                         clock uncertainty           -0.098    37.454    
    SLICE_X44Y83         FDCE (Recov_fdce_C_CLR)     -0.405    37.049    display_interface/vga_gen/hc_reg[1]
  -------------------------------------------------------------------
                         required time                         37.049    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                 36.373    

Slack (MET) :             36.510ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.580ns (19.601%)  route 2.379ns (80.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 37.057 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.768    -1.198    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.124    -1.074 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.611     0.537    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X44Y82         FDCE                                         f  display_interface/vga_gen/hc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.427    37.057    display_interface/vga_gen/clk_out1
    SLICE_X44Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[2]/C
                         clock pessimism              0.493    37.550    
                         clock uncertainty           -0.098    37.453    
    SLICE_X44Y82         FDCE (Recov_fdce_C_CLR)     -0.405    37.048    display_interface/vga_gen/hc_reg[2]
  -------------------------------------------------------------------
                         required time                         37.048    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                 36.510    

Slack (MET) :             36.510ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.580ns (19.601%)  route 2.379ns (80.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 37.057 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.768    -1.198    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.124    -1.074 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.611     0.537    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X44Y82         FDCE                                         f  display_interface/vga_gen/hc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.427    37.057    display_interface/vga_gen/clk_out1
    SLICE_X44Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[3]/C
                         clock pessimism              0.493    37.550    
                         clock uncertainty           -0.098    37.453    
    SLICE_X44Y82         FDCE (Recov_fdce_C_CLR)     -0.405    37.048    display_interface/vga_gen/hc_reg[3]
  -------------------------------------------------------------------
                         required time                         37.048    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                 36.510    

Slack (MET) :             36.510ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.580ns (19.601%)  route 2.379ns (80.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 37.057 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.768    -1.198    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.124    -1.074 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.611     0.537    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X44Y82         FDCE                                         f  display_interface/vga_gen/hc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.427    37.057    display_interface/vga_gen/clk_out1
    SLICE_X44Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[4]/C
                         clock pessimism              0.493    37.550    
                         clock uncertainty           -0.098    37.453    
    SLICE_X44Y82         FDCE (Recov_fdce_C_CLR)     -0.405    37.048    display_interface/vga_gen/hc_reg[4]
  -------------------------------------------------------------------
                         required time                         37.048    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                 36.510    

Slack (MET) :             36.824ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.580ns (21.932%)  route 2.065ns (78.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 37.056 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.768    -1.198    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.124    -1.074 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.296     0.223    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X43Y82         FDCE                                         f  display_interface/vga_gen/hc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.426    37.056    display_interface/vga_gen/clk_out1
    SLICE_X43Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[5]/C
                         clock pessimism              0.493    37.549    
                         clock uncertainty           -0.098    37.452    
    SLICE_X43Y82         FDCE (Recov_fdce_C_CLR)     -0.405    37.047    display_interface/vga_gen/hc_reg[5]
  -------------------------------------------------------------------
                         required time                         37.047    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                 36.824    

Slack (MET) :             36.824ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.580ns (21.932%)  route 2.065ns (78.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 37.056 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.768    -1.198    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.124    -1.074 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.296     0.223    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X43Y82         FDCE                                         f  display_interface/vga_gen/hc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.426    37.056    display_interface/vga_gen/clk_out1
    SLICE_X43Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[6]/C
                         clock pessimism              0.493    37.549    
                         clock uncertainty           -0.098    37.452    
    SLICE_X43Y82         FDCE (Recov_fdce_C_CLR)     -0.405    37.047    display_interface/vga_gen/hc_reg[6]
  -------------------------------------------------------------------
                         required time                         37.047    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                 36.824    

Slack (MET) :             36.824ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.580ns (21.932%)  route 2.065ns (78.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 37.056 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.768    -1.198    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.124    -1.074 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.296     0.223    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X43Y82         FDCE                                         f  display_interface/vga_gen/hc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.426    37.056    display_interface/vga_gen/clk_out1
    SLICE_X43Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[7]/C
                         clock pessimism              0.493    37.549    
                         clock uncertainty           -0.098    37.452    
    SLICE_X43Y82         FDCE (Recov_fdce_C_CLR)     -0.405    37.047    display_interface/vga_gen/hc_reg[7]
  -------------------------------------------------------------------
                         required time                         37.047    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                 36.824    

Slack (MET) :             36.824ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.580ns (21.932%)  route 2.065ns (78.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 37.056 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.768    -1.198    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.124    -1.074 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.296     0.223    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X43Y82         FDCE                                         f  display_interface/vga_gen/hc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.426    37.056    display_interface/vga_gen/clk_out1
    SLICE_X43Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[8]/C
                         clock pessimism              0.493    37.549    
                         clock uncertainty           -0.098    37.452    
    SLICE_X43Y82         FDCE (Recov_fdce_C_CLR)     -0.405    37.047    display_interface/vga_gen/hc_reg[8]
  -------------------------------------------------------------------
                         required time                         37.047    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                 36.824    

Slack (MET) :             36.824ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.580ns (21.932%)  route 2.065ns (78.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 37.056 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.768    -1.198    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.124    -1.074 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.296     0.223    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X43Y82         FDCE                                         f  display_interface/vga_gen/hc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.426    37.056    display_interface/vga_gen/clk_out1
    SLICE_X43Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[9]/C
                         clock pessimism              0.493    37.549    
                         clock uncertainty           -0.098    37.452    
    SLICE_X43Y82         FDCE (Recov_fdce_C_CLR)     -0.405    37.047    display_interface/vga_gen/hc_reg[9]
  -------------------------------------------------------------------
                         required time                         37.047    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                 36.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.325%)  route 0.521ns (73.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.547    -0.857    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.716 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.273    -0.443    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.045    -0.398 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.247    -0.150    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X38Y77         FDCE                                         f  display_interface/vga_gen/vc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.814    -1.285    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
                         clock pessimism              0.462    -0.823    
    SLICE_X38Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.890    display_interface/vga_gen/vc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.890    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.325%)  route 0.521ns (73.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.547    -0.857    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.716 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.273    -0.443    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.045    -0.398 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.247    -0.150    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X38Y77         FDCE                                         f  display_interface/vga_gen/vc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.814    -1.285    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[8]/C
                         clock pessimism              0.462    -0.823    
    SLICE_X38Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.890    display_interface/vga_gen/vc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.890    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.196%)  route 0.524ns (73.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.547    -0.857    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.716 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.273    -0.443    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.045    -0.398 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.251    -0.147    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X38Y78         FDCE                                         f  display_interface/vga_gen/vc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.816    -1.284    display_interface/vga_gen/clk_out1
    SLICE_X38Y78         FDCE                                         r  display_interface/vga_gen/vc_reg[0]/C
                         clock pessimism              0.462    -0.822    
    SLICE_X38Y78         FDCE (Remov_fdce_C_CLR)     -0.067    -0.889    display_interface/vga_gen/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.196%)  route 0.524ns (73.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.547    -0.857    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.716 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.273    -0.443    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.045    -0.398 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.251    -0.147    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X38Y78         FDCE                                         f  display_interface/vga_gen/vc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.816    -1.284    display_interface/vga_gen/clk_out1
    SLICE_X38Y78         FDCE                                         r  display_interface/vga_gen/vc_reg[9]/C
                         clock pessimism              0.462    -0.822    
    SLICE_X38Y78         FDCE (Remov_fdce_C_CLR)     -0.067    -0.889    display_interface/vga_gen/vc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.325%)  route 0.521ns (73.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.547    -0.857    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.716 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.273    -0.443    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.045    -0.398 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.247    -0.150    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X39Y77         FDCE                                         f  display_interface/vga_gen/vc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.814    -1.285    display_interface/vga_gen/clk_out1
    SLICE_X39Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
                         clock pessimism              0.462    -0.823    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.915    display_interface/vga_gen/vc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.915    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.325%)  route 0.521ns (73.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.547    -0.857    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.716 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.273    -0.443    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.045    -0.398 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.247    -0.150    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X39Y77         FDCE                                         f  display_interface/vga_gen/vc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.814    -1.285    display_interface/vga_gen/clk_out1
    SLICE_X39Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[7]/C
                         clock pessimism              0.462    -0.823    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.915    display_interface/vga_gen/vc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.915    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.180%)  route 0.653ns (77.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.547    -0.857    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.716 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.273    -0.443    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.045    -0.398 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.379    -0.018    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X37Y78         FDCE                                         f  display_interface/vga_gen/vc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.816    -1.284    display_interface/vga_gen/clk_out1
    SLICE_X37Y78         FDCE                                         r  display_interface/vga_gen/vc_reg[1]/C
                         clock pessimism              0.462    -0.822    
    SLICE_X37Y78         FDCE (Remov_fdce_C_CLR)     -0.092    -0.914    display_interface/vga_gen/vc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.180%)  route 0.653ns (77.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.547    -0.857    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.716 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.273    -0.443    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.045    -0.398 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.379    -0.018    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X37Y78         FDCE                                         f  display_interface/vga_gen/vc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.816    -1.284    display_interface/vga_gen/clk_out1
    SLICE_X37Y78         FDCE                                         r  display_interface/vga_gen/vc_reg[2]/C
                         clock pessimism              0.462    -0.822    
    SLICE_X37Y78         FDCE (Remov_fdce_C_CLR)     -0.092    -0.914    display_interface/vga_gen/vc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.180%)  route 0.653ns (77.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.547    -0.857    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.716 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.273    -0.443    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.045    -0.398 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.379    -0.018    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X37Y78         FDCE                                         f  display_interface/vga_gen/vc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.816    -1.284    display_interface/vga_gen/clk_out1
    SLICE_X37Y78         FDCE                                         r  display_interface/vga_gen/vc_reg[3]/C
                         clock pessimism              0.462    -0.822    
    SLICE_X37Y78         FDCE (Remov_fdce_C_CLR)     -0.092    -0.914    display_interface/vga_gen/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.180%)  route 0.653ns (77.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.547    -0.857    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.716 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.273    -0.443    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.045    -0.398 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.379    -0.018    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X37Y78         FDCE                                         f  display_interface/vga_gen/vc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.816    -1.284    display_interface/vga_gen/clk_out1
    SLICE_X37Y78         FDCE                                         r  display_interface/vga_gen/vc_reg[4]/C
                         clock pessimism              0.462    -0.822    
    SLICE_X37Y78         FDCE (Remov_fdce_C_CLR)     -0.092    -0.914    display_interface/vga_gen/vc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.896    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.596ns  (logic 0.606ns (37.979%)  route 0.990ns (62.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 37.049 - 40.000 ) 
    Source Clock Delay      (SCD):    3.344ns = ( 33.344 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.855    33.344    top_btn_db/i_top_clk
    SLICE_X41Y74         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456    33.800 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.505    34.305    top_btn_db/r_sample
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.150    34.455 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.484    34.939    top_btn_db_n_0
    SLICE_X41Y73         FDCE                                         f  r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.419    37.049    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r1_rstn_clk25m_reg/C
                         clock pessimism              0.000    37.049    
                         clock uncertainty           -0.202    36.847    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.607    36.240    r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         36.240    
                         arrival time                         -34.939    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.596ns  (logic 0.606ns (37.979%)  route 0.990ns (62.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 37.049 - 40.000 ) 
    Source Clock Delay      (SCD):    3.344ns = ( 33.344 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.855    33.344    top_btn_db/i_top_clk
    SLICE_X41Y74         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456    33.800 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.505    34.305    top_btn_db/r_sample
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.150    34.455 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.484    34.939    top_btn_db_n_0
    SLICE_X41Y73         FDCE                                         f  r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.419    37.049    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.000    37.049    
                         clock uncertainty           -0.202    36.847    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.607    36.240    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         36.240    
                         arrival time                         -34.939    
  -------------------------------------------------------------------
                         slack                                  1.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.918ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.183ns (34.554%)  route 0.347ns (65.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.894     1.150    top_btn_db/i_top_clk
    SLICE_X41Y74         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141     1.291 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.168     1.460    top_btn_db/r_sample
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.042     1.502 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.178     1.680    top_btn_db_n_0
    SLICE_X41Y73         FDCE                                         f  r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.814    -1.286    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r1_rstn_clk25m_reg/C
                         clock pessimism              0.000    -1.286    
                         clock uncertainty            0.202    -1.084    
    SLICE_X41Y73         FDCE (Remov_fdce_C_CLR)     -0.154    -1.238    r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.918ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.183ns (34.554%)  route 0.347ns (65.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.894     1.150    top_btn_db/i_top_clk
    SLICE_X41Y74         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141     1.291 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.168     1.460    top_btn_db/r_sample
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.042     1.502 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.178     1.680    top_btn_db_n_0
    SLICE_X41Y73         FDCE                                         f  r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.814    -1.286    w_clk25m
    SLICE_X41Y73         FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.000    -1.286    
                         clock uncertainty            0.202    -1.084    
    SLICE_X41Y73         FDCE (Remov_fdce_C_CLR)     -0.154    -1.238    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  2.918    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.975ns  (logic 4.804ns (43.768%)  route 6.172ns (56.232%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.967     0.715    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.124     0.839 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.292     2.131    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.154     2.285 r  display_interface/vga_gen/o_top_vga_green_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.509     4.794    o_top_vga_green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.760     8.553 r  o_top_vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.553    o_top_vga_green[1]
    A5                                                                r  o_top_vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.792ns  (logic 4.808ns (44.550%)  route 5.984ns (55.450%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.967     0.715    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.124     0.839 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.102     1.940    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.152     2.092 r  display_interface/vga_gen/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.512     4.605    o_top_vga_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.766     8.371 r  o_top_vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.371    o_top_vga_blue[3]
    D8                                                                r  o_top_vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.774ns  (logic 4.560ns (42.324%)  route 6.214ns (57.676%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.967     0.715    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.124     0.839 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.292     2.131    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.255 r  display_interface/vga_gen/o_top_vga_green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.551     4.806    o_top_vga_green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.546     8.352 r  o_top_vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.352    o_top_vga_green[0]
    C6                                                                r  o_top_vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.660ns  (logic 4.800ns (45.028%)  route 5.860ns (54.972%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.967     0.715    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.124     0.839 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.108     1.946    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X52Y81         LUT2 (Prop_lut2_I1_O)        0.146     2.092 r  display_interface/vga_gen/o_top_vga_green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.382     4.474    o_top_vga_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.764     8.239 r  o_top_vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.239    o_top_vga_green[3]
    A6                                                                r  o_top_vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.603ns  (logic 4.827ns (45.525%)  route 5.776ns (54.475%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.967     0.715    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.124     0.839 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.100     1.938    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X52Y81         LUT2 (Prop_lut2_I1_O)        0.152     2.090 r  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.306     4.396    o_top_vga_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.785     8.181 r  o_top_vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.181    o_top_vga_red[3]
    A4                                                                r  o_top_vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.590ns  (logic 4.573ns (43.186%)  route 6.017ns (56.814%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.967     0.715    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.124     0.839 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.108     1.946    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X52Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.070 r  display_interface/vga_gen/o_top_vga_green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.538     4.609    o_top_vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.559     8.168 r  o_top_vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.168    o_top_vga_green[2]
    B6                                                                r  o_top_vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.590ns  (logic 4.803ns (45.354%)  route 5.787ns (54.646%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.967     0.715    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.124     0.839 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.880     1.718    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.150     1.868 r  display_interface/vga_gen/o_top_vga_blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.537     4.405    o_top_vga_blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.763     8.168 r  o_top_vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.168    o_top_vga_blue[0]
    B7                                                                r  o_top_vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.442ns  (logic 4.558ns (43.652%)  route 5.884ns (56.348%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.967     0.715    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.124     0.839 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.100     1.938    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X52Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.062 r  display_interface/vga_gen/o_top_vga_red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.414     4.476    o_top_vga_red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.544     8.021 r  o_top_vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.021    o_top_vga_red[2]
    C5                                                                r  o_top_vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.440ns  (logic 4.810ns (46.070%)  route 5.630ns (53.930%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.967     0.715    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.124     0.839 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.118     1.956    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.105 r  display_interface/vga_gen/o_top_vga_red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.142     4.247    o_top_vga_red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.771     8.018 r  o_top_vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.018    o_top_vga_red[1]
    B4                                                                r  o_top_vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.320ns  (logic 4.581ns (44.389%)  route 5.739ns (55.611%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.534    -2.422    display_interface/vga_gen/clk_out1
    SLICE_X38Y77         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=16, routed)          0.907    -0.997    display_interface/vga_gen/vc[5]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124    -0.873 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.496    -0.376    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    -0.252 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.967     0.715    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.124     0.839 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.118     1.956    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.080 r  display_interface/vga_gen/o_top_vga_red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.251     4.331    o_top_vga_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.567     7.898 r  o_top_vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.898    o_top_vga_red[0]
    A3                                                                r  o_top_vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.430ns (62.275%)  route 0.866ns (37.725%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.555    -0.849    w_clk25m
    SLICE_X48Y81         FDRE                                         r  pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  pixel_reg[2]/Q
                         net (fo=1, routed)           0.270    -0.438    display_interface/vga_gen/Q[2]
    SLICE_X53Y81         LUT2 (Prop_lut2_I0_O)        0.045    -0.393 r  display_interface/vga_gen/o_top_vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.597     0.204    o_top_vga_blue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.244     1.448 r  o_top_vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.448    o_top_vga_blue[2]
    D7                                                                r  o_top_vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.453ns (60.646%)  route 0.943ns (39.354%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.553    -0.851    w_clk25m
    SLICE_X48Y79         FDRE                                         r  pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  pixel_reg[8]/Q
                         net (fo=1, routed)           0.345    -0.364    display_interface/vga_gen/Q[8]
    SLICE_X53Y81         LUT2 (Prop_lut2_I0_O)        0.045    -0.319 r  display_interface/vga_gen/o_top_vga_red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.598     0.278    o_top_vga_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.267     1.545 r  o_top_vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.545    o_top_vga_red[0]
    A3                                                                r  o_top_vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.515ns (63.053%)  route 0.888ns (36.947%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.554    -0.850    w_clk25m
    SLICE_X49Y80         FDRE                                         r  pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  pixel_reg[9]/Q
                         net (fo=1, routed)           0.302    -0.407    display_interface/vga_gen/Q[9]
    SLICE_X53Y81         LUT2 (Prop_lut2_I0_O)        0.044    -0.363 r  display_interface/vga_gen/o_top_vga_red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.586     0.223    o_top_vga_red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.330     1.553 r  o_top_vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.553    o_top_vga_red[1]
    B4                                                                r  o_top_vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.454ns (59.317%)  route 0.997ns (40.683%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.555    -0.849    w_clk25m
    SLICE_X52Y81         FDRE                                         r  pixel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  pixel_reg[10]/Q
                         net (fo=1, routed)           0.284    -0.400    display_interface/vga_gen/Q[10]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.045    -0.355 r  display_interface/vga_gen/o_top_vga_red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.713     0.357    o_top_vga_red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.245     1.603 r  o_top_vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.603    o_top_vga_red[2]
    C5                                                                r  o_top_vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.469ns (59.070%)  route 1.018ns (40.930%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.550    -0.854    w_clk25m
    SLICE_X52Y76         FDRE                                         r  pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  pixel_reg[6]/Q
                         net (fo=1, routed)           0.261    -0.428    display_interface/vga_gen/Q[6]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.045    -0.383 r  display_interface/vga_gen/o_top_vga_green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.756     0.373    o_top_vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.260     1.633 r  o_top_vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.633    o_top_vga_green[2]
    B6                                                                r  o_top_vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.491ns  (logic 1.541ns (61.881%)  route 0.950ns (38.119%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.550    -0.854    w_clk25m
    SLICE_X52Y76         FDRE                                         r  pixel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  pixel_reg[11]/Q
                         net (fo=1, routed)           0.302    -0.388    display_interface/vga_gen/Q[11]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.043    -0.345 r  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.648     0.303    o_top_vga_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.334     1.637 r  o_top_vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.637    o_top_vga_red[3]
    A4                                                                r  o_top_vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.506ns (60.104%)  route 1.000ns (39.896%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.553    -0.851    w_clk25m
    SLICE_X48Y79         FDRE                                         r  pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  pixel_reg[0]/Q
                         net (fo=1, routed)           0.263    -0.446    display_interface/vga_gen/Q[0]
    SLICE_X53Y81         LUT2 (Prop_lut2_I0_O)        0.042    -0.404 r  display_interface/vga_gen/o_top_vga_blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.737     0.332    o_top_vga_blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.323     1.655 r  o_top_vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.655    o_top_vga_blue[0]
    B7                                                                r  o_top_vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.511ns (60.143%)  route 1.001ns (39.857%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.549    -0.855    w_clk25m
    SLICE_X49Y75         FDRE                                         r  pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  pixel_reg[7]/Q
                         net (fo=1, routed)           0.308    -0.406    display_interface/vga_gen/Q[7]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.043    -0.363 r  display_interface/vga_gen/o_top_vga_green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.693     0.330    o_top_vga_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.327     1.657 r  o_top_vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.657    o_top_vga_green[3]
    A6                                                                r  o_top_vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.455ns (57.729%)  route 1.066ns (42.271%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.554    -0.850    display_interface/vga_gen/clk_out1
    SLICE_X44Y82         FDCE                                         r  display_interface/vga_gen/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.709 r  display_interface/vga_gen/hc_reg[4]/Q
                         net (fo=5, routed)           0.138    -0.570    display_interface/vga_gen/hc[4]
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.525 r  display_interface/vga_gen/o_top_vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.927     0.402    o_top_vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     1.671 r  o_top_vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.671    o_top_vga_hsync
    B11                                                               r  o_top_vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.445ns (56.821%)  route 1.098ns (43.179%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.552    -0.852    w_clk25m
    SLICE_X49Y78         FDRE                                         r  pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  pixel_reg[1]/Q
                         net (fo=1, routed)           0.438    -0.273    display_interface/vga_gen/Q[1]
    SLICE_X53Y81         LUT2 (Prop_lut2_I0_O)        0.045    -0.228 r  display_interface/vga_gen/o_top_vga_blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.660     0.432    o_top_vga_blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.259     1.691 r  o_top_vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.691    o_top_vga_blue[1]
    C7                                                                r  o_top_vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     5.480    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.342 f  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     2.872    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.901 f  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     3.713    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -2.926    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           614 Endpoints
Min Delay           614 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_9/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.860ns  (logic 1.589ns (11.465%)  route 12.271ns (88.535%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=34, routed)          4.313     5.783    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.119     5.902 r  display_interface/vga_gen/data_out_reg_0_0_i_17/O
                         net (fo=18, routed)          7.958    13.860    image_pixels/data_out_reg_0_9_0[0]
    RAMB36_X0Y21         RAMB36E1                                     r  image_pixels/data_out_reg_1_9/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.654    -2.716    image_pixels/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  image_pixels/data_out_reg_1_9/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_9/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.708ns  (logic 1.594ns (11.629%)  route 12.114ns (88.371%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=34, routed)          4.683     6.153    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.277 r  display_interface/vga_gen/data_out_reg_0_0_i_12/O
                         net (fo=18, routed)          7.430    13.708    image_pixels/data_out_reg_0_9_0[5]
    RAMB36_X0Y21         RAMB36E1                                     r  image_pixels/data_out_reg_1_9/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.654    -2.716    image_pixels/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  image_pixels/data_out_reg_1_9/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_0_9/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.522ns  (logic 1.589ns (11.751%)  route 11.933ns (88.249%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=34, routed)          4.313     5.783    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.119     5.902 r  display_interface/vga_gen/data_out_reg_0_0_i_17/O
                         net (fo=18, routed)          7.620    13.522    image_pixels/data_out_reg_0_9_0[0]
    RAMB36_X0Y20         RAMB36E1                                     r  image_pixels/data_out_reg_0_9/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.655    -2.715    image_pixels/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  image_pixels/data_out_reg_0_9/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_0_9/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.370ns  (logic 1.594ns (11.923%)  route 11.776ns (88.077%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=34, routed)          4.683     6.153    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.277 r  display_interface/vga_gen/data_out_reg_0_0_i_12/O
                         net (fo=18, routed)          7.092    13.370    image_pixels/data_out_reg_0_9_0[5]
    RAMB36_X0Y20         RAMB36E1                                     r  image_pixels/data_out_reg_0_9/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.655    -2.715    image_pixels/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  image_pixels/data_out_reg_0_9/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.184ns  (logic 1.589ns (12.053%)  route 11.595ns (87.947%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=34, routed)          4.313     5.783    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.119     5.902 r  display_interface/vga_gen/data_out_reg_0_0_i_17/O
                         net (fo=18, routed)          7.282    13.184    image_pixels/data_out_reg_0_9_0[0]
    RAMB36_X0Y19         RAMB36E1                                     r  image_pixels/data_out_reg_1_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.480    -2.890    image_pixels/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  image_pixels/data_out_reg_1_8/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_9/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.085ns  (logic 1.619ns (12.373%)  route 11.466ns (87.627%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=34, routed)          4.545     6.015    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.149     6.164 r  display_interface/vga_gen/data_out_reg_0_0_i_13/O
                         net (fo=18, routed)          6.921    13.085    image_pixels/data_out_reg_0_9_0[4]
    RAMB36_X0Y21         RAMB36E1                                     r  image_pixels/data_out_reg_1_9/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.654    -2.716    image_pixels/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  image_pixels/data_out_reg_1_9/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_8/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.032ns  (logic 1.594ns (12.232%)  route 11.438ns (87.768%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=34, routed)          4.683     6.153    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.277 r  display_interface/vga_gen/data_out_reg_0_0_i_12/O
                         net (fo=18, routed)          6.754    13.032    image_pixels/data_out_reg_0_9_0[5]
    RAMB36_X0Y19         RAMB36E1                                     r  image_pixels/data_out_reg_1_8/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.480    -2.890    image_pixels/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  image_pixels/data_out_reg_1_8/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_0_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.846ns  (logic 1.589ns (12.370%)  route 11.257ns (87.630%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=34, routed)          4.313     5.783    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.119     5.902 r  display_interface/vga_gen/data_out_reg_0_0_i_17/O
                         net (fo=18, routed)          6.944    12.846    image_pixels/data_out_reg_0_9_0[0]
    RAMB36_X0Y18         RAMB36E1                                     r  image_pixels/data_out_reg_0_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.479    -2.891    image_pixels/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  image_pixels/data_out_reg_0_8/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_0_9/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.747ns  (logic 1.619ns (12.701%)  route 11.128ns (87.299%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=34, routed)          4.545     6.015    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.149     6.164 r  display_interface/vga_gen/data_out_reg_0_0_i_13/O
                         net (fo=18, routed)          6.583    12.747    image_pixels/data_out_reg_0_9_0[4]
    RAMB36_X0Y20         RAMB36E1                                     r  image_pixels/data_out_reg_0_9/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.655    -2.715    image_pixels/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  image_pixels/data_out_reg_0_9/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_0_8/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.694ns  (logic 1.594ns (12.558%)  route 11.100ns (87.442%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=34, routed)          4.683     6.153    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.277 r  display_interface/vga_gen/data_out_reg_0_0_i_12/O
                         net (fo=18, routed)          6.416    12.694    image_pixels/data_out_reg_0_9_0[5]
    RAMB36_X0Y18         RAMB36E1                                     r  image_pixels/data_out_reg_0_8/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.479    -2.891    image_pixels/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  image_pixels/data_out_reg_0_8/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.297ns (16.134%)  route 1.544ns (83.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.544     1.796    image_pixels/start_grayscale_IBUF
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  image_pixels/pixel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    p_0_in[1]
    SLICE_X49Y78         FDRE                                         r  pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.820    -1.280    w_clk25m
    SLICE_X49Y78         FDRE                                         r  pixel_reg[1]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.297ns (16.108%)  route 1.547ns (83.892%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.547     1.799    image_pixels/start_grayscale_IBUF
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  image_pixels/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000     1.844    p_0_in[5]
    SLICE_X49Y78         FDRE                                         r  pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.820    -1.280    w_clk25m
    SLICE_X49Y78         FDRE                                         r  pixel_reg[5]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.297ns (15.667%)  route 1.599ns (84.333%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.599     1.851    image_pixels/start_grayscale_IBUF
    SLICE_X52Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.896 r  image_pixels/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000     1.896    p_0_in[6]
    SLICE_X52Y76         FDRE                                         r  pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.817    -1.282    w_clk25m
    SLICE_X52Y76         FDRE                                         r  pixel_reg[6]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.913ns  (logic 0.297ns (15.530%)  route 1.616ns (84.470%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.616     1.868    image_pixels/start_grayscale_IBUF
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.913 r  image_pixels/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000     1.913    p_0_in[3]
    SLICE_X52Y74         FDRE                                         r  pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.817    -1.283    w_clk25m
    SLICE_X52Y74         FDRE                                         r  pixel_reg[3]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.918ns  (logic 0.297ns (15.487%)  route 1.621ns (84.513%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.621     1.873    image_pixels/start_grayscale_IBUF
    SLICE_X49Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.918 r  image_pixels/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000     1.918    p_0_in[7]
    SLICE_X49Y75         FDRE                                         r  pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.816    -1.284    w_clk25m
    SLICE_X49Y75         FDRE                                         r  pixel_reg[7]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.297ns (15.149%)  route 1.664ns (84.851%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.664     1.916    image_pixels/start_grayscale_IBUF
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.961 r  image_pixels/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.961    p_0_in[0]
    SLICE_X48Y79         FDRE                                         r  pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.821    -1.279    w_clk25m
    SLICE_X48Y79         FDRE                                         r  pixel_reg[0]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.962ns  (logic 0.297ns (15.142%)  route 1.665ns (84.858%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.665     1.917    image_pixels/start_grayscale_IBUF
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.962 r  image_pixels/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000     1.962    p_0_in[4]
    SLICE_X48Y79         FDRE                                         r  pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.821    -1.279    w_clk25m
    SLICE_X48Y79         FDRE                                         r  pixel_reg[4]/C

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_mux_sel_a_pos_0__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.021ns  (logic 0.283ns (14.001%)  route 1.738ns (85.999%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  switch_reverse_IBUF_inst/O
                         net (fo=34, routed)          1.738     1.976    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.045     2.021 r  display_interface/vga_gen/data_out_mux_sel_a_pos_0__10_i_1/O
                         net (fo=1, routed)           0.000     2.021    image_pixels/data_out_reg_mux_sel_a_pos_0__10_0
    SLICE_X43Y78         FDRE                                         r  image_pixels/data_out_reg_mux_sel_a_pos_0__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.817    -1.283    image_pixels/clk_out1
    SLICE_X43Y78         FDRE                                         r  image_pixels/data_out_reg_mux_sel_a_pos_0__10/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.088ns  (logic 0.297ns (14.228%)  route 1.791ns (85.772%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.791     2.043    image_pixels/start_grayscale_IBUF
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.045     2.088 r  image_pixels/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000     2.088    p_0_in[8]
    SLICE_X48Y79         FDRE                                         r  pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.821    -1.279    w_clk25m
    SLICE_X48Y79         FDRE                                         r  pixel_reg[8]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.089ns  (logic 0.297ns (14.223%)  route 1.791ns (85.777%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.791     2.044    image_pixels/start_grayscale_IBUF
    SLICE_X52Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.089 r  image_pixels/pixel[11]_i_1/O
                         net (fo=1, routed)           0.000     2.089    p_0_in[11]
    SLICE_X52Y76         FDRE                                         r  pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.817    -1.282    w_clk25m
    SLICE_X52Y76         FDRE                                         r  pixel_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.370ns  (logic 1.603ns (29.851%)  route 3.767ns (70.149%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           3.116     4.595    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.719 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.651     5.370    top_btn_db/p_0_in
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.464     2.882    top_btn_db/i_top_clk
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[12]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.370ns  (logic 1.603ns (29.851%)  route 3.767ns (70.149%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           3.116     4.595    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.719 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.651     5.370    top_btn_db/p_0_in
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.464     2.882    top_btn_db/i_top_clk
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[13]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.370ns  (logic 1.603ns (29.851%)  route 3.767ns (70.149%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           3.116     4.595    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.719 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.651     5.370    top_btn_db/p_0_in
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.464     2.882    top_btn_db/i_top_clk
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[14]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.370ns  (logic 1.603ns (29.851%)  route 3.767ns (70.149%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           3.116     4.595    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.719 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.651     5.370    top_btn_db/p_0_in
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.464     2.882    top_btn_db/i_top_clk
    SLICE_X40Y76         FDRE                                         r  top_btn_db/counter_reg[15]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.603ns (30.351%)  route 3.679ns (69.649%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           3.116     4.595    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.719 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.563     5.282    top_btn_db/p_0_in
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.582     3.001    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[0]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.603ns (30.351%)  route 3.679ns (69.649%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           3.116     4.595    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.719 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.563     5.282    top_btn_db/p_0_in
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.582     3.001    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[1]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.603ns (30.351%)  route 3.679ns (69.649%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           3.116     4.595    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.719 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.563     5.282    top_btn_db/p_0_in
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.582     3.001    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[2]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.603ns (30.351%)  route 3.679ns (69.649%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           3.116     4.595    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.719 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.563     5.282    top_btn_db/p_0_in
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.582     3.001    top_btn_db/i_top_clk
    SLICE_X40Y73         FDRE                                         r  top_btn_db/counter_reg[3]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.276ns  (logic 1.603ns (30.384%)  route 3.673ns (69.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           3.116     4.595    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.719 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.557     5.276    top_btn_db/p_0_in
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.621     3.039    top_btn_db/i_top_clk
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[4]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.276ns  (logic 1.603ns (30.384%)  route 3.673ns (69.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           3.116     4.595    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     4.719 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.557     5.276    top_btn_db/p_0_in
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.621     3.039    top_btn_db/i_top_clk
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/r_sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.292ns (16.289%)  route 1.500ns (83.711%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.500     1.747    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y74         LUT5 (Prop_lut5_I0_O)        0.045     1.792 r  top_btn_db/r_sample_i_1/O
                         net (fo=1, routed)           0.000     1.792    top_btn_db/r_sample_i_1_n_0
    SLICE_X41Y74         FDRE                                         r  top_btn_db/r_sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.008     1.452    top_btn_db/i_top_clk
    SLICE_X41Y74         FDRE                                         r  top_btn_db/r_sample_reg/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.292ns (15.621%)  route 1.577ns (84.379%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.420     1.667    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.712 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.157     1.869    top_btn_db/p_0_in
    SLICE_X40Y75         FDRE                                         r  top_btn_db/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.973     1.418    top_btn_db/i_top_clk
    SLICE_X40Y75         FDRE                                         r  top_btn_db/counter_reg[10]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.292ns (15.621%)  route 1.577ns (84.379%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.420     1.667    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.712 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.157     1.869    top_btn_db/p_0_in
    SLICE_X40Y75         FDRE                                         r  top_btn_db/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.973     1.418    top_btn_db/i_top_clk
    SLICE_X40Y75         FDRE                                         r  top_btn_db/counter_reg[11]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.292ns (15.621%)  route 1.577ns (84.379%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.420     1.667    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.712 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.157     1.869    top_btn_db/p_0_in
    SLICE_X40Y75         FDRE                                         r  top_btn_db/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.973     1.418    top_btn_db/i_top_clk
    SLICE_X40Y75         FDRE                                         r  top_btn_db/counter_reg[8]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.292ns (15.621%)  route 1.577ns (84.379%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.420     1.667    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.712 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.157     1.869    top_btn_db/p_0_in
    SLICE_X40Y75         FDRE                                         r  top_btn_db/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.973     1.418    top_btn_db/i_top_clk
    SLICE_X40Y75         FDRE                                         r  top_btn_db/counter_reg[9]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.292ns (15.366%)  route 1.608ns (84.634%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.420     1.667    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.712 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.188     1.900    top_btn_db/p_0_in
    SLICE_X40Y77         FDRE                                         r  top_btn_db/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.879     1.324    top_btn_db/i_top_clk
    SLICE_X40Y77         FDRE                                         r  top_btn_db/counter_reg[16]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.292ns (15.366%)  route 1.608ns (84.634%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.420     1.667    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.712 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.188     1.900    top_btn_db/p_0_in
    SLICE_X40Y77         FDRE                                         r  top_btn_db/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.879     1.324    top_btn_db/i_top_clk
    SLICE_X40Y77         FDRE                                         r  top_btn_db/counter_reg[17]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.292ns (14.971%)  route 1.658ns (85.029%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.420     1.667    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.712 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.238     1.950    top_btn_db/p_0_in
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.008     1.452    top_btn_db/i_top_clk
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[4]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.292ns (14.971%)  route 1.658ns (85.029%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.420     1.667    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.712 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.238     1.950    top_btn_db/p_0_in
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.008     1.452    top_btn_db/i_top_clk
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[5]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.292ns (14.971%)  route 1.658ns (85.029%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.420     1.667    top_btn_db/i_top_rst_IBUF
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.712 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.238     1.950    top_btn_db/p_0_in
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.008     1.452    top_btn_db/i_top_clk
    SLICE_X40Y74         FDRE                                         r  top_btn_db/counter_reg[6]/C





