/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.9
Hash     : f0b240f
Date     : Dec 12 2023
Type     : Engineering
Log Time   : Tue Dec 12 10:05:03 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 12

#Path 1
Startpoint: d_in2[20].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance20.data_out[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
d_in2[20].C[0] (dffre)                                                             0.890     0.890
d_in2[20].Q[0] (dffre) [clock-to-output]                                           0.154     1.044
$abc$30802$new_new_n317__.in[0] (.names)                                           0.890     1.935
$abc$30802$new_new_n317__.out[0] (.names)                                          0.218     2.153
$abc$30802$new_new_n318__.in[1] (.names)                                           0.890     3.044
$abc$30802$new_new_n318__.out[0] (.names)                                          0.197     3.240
$abc$30802$new_new_n319__.in[0] (.names)                                           0.890     4.131
$abc$30802$new_new_n319__.out[0] (.names)                                          0.218     4.349
$abc$22564$li177_li177.in[0] (.names)                                              0.890     5.239
$abc$22564$li177_li177.out[0] (.names)                                             0.218     5.458
design1_5_5_inst.encoder_instance20.data_out[2].D[0] (dffre)                       0.890     6.348
data arrival time                                                                            6.348

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design1_5_5_inst.encoder_instance20.data_out[2].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                  0.000     0.890
cell setup time                                                                   -0.032     0.859
data required time                                                                           0.859
--------------------------------------------------------------------------------------------------
data required time                                                                           0.859
data arrival time                                                                           -6.348
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -5.489


#Path 2
Startpoint: d_in2[20].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance20.data_out[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
d_in2[20].C[0] (dffre)                                                              0.890     0.890
d_in2[20].Q[0] (dffre) [clock-to-output]                                            0.154     1.044
$abc$30802$new_new_n317__.in[0] (.names)                                            0.890     1.935
$abc$30802$new_new_n317__.out[0] (.names)                                           0.218     2.153
$abc$30802$new_new_n318__.in[1] (.names)                                            0.890     3.044
$abc$30802$new_new_n318__.out[0] (.names)                                           0.197     3.240
$abc$30802$new_new_n319__.in[0] (.names)                                            0.890     4.131
$abc$30802$new_new_n319__.out[0] (.names)                                           0.218     4.349
$abc$22564$li183_li183.in[0] (.names)                                               0.890     5.239
$abc$22564$li183_li183.out[0] (.names)                                              0.218     5.458
design1_5_5_inst.encoder_instance20.data_out[22].D[0] (dffre)                       0.890     6.348
data arrival time                                                                             6.348

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance20.data_out[22].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                   0.000     0.890
cell setup time                                                                    -0.032     0.859
data required time                                                                            0.859
---------------------------------------------------------------------------------------------------
data required time                                                                            0.859
data arrival time                                                                            -6.348
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -5.489


#Path 3
Startpoint: design1_5_5_inst.invertion_instance10.data_out_reg[7].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance11.data_out[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design1_5_5_inst.invertion_instance10.data_out_reg[7].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.invertion_instance10.data_out_reg[7].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$30802$new_new_n337__.in[0] (.names)                                                 0.890     1.935
$abc$30802$new_new_n337__.out[0] (.names)                                                0.173     2.107
$abc$30802$new_new_n338__.in[0] (.names)                                                 0.890     2.998
$abc$30802$new_new_n338__.out[0] (.names)                                                0.218     3.216
$abc$30802$new_new_n362__.in[1] (.names)                                                 0.890     4.107
$abc$30802$new_new_n362__.out[0] (.names)                                                0.197     4.303
$abc$22564$li174_li174.in[1] (.names)                                                    0.890     5.194
$abc$22564$li174_li174.out[0] (.names)                                                   0.197     5.391
design1_5_5_inst.encoder_instance11.data_out[22].D[0] (dffre)                            0.890     6.281
data arrival time                                                                                  6.281

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design1_5_5_inst.encoder_instance11.data_out[22].C[0] (dffre)                            0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.032     0.859
data required time                                                                                 0.859
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.859
data arrival time                                                                                 -6.281
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.422


#Path 4
Startpoint: d_in1[29].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance11.data_out[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
d_in1[29].C[0] (dffre)                                                             0.890     0.890
d_in1[29].Q[0] (dffre) [clock-to-output]                                           0.154     1.044
$abc$30802$new_new_n350__.in[0] (.names)                                           0.890     1.935
$abc$30802$new_new_n350__.out[0] (.names)                                          0.173     2.107
$abc$30802$new_new_n351__.in[0] (.names)                                           0.890     2.998
$abc$30802$new_new_n351__.out[0] (.names)                                          0.173     3.170
$abc$30802$new_new_n354__.in[0] (.names)                                           0.890     4.061
$abc$30802$new_new_n354__.out[0] (.names)                                          0.172     4.233
$abc$22564$li168_li168.in[0] (.names)                                              0.890     5.124
$abc$22564$li168_li168.out[0] (.names)                                             0.218     5.342
design1_5_5_inst.encoder_instance11.data_out[2].D[0] (dffre)                       0.890     6.232
data arrival time                                                                            6.232

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design1_5_5_inst.encoder_instance11.data_out[2].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                  0.000     0.890
cell setup time                                                                   -0.032     0.859
data required time                                                                           0.859
--------------------------------------------------------------------------------------------------
data required time                                                                           0.859
data arrival time                                                                           -6.232
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -5.374


#Path 5
Startpoint: d_in3[6].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance31.data_out[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
d_in3[6].C[0] (dffre)                                                               0.890     0.890
d_in3[6].Q[0] (dffre) [clock-to-output]                                             0.154     1.044
$abc$30802$new_new_n296__.in[0] (.names)                                            0.890     1.935
$abc$30802$new_new_n296__.out[0] (.names)                                           0.218     2.153
$abc$30802$new_new_n297__.in[0] (.names)                                            0.890     3.044
$abc$30802$new_new_n297__.out[0] (.names)                                           0.218     3.262
$abc$30802$new_new_n299__.in[1] (.names)                                            0.890     4.152
$abc$30802$new_new_n299__.out[0] (.names)                                           0.197     4.349
$abc$22564$li186_li186.in[3] (.names)                                               0.890     5.239
$abc$22564$li186_li186.out[0] (.names)                                              0.090     5.330
design1_5_5_inst.encoder_instance31.data_out[10].D[0] (dffre)                       0.890     6.220
data arrival time                                                                             6.220

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                   0.000     0.890
cell setup time                                                                    -0.032     0.859
data required time                                                                            0.859
---------------------------------------------------------------------------------------------------
data required time                                                                            0.859
data arrival time                                                                            -6.220
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -5.361


#Path 6
Startpoint: design1_5_5_inst.encoder_instance24.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance24.data_out[10].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance24.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[7].in[0] (.names)                                                               0.890     1.935
out[7].out[0] (.names)                                                              0.218     2.153
out[10].in[1] (.names)                                                              0.890     3.044
out[10].out[0] (.names)                                                             0.197     3.240
out[8].in[0] (.names)                                                               0.890     4.131
out[8].out[0] (.names)                                                              0.218     4.349
out:out[8].outpad[0] (.output)                                                      0.890     5.239
data arrival time                                                                             5.239

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -5.239
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -5.239


#Path 7
Startpoint: d_in3[9].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance31.data_out[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
d_in3[9].C[0] (dffre)                                                               0.890     0.890
d_in3[9].Q[0] (dffre) [clock-to-output]                                             0.154     1.044
$abc$30802$new_new_n290__.in[0] (.names)                                            0.890     1.935
$abc$30802$new_new_n290__.out[0] (.names)                                           0.218     2.153
$abc$30802$new_new_n291__.in[4] (.names)                                            0.890     3.044
$abc$30802$new_new_n291__.out[0] (.names)                                           0.099     3.143
$abc$22564$li187_li187.in[0] (.names)                                               0.890     4.033
$abc$22564$li187_li187.out[0] (.names)                                              0.218     4.251
design1_5_5_inst.encoder_instance31.data_out[31].D[0] (dffre)                       0.890     5.142
data arrival time                                                                             5.142

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                   0.000     0.890
cell setup time                                                                    -0.032     0.859
data required time                                                                            0.859
---------------------------------------------------------------------------------------------------
data required time                                                                            0.859
data arrival time                                                                            -5.142
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.283


#Path 8
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[21].in[0] (.names)                                                              0.890     3.044
out[21].out[0] (.names)                                                             0.218     3.262
out:out[21].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 9
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[18].in[0] (.names)                                                              0.890     3.044
out[18].out[0] (.names)                                                             0.218     3.262
out:out[18].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 10
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[20].in[0] (.names)                                                              0.890     3.044
out[20].out[0] (.names)                                                             0.218     3.262
out:out[20].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 11
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[19].in[0] (.names)                                                              0.890     3.044
out[19].out[0] (.names)                                                             0.218     3.262
out:out[19].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 12
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[17].in[0] (.names)                                                              0.890     3.044
out[17].out[0] (.names)                                                             0.218     3.262
out:out[17].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 13
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[16].in[0] (.names)                                                              0.890     3.044
out[16].out[0] (.names)                                                             0.218     3.262
out:out[16].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 14
Startpoint: design1_5_5_inst.encoder_instance24.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance24.data_out[10].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance24.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[7].in[0] (.names)                                                               0.890     1.935
out[7].out[0] (.names)                                                              0.218     2.153
out[3].in[0] (.names)                                                               0.890     3.044
out[3].out[0] (.names)                                                              0.218     3.262
out:out[3].outpad[0] (.output)                                                      0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 15
Startpoint: design1_5_5_inst.encoder_instance24.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance24.data_out[10].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance24.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[7].in[0] (.names)                                                               0.890     1.935
out[7].out[0] (.names)                                                              0.218     2.153
out[2].in[0] (.names)                                                               0.890     3.044
out[2].out[0] (.names)                                                              0.218     3.262
out:out[2].outpad[0] (.output)                                                      0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 16
Startpoint: design1_5_5_inst.encoder_instance24.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance24.data_out[10].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance24.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[7].in[0] (.names)                                                               0.890     1.935
out[7].out[0] (.names)                                                              0.218     2.153
out[1].in[0] (.names)                                                               0.890     3.044
out[1].out[0] (.names)                                                              0.218     3.262
out:out[1].outpad[0] (.output)                                                      0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 17
Startpoint: design1_5_5_inst.encoder_instance24.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance24.data_out[10].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance24.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[7].in[0] (.names)                                                               0.890     1.935
out[7].out[0] (.names)                                                              0.218     2.153
out[0].in[0] (.names)                                                               0.890     3.044
out[0].out[0] (.names)                                                              0.218     3.262
out:out[0].outpad[0] (.output)                                                      0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 18
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[23].in[0] (.names)                                                              0.890     3.044
out[23].out[0] (.names)                                                             0.218     3.262
out:out[23].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 19
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[24].in[0] (.names)                                                              0.890     3.044
out[24].out[0] (.names)                                                             0.218     3.262
out:out[24].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 20
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[25].in[0] (.names)                                                              0.890     3.044
out[25].out[0] (.names)                                                             0.218     3.262
out:out[25].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 21
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[26].in[0] (.names)                                                              0.890     3.044
out[26].out[0] (.names)                                                             0.218     3.262
out:out[26].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 22
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[27].in[0] (.names)                                                              0.890     3.044
out[27].out[0] (.names)                                                             0.218     3.262
out:out[27].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 23
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[28].in[0] (.names)                                                              0.890     3.044
out[28].out[0] (.names)                                                             0.218     3.262
out:out[28].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 24
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[29].in[0] (.names)                                                              0.890     3.044
out[29].out[0] (.names)                                                             0.218     3.262
out:out[29].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 25
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[30].in[0] (.names)                                                              0.890     3.044
out[30].out[0] (.names)                                                             0.218     3.262
out:out[30].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 26
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out[22].in[0] (.names)                                                              0.890     3.044
out[22].out[0] (.names)                                                             0.218     3.262
out:out[22].outpad[0] (.output)                                                     0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.152


#Path 27
Startpoint: design1_5_5_inst.encoder_instance24.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance24.data_out[10].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance24.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[7].in[0] (.names)                                                               0.890     1.935
out[7].out[0] (.names)                                                              0.218     2.153
out[10].in[1] (.names)                                                              0.890     3.044
out[10].out[0] (.names)                                                             0.197     3.240
out:out[10].outpad[0] (.output)                                                     0.890     4.131
data arrival time                                                                             4.131

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.131
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.131


#Path 28
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
$abc$22564$li200_li200.in[0] (.names)                                               0.890     3.044
$abc$22564$li200_li200.out[0] (.names)                                              0.218     3.262
out[15].D[0] (dffre)                                                                0.890     4.152
data arrival time                                                                             4.152

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
out[15].C[0] (dffre)                                                                0.890     0.890
clock uncertainty                                                                   0.000     0.890
cell setup time                                                                    -0.032     0.859
data required time                                                                            0.859
---------------------------------------------------------------------------------------------------
data required time                                                                            0.859
data arrival time                                                                            -4.152
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.293


#Path 29
Startpoint: out[15].Q[0] (dffre clocked by clk)
Endpoint  : out:out[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
out[15].C[0] (dffre)                                             0.890     0.890
out[15].Q[0] (dffre) [clock-to-output]                           0.154     1.044
out[14].in[0] (.names)                                           0.890     1.935
out[14].out[0] (.names)                                          0.218     2.153
out:out[14].outpad[0] (.output)                                  0.890     3.044
data arrival time                                                          3.044

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.044


#Path 30
Startpoint: design1_5_5_inst.encoder_instance24.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance24.data_out[10].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance24.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[7].in[0] (.names)                                                               0.890     1.935
out[7].out[0] (.names)                                                              0.218     2.153
out:out[7].outpad[0] (.output)                                                      0.890     3.044
data arrival time                                                                             3.044

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.044
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.044


#Path 31
Startpoint: design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre clocked by clk)
Endpoint  : out:out[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance31.data_out[31].Q[0] (dffre) [clock-to-output]     0.154     1.044
out[31].in[0] (.names)                                                              0.890     1.935
out[31].out[0] (.names)                                                             0.218     2.153
out:out[31].outpad[0] (.output)                                                     0.890     3.044
data arrival time                                                                             3.044

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.044
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.044


#Path 32
Startpoint: out[15].Q[0] (dffre clocked by clk)
Endpoint  : out:out[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
out[15].C[0] (dffre)                                             0.890     0.890
out[15].Q[0] (dffre) [clock-to-output]                           0.154     1.044
out[9].in[0] (.names)                                            0.890     1.935
out[9].out[0] (.names)                                           0.218     2.153
out:out[9].outpad[0] (.output)                                   0.890     3.044
data arrival time                                                          3.044

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.044


#Path 33
Startpoint: out[15].Q[0] (dffre clocked by clk)
Endpoint  : out:out[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
out[15].C[0] (dffre)                                             0.890     0.890
out[15].Q[0] (dffre) [clock-to-output]                           0.154     1.044
out[11].in[0] (.names)                                           0.890     1.935
out[11].out[0] (.names)                                          0.218     2.153
out:out[11].outpad[0] (.output)                                  0.890     3.044
data arrival time                                                          3.044

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.044


#Path 34
Startpoint: out[15].Q[0] (dffre clocked by clk)
Endpoint  : out:out[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
out[15].C[0] (dffre)                                             0.890     0.890
out[15].Q[0] (dffre) [clock-to-output]                           0.154     1.044
out[12].in[0] (.names)                                           0.890     1.935
out[12].out[0] (.names)                                          0.218     2.153
out:out[12].outpad[0] (.output)                                  0.890     3.044
data arrival time                                                          3.044

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.044


#Path 35
Startpoint: out[15].Q[0] (dffre clocked by clk)
Endpoint  : out:out[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
out[15].C[0] (dffre)                                             0.890     0.890
out[15].Q[0] (dffre) [clock-to-output]                           0.154     1.044
out[13].in[0] (.names)                                           0.890     1.935
out[13].out[0] (.names)                                          0.218     2.153
out:out[13].outpad[0] (.output)                                  0.890     3.044
data arrival time                                                          3.044

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.044


#Path 36
Startpoint: d_in1[24].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.invertion_instance10.data_out_reg[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
d_in1[24].C[0] (dffre)                                                                   0.890     0.890
d_in1[24].Q[0] (dffre) [clock-to-output]                                                 0.154     1.044
$abc$22564$li192_li192.in[0] (.names)                                                    0.890     1.935
$abc$22564$li192_li192.out[0] (.names)                                                   0.218     2.153
design1_5_5_inst.invertion_instance10.data_out_reg[0].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                  3.044

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design1_5_5_inst.invertion_instance10.data_out_reg[0].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.032     0.859
data required time                                                                                 0.859
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.859
data arrival time                                                                                 -3.044
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.185


#Path 37
Startpoint: d_in1[23].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.invertion_instance10.data_out_reg[7].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
d_in1[23].C[0] (dffre)                                                                   0.890     0.890
d_in1[23].Q[0] (dffre) [clock-to-output]                                                 0.154     1.044
$abc$22564$li199_li199.in[0] (.names)                                                    0.890     1.935
$abc$22564$li199_li199.out[0] (.names)                                                   0.218     2.153
design1_5_5_inst.invertion_instance10.data_out_reg[7].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                  3.044

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design1_5_5_inst.invertion_instance10.data_out_reg[7].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.032     0.859
data required time                                                                                 0.859
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.859
data arrival time                                                                                 -3.044
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.185


#Path 38
Startpoint: d_in1[17].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.invertion_instance10.data_out_reg[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
d_in1[17].C[0] (dffre)                                                                   0.890     0.890
d_in1[17].Q[0] (dffre) [clock-to-output]                                                 0.154     1.044
$abc$22564$li193_li193.in[0] (.names)                                                    0.890     1.935
$abc$22564$li193_li193.out[0] (.names)                                                   0.218     2.153
design1_5_5_inst.invertion_instance10.data_out_reg[1].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                  3.044

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design1_5_5_inst.invertion_instance10.data_out_reg[1].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.032     0.859
data required time                                                                                 0.859
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.859
data arrival time                                                                                 -3.044
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.185


#Path 39
Startpoint: d_in1[18].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.invertion_instance10.data_out_reg[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
d_in1[18].C[0] (dffre)                                                                   0.890     0.890
d_in1[18].Q[0] (dffre) [clock-to-output]                                                 0.154     1.044
$abc$22564$li194_li194.in[0] (.names)                                                    0.890     1.935
$abc$22564$li194_li194.out[0] (.names)                                                   0.218     2.153
design1_5_5_inst.invertion_instance10.data_out_reg[2].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                  3.044

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design1_5_5_inst.invertion_instance10.data_out_reg[2].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.032     0.859
data required time                                                                                 0.859
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.859
data arrival time                                                                                 -3.044
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.185


#Path 40
Startpoint: d_in1[19].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.invertion_instance10.data_out_reg[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
d_in1[19].C[0] (dffre)                                                                   0.890     0.890
d_in1[19].Q[0] (dffre) [clock-to-output]                                                 0.154     1.044
$abc$22564$li195_li195.in[0] (.names)                                                    0.890     1.935
$abc$22564$li195_li195.out[0] (.names)                                                   0.218     2.153
design1_5_5_inst.invertion_instance10.data_out_reg[3].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                  3.044

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design1_5_5_inst.invertion_instance10.data_out_reg[3].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.032     0.859
data required time                                                                                 0.859
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.859
data arrival time                                                                                 -3.044
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.185


#Path 41
Startpoint: d_in1[20].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.invertion_instance10.data_out_reg[4].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
d_in1[20].C[0] (dffre)                                                                   0.890     0.890
d_in1[20].Q[0] (dffre) [clock-to-output]                                                 0.154     1.044
$abc$22564$li196_li196.in[0] (.names)                                                    0.890     1.935
$abc$22564$li196_li196.out[0] (.names)                                                   0.218     2.153
design1_5_5_inst.invertion_instance10.data_out_reg[4].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                  3.044

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design1_5_5_inst.invertion_instance10.data_out_reg[4].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.032     0.859
data required time                                                                                 0.859
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.859
data arrival time                                                                                 -3.044
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.185


#Path 42
Startpoint: d_in1[30].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.invertion_instance10.data_out_reg[6].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
d_in1[30].C[0] (dffre)                                                                   0.890     0.890
d_in1[30].Q[0] (dffre) [clock-to-output]                                                 0.154     1.044
$abc$22564$li198_li198.in[0] (.names)                                                    0.890     1.935
$abc$22564$li198_li198.out[0] (.names)                                                   0.218     2.153
design1_5_5_inst.invertion_instance10.data_out_reg[6].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                  3.044

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design1_5_5_inst.invertion_instance10.data_out_reg[6].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.032     0.859
data required time                                                                                 0.859
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.859
data arrival time                                                                                 -3.044
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.185


#Path 43
Startpoint: d_in1[29].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.invertion_instance10.data_out_reg[5].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
d_in1[29].C[0] (dffre)                                                                   0.890     0.890
d_in1[29].Q[0] (dffre) [clock-to-output]                                                 0.154     1.044
$abc$22564$li197_li197.in[0] (.names)                                                    0.890     1.935
$abc$22564$li197_li197.out[0] (.names)                                                   0.218     2.153
design1_5_5_inst.invertion_instance10.data_out_reg[5].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                  3.044

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design1_5_5_inst.invertion_instance10.data_out_reg[5].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                        0.000     0.890
cell setup time                                                                         -0.032     0.859
data required time                                                                                 0.859
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.859
data arrival time                                                                                 -3.044
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.185


#Path 44
Startpoint: design1_5_5_inst.encoder_instance11.data_out[22].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance14.data_out[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance11.data_out[22].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance11.data_out[22].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$22564$li176_li176.in[1] (.names)                                               0.890     1.935
$abc$22564$li176_li176.out[0] (.names)                                              0.197     2.132
design1_5_5_inst.encoder_instance14.data_out[10].D[0] (dffre)                       0.890     3.022
data arrival time                                                                             3.022

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                   0.000     0.890
cell setup time                                                                    -0.032     0.859
data required time                                                                            0.859
---------------------------------------------------------------------------------------------------
data required time                                                                            0.859
data arrival time                                                                            -3.022
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.163


#Path 45
Startpoint: design1_5_5_inst.encoder_instance20.data_out[22].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance24.data_out[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance20.data_out[22].C[0] (dffre)                       0.890     0.890
design1_5_5_inst.encoder_instance20.data_out[22].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$22564$li185_li185.in[1] (.names)                                               0.890     1.935
$abc$22564$li185_li185.out[0] (.names)                                              0.197     2.132
design1_5_5_inst.encoder_instance24.data_out[10].D[0] (dffre)                       0.890     3.022
data arrival time                                                                             3.022

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance24.data_out[10].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                   0.000     0.890
cell setup time                                                                    -0.032     0.859
data required time                                                                            0.859
---------------------------------------------------------------------------------------------------
data required time                                                                            0.859
data arrival time                                                                            -3.022
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.163


#Path 46
Startpoint: out[15].Q[0] (dffre clocked by clk)
Endpoint  : out:out[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
out[15].C[0] (dffre)                                             0.890     0.890
out[15].Q[0] (dffre) [clock-to-output]                           0.154     1.044
out:out[15].outpad[0] (.output)                                  0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 47
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[47].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[47].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[47].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 48
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[32].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[32].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[32].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 49
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[46].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[46].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[46].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 50
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[45].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[45].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[45].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 51
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[44].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[44].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[44].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 52
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[43].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[43].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[43].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 53
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[42].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[42].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[42].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 54
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[41].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[41].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[41].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 55
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[40].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[40].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[40].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 56
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[39].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[39].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[39].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 57
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[38].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[38].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[38].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 58
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[37].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[37].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[37].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 59
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[36].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[36].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[36].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 60
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[35].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[35].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[35].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 61
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[34].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[34].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[34].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 62
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[33].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[33].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[33].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 63
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[56].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[56].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[56].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 64
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[63].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[63].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[63].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 65
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[74].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[74].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[74].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 66
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[62].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[62].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[62].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 67
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[61].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[61].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[61].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 68
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[60].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[60].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[60].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 69
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[59].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[59].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[59].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 70
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[58].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[58].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[58].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 71
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[57].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[57].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[57].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 72
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[48].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[48].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[48].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 73
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[55].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[55].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[55].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 74
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[54].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[54].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[54].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 75
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[53].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[53].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[53].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 76
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[52].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[52].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[52].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 77
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[51].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[51].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[51].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 78
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[50].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[50].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[50].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 79
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[49].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[49].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[49].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 80
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[15].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[15].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[15].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 81
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[0].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[0].R[0] (dffre)                                                                           0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[0].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 82
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[1].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[1].R[0] (dffre)                                                                           0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[1].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 83
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[2].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[2].R[0] (dffre)                                                                           0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[2].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 84
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[3].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[3].R[0] (dffre)                                                                           0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[3].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 85
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[4].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[4].R[0] (dffre)                                                                           0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[4].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 86
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[5].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[5].R[0] (dffre)                                                                           0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[5].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 87
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[6].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[6].R[0] (dffre)                                                                           0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[6].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 88
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[7].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[7].R[0] (dffre)                                                                           0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[7].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 89
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[8].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[8].R[0] (dffre)                                                                           0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[8].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 90
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[9].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[9].R[0] (dffre)                                                                           0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[9].C[0] (dffre)                                                                           0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 91
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[10].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[10].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[10].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 92
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[11].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[11].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[11].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 93
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[12].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[12].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[12].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 94
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[13].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[13].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[13].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 95
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[14].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[14].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[14].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 96
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[31].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[31].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[31].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 97
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[16].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[16].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[16].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 98
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[17].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[17].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[17].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 99
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[18].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[18].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[18].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#Path 100
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[19].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        0.890     0.890
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.218     1.109
tmp[19].R[0] (dffre)                                                                          0.890     1.999
data arrival time                                                                                       1.999

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[19].C[0] (dffre)                                                                          0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -1.999
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.140


#End of timing report
