// Seed: 1402509226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_8;
  ;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1,
      id_1,
      id_2
  );
  initial id_8 <= id_4;
  logic id_9;
  ;
endmodule
