Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Apr 18 16:47:33 2018
| Host         : c125m-25.EECS.Berkeley.EDU running 64-bit CentOS release 6.9 (Final)
| Command      : report_control_sets -verbose -file z1top_control_sets_placed.rpt
| Design       : z1top
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             399 |          168 |
| Yes          | No                    | No                     |              51 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              86 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                        Enable Signal                        |                              Set/Reset Signal                             | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|  cpu_clk_g   | b_parser/button_edge_detector/E[0]                          |                                                                           |                2 |              4 |
|  cpu_clk_g   | CPU/sync_FIFO/write_pointer0                                | b_parser/button_edge_detector/reset                                       |                2 |              5 |
|  cpu_clk_g   | b_parser/button_debouncer/p_9_out                           | b_parser/button_synchronizer/SR[0]                                        |                3 |              8 |
|  cpu_clk_g   | b_parser/button_debouncer/p_7_out                           | b_parser/button_synchronizer/SATURATOR_LOOP[1].pulse_counter_reg[1][7][0] |                4 |              8 |
|  cpu_clk_g   | b_parser/button_debouncer/p_4_out                           | b_parser/button_synchronizer/SATURATOR_LOOP[2].pulse_counter_reg[2][7][0] |                4 |              8 |
|  cpu_clk_g   | b_parser/button_debouncer/p_1_out                           | b_parser/button_synchronizer/SATURATOR_LOOP[3].pulse_counter_reg[3][7][0] |                2 |              8 |
|  cpu_clk_g   | CPU/sync_FIFO/p_0_in                                        |                                                                           |                1 |              8 |
|  cpu_clk_g   | CPU/on_chip_uart/uareceive/to_send_reg[8]_0                 | b_parser/button_edge_detector/reset                                       |                3 |              8 |
|  cpu_clk_g   |                                                             | CPU/on_chip_uart/uareceive/clock_counter[8]_i_1_n_0                       |                3 |              9 |
|  cpu_clk_g   | CPU/sync_FIFO/read_pointer0                                 | b_parser/button_edge_detector/reset                                       |                3 |              9 |
|  cpu_clk_g   | CPU/on_chip_uart/uareceive/rx_shift0                        |                                                                           |                5 |              9 |
|  cpu_clk_g   |                                                             | CPU/on_chip_uart/uareceive/SR[0]                                          |                3 |             10 |
|  cpu_clk_g   | CPU/on_chip_uart/uareceive/E[0]                             |                                                                           |                5 |             14 |
|  cpu_clk_g   |                                                             | b_parser/button_debouncer/sample_counter[14]_i_1_n_0                      |                4 |             14 |
|  cpu_clk_g   | CPU/on_chip_uart/uareceive/tone_switch_period_reg_reg[0][0] |                                                                           |                6 |             24 |
|  cpu_clk_g   |                                                             | b_parser/button_edge_detector/clock_counter_reg[23]                       |                6 |             24 |
|  cpu_clk_g   | CPU/on_chip_uart/uareceive/instr_counter_reg_0_sn_1         | CPU/on_chip_uart/uareceive/cycle_counter_reg[0]                           |                8 |             32 |
|  cpu_clk_g   |                                                             | CPU/on_chip_uart/uareceive/cycle_counter_reg[0]                           |                8 |             32 |
|  cpu_clk_g   |                                                             |                                                                           |               18 |             34 |
|  cpu_clk_g   | CPU/reggie/p_0_in__0                                        |                                                                           |               12 |             96 |
|  cpu_clk_g   |                                                             | b_parser/button_edge_detector/reset                                       |              144 |            310 |
+--------------+-------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     1 |
| 8      |                     6 |
| 9      |                     3 |
| 10     |                     1 |
| 14     |                     2 |
| 16+    |                     7 |
+--------+-----------------------+


