
MonopolyTestPorgramm.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000070  00800200  00000806  0000087a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000806  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  000008ea  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000091c  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000b0  00000000  00000000  0000095c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000013b1  00000000  00000000  00000a0c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000efd  00000000  00000000  00001dbd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000955  00000000  00000000  00002cba  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000144  00000000  00000000  00003610  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006e5  00000000  00000000  00003754  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000069c  00000000  00000000  00003e39  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000c8  00000000  00000000  000044d5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	86 c0       	rjmp	.+268    	; 0x112 <__bad_interrupt>
   6:	00 00       	nop
   8:	84 c0       	rjmp	.+264    	; 0x112 <__bad_interrupt>
   a:	00 00       	nop
   c:	82 c0       	rjmp	.+260    	; 0x112 <__bad_interrupt>
   e:	00 00       	nop
  10:	80 c0       	rjmp	.+256    	; 0x112 <__bad_interrupt>
  12:	00 00       	nop
  14:	7e c0       	rjmp	.+252    	; 0x112 <__bad_interrupt>
  16:	00 00       	nop
  18:	7c c0       	rjmp	.+248    	; 0x112 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	7a c0       	rjmp	.+244    	; 0x112 <__bad_interrupt>
  1e:	00 00       	nop
  20:	78 c0       	rjmp	.+240    	; 0x112 <__bad_interrupt>
  22:	00 00       	nop
  24:	76 c0       	rjmp	.+236    	; 0x112 <__bad_interrupt>
  26:	00 00       	nop
  28:	74 c0       	rjmp	.+232    	; 0x112 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	72 c0       	rjmp	.+228    	; 0x112 <__bad_interrupt>
  2e:	00 00       	nop
  30:	70 c0       	rjmp	.+224    	; 0x112 <__bad_interrupt>
  32:	00 00       	nop
  34:	6e c0       	rjmp	.+220    	; 0x112 <__bad_interrupt>
  36:	00 00       	nop
  38:	6c c0       	rjmp	.+216    	; 0x112 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	6a c0       	rjmp	.+212    	; 0x112 <__bad_interrupt>
  3e:	00 00       	nop
  40:	68 c0       	rjmp	.+208    	; 0x112 <__bad_interrupt>
  42:	00 00       	nop
  44:	66 c0       	rjmp	.+204    	; 0x112 <__bad_interrupt>
  46:	00 00       	nop
  48:	64 c0       	rjmp	.+200    	; 0x112 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	62 c0       	rjmp	.+196    	; 0x112 <__bad_interrupt>
  4e:	00 00       	nop
  50:	60 c0       	rjmp	.+192    	; 0x112 <__bad_interrupt>
  52:	00 00       	nop
  54:	5e c0       	rjmp	.+188    	; 0x112 <__bad_interrupt>
  56:	00 00       	nop
  58:	5c c0       	rjmp	.+184    	; 0x112 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	5a c0       	rjmp	.+180    	; 0x112 <__bad_interrupt>
  5e:	00 00       	nop
  60:	58 c0       	rjmp	.+176    	; 0x112 <__bad_interrupt>
  62:	00 00       	nop
  64:	56 c0       	rjmp	.+172    	; 0x112 <__bad_interrupt>
  66:	00 00       	nop
  68:	54 c0       	rjmp	.+168    	; 0x112 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	52 c0       	rjmp	.+164    	; 0x112 <__bad_interrupt>
  6e:	00 00       	nop
  70:	50 c0       	rjmp	.+160    	; 0x112 <__bad_interrupt>
  72:	00 00       	nop
  74:	4e c0       	rjmp	.+156    	; 0x112 <__bad_interrupt>
  76:	00 00       	nop
  78:	4c c0       	rjmp	.+152    	; 0x112 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	4a c0       	rjmp	.+148    	; 0x112 <__bad_interrupt>
  7e:	00 00       	nop
  80:	48 c0       	rjmp	.+144    	; 0x112 <__bad_interrupt>
  82:	00 00       	nop
  84:	46 c0       	rjmp	.+140    	; 0x112 <__bad_interrupt>
  86:	00 00       	nop
  88:	44 c0       	rjmp	.+136    	; 0x112 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	42 c0       	rjmp	.+132    	; 0x112 <__bad_interrupt>
  8e:	00 00       	nop
  90:	40 c0       	rjmp	.+128    	; 0x112 <__bad_interrupt>
  92:	00 00       	nop
  94:	3e c0       	rjmp	.+124    	; 0x112 <__bad_interrupt>
  96:	00 00       	nop
  98:	3c c0       	rjmp	.+120    	; 0x112 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	3a c0       	rjmp	.+116    	; 0x112 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	38 c0       	rjmp	.+112    	; 0x112 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	36 c0       	rjmp	.+108    	; 0x112 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	34 c0       	rjmp	.+104    	; 0x112 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	32 c0       	rjmp	.+100    	; 0x112 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	30 c0       	rjmp	.+96     	; 0x112 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	2e c0       	rjmp	.+92     	; 0x112 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	2c c0       	rjmp	.+88     	; 0x112 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	2a c0       	rjmp	.+84     	; 0x112 <__bad_interrupt>
  be:	00 00       	nop
  c0:	28 c0       	rjmp	.+80     	; 0x112 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	26 c0       	rjmp	.+76     	; 0x112 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	24 c0       	rjmp	.+72     	; 0x112 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	22 c0       	rjmp	.+68     	; 0x112 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	20 c0       	rjmp	.+64     	; 0x112 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	1e c0       	rjmp	.+60     	; 0x112 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	1c c0       	rjmp	.+56     	; 0x112 <__bad_interrupt>
  da:	00 00       	nop
  dc:	1a c0       	rjmp	.+52     	; 0x112 <__bad_interrupt>
  de:	00 00       	nop
  e0:	18 c0       	rjmp	.+48     	; 0x112 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	e6 e0       	ldi	r30, 0x06	; 6
  fc:	f8 e0       	ldi	r31, 0x08	; 8
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a0 37       	cpi	r26, 0x70	; 112
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>
 10e:	3a d0       	rcall	.+116    	; 0x184 <main>
 110:	78 c3       	rjmp	.+1776   	; 0x802 <_exit>

00000112 <__bad_interrupt>:
 112:	76 cf       	rjmp	.-276    	; 0x0 <__vectors>

00000114 <PortInitialisierung>:
#include "SPI.h"
#include "MonopolyTreiber.h"


void PortInitialisierung(void)
{
 114:	cf 93       	push	r28
 116:	df 93       	push	r29
 118:	cd b7       	in	r28, 0x3d	; 61
 11a:	de b7       	in	r29, 0x3e	; 62
    DDRA = 0xFF;		// Port A auf Ausgang initialisieren (alle Pins)
 11c:	81 e2       	ldi	r24, 0x21	; 33
 11e:	90 e0       	ldi	r25, 0x00	; 0
 120:	2f ef       	ldi	r18, 0xFF	; 255
 122:	fc 01       	movw	r30, r24
 124:	20 83       	st	Z, r18
    DDRB = 0xFF;		// Port B auf Ausgang initialisieren (alle Pins)
 126:	84 e2       	ldi	r24, 0x24	; 36
 128:	90 e0       	ldi	r25, 0x00	; 0
 12a:	2f ef       	ldi	r18, 0xFF	; 255
 12c:	fc 01       	movw	r30, r24
 12e:	20 83       	st	Z, r18
    DDRC = 0xFF;		// Port C auf Ausgang initialisieren (alle Pins)
 130:	87 e2       	ldi	r24, 0x27	; 39
 132:	90 e0       	ldi	r25, 0x00	; 0
 134:	2f ef       	ldi	r18, 0xFF	; 255
 136:	fc 01       	movw	r30, r24
 138:	20 83       	st	Z, r18
    DDRD = 0xFF;		// Port D auf Ausgang initialisieren (alle Pins)
 13a:	8a e2       	ldi	r24, 0x2A	; 42
 13c:	90 e0       	ldi	r25, 0x00	; 0
 13e:	2f ef       	ldi	r18, 0xFF	; 255
 140:	fc 01       	movw	r30, r24
 142:	20 83       	st	Z, r18
    DDRE = 0xFF;		// Port E auf Ausgang initialisieren (alle Pins)
 144:	8d e2       	ldi	r24, 0x2D	; 45
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	2f ef       	ldi	r18, 0xFF	; 255
 14a:	fc 01       	movw	r30, r24
 14c:	20 83       	st	Z, r18
    DDRF = 0xFF;		// Port F auf Ausgang initialisieren (alle Pins)
 14e:	80 e3       	ldi	r24, 0x30	; 48
 150:	90 e0       	ldi	r25, 0x00	; 0
 152:	2f ef       	ldi	r18, 0xFF	; 255
 154:	fc 01       	movw	r30, r24
 156:	20 83       	st	Z, r18
    DDRH = 0xFF;		// Port H auf Ausgang initialisieren (alle Pins)
 158:	81 e0       	ldi	r24, 0x01	; 1
 15a:	91 e0       	ldi	r25, 0x01	; 1
 15c:	2f ef       	ldi	r18, 0xFF	; 255
 15e:	fc 01       	movw	r30, r24
 160:	20 83       	st	Z, r18
    DDRJ = 0xFF;		// Port J auf Ausgang initialisieren (alle Pins)
 162:	84 e0       	ldi	r24, 0x04	; 4
 164:	91 e0       	ldi	r25, 0x01	; 1
 166:	2f ef       	ldi	r18, 0xFF	; 255
 168:	fc 01       	movw	r30, r24
 16a:	20 83       	st	Z, r18
    DDRK = 0x00;		// Port K auf Eingang initialisieren (alle Pins)
 16c:	87 e0       	ldi	r24, 0x07	; 7
 16e:	91 e0       	ldi	r25, 0x01	; 1
 170:	fc 01       	movw	r30, r24
 172:	10 82       	st	Z, r1
    DDRL = 0x00;		// Port L auf Eingang initialisieren (alle Pins)
 174:	8a e0       	ldi	r24, 0x0A	; 10
 176:	91 e0       	ldi	r25, 0x01	; 1
 178:	fc 01       	movw	r30, r24
 17a:	10 82       	st	Z, r1
}
 17c:	00 00       	nop
 17e:	df 91       	pop	r29
 180:	cf 91       	pop	r28
 182:	08 95       	ret

00000184 <main>:
    {1,1,1,1,1,0,0,0},{0,0,0,0,0,0,0,0},{0,0,0,0,0,0,0,0},{0,0,0,0,0,0,0,0},{0,0,0,0,0,0,0,0},
    {0,0,0,0,0,0,0,0},{0,0,0,0,0,0,0,0},{0,0,0,0,0,0,0,0},{0,0,0,0,0,0,0,0},{0,0,0,0,0,0,0,0},
    {0,0,0,0,0,0,0,0},{0,0,0,0,0,0,0,0},{0,0,0,0,0,0,0,0},{0,1,0,0,0,0,0,0}
};
int main(void)
{
 184:	cf 93       	push	r28
 186:	df 93       	push	r29
 188:	cd b7       	in	r28, 0x3d	; 61
 18a:	de b7       	in	r29, 0x3e	; 62
 18c:	a0 97       	sbiw	r28, 0x20	; 32
 18e:	0f b6       	in	r0, 0x3f	; 63
 190:	f8 94       	cli
 192:	de bf       	out	0x3e, r29	; 62
 194:	0f be       	out	0x3f, r0	; 63
 196:	cd bf       	out	0x3d, r28	; 61
    
    PortInitialisierung();
 198:	bd df       	rcall	.-134    	; 0x114 <PortInitialisierung>
    SPI_init_all(9600);
 19a:	80 e8       	ldi	r24, 0x80	; 128
 19c:	df d1       	rcall	.+958    	; 0x55c <SPI_init_all>
    PORTE = 0b00010000;
 19e:	8e e2       	ldi	r24, 0x2E	; 46
 1a0:	90 e0       	ldi	r25, 0x00	; 0
 1a2:	20 e1       	ldi	r18, 0x10	; 16
 1a4:	fc 01       	movw	r30, r24
 1a6:	20 83       	st	Z, r18
    
    
    
    while (1)
    {
        for (uint8_t i = 0; i <= 5; i = i + 1)
 1a8:	19 82       	std	Y+1, r1	; 0x01
 1aa:	7e c0       	rjmp	.+252    	; 0x2a8 <main+0x124>
        {
            for (uint8_t j = 0; j < 22; j = j + 1)
 1ac:	1a 82       	std	Y+2, r1	; 0x02
 1ae:	75 c0       	rjmp	.+234    	; 0x29a <main+0x116>
            {
                setHouse(j,i);
 1b0:	69 81       	ldd	r22, Y+1	; 0x01
 1b2:	8a 81       	ldd	r24, Y+2	; 0x02
 1b4:	3e d1       	rcall	.+636    	; 0x432 <setHouse>
 1b6:	80 e0       	ldi	r24, 0x00	; 0
 1b8:	90 e0       	ldi	r25, 0x00	; 0
 1ba:	a0 e2       	ldi	r26, 0x20	; 32
 1bc:	b1 e4       	ldi	r27, 0x41	; 65
 1be:	89 87       	std	Y+9, r24	; 0x09
 1c0:	9a 87       	std	Y+10, r25	; 0x0a
 1c2:	ab 87       	std	Y+11, r26	; 0x0b
 1c4:	bc 87       	std	Y+12, r27	; 0x0c

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 1c6:	20 e0       	ldi	r18, 0x00	; 0
 1c8:	30 e0       	ldi	r19, 0x00	; 0
 1ca:	4a e7       	ldi	r20, 0x7A	; 122
 1cc:	55 e4       	ldi	r21, 0x45	; 69
 1ce:	69 85       	ldd	r22, Y+9	; 0x09
 1d0:	7a 85       	ldd	r23, Y+10	; 0x0a
 1d2:	8b 85       	ldd	r24, Y+11	; 0x0b
 1d4:	9c 85       	ldd	r25, Y+12	; 0x0c
 1d6:	8a d2       	rcall	.+1300   	; 0x6ec <__mulsf3>
 1d8:	dc 01       	movw	r26, r24
 1da:	cb 01       	movw	r24, r22
 1dc:	8d 87       	std	Y+13, r24	; 0x0d
 1de:	9e 87       	std	Y+14, r25	; 0x0e
 1e0:	af 87       	std	Y+15, r26	; 0x0f
 1e2:	b8 8b       	std	Y+16, r27	; 0x10
	if (__tmp < 1.0)
 1e4:	20 e0       	ldi	r18, 0x00	; 0
 1e6:	30 e0       	ldi	r19, 0x00	; 0
 1e8:	40 e8       	ldi	r20, 0x80	; 128
 1ea:	5f e3       	ldi	r21, 0x3F	; 63
 1ec:	6d 85       	ldd	r22, Y+13	; 0x0d
 1ee:	7e 85       	ldd	r23, Y+14	; 0x0e
 1f0:	8f 85       	ldd	r24, Y+15	; 0x0f
 1f2:	98 89       	ldd	r25, Y+16	; 0x10
 1f4:	fa d1       	rcall	.+1012   	; 0x5ea <__cmpsf2>
 1f6:	88 23       	and	r24, r24
 1f8:	2c f4       	brge	.+10     	; 0x204 <main+0x80>
		__ticks = 1;
 1fa:	81 e0       	ldi	r24, 0x01	; 1
 1fc:	90 e0       	ldi	r25, 0x00	; 0
 1fe:	9a 8b       	std	Y+18, r25	; 0x12
 200:	89 8b       	std	Y+17, r24	; 0x11
 202:	3b c0       	rjmp	.+118    	; 0x27a <main+0xf6>
	else if (__tmp > 65535)
 204:	20 e0       	ldi	r18, 0x00	; 0
 206:	3f ef       	ldi	r19, 0xFF	; 255
 208:	4f e7       	ldi	r20, 0x7F	; 127
 20a:	57 e4       	ldi	r21, 0x47	; 71
 20c:	6d 85       	ldd	r22, Y+13	; 0x0d
 20e:	7e 85       	ldd	r23, Y+14	; 0x0e
 210:	8f 85       	ldd	r24, Y+15	; 0x0f
 212:	98 89       	ldd	r25, Y+16	; 0x10
 214:	67 d2       	rcall	.+1230   	; 0x6e4 <__gesf2>
 216:	18 16       	cp	r1, r24
 218:	3c f5       	brge	.+78     	; 0x268 <main+0xe4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 21a:	20 e0       	ldi	r18, 0x00	; 0
 21c:	30 e0       	ldi	r19, 0x00	; 0
 21e:	40 e2       	ldi	r20, 0x20	; 32
 220:	51 e4       	ldi	r21, 0x41	; 65
 222:	69 85       	ldd	r22, Y+9	; 0x09
 224:	7a 85       	ldd	r23, Y+10	; 0x0a
 226:	8b 85       	ldd	r24, Y+11	; 0x0b
 228:	9c 85       	ldd	r25, Y+12	; 0x0c
 22a:	60 d2       	rcall	.+1216   	; 0x6ec <__mulsf3>
 22c:	dc 01       	movw	r26, r24
 22e:	cb 01       	movw	r24, r22
 230:	bc 01       	movw	r22, r24
 232:	cd 01       	movw	r24, r26
 234:	de d1       	rcall	.+956    	; 0x5f2 <__fixunssfsi>
 236:	dc 01       	movw	r26, r24
 238:	cb 01       	movw	r24, r22
 23a:	9a 8b       	std	Y+18, r25	; 0x12
 23c:	89 8b       	std	Y+17, r24	; 0x11
 23e:	0f c0       	rjmp	.+30     	; 0x25e <main+0xda>
 240:	80 e9       	ldi	r24, 0x90	; 144
 242:	91 e0       	ldi	r25, 0x01	; 1
 244:	9c 8b       	std	Y+20, r25	; 0x14
 246:	8b 8b       	std	Y+19, r24	; 0x13
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 248:	8b 89       	ldd	r24, Y+19	; 0x13
 24a:	9c 89       	ldd	r25, Y+20	; 0x14
 24c:	01 97       	sbiw	r24, 0x01	; 1
 24e:	f1 f7       	brne	.-4      	; 0x24c <main+0xc8>
 250:	9c 8b       	std	Y+20, r25	; 0x14
 252:	8b 8b       	std	Y+19, r24	; 0x13
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 254:	89 89       	ldd	r24, Y+17	; 0x11
 256:	9a 89       	ldd	r25, Y+18	; 0x12
 258:	01 97       	sbiw	r24, 0x01	; 1
 25a:	9a 8b       	std	Y+18, r25	; 0x12
 25c:	89 8b       	std	Y+17, r24	; 0x11
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 25e:	89 89       	ldd	r24, Y+17	; 0x11
 260:	9a 89       	ldd	r25, Y+18	; 0x12
 262:	89 2b       	or	r24, r25
 264:	69 f7       	brne	.-38     	; 0x240 <main+0xbc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 266:	13 c0       	rjmp	.+38     	; 0x28e <main+0x10a>
 268:	6d 85       	ldd	r22, Y+13	; 0x0d
 26a:	7e 85       	ldd	r23, Y+14	; 0x0e
 26c:	8f 85       	ldd	r24, Y+15	; 0x0f
 26e:	98 89       	ldd	r25, Y+16	; 0x10
 270:	c0 d1       	rcall	.+896    	; 0x5f2 <__fixunssfsi>
 272:	dc 01       	movw	r26, r24
 274:	cb 01       	movw	r24, r22
 276:	9a 8b       	std	Y+18, r25	; 0x12
 278:	89 8b       	std	Y+17, r24	; 0x11
 27a:	89 89       	ldd	r24, Y+17	; 0x11
 27c:	9a 89       	ldd	r25, Y+18	; 0x12
 27e:	9e 8b       	std	Y+22, r25	; 0x16
 280:	8d 8b       	std	Y+21, r24	; 0x15
 282:	8d 89       	ldd	r24, Y+21	; 0x15
 284:	9e 89       	ldd	r25, Y+22	; 0x16
 286:	01 97       	sbiw	r24, 0x01	; 1
 288:	f1 f7       	brne	.-4      	; 0x286 <main+0x102>
 28a:	9e 8b       	std	Y+22, r25	; 0x16
                _delay_ms(10);
                writeHouse(houses);
 28c:	8d 8b       	std	Y+21, r24	; 0x15
 28e:	80 e0       	ldi	r24, 0x00	; 0
 290:	92 e0       	ldi	r25, 0x02	; 2
 292:	96 d0       	rcall	.+300    	; 0x3c0 <writeHouse>
    
    while (1)
    {
        for (uint8_t i = 0; i <= 5; i = i + 1)
        {
            for (uint8_t j = 0; j < 22; j = j + 1)
 294:	8a 81       	ldd	r24, Y+2	; 0x02
 296:	8f 5f       	subi	r24, 0xFF	; 255
 298:	8a 83       	std	Y+2, r24	; 0x02
 29a:	8a 81       	ldd	r24, Y+2	; 0x02
 29c:	86 31       	cpi	r24, 0x16	; 22
 29e:	08 f4       	brcc	.+2      	; 0x2a2 <main+0x11e>
 2a0:	87 cf       	rjmp	.-242    	; 0x1b0 <main+0x2c>
    
    
    
    while (1)
    {
        for (uint8_t i = 0; i <= 5; i = i + 1)
 2a2:	89 81       	ldd	r24, Y+1	; 0x01
 2a4:	8f 5f       	subi	r24, 0xFF	; 255
 2a6:	89 83       	std	Y+1, r24	; 0x01
 2a8:	89 81       	ldd	r24, Y+1	; 0x01
 2aa:	86 30       	cpi	r24, 0x06	; 6
 2ac:	08 f4       	brcc	.+2      	; 0x2b0 <main+0x12c>
                setHouse(j,i);
                _delay_ms(10);
                writeHouse(houses);
            }
        }
        for (uint8_t i = 6; i > 0; i = i - 1)
 2ae:	7e cf       	rjmp	.-260    	; 0x1ac <main+0x28>
 2b0:	86 e0       	ldi	r24, 0x06	; 6
 2b2:	8b 83       	std	Y+3, r24	; 0x03
        {
            for (uint8_t j = 0; j < 22; j = j + 1)
 2b4:	80 c0       	rjmp	.+256    	; 0x3b6 <main+0x232>
 2b6:	1c 82       	std	Y+4, r1	; 0x04
            {
                setHouse(j,i-1);
 2b8:	77 c0       	rjmp	.+238    	; 0x3a8 <main+0x224>
 2ba:	8b 81       	ldd	r24, Y+3	; 0x03
 2bc:	81 50       	subi	r24, 0x01	; 1
 2be:	68 2f       	mov	r22, r24
 2c0:	8c 81       	ldd	r24, Y+4	; 0x04
 2c2:	b7 d0       	rcall	.+366    	; 0x432 <setHouse>
 2c4:	80 e0       	ldi	r24, 0x00	; 0
 2c6:	90 e0       	ldi	r25, 0x00	; 0
 2c8:	a0 e2       	ldi	r26, 0x20	; 32
 2ca:	b1 e4       	ldi	r27, 0x41	; 65
 2cc:	8d 83       	std	Y+5, r24	; 0x05
 2ce:	9e 83       	std	Y+6, r25	; 0x06
 2d0:	af 83       	std	Y+7, r26	; 0x07

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 2d2:	b8 87       	std	Y+8, r27	; 0x08
 2d4:	20 e0       	ldi	r18, 0x00	; 0
 2d6:	30 e0       	ldi	r19, 0x00	; 0
 2d8:	4a e7       	ldi	r20, 0x7A	; 122
 2da:	55 e4       	ldi	r21, 0x45	; 69
 2dc:	6d 81       	ldd	r22, Y+5	; 0x05
 2de:	7e 81       	ldd	r23, Y+6	; 0x06
 2e0:	8f 81       	ldd	r24, Y+7	; 0x07
 2e2:	98 85       	ldd	r25, Y+8	; 0x08
 2e4:	03 d2       	rcall	.+1030   	; 0x6ec <__mulsf3>
 2e6:	dc 01       	movw	r26, r24
 2e8:	cb 01       	movw	r24, r22
 2ea:	8f 8b       	std	Y+23, r24	; 0x17
 2ec:	98 8f       	std	Y+24, r25	; 0x18
 2ee:	a9 8f       	std	Y+25, r26	; 0x19
	if (__tmp < 1.0)
 2f0:	ba 8f       	std	Y+26, r27	; 0x1a
 2f2:	20 e0       	ldi	r18, 0x00	; 0
 2f4:	30 e0       	ldi	r19, 0x00	; 0
 2f6:	40 e8       	ldi	r20, 0x80	; 128
 2f8:	5f e3       	ldi	r21, 0x3F	; 63
 2fa:	6f 89       	ldd	r22, Y+23	; 0x17
 2fc:	78 8d       	ldd	r23, Y+24	; 0x18
 2fe:	89 8d       	ldd	r24, Y+25	; 0x19
 300:	9a 8d       	ldd	r25, Y+26	; 0x1a
 302:	73 d1       	rcall	.+742    	; 0x5ea <__cmpsf2>
 304:	88 23       	and	r24, r24
 306:	2c f4       	brge	.+10     	; 0x312 <main+0x18e>
		__ticks = 1;
 308:	81 e0       	ldi	r24, 0x01	; 1
 30a:	90 e0       	ldi	r25, 0x00	; 0
 30c:	9c 8f       	std	Y+28, r25	; 0x1c
 30e:	8b 8f       	std	Y+27, r24	; 0x1b
	else if (__tmp > 65535)
 310:	3b c0       	rjmp	.+118    	; 0x388 <main+0x204>
 312:	20 e0       	ldi	r18, 0x00	; 0
 314:	3f ef       	ldi	r19, 0xFF	; 255
 316:	4f e7       	ldi	r20, 0x7F	; 127
 318:	57 e4       	ldi	r21, 0x47	; 71
 31a:	6f 89       	ldd	r22, Y+23	; 0x17
 31c:	78 8d       	ldd	r23, Y+24	; 0x18
 31e:	89 8d       	ldd	r24, Y+25	; 0x19
 320:	9a 8d       	ldd	r25, Y+26	; 0x1a
 322:	e0 d1       	rcall	.+960    	; 0x6e4 <__gesf2>
 324:	18 16       	cp	r1, r24
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 326:	3c f5       	brge	.+78     	; 0x376 <main+0x1f2>
 328:	20 e0       	ldi	r18, 0x00	; 0
 32a:	30 e0       	ldi	r19, 0x00	; 0
 32c:	40 e2       	ldi	r20, 0x20	; 32
 32e:	51 e4       	ldi	r21, 0x41	; 65
 330:	6d 81       	ldd	r22, Y+5	; 0x05
 332:	7e 81       	ldd	r23, Y+6	; 0x06
 334:	8f 81       	ldd	r24, Y+7	; 0x07
 336:	98 85       	ldd	r25, Y+8	; 0x08
 338:	d9 d1       	rcall	.+946    	; 0x6ec <__mulsf3>
 33a:	dc 01       	movw	r26, r24
 33c:	cb 01       	movw	r24, r22
 33e:	bc 01       	movw	r22, r24
 340:	cd 01       	movw	r24, r26
 342:	57 d1       	rcall	.+686    	; 0x5f2 <__fixunssfsi>
 344:	dc 01       	movw	r26, r24
 346:	cb 01       	movw	r24, r22
 348:	9c 8f       	std	Y+28, r25	; 0x1c
 34a:	8b 8f       	std	Y+27, r24	; 0x1b
 34c:	0f c0       	rjmp	.+30     	; 0x36c <main+0x1e8>
 34e:	80 e9       	ldi	r24, 0x90	; 144
 350:	91 e0       	ldi	r25, 0x01	; 1
 352:	9e 8f       	std	Y+30, r25	; 0x1e
 354:	8d 8f       	std	Y+29, r24	; 0x1d
 356:	8d 8d       	ldd	r24, Y+29	; 0x1d
 358:	9e 8d       	ldd	r25, Y+30	; 0x1e
 35a:	01 97       	sbiw	r24, 0x01	; 1
 35c:	f1 f7       	brne	.-4      	; 0x35a <main+0x1d6>
 35e:	9e 8f       	std	Y+30, r25	; 0x1e
 360:	8d 8f       	std	Y+29, r24	; 0x1d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 362:	8b 8d       	ldd	r24, Y+27	; 0x1b
 364:	9c 8d       	ldd	r25, Y+28	; 0x1c
 366:	01 97       	sbiw	r24, 0x01	; 1
 368:	9c 8f       	std	Y+28, r25	; 0x1c
 36a:	8b 8f       	std	Y+27, r24	; 0x1b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 36c:	8b 8d       	ldd	r24, Y+27	; 0x1b
 36e:	9c 8d       	ldd	r25, Y+28	; 0x1c
 370:	89 2b       	or	r24, r25
 372:	69 f7       	brne	.-38     	; 0x34e <main+0x1ca>
 374:	13 c0       	rjmp	.+38     	; 0x39c <main+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 376:	6f 89       	ldd	r22, Y+23	; 0x17
 378:	78 8d       	ldd	r23, Y+24	; 0x18
 37a:	89 8d       	ldd	r24, Y+25	; 0x19
 37c:	9a 8d       	ldd	r25, Y+26	; 0x1a
 37e:	39 d1       	rcall	.+626    	; 0x5f2 <__fixunssfsi>
 380:	dc 01       	movw	r26, r24
 382:	cb 01       	movw	r24, r22
 384:	9c 8f       	std	Y+28, r25	; 0x1c
 386:	8b 8f       	std	Y+27, r24	; 0x1b
 388:	8b 8d       	ldd	r24, Y+27	; 0x1b
 38a:	9c 8d       	ldd	r25, Y+28	; 0x1c
 38c:	98 a3       	std	Y+32, r25	; 0x20
 38e:	8f 8f       	std	Y+31, r24	; 0x1f
 390:	8f 8d       	ldd	r24, Y+31	; 0x1f
 392:	98 a1       	ldd	r25, Y+32	; 0x20
 394:	01 97       	sbiw	r24, 0x01	; 1
 396:	f1 f7       	brne	.-4      	; 0x394 <main+0x210>
 398:	98 a3       	std	Y+32, r25	; 0x20
 39a:	8f 8f       	std	Y+31, r24	; 0x1f
                _delay_ms(10);
                writeHouse(houses);
 39c:	80 e0       	ldi	r24, 0x00	; 0
 39e:	92 e0       	ldi	r25, 0x02	; 2
 3a0:	0f d0       	rcall	.+30     	; 0x3c0 <writeHouse>
 3a2:	8c 81       	ldd	r24, Y+4	; 0x04
                writeHouse(houses);
            }
        }
        for (uint8_t i = 6; i > 0; i = i - 1)
        {
            for (uint8_t j = 0; j < 22; j = j + 1)
 3a4:	8f 5f       	subi	r24, 0xFF	; 255
 3a6:	8c 83       	std	Y+4, r24	; 0x04
 3a8:	8c 81       	ldd	r24, Y+4	; 0x04
 3aa:	86 31       	cpi	r24, 0x16	; 22
 3ac:	08 f4       	brcc	.+2      	; 0x3b0 <main+0x22c>
 3ae:	85 cf       	rjmp	.-246    	; 0x2ba <main+0x136>
 3b0:	8b 81       	ldd	r24, Y+3	; 0x03
                setHouse(j,i);
                _delay_ms(10);
                writeHouse(houses);
            }
        }
        for (uint8_t i = 6; i > 0; i = i - 1)
 3b2:	81 50       	subi	r24, 0x01	; 1
 3b4:	8b 83       	std	Y+3, r24	; 0x03
 3b6:	8b 81       	ldd	r24, Y+3	; 0x03
 3b8:	88 23       	and	r24, r24
 3ba:	09 f0       	breq	.+2      	; 0x3be <main+0x23a>
 3bc:	7c cf       	rjmp	.-264    	; 0x2b6 <main+0x132>
 3be:	f4 ce       	rjmp	.-536    	; 0x1a8 <main+0x24>

000003c0 <writeHouse>:

#include "MonopolyTreiber.h"


void writeHouse(uint8_t data[14][8])
{
 3c0:	1f 93       	push	r17
 3c2:	cf 93       	push	r28
 3c4:	df 93       	push	r29
 3c6:	ec 01       	movw	r28, r24
    uint8_t transmitdata = 0;
    uint8_t bitcounter = 0;
    for(uint8_t i = 0; i < 15; i = i + 1)
 3c8:	10 e0       	ldi	r17, 0x00	; 0
 3ca:	27 c0       	rjmp	.+78     	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
    {
        transmitdata = 0;
        for (uint8_t j = 0; j < 8; j = j + 1)
        {
            transmitdata = transmitdata << 1;
 3cc:	66 0f       	add	r22, r22
            transmitdata = (transmitdata | data[14-i][7-j]);
 3ce:	8e e0       	ldi	r24, 0x0E	; 14
 3d0:	90 e0       	ldi	r25, 0x00	; 0
 3d2:	81 1b       	sub	r24, r17
 3d4:	91 09       	sbc	r25, r1
 3d6:	88 0f       	add	r24, r24
 3d8:	99 1f       	adc	r25, r25
 3da:	88 0f       	add	r24, r24
 3dc:	99 1f       	adc	r25, r25
 3de:	88 0f       	add	r24, r24
 3e0:	99 1f       	adc	r25, r25
 3e2:	8c 0f       	add	r24, r28
 3e4:	9d 1f       	adc	r25, r29
 3e6:	27 e0       	ldi	r18, 0x07	; 7
 3e8:	30 e0       	ldi	r19, 0x00	; 0
 3ea:	24 1b       	sub	r18, r20
 3ec:	31 09       	sbc	r19, r1
 3ee:	fc 01       	movw	r30, r24
 3f0:	e2 0f       	add	r30, r18
 3f2:	f3 1f       	adc	r31, r19
 3f4:	80 81       	ld	r24, Z
 3f6:	68 2b       	or	r22, r24
    uint8_t transmitdata = 0;
    uint8_t bitcounter = 0;
    for(uint8_t i = 0; i < 15; i = i + 1)
    {
        transmitdata = 0;
        for (uint8_t j = 0; j < 8; j = j + 1)
 3f8:	4f 5f       	subi	r20, 0xFF	; 255
 3fa:	02 c0       	rjmp	.+4      	; 0x400 <__LOCK_REGION_LENGTH__>
 3fc:	40 e0       	ldi	r20, 0x00	; 0
 3fe:	60 e0       	ldi	r22, 0x00	; 0
 400:	48 30       	cpi	r20, 0x08	; 8
 402:	20 f3       	brcs	.-56     	; 0x3cc <writeHouse+0xc>
        {
            transmitdata = transmitdata << 1;
            transmitdata = (transmitdata | data[14-i][7-j]);
        }
        USART_Transmit(0,transmitdata);
 404:	70 e0       	ldi	r23, 0x00	; 0
 406:	80 e0       	ldi	r24, 0x00	; 0
 408:	90 e0       	ldi	r25, 0x00	; 0
 40a:	db d0       	rcall	.+438    	; 0x5c2 <USART_Transmit>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 40c:	8f ec       	ldi	r24, 0xCF	; 207
 40e:	97 e0       	ldi	r25, 0x07	; 7
 410:	01 97       	sbiw	r24, 0x01	; 1
 412:	f1 f7       	brne	.-4      	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
 414:	00 c0       	rjmp	.+0      	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
 416:	00 00       	nop

void writeHouse(uint8_t data[14][8])
{
    uint8_t transmitdata = 0;
    uint8_t bitcounter = 0;
    for(uint8_t i = 0; i < 15; i = i + 1)
 418:	1f 5f       	subi	r17, 0xFF	; 255
 41a:	1f 30       	cpi	r17, 0x0F	; 15
 41c:	78 f3       	brcs	.-34     	; 0x3fc <writeHouse+0x3c>
            transmitdata = (transmitdata | data[14-i][7-j]);
        }
        USART_Transmit(0,transmitdata);
        _delay_us(500);
    }
    PORTE = PORTE | 0b00001000;
 41e:	8e b1       	in	r24, 0x0e	; 14
 420:	88 60       	ori	r24, 0x08	; 8
 422:	8e b9       	out	0x0e, r24	; 14
    PORTE = PORTE & ~0b00001000;
 424:	8e b1       	in	r24, 0x0e	; 14
 426:	87 7f       	andi	r24, 0xF7	; 247
 428:	8e b9       	out	0x0e, r24	; 14
}
 42a:	df 91       	pop	r29
 42c:	cf 91       	pop	r28
 42e:	1f 91       	pop	r17
 430:	08 95       	ret

00000432 <setHouse>:

void setHouse(uint8_t FeldNr, uint8_t anzahlHaus)
{
    uint8_t anzahlLeds,hausRegister,startLed = 0;
    anzahlLeds = FeldNr * 5;    //Berechnet wie viele leds/Bit bis zum gewünschten feld kommen
 432:	98 2f       	mov	r25, r24
 434:	99 0f       	add	r25, r25
 436:	99 0f       	add	r25, r25
 438:	89 0f       	add	r24, r25
    hausRegister = anzahlLeds / 8;  //Berechnet über welches Schieberegister die Leds angesteuert werden
 43a:	98 2f       	mov	r25, r24
 43c:	96 95       	lsr	r25
 43e:	96 95       	lsr	r25
 440:	96 95       	lsr	r25
    startLed = (anzahlLeds % 8);    //Berechnet welches bit im Schieberegister das erste Haus auf dem Feld ist
 442:	87 70       	andi	r24, 0x07	; 7
    
    //Wenn 5 Häuser auf dem Feld stehen, wird nur das Hotel(rote Led) leuchten
    if (anzahlHaus == 5)
 444:	65 30       	cpi	r22, 0x05	; 5
 446:	b1 f0       	breq	.+44     	; 0x474 <setHouse+0x42>
 448:	70 e0       	ldi	r23, 0x00	; 0
 44a:	3c c0       	rjmp	.+120    	; 0x4c4 <setHouse+0x92>
    {
        //Setzt alle Häuser auf 0
        for (uint8_t i = 0; i < 4; i = i + 1)
        {
            houses[hausRegister][startLed + i] = 0;
 44c:	29 2f       	mov	r18, r25
 44e:	30 e0       	ldi	r19, 0x00	; 0
 450:	46 2f       	mov	r20, r22
 452:	50 e0       	ldi	r21, 0x00	; 0
 454:	48 0f       	add	r20, r24
 456:	51 1d       	adc	r21, r1
 458:	22 0f       	add	r18, r18
 45a:	33 1f       	adc	r19, r19
 45c:	22 0f       	add	r18, r18
 45e:	33 1f       	adc	r19, r19
 460:	22 0f       	add	r18, r18
 462:	33 1f       	adc	r19, r19
 464:	20 50       	subi	r18, 0x00	; 0
 466:	3e 4f       	sbci	r19, 0xFE	; 254
 468:	f9 01       	movw	r30, r18
 46a:	e4 0f       	add	r30, r20
 46c:	f5 1f       	adc	r31, r21
 46e:	10 82       	st	Z, r1
    
    //Wenn 5 Häuser auf dem Feld stehen, wird nur das Hotel(rote Led) leuchten
    if (anzahlHaus == 5)
    {
        //Setzt alle Häuser auf 0
        for (uint8_t i = 0; i < 4; i = i + 1)
 470:	6f 5f       	subi	r22, 0xFF	; 255
 472:	01 c0       	rjmp	.+2      	; 0x476 <setHouse+0x44>
 474:	60 e0       	ldi	r22, 0x00	; 0
 476:	64 30       	cpi	r22, 0x04	; 4
 478:	48 f3       	brcs	.-46     	; 0x44c <setHouse+0x1a>
        {
            houses[hausRegister][startLed + i] = 0;
        }
        //Setzt das Hotel auf 1
        houses[hausRegister][startLed + 4] = 1;
 47a:	e9 2f       	mov	r30, r25
 47c:	f0 e0       	ldi	r31, 0x00	; 0
 47e:	90 e0       	ldi	r25, 0x00	; 0
 480:	04 96       	adiw	r24, 0x04	; 4
 482:	ee 0f       	add	r30, r30
 484:	ff 1f       	adc	r31, r31
 486:	ee 0f       	add	r30, r30
 488:	ff 1f       	adc	r31, r31
 48a:	ee 0f       	add	r30, r30
 48c:	ff 1f       	adc	r31, r31
 48e:	e0 50       	subi	r30, 0x00	; 0
 490:	fe 4f       	sbci	r31, 0xFE	; 254
 492:	e8 0f       	add	r30, r24
 494:	f9 1f       	adc	r31, r25
 496:	81 e0       	ldi	r24, 0x01	; 1
 498:	80 83       	st	Z, r24
 49a:	08 95       	ret
    else
    {
        //schaltet die gewünschte Anzahl Häuser ein
        for (uint8_t i = 0; i < anzahlHaus; i = i + 1)
        {
            houses[hausRegister][startLed + i] = 1;
 49c:	29 2f       	mov	r18, r25
 49e:	30 e0       	ldi	r19, 0x00	; 0
 4a0:	47 2f       	mov	r20, r23
 4a2:	50 e0       	ldi	r21, 0x00	; 0
 4a4:	48 0f       	add	r20, r24
 4a6:	51 1d       	adc	r21, r1
 4a8:	22 0f       	add	r18, r18
 4aa:	33 1f       	adc	r19, r19
 4ac:	22 0f       	add	r18, r18
 4ae:	33 1f       	adc	r19, r19
 4b0:	22 0f       	add	r18, r18
 4b2:	33 1f       	adc	r19, r19
 4b4:	20 50       	subi	r18, 0x00	; 0
 4b6:	3e 4f       	sbci	r19, 0xFE	; 254
 4b8:	f9 01       	movw	r30, r18
 4ba:	e4 0f       	add	r30, r20
 4bc:	f5 1f       	adc	r31, r21
 4be:	41 e0       	ldi	r20, 0x01	; 1
 4c0:	40 83       	st	Z, r20
        houses[hausRegister][startLed + 4] = 1;
    }
    else
    {
        //schaltet die gewünschte Anzahl Häuser ein
        for (uint8_t i = 0; i < anzahlHaus; i = i + 1)
 4c2:	7f 5f       	subi	r23, 0xFF	; 255
 4c4:	76 17       	cp	r23, r22
 4c6:	50 f3       	brcs	.-44     	; 0x49c <setHouse+0x6a>
 4c8:	13 c0       	rjmp	.+38     	; 0x4f0 <setHouse+0xbe>
            houses[hausRegister][startLed + i] = 1;
        }
        //schaltet die restlichen Häuser aus
        for(uint8_t i = anzahlHaus; i < 5; i = i + 1)
        {
            houses[hausRegister][startLed + i] = 0;
 4ca:	29 2f       	mov	r18, r25
 4cc:	30 e0       	ldi	r19, 0x00	; 0
 4ce:	46 2f       	mov	r20, r22
 4d0:	50 e0       	ldi	r21, 0x00	; 0
 4d2:	48 0f       	add	r20, r24
 4d4:	51 1d       	adc	r21, r1
 4d6:	22 0f       	add	r18, r18
 4d8:	33 1f       	adc	r19, r19
 4da:	22 0f       	add	r18, r18
 4dc:	33 1f       	adc	r19, r19
 4de:	22 0f       	add	r18, r18
 4e0:	33 1f       	adc	r19, r19
 4e2:	20 50       	subi	r18, 0x00	; 0
 4e4:	3e 4f       	sbci	r19, 0xFE	; 254
 4e6:	f9 01       	movw	r30, r18
 4e8:	e4 0f       	add	r30, r20
 4ea:	f5 1f       	adc	r31, r21
 4ec:	10 82       	st	Z, r1
        for (uint8_t i = 0; i < anzahlHaus; i = i + 1)
        {
            houses[hausRegister][startLed + i] = 1;
        }
        //schaltet die restlichen Häuser aus
        for(uint8_t i = anzahlHaus; i < 5; i = i + 1)
 4ee:	6f 5f       	subi	r22, 0xFF	; 255
 4f0:	65 30       	cpi	r22, 0x05	; 5
 4f2:	58 f3       	brcs	.-42     	; 0x4ca <setHouse+0x98>
 4f4:	08 95       	ret

000004f6 <SPI_init>:
\*********************************************************************************/
void Send2SPI (uint8_t wert)
{
	SPDR = wert;					// 8Bits senden
	while(!(SPSR & (1 << SPIF)));	// warten bis sendung erfolgte
}
 4f6:	8c b5       	in	r24, 0x2c	; 44
 4f8:	81 65       	ori	r24, 0x51	; 81
 4fa:	8c bd       	out	0x2c, r24	; 44
 4fc:	8d b5       	in	r24, 0x2d	; 45
 4fe:	81 60       	ori	r24, 0x01	; 1
 500:	8d bd       	out	0x2d, r24	; 45
 502:	08 95       	ret

00000504 <SPI_init_all_USART>:
 504:	e4 ec       	ldi	r30, 0xC4	; 196
 506:	f0 e0       	ldi	r31, 0x00	; 0
 508:	11 82       	std	Z+1, r1	; 0x01
 50a:	10 82       	st	Z, r1
 50c:	30 ec       	ldi	r19, 0xC0	; 192
 50e:	30 93 c2 00 	sts	0x00C2, r19	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7c00c2>
 512:	28 e1       	ldi	r18, 0x18	; 24
 514:	20 93 c1 00 	sts	0x00C1, r18	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7c00c1>
 518:	90 e0       	ldi	r25, 0x00	; 0
 51a:	91 83       	std	Z+1, r25	; 0x01
 51c:	80 83       	st	Z, r24
 51e:	ec ec       	ldi	r30, 0xCC	; 204
 520:	f0 e0       	ldi	r31, 0x00	; 0
 522:	11 82       	std	Z+1, r1	; 0x01
 524:	10 82       	st	Z, r1
 526:	30 93 ca 00 	sts	0x00CA, r19	; 0x8000ca <__TEXT_REGION_LENGTH__+0x7c00ca>
 52a:	20 93 c9 00 	sts	0x00C9, r18	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7c00c9>
 52e:	91 83       	std	Z+1, r25	; 0x01
 530:	80 83       	st	Z, r24
 532:	e4 ed       	ldi	r30, 0xD4	; 212
 534:	f0 e0       	ldi	r31, 0x00	; 0
 536:	11 82       	std	Z+1, r1	; 0x01
 538:	10 82       	st	Z, r1
 53a:	30 93 d2 00 	sts	0x00D2, r19	; 0x8000d2 <__TEXT_REGION_LENGTH__+0x7c00d2>
 53e:	20 93 d1 00 	sts	0x00D1, r18	; 0x8000d1 <__TEXT_REGION_LENGTH__+0x7c00d1>
 542:	91 83       	std	Z+1, r25	; 0x01
 544:	80 83       	st	Z, r24
 546:	e4 e3       	ldi	r30, 0x34	; 52
 548:	f1 e0       	ldi	r31, 0x01	; 1
 54a:	11 82       	std	Z+1, r1	; 0x01
 54c:	10 82       	st	Z, r1
 54e:	30 93 32 01 	sts	0x0132, r19	; 0x800132 <__TEXT_REGION_LENGTH__+0x7c0132>
 552:	20 93 31 01 	sts	0x0131, r18	; 0x800131 <__TEXT_REGION_LENGTH__+0x7c0131>
 556:	91 83       	std	Z+1, r25	; 0x01
 558:	80 83       	st	Z, r24
 55a:	08 95       	ret

0000055c <SPI_init_all>:
 55c:	cf 93       	push	r28
 55e:	c8 2f       	mov	r28, r24
 560:	ca df       	rcall	.-108    	; 0x4f6 <SPI_init>
 562:	8c 2f       	mov	r24, r28
 564:	cf df       	rcall	.-98     	; 0x504 <SPI_init_all_USART>
 566:	cf 91       	pop	r28
 568:	08 95       	ret

0000056a <USART0_Transmit>:

void USART0_Transmit(uint8_t data)
{
	/* Wait for empty transmit buffer */
	while (!( UCSR0A & (1<<UDRE0)));
 56a:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7c00c0>
 56e:	95 ff       	sbrs	r25, 5
 570:	fc cf       	rjmp	.-8      	; 0x56a <USART0_Transmit>
	/* Put data into buffer, sends the data */
	UDR0 = data;
 572:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
	/* Wait for data to be received */
	while (!(UCSR0A & (1<<RXC0)));
 576:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7c00c0>
 57a:	88 23       	and	r24, r24
 57c:	e4 f7       	brge	.-8      	; 0x576 <USART0_Transmit+0xc>
}
 57e:	08 95       	ret

00000580 <USART1_Transmit>:

void USART1_Transmit(uint8_t data)
{
	/* Wait for empty transmit buffer */
	while (!( UCSR1A & (1<<UDRE1)));
 580:	90 91 c8 00 	lds	r25, 0x00C8	; 0x8000c8 <__TEXT_REGION_LENGTH__+0x7c00c8>
 584:	95 ff       	sbrs	r25, 5
 586:	fc cf       	rjmp	.-8      	; 0x580 <USART1_Transmit>
	/* Put data into buffer, sends the data */
	UDR1 = data;
 588:	80 93 ce 00 	sts	0x00CE, r24	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7c00ce>
	/* Wait for data to be received */
	while (!(UCSR1A & (1<<RXC1)));
 58c:	80 91 c8 00 	lds	r24, 0x00C8	; 0x8000c8 <__TEXT_REGION_LENGTH__+0x7c00c8>
 590:	88 23       	and	r24, r24
 592:	e4 f7       	brge	.-8      	; 0x58c <USART1_Transmit+0xc>
}
 594:	08 95       	ret

00000596 <USART2_Transmit>:

void USART2_Transmit(uint8_t data)
{
	/* Wait for empty transmit buffer */
	while (!( UCSR2A & (1<<UDRE2)));
 596:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__TEXT_REGION_LENGTH__+0x7c00d0>
 59a:	95 ff       	sbrs	r25, 5
 59c:	fc cf       	rjmp	.-8      	; 0x596 <USART2_Transmit>
	/* Put data into buffer, sends the data */
	UDR2 = data;
 59e:	80 93 d6 00 	sts	0x00D6, r24	; 0x8000d6 <__TEXT_REGION_LENGTH__+0x7c00d6>
	/* Wait for data to be received */
	while (!(UCSR2A & (1<<RXC2)));
 5a2:	80 91 d0 00 	lds	r24, 0x00D0	; 0x8000d0 <__TEXT_REGION_LENGTH__+0x7c00d0>
 5a6:	88 23       	and	r24, r24
 5a8:	e4 f7       	brge	.-8      	; 0x5a2 <USART2_Transmit+0xc>
}
 5aa:	08 95       	ret

000005ac <USART3_Transmit>:

void USART3_Transmit(uint8_t data)
{
	/* Wait for empty transmit buffer */
	while (!( UCSR3A & (1<<UDRE3)));
 5ac:	90 91 30 01 	lds	r25, 0x0130	; 0x800130 <__TEXT_REGION_LENGTH__+0x7c0130>
 5b0:	95 ff       	sbrs	r25, 5
 5b2:	fc cf       	rjmp	.-8      	; 0x5ac <USART3_Transmit>
	/* Put data into buffer, sends the data */
	UDR3 = data;
 5b4:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <__TEXT_REGION_LENGTH__+0x7c0136>
	/* Wait for data to be received */
	while (!(UCSR3A & (1<<RXC3)));
 5b8:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <__TEXT_REGION_LENGTH__+0x7c0130>
 5bc:	88 23       	and	r24, r24
 5be:	e4 f7       	brge	.-8      	; 0x5b8 <USART3_Transmit+0xc>
}
 5c0:	08 95       	ret

000005c2 <USART_Transmit>:

void USART_Transmit(uint8_t usart_wahl, uint8_t data)
{
	switch (usart_wahl)
 5c2:	81 30       	cpi	r24, 0x01	; 1
 5c4:	49 f0       	breq	.+18     	; 0x5d8 <USART_Transmit+0x16>
 5c6:	28 f0       	brcs	.+10     	; 0x5d2 <USART_Transmit+0x10>
 5c8:	82 30       	cpi	r24, 0x02	; 2
 5ca:	49 f0       	breq	.+18     	; 0x5de <USART_Transmit+0x1c>
 5cc:	83 30       	cpi	r24, 0x03	; 3
 5ce:	51 f0       	breq	.+20     	; 0x5e4 <USART_Transmit+0x22>
 5d0:	08 95       	ret
	{
		case 0:		USART0_Transmit(data);
 5d2:	86 2f       	mov	r24, r22
 5d4:	ca cf       	rjmp	.-108    	; 0x56a <USART0_Transmit>
					break;
 5d6:	08 95       	ret
		case 1:		USART1_Transmit(data);
 5d8:	86 2f       	mov	r24, r22
 5da:	d2 cf       	rjmp	.-92     	; 0x580 <USART1_Transmit>
					break;
		case 2:		USART2_Transmit(data);
 5dc:	08 95       	ret
 5de:	86 2f       	mov	r24, r22
					break;
 5e0:	da cf       	rjmp	.-76     	; 0x596 <USART2_Transmit>
		case 3:		USART3_Transmit(data);
 5e2:	08 95       	ret
 5e4:	86 2f       	mov	r24, r22
 5e6:	e2 cf       	rjmp	.-60     	; 0x5ac <USART3_Transmit>
 5e8:	08 95       	ret

000005ea <__cmpsf2>:
 5ea:	2f d0       	rcall	.+94     	; 0x64a <__fp_cmp>
 5ec:	08 f4       	brcc	.+2      	; 0x5f0 <__cmpsf2+0x6>
 5ee:	81 e0       	ldi	r24, 0x01	; 1
 5f0:	08 95       	ret

000005f2 <__fixunssfsi>:
 5f2:	57 d0       	rcall	.+174    	; 0x6a2 <__fp_splitA>
 5f4:	88 f0       	brcs	.+34     	; 0x618 <__fixunssfsi+0x26>
 5f6:	9f 57       	subi	r25, 0x7F	; 127
 5f8:	90 f0       	brcs	.+36     	; 0x61e <__fixunssfsi+0x2c>
 5fa:	b9 2f       	mov	r27, r25
 5fc:	99 27       	eor	r25, r25
 5fe:	b7 51       	subi	r27, 0x17	; 23
 600:	a0 f0       	brcs	.+40     	; 0x62a <__fixunssfsi+0x38>
 602:	d1 f0       	breq	.+52     	; 0x638 <__fixunssfsi+0x46>
 604:	66 0f       	add	r22, r22
 606:	77 1f       	adc	r23, r23
 608:	88 1f       	adc	r24, r24
 60a:	99 1f       	adc	r25, r25
 60c:	1a f0       	brmi	.+6      	; 0x614 <__fixunssfsi+0x22>
 60e:	ba 95       	dec	r27
 610:	c9 f7       	brne	.-14     	; 0x604 <__fixunssfsi+0x12>
 612:	12 c0       	rjmp	.+36     	; 0x638 <__fixunssfsi+0x46>
 614:	b1 30       	cpi	r27, 0x01	; 1
 616:	81 f0       	breq	.+32     	; 0x638 <__fixunssfsi+0x46>
 618:	5e d0       	rcall	.+188    	; 0x6d6 <__fp_zero>
 61a:	b1 e0       	ldi	r27, 0x01	; 1
 61c:	08 95       	ret
 61e:	5b c0       	rjmp	.+182    	; 0x6d6 <__fp_zero>
 620:	67 2f       	mov	r22, r23
 622:	78 2f       	mov	r23, r24
 624:	88 27       	eor	r24, r24
 626:	b8 5f       	subi	r27, 0xF8	; 248
 628:	39 f0       	breq	.+14     	; 0x638 <__fixunssfsi+0x46>
 62a:	b9 3f       	cpi	r27, 0xF9	; 249
 62c:	cc f3       	brlt	.-14     	; 0x620 <__fixunssfsi+0x2e>
 62e:	86 95       	lsr	r24
 630:	77 95       	ror	r23
 632:	67 95       	ror	r22
 634:	b3 95       	inc	r27
 636:	d9 f7       	brne	.-10     	; 0x62e <__fixunssfsi+0x3c>
 638:	3e f4       	brtc	.+14     	; 0x648 <__fixunssfsi+0x56>
 63a:	90 95       	com	r25
 63c:	80 95       	com	r24
 63e:	70 95       	com	r23
 640:	61 95       	neg	r22
 642:	7f 4f       	sbci	r23, 0xFF	; 255
 644:	8f 4f       	sbci	r24, 0xFF	; 255
 646:	9f 4f       	sbci	r25, 0xFF	; 255
 648:	08 95       	ret

0000064a <__fp_cmp>:
 64a:	99 0f       	add	r25, r25
 64c:	00 08       	sbc	r0, r0
 64e:	55 0f       	add	r21, r21
 650:	aa 0b       	sbc	r26, r26
 652:	e0 e8       	ldi	r30, 0x80	; 128
 654:	fe ef       	ldi	r31, 0xFE	; 254
 656:	16 16       	cp	r1, r22
 658:	17 06       	cpc	r1, r23
 65a:	e8 07       	cpc	r30, r24
 65c:	f9 07       	cpc	r31, r25
 65e:	c0 f0       	brcs	.+48     	; 0x690 <__fp_cmp+0x46>
 660:	12 16       	cp	r1, r18
 662:	13 06       	cpc	r1, r19
 664:	e4 07       	cpc	r30, r20
 666:	f5 07       	cpc	r31, r21
 668:	98 f0       	brcs	.+38     	; 0x690 <__fp_cmp+0x46>
 66a:	62 1b       	sub	r22, r18
 66c:	73 0b       	sbc	r23, r19
 66e:	84 0b       	sbc	r24, r20
 670:	95 0b       	sbc	r25, r21
 672:	39 f4       	brne	.+14     	; 0x682 <__fp_cmp+0x38>
 674:	0a 26       	eor	r0, r26
 676:	61 f0       	breq	.+24     	; 0x690 <__fp_cmp+0x46>
 678:	23 2b       	or	r18, r19
 67a:	24 2b       	or	r18, r20
 67c:	25 2b       	or	r18, r21
 67e:	21 f4       	brne	.+8      	; 0x688 <__fp_cmp+0x3e>
 680:	08 95       	ret
 682:	0a 26       	eor	r0, r26
 684:	09 f4       	brne	.+2      	; 0x688 <__fp_cmp+0x3e>
 686:	a1 40       	sbci	r26, 0x01	; 1
 688:	a6 95       	lsr	r26
 68a:	8f ef       	ldi	r24, 0xFF	; 255
 68c:	81 1d       	adc	r24, r1
 68e:	81 1d       	adc	r24, r1
 690:	08 95       	ret

00000692 <__fp_split3>:
 692:	57 fd       	sbrc	r21, 7
 694:	90 58       	subi	r25, 0x80	; 128
 696:	44 0f       	add	r20, r20
 698:	55 1f       	adc	r21, r21
 69a:	59 f0       	breq	.+22     	; 0x6b2 <__fp_splitA+0x10>
 69c:	5f 3f       	cpi	r21, 0xFF	; 255
 69e:	71 f0       	breq	.+28     	; 0x6bc <__fp_splitA+0x1a>
 6a0:	47 95       	ror	r20

000006a2 <__fp_splitA>:
 6a2:	88 0f       	add	r24, r24
 6a4:	97 fb       	bst	r25, 7
 6a6:	99 1f       	adc	r25, r25
 6a8:	61 f0       	breq	.+24     	; 0x6c2 <__fp_splitA+0x20>
 6aa:	9f 3f       	cpi	r25, 0xFF	; 255
 6ac:	79 f0       	breq	.+30     	; 0x6cc <__fp_splitA+0x2a>
 6ae:	87 95       	ror	r24
 6b0:	08 95       	ret
 6b2:	12 16       	cp	r1, r18
 6b4:	13 06       	cpc	r1, r19
 6b6:	14 06       	cpc	r1, r20
 6b8:	55 1f       	adc	r21, r21
 6ba:	f2 cf       	rjmp	.-28     	; 0x6a0 <__fp_split3+0xe>
 6bc:	46 95       	lsr	r20
 6be:	f1 df       	rcall	.-30     	; 0x6a2 <__fp_splitA>
 6c0:	08 c0       	rjmp	.+16     	; 0x6d2 <__fp_splitA+0x30>
 6c2:	16 16       	cp	r1, r22
 6c4:	17 06       	cpc	r1, r23
 6c6:	18 06       	cpc	r1, r24
 6c8:	99 1f       	adc	r25, r25
 6ca:	f1 cf       	rjmp	.-30     	; 0x6ae <__fp_splitA+0xc>
 6cc:	86 95       	lsr	r24
 6ce:	71 05       	cpc	r23, r1
 6d0:	61 05       	cpc	r22, r1
 6d2:	08 94       	sec
 6d4:	08 95       	ret

000006d6 <__fp_zero>:
 6d6:	e8 94       	clt

000006d8 <__fp_szero>:
 6d8:	bb 27       	eor	r27, r27
 6da:	66 27       	eor	r22, r22
 6dc:	77 27       	eor	r23, r23
 6de:	cb 01       	movw	r24, r22
 6e0:	97 f9       	bld	r25, 7
 6e2:	08 95       	ret

000006e4 <__gesf2>:
 6e4:	b2 df       	rcall	.-156    	; 0x64a <__fp_cmp>
 6e6:	08 f4       	brcc	.+2      	; 0x6ea <__gesf2+0x6>
 6e8:	8f ef       	ldi	r24, 0xFF	; 255
 6ea:	08 95       	ret

000006ec <__mulsf3>:
 6ec:	0b d0       	rcall	.+22     	; 0x704 <__mulsf3x>
 6ee:	78 c0       	rjmp	.+240    	; 0x7e0 <__fp_round>
 6f0:	69 d0       	rcall	.+210    	; 0x7c4 <__fp_pscA>
 6f2:	28 f0       	brcs	.+10     	; 0x6fe <__mulsf3+0x12>
 6f4:	6e d0       	rcall	.+220    	; 0x7d2 <__fp_pscB>
 6f6:	18 f0       	brcs	.+6      	; 0x6fe <__mulsf3+0x12>
 6f8:	95 23       	and	r25, r21
 6fa:	09 f0       	breq	.+2      	; 0x6fe <__mulsf3+0x12>
 6fc:	5a c0       	rjmp	.+180    	; 0x7b2 <__fp_inf>
 6fe:	5f c0       	rjmp	.+190    	; 0x7be <__fp_nan>
 700:	11 24       	eor	r1, r1
 702:	ea cf       	rjmp	.-44     	; 0x6d8 <__fp_szero>

00000704 <__mulsf3x>:
 704:	c6 df       	rcall	.-116    	; 0x692 <__fp_split3>
 706:	a0 f3       	brcs	.-24     	; 0x6f0 <__mulsf3+0x4>

00000708 <__mulsf3_pse>:
 708:	95 9f       	mul	r25, r21
 70a:	d1 f3       	breq	.-12     	; 0x700 <__mulsf3+0x14>
 70c:	95 0f       	add	r25, r21
 70e:	50 e0       	ldi	r21, 0x00	; 0
 710:	55 1f       	adc	r21, r21
 712:	62 9f       	mul	r22, r18
 714:	f0 01       	movw	r30, r0
 716:	72 9f       	mul	r23, r18
 718:	bb 27       	eor	r27, r27
 71a:	f0 0d       	add	r31, r0
 71c:	b1 1d       	adc	r27, r1
 71e:	63 9f       	mul	r22, r19
 720:	aa 27       	eor	r26, r26
 722:	f0 0d       	add	r31, r0
 724:	b1 1d       	adc	r27, r1
 726:	aa 1f       	adc	r26, r26
 728:	64 9f       	mul	r22, r20
 72a:	66 27       	eor	r22, r22
 72c:	b0 0d       	add	r27, r0
 72e:	a1 1d       	adc	r26, r1
 730:	66 1f       	adc	r22, r22
 732:	82 9f       	mul	r24, r18
 734:	22 27       	eor	r18, r18
 736:	b0 0d       	add	r27, r0
 738:	a1 1d       	adc	r26, r1
 73a:	62 1f       	adc	r22, r18
 73c:	73 9f       	mul	r23, r19
 73e:	b0 0d       	add	r27, r0
 740:	a1 1d       	adc	r26, r1
 742:	62 1f       	adc	r22, r18
 744:	83 9f       	mul	r24, r19
 746:	a0 0d       	add	r26, r0
 748:	61 1d       	adc	r22, r1
 74a:	22 1f       	adc	r18, r18
 74c:	74 9f       	mul	r23, r20
 74e:	33 27       	eor	r19, r19
 750:	a0 0d       	add	r26, r0
 752:	61 1d       	adc	r22, r1
 754:	23 1f       	adc	r18, r19
 756:	84 9f       	mul	r24, r20
 758:	60 0d       	add	r22, r0
 75a:	21 1d       	adc	r18, r1
 75c:	82 2f       	mov	r24, r18
 75e:	76 2f       	mov	r23, r22
 760:	6a 2f       	mov	r22, r26
 762:	11 24       	eor	r1, r1
 764:	9f 57       	subi	r25, 0x7F	; 127
 766:	50 40       	sbci	r21, 0x00	; 0
 768:	8a f0       	brmi	.+34     	; 0x78c <__mulsf3_pse+0x84>
 76a:	e1 f0       	breq	.+56     	; 0x7a4 <__mulsf3_pse+0x9c>
 76c:	88 23       	and	r24, r24
 76e:	4a f0       	brmi	.+18     	; 0x782 <__mulsf3_pse+0x7a>
 770:	ee 0f       	add	r30, r30
 772:	ff 1f       	adc	r31, r31
 774:	bb 1f       	adc	r27, r27
 776:	66 1f       	adc	r22, r22
 778:	77 1f       	adc	r23, r23
 77a:	88 1f       	adc	r24, r24
 77c:	91 50       	subi	r25, 0x01	; 1
 77e:	50 40       	sbci	r21, 0x00	; 0
 780:	a9 f7       	brne	.-22     	; 0x76c <__mulsf3_pse+0x64>
 782:	9e 3f       	cpi	r25, 0xFE	; 254
 784:	51 05       	cpc	r21, r1
 786:	70 f0       	brcs	.+28     	; 0x7a4 <__mulsf3_pse+0x9c>
 788:	14 c0       	rjmp	.+40     	; 0x7b2 <__fp_inf>
 78a:	a6 cf       	rjmp	.-180    	; 0x6d8 <__fp_szero>
 78c:	5f 3f       	cpi	r21, 0xFF	; 255
 78e:	ec f3       	brlt	.-6      	; 0x78a <__mulsf3_pse+0x82>
 790:	98 3e       	cpi	r25, 0xE8	; 232
 792:	dc f3       	brlt	.-10     	; 0x78a <__mulsf3_pse+0x82>
 794:	86 95       	lsr	r24
 796:	77 95       	ror	r23
 798:	67 95       	ror	r22
 79a:	b7 95       	ror	r27
 79c:	f7 95       	ror	r31
 79e:	e7 95       	ror	r30
 7a0:	9f 5f       	subi	r25, 0xFF	; 255
 7a2:	c1 f7       	brne	.-16     	; 0x794 <__mulsf3_pse+0x8c>
 7a4:	fe 2b       	or	r31, r30
 7a6:	88 0f       	add	r24, r24
 7a8:	91 1d       	adc	r25, r1
 7aa:	96 95       	lsr	r25
 7ac:	87 95       	ror	r24
 7ae:	97 f9       	bld	r25, 7
 7b0:	08 95       	ret

000007b2 <__fp_inf>:
 7b2:	97 f9       	bld	r25, 7
 7b4:	9f 67       	ori	r25, 0x7F	; 127
 7b6:	80 e8       	ldi	r24, 0x80	; 128
 7b8:	70 e0       	ldi	r23, 0x00	; 0
 7ba:	60 e0       	ldi	r22, 0x00	; 0
 7bc:	08 95       	ret

000007be <__fp_nan>:
 7be:	9f ef       	ldi	r25, 0xFF	; 255
 7c0:	80 ec       	ldi	r24, 0xC0	; 192
 7c2:	08 95       	ret

000007c4 <__fp_pscA>:
 7c4:	00 24       	eor	r0, r0
 7c6:	0a 94       	dec	r0
 7c8:	16 16       	cp	r1, r22
 7ca:	17 06       	cpc	r1, r23
 7cc:	18 06       	cpc	r1, r24
 7ce:	09 06       	cpc	r0, r25
 7d0:	08 95       	ret

000007d2 <__fp_pscB>:
 7d2:	00 24       	eor	r0, r0
 7d4:	0a 94       	dec	r0
 7d6:	12 16       	cp	r1, r18
 7d8:	13 06       	cpc	r1, r19
 7da:	14 06       	cpc	r1, r20
 7dc:	05 06       	cpc	r0, r21
 7de:	08 95       	ret

000007e0 <__fp_round>:
 7e0:	09 2e       	mov	r0, r25
 7e2:	03 94       	inc	r0
 7e4:	00 0c       	add	r0, r0
 7e6:	11 f4       	brne	.+4      	; 0x7ec <__fp_round+0xc>
 7e8:	88 23       	and	r24, r24
 7ea:	52 f0       	brmi	.+20     	; 0x800 <__fp_round+0x20>
 7ec:	bb 0f       	add	r27, r27
 7ee:	40 f4       	brcc	.+16     	; 0x800 <__fp_round+0x20>
 7f0:	bf 2b       	or	r27, r31
 7f2:	11 f4       	brne	.+4      	; 0x7f8 <__fp_round+0x18>
 7f4:	60 ff       	sbrs	r22, 0
 7f6:	04 c0       	rjmp	.+8      	; 0x800 <__fp_round+0x20>
 7f8:	6f 5f       	subi	r22, 0xFF	; 255
 7fa:	7f 4f       	sbci	r23, 0xFF	; 255
 7fc:	8f 4f       	sbci	r24, 0xFF	; 255
 7fe:	9f 4f       	sbci	r25, 0xFF	; 255
 800:	08 95       	ret

00000802 <_exit>:
 802:	f8 94       	cli

00000804 <__stop_program>:
 804:	ff cf       	rjmp	.-2      	; 0x804 <__stop_program>
