The following files were generated for 'v7_pcie' in directory
C:\Users\vsilantiev\Documents\LASTWAC701\WRAPPERLASTAC701\ipcore_dir\

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * v7_pcie.xco

Misc Files Generator:
   Please see the core data sheet.

   * v7_pcie/implement/fsbl_zc706.elf

Generate EJava outputs:
   Please see the core data sheet.

   * v7_pcie/example_design/EP_MEM.vhd
   * v7_pcie/example_design/PIO.vhd
   * v7_pcie/example_design/PIO_EP.vhd
   * v7_pcie/example_design/PIO_EP_MEM_ACCESS.vhd
   * v7_pcie/example_design/PIO_RX_ENGINE.vhd
   * v7_pcie/example_design/PIO_TO_CTRL.vhd
   * v7_pcie/example_design/PIO_TX_ENGINE.vhd
   * v7_pcie/example_design/pcie_app_7x.vhd
   * v7_pcie/example_design/v7_pcie_fast_cfg_init_cntr.vhd
   * v7_pcie/example_design/xilinx_pcie_2_1_ep_7x.vhd
   * v7_pcie/example_design/xilinx_pcie_2_1_ep_7x_04_lane_gen2_xc7a200t-fbg676-2-PCIE_X0Y0.ucf
   * v7_pcie/example_design/xilinx_pcie_2_1_ep_7x_04_lane_gen2_xc7a200t-fbg676-2-PCIE_X0Y0.xdc
   * v7_pcie/hierarchy.txt
   * v7_pcie/implement/implement.bat
   * v7_pcie/implement/implement.sh
   * v7_pcie/implement/planAhead_rdn.bat
   * v7_pcie/implement/planAhead_rdn.sh
   * v7_pcie/implement/planAhead_rdn.tcl
   * v7_pcie/implement/xilinx_pcie_2_1_ep_7x.prj
   * v7_pcie/implement/xilinx_pcie_2_1_ep_7x.xcf
   * v7_pcie/implement/xilinx_pcie_2_1_ep_7x.xst
   * v7_pcie/simulation/dsport/pci_exp_usrapp_cfg.vhd
   * v7_pcie/simulation/dsport/pci_exp_usrapp_pl.vhd
   * v7_pcie/simulation/dsport/pci_exp_usrapp_rx.vhd
   * v7_pcie/simulation/dsport/pci_exp_usrapp_tx.vhd
   * v7_pcie/simulation/dsport/pcie_2_1_rport_7x.vhd
   * v7_pcie/simulation/dsport/pcie_axi_trn_bridge.vhd
   * v7_pcie/simulation/dsport/test_interface.vhd
   * v7_pcie/simulation/dsport/xilinx_pcie_2_1_rport_7x.vhd
   * v7_pcie/simulation/functional/board.f
   * v7_pcie/simulation/functional/board.vhd
   * v7_pcie/simulation/functional/board_vlog.f
   * v7_pcie/simulation/functional/isim_cmd.tcl
   * v7_pcie/simulation/functional/simulate_isim.bat
   * v7_pcie/simulation/functional/simulate_isim.sh
   * v7_pcie/simulation/functional/simulate_mti.do
   * v7_pcie/simulation/functional/sys_clk_gen.vhd
   * v7_pcie/simulation/functional/sys_clk_gen_ds.vhd
   * v7_pcie/simulation/functional/wave.do
   * v7_pcie/simulation/tests/tests.vhd
   * v7_pcie/source/v7_pcie.vhd
   * v7_pcie/source/v7_pcie_axi_basic_rx.vhd
   * v7_pcie/source/v7_pcie_axi_basic_rx_null_gen.vhd
   * v7_pcie/source/v7_pcie_axi_basic_rx_pipeline.vhd
   * v7_pcie/source/v7_pcie_axi_basic_top.vhd
   * v7_pcie/source/v7_pcie_axi_basic_tx.vhd
   * v7_pcie/source/v7_pcie_axi_basic_tx_pipeline.vhd
   * v7_pcie/source/v7_pcie_axi_basic_tx_thrtl_ctl.vhd
   * v7_pcie/source/v7_pcie_gt_rx_valid_filter_7x.vhd
   * v7_pcie/source/v7_pcie_gt_top.vhd
   * v7_pcie/source/v7_pcie_gt_wrapper.v
   * v7_pcie/source/v7_pcie_gtp_pipe_drp.v
   * v7_pcie/source/v7_pcie_gtp_pipe_rate.v
   * v7_pcie/source/v7_pcie_gtp_pipe_reset.v
   * v7_pcie/source/v7_pcie_pcie_7x.vhd
   * v7_pcie/source/v7_pcie_pcie_bram_7x.vhd
   * v7_pcie/source/v7_pcie_pcie_bram_top_7x.vhd
   * v7_pcie/source/v7_pcie_pcie_brams_7x.vhd
   * v7_pcie/source/v7_pcie_pcie_pipe_lane.vhd
   * v7_pcie/source/v7_pcie_pcie_pipe_misc.vhd
   * v7_pcie/source/v7_pcie_pcie_pipe_pipeline.vhd
   * v7_pcie/source/v7_pcie_pcie_top.vhd
   * v7_pcie/source/v7_pcie_pipe_clock.v
   * v7_pcie/source/v7_pcie_pipe_drp.v
   * v7_pcie/source/v7_pcie_pipe_eq.v
   * v7_pcie/source/v7_pcie_pipe_rate.v
   * v7_pcie/source/v7_pcie_pipe_reset.v
   * v7_pcie/source/v7_pcie_pipe_sync.v
   * v7_pcie/source/v7_pcie_pipe_user.v
   * v7_pcie/source/v7_pcie_pipe_wrapper.v
   * v7_pcie/source/v7_pcie_qpll_drp.v
   * v7_pcie/source/v7_pcie_qpll_reset.v
   * v7_pcie/source/v7_pcie_qpll_wrapper.v
   * v7_pcie/source/v7_pcie_rxeq_scan.v
   * v7_pcie.vho

All Documents Generator:
   Please see the core data sheet.

   * v7_pcie/doc/pcie_7x_v1_11_readme.txt
   * v7_pcie/doc/pg054-7series-pcie.pdf

Generate XMDF file:
   ISE Project Navigator interface file. ISE uses this file to determine how the
   files output by CORE Generator for the core can be integrated into your ISE
   project.

   * v7_pcie_xmdf.tcl

Generate ISE project file:
   ISE Project Navigator support files. These are generated files and should not
   be edited directly.

   * v7_pcie.gise
   * v7_pcie.xise

Deliver Readme:
   Readme file for the IP.

   * v7_pcie_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * v7_pcie_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

