// Seed: 2832580806
module module_0 (
    output wor void id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    input tri0 id_4,
    input wor id_5,
    input wire id_6,
    input uwire id_7,
    output wor id_8
);
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    output supply1 id_4,
    output logic id_5,
    input wand id_6
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_6,
      id_2,
      id_6,
      id_0,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_5 = 0;
  generate
    always id_5 = id_2;
    tri0 [1 : -1] id_8[1 'b0 : 1], id_9, id_10, id_11, id_12;
  endgenerate
  assign id_12 = 1'b0 + 1'd0;
  logic id_13;
  ;
endmodule : SymbolIdentifier
