// Seed: 2280645399
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    input tri id_4,
    output supply0 id_5
);
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    input wand id_5
    , id_10,
    input wand id_6,
    input wire id_7,
    input wand id_8
);
  assign id_0  = 1;
  assign id_10 = 1'b0;
  tri0 id_11 = 1;
  module_0(
      id_0, id_6, id_0, id_8, id_6, id_0
  );
endmodule
