<?xml version="1.0" encoding="UTF-8"?>
<module id="Sys" HW_revision="" XML_version="1" description="System Modules">

<!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
<!-- Filename:Hercules_SYS_spec_5.8.0.xml                      -->
<!-- Version:1.0                                           -->

  <register id="SysPc1" acronym="SysPc1" offset="0x00" width="32" description="Sys Pin Control Register 1"></register>
  <register id="SysPc2" acronym="SysPc2" offset="0x04" width="32" description="Sys Pin Control Register 2"></register>
  <register id="SysPc3" acronym="SysPc3" offset="0x08" width="32" description="Sys Pin Control Register 3"></register>
  <register id="SysPc4" acronym="SysPc4" offset="0x0C" width="32" description="Sys Pin Control Register 4"></register>
  <register id="SysPc5" acronym="SysPc5" offset="0x10" width="32" description="Sys Pin Control Register 5"></register>
  <register id="SysPc6" acronym="SysPc6" offset="0x14" width="32" description="Sys Pin Control Register 6"></register>
  <register id="SysPc7" acronym="SysPc7" offset="0x18" width="32" description="Sys Pin Control Register 7"></register>
  <register id="SysPc8" acronym="SysPc8" offset="0x1C" width="32" description="Sys Pin Control Register 8"></register>
  <register id="SysPc9" acronym="SysPc9" offset="0x20" width="32" description="Sys Pin Control Register 9"></register>
  <register id="CsDis" acronym="CsDis" offset="0x30" width="32" description="Clock Source Disable Register"></register>
  <register id="CsDisSet" acronym="CsDisSet" offset="0x34" width="32" description="Clock Source Disable Set Register"></register>
  <register id="CsDisClr" acronym="CsDisClr" offset="0x38" width="32" description="Clock Source Disable Clear Register"></register>
  <register id="CdDis" acronym="CdDis" offset="0x3C" width="32" description="Clock Domain Disable Register"></register>
  <register id="CdDisSet" acronym="CdDisSet" offset="0x40" width="32" description="Clock Domain Disable Set Register"></register>
  <register id="CdDisClr" acronym="CdDisClr" offset="0x44" width="32" description="Clock Domain Disable Clear Register"></register>
  <register id="GhvSrc" acronym="GhvSrc" offset="0x48" width="32" description="GClk, HClk, VClk, and VClk2 Source Register"></register>
  <register id="VlckASrc" acronym="VlckASrc" offset="0x4C" width="32" description="Peripheral Asynchronous Clock Source Register"></register>
  <register id="RclkSrc" acronym="RclkSrc" offset="0x50" width="32" description="RTI Clock Source Register"></register>
  <register id="CsVStat" acronym="CsVStat" offset="0x54" width="32" description="Clock Source Valid Status Register"></register>
  <register id="MstGlbCtrl" acronym="MstGlbCtrl" offset="0x58" width="32" description="Memory Self-Test Global Control Register"></register>
  <register id="MinitGlbCtrl" acronym="MinitGlbCtrl" offset="0x5C" width="32" description="Memory Hardware Initialization Global Control Register"></register>
  <register id="MsInEna" acronym="MsInEna" offset="0x60" width="32" description="MBIST Controller/Memory Initialization Enable Register"></register>
  <register id="MstFail" acronym="MstFail" offset="0x64" width="32" description="Memory Self-Test Fail Status Register"></register>
  <register id="MstCgStat" acronym="MstCgStat" offset="0x68" width="32" description="MstC Global Status Register"></register>
  <register id="MIniStat" acronym="MIniStat" offset="0x6C" width="32" description="Memory Hardware Initialization Status Register"></register>
  <register id="PllCtl1" acronym="PllCtl1" offset="0x70" width="32" description="Pll Control Register 1"></register>
  <register id="PllCtl2" acronym="PllCtl2" offset="0x74" width="32" description="Pll Control Register 2"></register>
  <register id="SysPc10" acronym="SysPc10" offset="0x78" width="32" description="Sys Pin Control Register 10"></register>
  <register id="DieIdL" acronym="DieIdL" offset="0x7C" width="32" description="Die Identification Register, Lower Word"></register>
  <register id="DieIdH" acronym="DieIdH" offset="0x80" width="32" description="Die Identification Register Upper Word"></register>
  <register id="LpoMonCtl" acronym="LpoMonCtl" offset="0x88" width="32" description="Lpo/Clock Monitor Control Register"></register>
  <register id="ClkTest" acronym="ClkTest" offset="0x8C" width="32" description="Clock Test Register"></register>
  <register id="DftCtrlReg" acronym="DftCtrlReg" offset="0x90" width="32" description="DFT Control Register"></register>
  <register id="DftCtrlReg2" acronym="DftCtrlReg2" offset="0x94" width="32" description="DFT Control Register 2"></register>
  <register id="GPREG1" acronym="GPREG1" offset="0xA0" width="32" description="General Purpose Register"></register>
  <register id="ImpFaSts" acronym="ImpFaSts" offset="0xA8" width="32" description="Imprecise Fault Status Register"></register>
  <register id="ImpFtAdd" acronym="ImpFtAdd" offset="0xAC" width="32" description="Imprecise Fault Write Address Register"></register>
  <register id="SSIr1" acronym="SSIr1" offset="0xB0" width="32" description="System Software Interrupt Request 1 Register"></register>
  <register id="SSIr2" acronym="SSIr2" offset="0xB4" width="32" description="System Software Interrupt Request 2 Register"></register>
  <register id="SSIr3" acronym="SSIr3" offset="0xB8" width="32" description="System Software Interrupt Request 3 Register"></register>
  <register id="SSIr4" acronym="SSIr4" offset="0xBC" width="32" description="System Software Interrupt Request 4 Register"></register>
  <register id="RamGlbCtrl" acronym="RamGlbCtrl" offset="0xC0" width="32" description="Ram Control Register"></register>
  <register id="BmmCr1" acronym="BmmCr1" offset="0xC4" width="32" description="Bus Matrix Module Control Register1"></register>
  <register id="BmmCr2" acronym="BmmCr2" offset="0xC8" width="32" description="Bus Matrix Module Control Register2"></register>
  <register id="MmuGlbCtrl" acronym="MmuGlbCtrl" offset="0xCC" width="32" description="Mmu Global Control Register"></register>
  <register id="ClkCntl" acronym="ClkCntl" offset="0xD0" width="32" description="Clock Control Register"></register>
  <register id="EcpCntl" acronym="EcpCntl" offset="0xD4" width="32" description="ECP Control Register"></register>
  <register id="DevCr1" acronym="DevCr1" offset="0xDC" width="32" description="DEV Parity Control Register1"></register>
  <register id="SysEcr" acronym="SysEcr" offset="0xE0" width="32" description="System Exception Control Register"></register>
  <register id="SysEsr" acronym="SysEsr" offset="0xE4" width="32" description="System Exception Status Register"></register>
  <register id="SysTasr" acronym="SysTasr" offset="0xE8" width="32" description="System Test Abort Status Register"></register>
  <register id="GlbStat" acronym="GlbStat" offset="0xEC" width="32" description="Global Status Register"></register>
  <register id="DevId" acronym="DevId" offset="0xF0" width="32" description="Device Identification Register"></register>
  <register id="SSiVec" acronym="SSiVec" offset="0xF4" width="32" description="Software Interrupt Vector Register"></register>
  <register id="SSIf" acronym="SSIF" offset="0xF8" width="32" description="System Software Interrupt Flag Register"></register>
</module>
