// Seed: 4101654181
module module_0 (
    output id_0,
    input  id_1
);
  type_4(
      id_0, 1 | 1'b0, id_1
  ); type_5(
      1, id_1
  );
  always @(posedge 1'b0 or negedge 1) begin
    id_0 <= 1;
    id_0 <= 1;
  end
  reg   id_2 = id_1;
  logic id_3;
endmodule
