# RCC peripheral
# Applicable to STM32F0
# PLLSRC[0] available only on STM32F04x, STM32F07x and STM32F09x

RCC:
  CR:
    PLLRDY:
      _read:
        Unlocked: [0, "PLL unlocked"]
        Locked: [1, "PLL locked"]
    PLLON:
      "Off": [0, "PLL off"]
      "On":  [1, "PLL on" ]
    CSSON:
      "Off": [0, "Clock security system disabled (clock detector OFF)"]
      "On": [1, "Clock security system enable (clock detector ON if the HSE is ready, OFF if not)"]
    HSEBYP:
      NotBypass: [0, "HSE crystal oscillator not bypassed"]
      Bypass: [1, "HSE crystal oscillator bypassed with external clock"]
    HSERDY:
      _write:
        NotReady: [0, "HSE oscillator not ready"]
        Ready: [1, "HSE oscillator ready"]
    HSEON:
      "Off": [0, "HSE oscillator OFF"]
      "On": [1, "HSE oscillator ON"]
    HSICAL: [0, 255]
    HSITRIM: [0, 31]
    HSIRDY:
      _read:
        NotReady: [0, "HSI oscillator not ready"]
        Ready: [1, "HSI oscillator ready"]
    HSION:
      "Off": [0, "HSI oscillator Off"]
      "On": [1, "HSI oscillator On"]
  CFGR:
    _modify:
      PLLXTPRE:
        description: "HSE divider for PLL entry. Same bit as PREDIC[0] from CFGR2 register. Refer to it for its meaning"
      ADCPRE:
        description: "APCPRE is deprecated. See ADC field in CFGR2 register."

    PLLNODIV: # Not available on stm32f05x
      DivideBy2: [0, "PLL is divided by 2 for MCO"]
      NotDivided: [1, "PLL is not divided for MCO"]
    MCOPRE: # Not available on stm32f05x
      DivideBy1: [0, "MCO is divided by 1"]
      DivideBy2: [1, "MCO is divided by 2"]
      DivideBy4: [2, "MCO is divided by 4"]
      DivideBy8: [3, "MCO is divided by 8"]
      DivideBy16: [4, "MCO is divided by 16"]
      DivideBy32: [5, "MCO is divided by 32"]
      DivideBy64: [6, "MCO is divided by 64"]
      DivideBy128: [7, "MCO is divided by 128"]
    MCO:
      NoMCO: [0, "MCO output disabled, no clock on MCO"]
      HSI14: [1, "Internal RC 14 MHz (HSI14) oscillator clock selected"]
      LSI: [2, "Internal low speed (LSI) oscillator clock selected"]
      LSE: [3, "External low speed (LSE) oscillator clock selected"]
      SYSCLK: [4, "System clock selected"]
      HSI: [5, "Internal RC 8 MHz (HSI) oscillator clock selected"]
      HSE: [6, "External 4-32 MHz (HSE) oscillator clock selected"]
      PLL: [7, "PLL clock selected (divided by 1 or 2, depending en PLLNODIV)"]
      HSI48: [8, "Internal RC 48 MHz (HSI48) oscillator clock selected"]
    PLLMUL:
      MultiplyBy2: [0, "PLL input clock x2"]
      MultiplyBy3: [1, "PLL input clock x3"]
      MultiplyBy4: [2, "PLL input clock x4"]
      MultiplyBy5: [3, "PLL input clock x5"]
      MultiplyBy6: [4, "PLL input clock x6"]
      MultiplyBy7: [5, "PLL input clock x7"]
      MultiplyBy8: [6, "PLL input clock x8"]
      MultiplyBy9: [7, "PLL input clock x9"]
      MultiplyBy10: [8, "PLL input clock x10"]
      MultiplyBy11: [9, "PLL input clock x11"]
      MultiplyBy12: [10, "PLL input clock x12"]
      MultiplyBy13: [11, "PLL input clock x13"]
      MultiplyBy14: [12, "PLL input clock x14"]
      MultiplyBy15: [13, "PLL input clock x15"]
      MultiplyBy16: [14, "PLL input clock x16"]
      MultiplyBy16: [15, "PLL input clock x16"]
    PLLSRC:
      HSIDividedBy2: [0, "HSI divided by 2 selected as PLL input clock"]
      HSIDividedByPREDIV: [1, "HSI divided by PREDIV selected as PLL input clock"]
      HSEDividedByPREDIV: [2, "HSE divided by PREDIV selected as PLL input clock"]
      HSI48DividedByPREDIV: [3, "HSI48 divided by PREDIV selected as PLL input clock"]
    PPRE:
      NotDivided: [0, "HCLK not divided"] # Same for [0, 8]
      DividedBy2: [4, "HCLK divided by 2"]
      DividedBy4: [5, "HCLK divided by 4"]
      DividedBy8: [6, "HCLK divided by 8"]
      DividedBy16: [7, "HCLK divided by 16"]
    HPRE:
      NotDivided: [0, "SYSCLK not divided"] # Same for [0, 7]
      DivideBy2: [8, "SYSCLK divided by 2"]
      DivideBy4: [9, "SYSCLK divided by 4"]
      DivideBy8: [10, "SYSCLK divided by 8"]
      DivideBy16: [11, "SYSCLK divided by 16"]
      DivideBy64: [12, "SYSCLK divided by 64"]
      DivideBy128: [13, "SYSCLK divided by 128"]
      DivideBy256: [14, "SYSCLK divided by 256"]
      DivideBy512: [15, "SYSCLK divided by 512"]
    SWS:
      _read:
        HSI: [0, "HSE oscillator used as system clock"]
        HSE: [1, "HSI oscillator used as system clock"]
        PLL: [2, "PLL used as system clock"]
        HSI48: [3, "HSI48 used as system clock (when avaiable)"]
    SW:
      HSI: [0, "HSI selected as system clock"]
      HSE: [1, "HSE selected as system clock"]
      PLL: [2, "PLL selected as system clock"]
      HSI48: [3, "HSI48 selected as system clock (when available)"]
  CIR:
    CSSC:
      _write:
        Clear: [1, "Clear CSSF flag"]
    HSI48RDYC:
      _write:
        Clear: [1, "Clear HSI48RDYE flag"]
    HSI14RDYC:
      _write:
        Clear: [1, "Clear HSI14RDYF flag"]
    PLLRDYC:
      _write:
        Clear: [1, "Clear PLLRDYF flag"]
    HSERDYC:
      _write:
        Clear: [1, "Clear HSIRDYF flag"]
    HSIRDYC:
      _write:
        Clear: [1, "Clear HSIRDYF flag"]
    LSERDYC:
      _write:
        Clear: [1, "Clear LSERDYF flag"]
    LSIRDYC:
      _write:
        Clear: [1, "Clear LSIRDYF flag"]
    HSI48RDYIE:
      Disabled: [0, "HSI48 ready interrupt disabled"]
      Enabled: [1, "HSI48 ready interrupt enabled"]
    HSI14RDYIE:
      Disabled: [0, "HSI14 ready interrupt disabled"]
      Enabled: [1, "HSI14 ready interrupt enabled"]
    PLLRDYIE:
      Disabled: [0, "PLL ready  interrupt disabled"]
      Enabled: [1, "PLL ready interrupt enabled"]
    HSERDYIE:
      Disabled: [0, "HSE ready interrupt disabled"]
      Enabled: [1, "HSE ready interrupt enabled"]
    HSIRDYIE:
      Disabled: [0, "HSI ready interrupt disabled"]
      Enabled: [1, "HSI ready interrupt enabled"]
    LSERDYIE:
      Disabled: [0, "LSE ready interrupt disabled"]
      Enabled: [1, "LSE ready interrupt enabled"]
    LSIRDYIE:
      Disabled: [0, "LSI ready interrupt disabled"]
      Enabled: [1, "LSI ready interrupt enabled"]
    CSSF:
      _read:
        NotInterrupted: [0, "No clock security interrupt caused by HSE clock failure"]
        Interrupted: [1, "Clock security interrupt caused by HSE clock failure"]
    HSI48RDYF:
      _read:
        NotInterrupted: [0, "No clock ready interrupt caused by the HSI48 oscillator"]
        Interrupted: [1, "Clock ready interrupt caused by the HSI48 oscillator"]
    HSI14RDYF:
      _read:
        NotInterrupted: [0, "No clock ready interrupt caused by the HSI14 oscillator"]
        Interrupted: [1, "Clock ready interrupt caused by the HSI14 oscillator"]
    PLLRDYF:
      _read:
        NotInterrupted: [0, "No clock ready interrupt caused by the PLL lock"]
        Interrupted: [1, "Clock ready interrupt caused by the PLL lock"]
    HSERDYF:
      _read:
        NotInterrupted: [0, "No clock ready interrupt caused by the HSE oscillator"]
        Interrupted: [1, "Clock ready interrupt caused by the HSE oscillator"]
    HSIRDYF:
      _read:
        NotInterrupted: [0, "No clock ready interrupt caused by the HSI oscillator"]
        Interrupted: [1, "Clock ready interrupt caused by the HSI oscillator"]
    LSERDYF:
      _read:
        NotInterrupted: [0, "No clock ready interrupt caused by the LSE oscillator"]
        Interrupted: [1, "Clock ready interrupt caused by the LSE oscillator"]
    LSIRDYF:
      _read:
        NotInterrupted: [0, "No clock ready interrupt caused by the LSI oscillator"]
        Interrupted: [1, "Clock ready interrupt caused by the LSI oscillator"]
