<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>PMPCSCTL</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMPCSCTL, PC Sample-based Profiling Control Register</h1><p>The PMPCSCTL characteristics are:</p><h2>Purpose</h2>
        <p>Controls the PC Sample-based Profiling feature.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_PCSRv8p9 is implemented. Otherwise, direct accesses to PMPCSCTL are <span class="arm-defined-word">RES0</span>.</p>
        <p>PMPCSCTL is in the Core power domain.</p>
      <h2>Attributes</h2>
        <p>PMPCSCTL is a 64-bit register.</p>
      <p>This  register is part of the <a href="pmu.html">PMU</a> block.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_5">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="27"><a href="#fieldset_0-63_5">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-4_4-1">SS</a></td><td class="lr" colspan="2"><a href="#fieldset_0-3_2">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">IMP</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0-1">EN</a></td></tr></tbody></table><h4 id="fieldset_0-63_5">Bits [63:5]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-4_4-1">SS, bit [4]<span class="condition"><br/>When FEAT_PMUv3_SS is implemented:
                        </span></h4><div class="field"><p>Sample on Snapshot.</p>
<p>Controls whether the following registers are sampled on a PMU snapshot Capture event:</p>
<ul>
<li>If FEAT_PMUv3_EXT32 is implemented: PMU.PMCID1SR, PMU.PMCID2SR, PMU.PMPCSR, and PMU.PMVIDSR.
</li><li>If FEAT_PMUv3_EXT64 is implemented: PMU.PMCCIDSR, PMU.PMPCSR, and PMU.PMVCIDSR.
</li></ul><table class="valuetable"><tr><th>SS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Sample on Read.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Sample on Snapshot.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-4_4-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-3_2">Bits [3:2]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-1_1">IMP, bit [1]</h4><div class="field">
      <p>Profiling enable implemented.</p>
    <table class="valuetable"><tr><th>IMP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>PMPCSCTL.EN reads-as-zero and ignores writes.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>PMPCSCTL.EN is a read-write control bit.</p>
        </td></tr></table>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-0_0-1">EN, bit [0]<span class="condition"><br/>When PMU.PMPCSCTL.IMP == 1:
                        </span></h4><div class="field">
      <p>PC Sample-based Profiling Enable.</p>
    <table class="valuetable"><tr><th>EN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>PC Sample-based Profiling is suspended.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>PC Sample-based Profiling is active.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-0_0-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, RAZ/WI.</p>
    </div><div class="access_mechanisms"><h2>Accessing PMPCSCTL</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">Accessible at offset 0xE50 from PMU</h4><ul><li>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RW</span>.
          </li></ul><table class="access_instructions"><tr/><tr/></table></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
