/****************************************************************************
 *     Copyright (c) 1999-2016, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Feb  8 12:53:15 2016
 *                 Full Compile MD5 Checksum  7c463a9180016920b3e03273285ff33d
 *                     (minus title and desc)
 *                 MD5 Checksum               30fed0099690880293569d98807ed1d8
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     749
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_HEVD_PFRI_2_0_H__
#define BCHP_HEVD_PFRI_2_0_H__

/***************************************************************************
 *HEVD_PFRI_2_0
 ***************************************************************************/
#define BCHP_HEVD_PFRI_2_0_INFO                  0x00146a00 /* [RW] PFRI Information */
#define BCHP_HEVD_PFRI_2_0_STRIPE_HEIGHT         0x00146a04 /* [RW] SDRAM Stripe Height Control */
#define BCHP_HEVD_PFRI_2_0_STRIPE_WIDTH          0x00146a08 /* [RW] SDRAM Stripe Width Control */

/***************************************************************************
 *PICT_BASE_Y%i - SDRAM Picture Base Registers
 ***************************************************************************/
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_Yi_ARRAY_BASE                 0x00146a80
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_Yi_ARRAY_START                0
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_Yi_ARRAY_END                  22
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_Yi_ARRAY_ELEMENT_SIZE         32

/***************************************************************************
 *PICT_BASE_Y%i - SDRAM Picture Base Registers
 ***************************************************************************/
/* HEVD_PFRI_2_0 :: PICT_BASE_Yi :: Addr [31:12] */
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_Yi_Addr_MASK                  0xfffff000
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_Yi_Addr_SHIFT                 12
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_Yi_Addr_DEFAULT               0x00000000

/* HEVD_PFRI_2_0 :: PICT_BASE_Yi :: reserved0 [11:00] */
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_Yi_reserved0_MASK             0x00000fff
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_Yi_reserved0_SHIFT            0


/***************************************************************************
 *PICT_BASE_UV%i - SDRAM Picture Base Registers
 ***************************************************************************/
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_UVi_ARRAY_BASE                0x00146b00
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_UVi_ARRAY_START               0
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_UVi_ARRAY_END                 22
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_UVi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *PICT_BASE_UV%i - SDRAM Picture Base Registers
 ***************************************************************************/
/* HEVD_PFRI_2_0 :: PICT_BASE_UVi :: Addr [31:12] */
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_UVi_Addr_MASK                 0xfffff000
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_UVi_Addr_SHIFT                12
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_UVi_Addr_DEFAULT              0x00000000

/* HEVD_PFRI_2_0 :: PICT_BASE_UVi :: reserved0 [11:00] */
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_UVi_reserved0_MASK            0x00000fff
#define BCHP_HEVD_PFRI_2_0_PICT_BASE_UVi_reserved0_SHIFT           0


#endif /* #ifndef BCHP_HEVD_PFRI_2_0_H__ */

/* End of File */
