#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2058660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2027320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x202ea90 .functor NOT 1, L_0x2084010, C4<0>, C4<0>, C4<0>;
L_0x20837f0 .functor XOR 2, L_0x2083d00, L_0x2083dc0, C4<00>, C4<00>;
L_0x2083f00 .functor XOR 2, L_0x20837f0, L_0x2083e60, C4<00>, C4<00>;
v0x2080900_0 .net *"_ivl_10", 1 0, L_0x2083e60;  1 drivers
v0x2080a00_0 .net *"_ivl_12", 1 0, L_0x2083f00;  1 drivers
v0x2080ae0_0 .net *"_ivl_2", 1 0, L_0x2083c40;  1 drivers
v0x2080ba0_0 .net *"_ivl_4", 1 0, L_0x2083d00;  1 drivers
v0x2080c80_0 .net *"_ivl_6", 1 0, L_0x2083dc0;  1 drivers
v0x2080db0_0 .net *"_ivl_8", 1 0, L_0x20837f0;  1 drivers
v0x2080e90_0 .net "a", 0 0, v0x207ea00_0;  1 drivers
v0x2080f30_0 .net "b", 0 0, v0x207eaa0_0;  1 drivers
v0x2080fd0_0 .net "c", 0 0, v0x207eb40_0;  1 drivers
v0x2081070_0 .var "clk", 0 0;
v0x2081110_0 .net "d", 0 0, v0x207ec80_0;  1 drivers
v0x20811b0_0 .net "out_pos_dut", 0 0, L_0x2083ab0;  1 drivers
v0x2081250_0 .net "out_pos_ref", 0 0, L_0x2082890;  1 drivers
v0x20812f0_0 .net "out_sop_dut", 0 0, L_0x2083100;  1 drivers
v0x2081390_0 .net "out_sop_ref", 0 0, L_0x2059b70;  1 drivers
v0x2081430_0 .var/2u "stats1", 223 0;
v0x20814d0_0 .var/2u "strobe", 0 0;
v0x2081680_0 .net "tb_match", 0 0, L_0x2084010;  1 drivers
v0x2081750_0 .net "tb_mismatch", 0 0, L_0x202ea90;  1 drivers
v0x20817f0_0 .net "wavedrom_enable", 0 0, v0x207ef50_0;  1 drivers
v0x20818c0_0 .net "wavedrom_title", 511 0, v0x207eff0_0;  1 drivers
L_0x2083c40 .concat [ 1 1 0 0], L_0x2082890, L_0x2059b70;
L_0x2083d00 .concat [ 1 1 0 0], L_0x2082890, L_0x2059b70;
L_0x2083dc0 .concat [ 1 1 0 0], L_0x2083ab0, L_0x2083100;
L_0x2083e60 .concat [ 1 1 0 0], L_0x2082890, L_0x2059b70;
L_0x2084010 .cmp/eeq 2, L_0x2083c40, L_0x2083f00;
S_0x202b7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2027320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x202ee70 .functor AND 1, v0x207eb40_0, v0x207ec80_0, C4<1>, C4<1>;
L_0x202f250 .functor NOT 1, v0x207ea00_0, C4<0>, C4<0>, C4<0>;
L_0x202f630 .functor NOT 1, v0x207eaa0_0, C4<0>, C4<0>, C4<0>;
L_0x202f8b0 .functor AND 1, L_0x202f250, L_0x202f630, C4<1>, C4<1>;
L_0x2046930 .functor AND 1, L_0x202f8b0, v0x207eb40_0, C4<1>, C4<1>;
L_0x2059b70 .functor OR 1, L_0x202ee70, L_0x2046930, C4<0>, C4<0>;
L_0x2081d10 .functor NOT 1, v0x207eaa0_0, C4<0>, C4<0>, C4<0>;
L_0x2081d80 .functor OR 1, L_0x2081d10, v0x207ec80_0, C4<0>, C4<0>;
L_0x2081e90 .functor AND 1, v0x207eb40_0, L_0x2081d80, C4<1>, C4<1>;
L_0x2081f50 .functor NOT 1, v0x207ea00_0, C4<0>, C4<0>, C4<0>;
L_0x2082020 .functor OR 1, L_0x2081f50, v0x207eaa0_0, C4<0>, C4<0>;
L_0x2082090 .functor AND 1, L_0x2081e90, L_0x2082020, C4<1>, C4<1>;
L_0x2082210 .functor NOT 1, v0x207eaa0_0, C4<0>, C4<0>, C4<0>;
L_0x2082280 .functor OR 1, L_0x2082210, v0x207ec80_0, C4<0>, C4<0>;
L_0x20821a0 .functor AND 1, v0x207eb40_0, L_0x2082280, C4<1>, C4<1>;
L_0x2082410 .functor NOT 1, v0x207ea00_0, C4<0>, C4<0>, C4<0>;
L_0x2082510 .functor OR 1, L_0x2082410, v0x207ec80_0, C4<0>, C4<0>;
L_0x20825d0 .functor AND 1, L_0x20821a0, L_0x2082510, C4<1>, C4<1>;
L_0x2082780 .functor XNOR 1, L_0x2082090, L_0x20825d0, C4<0>, C4<0>;
v0x202e3c0_0 .net *"_ivl_0", 0 0, L_0x202ee70;  1 drivers
v0x202e7c0_0 .net *"_ivl_12", 0 0, L_0x2081d10;  1 drivers
v0x202eba0_0 .net *"_ivl_14", 0 0, L_0x2081d80;  1 drivers
v0x202ef80_0 .net *"_ivl_16", 0 0, L_0x2081e90;  1 drivers
v0x202f360_0 .net *"_ivl_18", 0 0, L_0x2081f50;  1 drivers
v0x202f740_0 .net *"_ivl_2", 0 0, L_0x202f250;  1 drivers
v0x202f9c0_0 .net *"_ivl_20", 0 0, L_0x2082020;  1 drivers
v0x207cf70_0 .net *"_ivl_24", 0 0, L_0x2082210;  1 drivers
v0x207d050_0 .net *"_ivl_26", 0 0, L_0x2082280;  1 drivers
v0x207d130_0 .net *"_ivl_28", 0 0, L_0x20821a0;  1 drivers
v0x207d210_0 .net *"_ivl_30", 0 0, L_0x2082410;  1 drivers
v0x207d2f0_0 .net *"_ivl_32", 0 0, L_0x2082510;  1 drivers
v0x207d3d0_0 .net *"_ivl_36", 0 0, L_0x2082780;  1 drivers
L_0x7fb356aa1018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x207d490_0 .net *"_ivl_38", 0 0, L_0x7fb356aa1018;  1 drivers
v0x207d570_0 .net *"_ivl_4", 0 0, L_0x202f630;  1 drivers
v0x207d650_0 .net *"_ivl_6", 0 0, L_0x202f8b0;  1 drivers
v0x207d730_0 .net *"_ivl_8", 0 0, L_0x2046930;  1 drivers
v0x207d810_0 .net "a", 0 0, v0x207ea00_0;  alias, 1 drivers
v0x207d8d0_0 .net "b", 0 0, v0x207eaa0_0;  alias, 1 drivers
v0x207d990_0 .net "c", 0 0, v0x207eb40_0;  alias, 1 drivers
v0x207da50_0 .net "d", 0 0, v0x207ec80_0;  alias, 1 drivers
v0x207db10_0 .net "out_pos", 0 0, L_0x2082890;  alias, 1 drivers
v0x207dbd0_0 .net "out_sop", 0 0, L_0x2059b70;  alias, 1 drivers
v0x207dc90_0 .net "pos0", 0 0, L_0x2082090;  1 drivers
v0x207dd50_0 .net "pos1", 0 0, L_0x20825d0;  1 drivers
L_0x2082890 .functor MUXZ 1, L_0x7fb356aa1018, L_0x2082090, L_0x2082780, C4<>;
S_0x207ded0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2027320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x207ea00_0 .var "a", 0 0;
v0x207eaa0_0 .var "b", 0 0;
v0x207eb40_0 .var "c", 0 0;
v0x207ebe0_0 .net "clk", 0 0, v0x2081070_0;  1 drivers
v0x207ec80_0 .var "d", 0 0;
v0x207ed70_0 .var/2u "fail", 0 0;
v0x207ee10_0 .var/2u "fail1", 0 0;
v0x207eeb0_0 .net "tb_match", 0 0, L_0x2084010;  alias, 1 drivers
v0x207ef50_0 .var "wavedrom_enable", 0 0;
v0x207eff0_0 .var "wavedrom_title", 511 0;
E_0x203a1f0/0 .event negedge, v0x207ebe0_0;
E_0x203a1f0/1 .event posedge, v0x207ebe0_0;
E_0x203a1f0 .event/or E_0x203a1f0/0, E_0x203a1f0/1;
S_0x207e200 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x207ded0;
 .timescale -12 -12;
v0x207e440_0 .var/2s "i", 31 0;
E_0x203a090 .event posedge, v0x207ebe0_0;
S_0x207e540 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x207ded0;
 .timescale -12 -12;
v0x207e740_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x207e820 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x207ded0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x207f1d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2027320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2082a40 .functor AND 1, v0x207eb40_0, v0x207ec80_0, C4<1>, C4<1>;
L_0x2082cf0 .functor NOT 1, v0x207ea00_0, C4<0>, C4<0>, C4<0>;
L_0x2082d80 .functor NOT 1, v0x207eaa0_0, C4<0>, C4<0>, C4<0>;
L_0x2082f00 .functor AND 1, L_0x2082cf0, L_0x2082d80, C4<1>, C4<1>;
L_0x2083040 .functor AND 1, L_0x2082f00, v0x207eb40_0, C4<1>, C4<1>;
L_0x2083100 .functor OR 1, L_0x2082a40, L_0x2083040, C4<0>, C4<0>;
L_0x20832a0 .functor NOT 1, v0x207ea00_0, C4<0>, C4<0>, C4<0>;
L_0x2083420 .functor AND 1, L_0x20832a0, v0x207eaa0_0, C4<1>, C4<1>;
L_0x2083530 .functor NOT 1, v0x207eaa0_0, C4<0>, C4<0>, C4<0>;
L_0x20835a0 .functor AND 1, L_0x2083530, v0x207ec80_0, C4<1>, C4<1>;
L_0x20836c0 .functor OR 1, L_0x2083420, L_0x20835a0, C4<0>, C4<0>;
L_0x2083780 .functor NOT 1, v0x207ea00_0, C4<0>, C4<0>, C4<0>;
L_0x2083860 .functor AND 1, L_0x2083780, v0x207ec80_0, C4<1>, C4<1>;
L_0x2083920 .functor XNOR 1, L_0x20836c0, L_0x2083860, C4<0>, C4<0>;
v0x207f390_0 .net *"_ivl_12", 0 0, L_0x20832a0;  1 drivers
v0x207f470_0 .net *"_ivl_14", 0 0, L_0x2083420;  1 drivers
v0x207f550_0 .net *"_ivl_16", 0 0, L_0x2083530;  1 drivers
v0x207f640_0 .net *"_ivl_18", 0 0, L_0x20835a0;  1 drivers
v0x207f720_0 .net *"_ivl_2", 0 0, L_0x2082cf0;  1 drivers
v0x207f850_0 .net *"_ivl_22", 0 0, L_0x2083780;  1 drivers
v0x207f930_0 .net *"_ivl_26", 0 0, L_0x2083920;  1 drivers
L_0x7fb356aa1060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x207f9f0_0 .net *"_ivl_28", 0 0, L_0x7fb356aa1060;  1 drivers
v0x207fad0_0 .net *"_ivl_4", 0 0, L_0x2082d80;  1 drivers
v0x207fc40_0 .net *"_ivl_6", 0 0, L_0x2082f00;  1 drivers
v0x207fd20_0 .net "a", 0 0, v0x207ea00_0;  alias, 1 drivers
v0x207fdc0_0 .net "b", 0 0, v0x207eaa0_0;  alias, 1 drivers
v0x207feb0_0 .net "c", 0 0, v0x207eb40_0;  alias, 1 drivers
v0x207ffa0_0 .net "d", 0 0, v0x207ec80_0;  alias, 1 drivers
v0x2080090_0 .net "out_pos", 0 0, L_0x2083ab0;  alias, 1 drivers
v0x2080150_0 .net "out_sop", 0 0, L_0x2083100;  alias, 1 drivers
v0x2080210_0 .net "pos_not_a_and_b_or_d", 0 0, L_0x20836c0;  1 drivers
v0x20803e0_0 .net "pos_not_a_and_d", 0 0, L_0x2083860;  1 drivers
v0x20804a0_0 .net "sop_c_d", 0 0, L_0x2082a40;  1 drivers
v0x2080560_0 .net "sop_not_a_b_and_c", 0 0, L_0x2083040;  1 drivers
L_0x2083ab0 .functor MUXZ 1, L_0x7fb356aa1060, L_0x20836c0, L_0x2083920, C4<>;
S_0x20806e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2027320;
 .timescale -12 -12;
E_0x20239f0 .event anyedge, v0x20814d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20814d0_0;
    %nor/r;
    %assign/vec4 v0x20814d0_0, 0;
    %wait E_0x20239f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x207ded0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x207ed70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x207ee10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x207ded0;
T_4 ;
    %wait E_0x203a1f0;
    %load/vec4 v0x207eeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x207ed70_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x207ded0;
T_5 ;
    %wait E_0x203a090;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x207ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eaa0_0, 0;
    %assign/vec4 v0x207ea00_0, 0;
    %wait E_0x203a090;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x207ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eaa0_0, 0;
    %assign/vec4 v0x207ea00_0, 0;
    %wait E_0x203a090;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x207ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eaa0_0, 0;
    %assign/vec4 v0x207ea00_0, 0;
    %wait E_0x203a090;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x207ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eaa0_0, 0;
    %assign/vec4 v0x207ea00_0, 0;
    %wait E_0x203a090;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x207ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eaa0_0, 0;
    %assign/vec4 v0x207ea00_0, 0;
    %wait E_0x203a090;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x207ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eaa0_0, 0;
    %assign/vec4 v0x207ea00_0, 0;
    %wait E_0x203a090;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x207ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eaa0_0, 0;
    %assign/vec4 v0x207ea00_0, 0;
    %wait E_0x203a090;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x207ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eaa0_0, 0;
    %assign/vec4 v0x207ea00_0, 0;
    %wait E_0x203a090;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x207ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eaa0_0, 0;
    %assign/vec4 v0x207ea00_0, 0;
    %wait E_0x203a090;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x207ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eaa0_0, 0;
    %assign/vec4 v0x207ea00_0, 0;
    %wait E_0x203a090;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x207ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eaa0_0, 0;
    %assign/vec4 v0x207ea00_0, 0;
    %wait E_0x203a090;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x207ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eaa0_0, 0;
    %assign/vec4 v0x207ea00_0, 0;
    %wait E_0x203a090;
    %load/vec4 v0x207ed70_0;
    %store/vec4 v0x207ee10_0, 0, 1;
    %fork t_1, S_0x207e200;
    %jmp t_0;
    .scope S_0x207e200;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x207e440_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x207e440_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x203a090;
    %load/vec4 v0x207e440_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x207ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eaa0_0, 0;
    %assign/vec4 v0x207ea00_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x207e440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x207e440_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x207ded0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x203a1f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x207ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x207eaa0_0, 0;
    %assign/vec4 v0x207ea00_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x207ed70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x207ee10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2027320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2081070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20814d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2027320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2081070_0;
    %inv;
    %store/vec4 v0x2081070_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2027320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x207ebe0_0, v0x2081750_0, v0x2080e90_0, v0x2080f30_0, v0x2080fd0_0, v0x2081110_0, v0x2081390_0, v0x20812f0_0, v0x2081250_0, v0x20811b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2027320;
T_9 ;
    %load/vec4 v0x2081430_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2081430_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2081430_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2081430_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2081430_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2081430_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2081430_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2081430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2081430_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2081430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2027320;
T_10 ;
    %wait E_0x203a1f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2081430_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2081430_0, 4, 32;
    %load/vec4 v0x2081680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2081430_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2081430_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2081430_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2081430_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2081390_0;
    %load/vec4 v0x2081390_0;
    %load/vec4 v0x20812f0_0;
    %xor;
    %load/vec4 v0x2081390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2081430_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2081430_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2081430_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2081430_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2081250_0;
    %load/vec4 v0x2081250_0;
    %load/vec4 v0x20811b0_0;
    %xor;
    %load/vec4 v0x2081250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2081430_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2081430_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2081430_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2081430_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/machine/ece241_2013_q2/iter0/response3/top_module.sv";
