$date
	Sat Oct 24 18:39:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! resultado [11:0] $end
$var reg 1 " clk $end
$var reg 1 # enabled $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$var reg 12 & valor [11:0] $end
$scope module c1 $end
$var wire 1 " clk $end
$var wire 1 # enabled $end
$var wire 1 $ load $end
$var wire 1 % reset $end
$var wire 12 ' valor [11:0] $end
$var reg 12 ( resultado [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
bx '
bx &
1%
0$
0#
0"
b0 !
$end
#1
1"
0%
#2
b110000001111 &
b110000001111 '
#5
1#
#7
1$
#8
0$
#14
0#
#15
b101100011100 &
b101100011100 '
#20
1#
#24
1$
#26
0$
#50
