
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version J-2014.09-SP2 for RHEL64 -- Nov 25, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
#########################################
# READ Design and Library               #
#########################################
set top_level ReluNodeQueue
ReluNodeQueue
source -verbose "../common_script/common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog {../../NeuralNetwork/$top_level.v}
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/usr/cad/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/syn/libraries/syn/gtech.db'
Loading db file '/usr/cad/syn/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/ReluNodeQueue.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/GlobalVariables.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/ReluNodeQueue.v
Opening include file /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/GlobalVariables.v
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/ReluNodeQueue.v:27: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/ReluNodeQueue.v:38: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)

Inferred memory devices in process
	in routine ReluNodeQueue line 49 in file
		'/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/ReluNodeQueue.v'.
=============================================================================
|     Register Name     | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
=============================================================================
| ReluQueueRegister_reg | Latch |  128  |  Y  | N  | N  | N  | -  | -  | -  |
=============================================================================

Inferred memory devices in process
	in routine ReluNodeQueue line 60 in file
		'/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/ReluNodeQueue.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    indexOut_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  NodeValueOut_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ReluNodeQueue line 73 in file
		'/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/ReluNodeQueue.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  frontPointer_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
| ReluNodeQueue/68 |   32   |    4    |      5       | N  |
===========================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/ReluNodeQueue.db:ReluNodeQueue'
Loaded 1 design.
Current design is 'ReluNodeQueue'.
ReluNodeQueue
set set_fix_multiple_port_nets "true"
true
list_designs
ReluNodeQueue (*)
1
if { [check_error -v] == 1 } { exit 1 }
#########################################
# Design Constranits                    #
#########################################
current_design $top_level
Current design is 'ReluNodeQueue'.
{ReluNodeQueue}
link

  Linking design 'ReluNodeQueue'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  ReluNodeQueue               /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/ReluNodeQueue.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /usr/cad/syn/libraries/syn/dw_foundation.sldb

1
check_design
 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Thu Dec 20 12:05:59 2018
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Constant outputs (LINT-52)                                      1

Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'ReluNodeQueue', cell 'B_4' does not drive any nets. (LINT-1)
Warning: In design 'ReluNodeQueue', output port 'queueEmpty' is connected directly to 'logic 0'. (LINT-52)
1
source -verbose "./timing.tcl"
1.00
0
0.010
0.05
0.05
0.005
Warning: Can't find port 'clk' in design 'ReluNodeQueue'. (UID-95)
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
Error: Value for list '<clock_list>' must have 1 elements. (CMD-036)
0
Error: can't read "clk_port": no such variable
	Use error_info for more info. (CMD-013)
Error: can't read "clk_port": no such variable
	Use error_info for more info. (CMD-013)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
1
1
set_max_capacitance 0.005 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 4 [all_inputs]
1
set_max_area 0 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#########################################
# Compile                               #
#########################################
check_design
 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Thu Dec 20 12:05:59 2018
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Constant outputs (LINT-52)                                      1

Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'ReluNodeQueue', cell 'B_4' does not drive any nets. (LINT-1)
Warning: In design 'ReluNodeQueue', output port 'queueEmpty' is connected directly to 'logic 0'. (LINT-52)
1
#uniquify
current_design $top_level
Current design is 'ReluNodeQueue'.
{ReluNodeQueue}
link

  Linking design 'ReluNodeQueue'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  ReluNodeQueue               /homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/NeuralNetwork/ReluNodeQueue.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /usr/cad/syn/libraries/syn/dw_foundation.sldb

1
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.2 |     *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ReluNodeQueue'
Information: The register 'ReluQueueRegister_reg[8][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[8][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[8][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[8][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[9][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[9][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[9][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[9][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[10][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[10][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[10][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[10][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[11][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[11][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[11][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[11][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[12][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[12][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[12][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[12][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[13][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[13][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[13][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[13][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[14][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[14][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[14][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[14][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[15][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[15][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[15][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[15][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[16][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[16][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[16][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[16][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[17][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[17][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[17][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[17][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[18][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[18][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[18][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[18][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[19][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[19][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[19][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[19][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[20][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[20][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[20][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[20][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[21][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[21][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[21][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[21][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[22][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[22][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[22][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[22][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[23][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[23][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[23][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[23][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[24][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[24][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[24][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[24][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[25][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[25][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[25][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[25][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[26][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[26][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[26][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[26][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[27][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[27][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[27][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[27][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[28][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[28][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[28][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[28][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[29][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[29][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[29][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[29][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[30][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[30][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[30][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[30][3]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[31][0]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[31][1]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[31][2]' will be removed. (OPT-1207)
Information: The register 'ReluQueueRegister_reg[31][3]' will be removed. (OPT-1207)
Information: Added key list 'DesignWare' to design 'ReluNodeQueue'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1833.1      0.00       0.0      33.0                           2877.5044
    0:00:03    1833.1      0.00       0.0      33.0                           2877.5044
    0:00:03    1833.1      0.00       0.0      33.0                           2877.5044
    0:00:03    1833.1      0.00       0.0      33.0                           2877.5044
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1165.0      0.00       0.0      32.0                           1513.9368
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930

  Beginning Delay Optimization
  ----------------------------
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930


  Beginning Design Rule Fixing  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1165.0      0.00       0.0      32.0                           1509.7930
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:04    1280.2      0.00       0.0       0.0                           1593.8392
    0:00:04    1280.2      0.00       0.0       0.0                           1593.8392

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    1284.5      0.00       0.0       0.0                           1596.6473
    0:00:04    1284.5      0.00       0.0       0.0                           1596.6473


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    1280.2      0.00       0.0       0.0                           1593.8392
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282
    0:00:04    1242.7      0.00       0.0       0.0                           1567.9282

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    1247.0      0.00       0.0       0.0                           1570.7363
    0:00:04    1247.0      0.00       0.0       0.0                           1570.7363
    0:00:04    1247.0      0.00       0.0       0.0                           1570.7363
    0:00:04    1247.0      0.00       0.0       0.0                           1570.7363
    0:00:04    1247.0      0.00       0.0       0.0                           1570.7363
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
1
#########################################
# Optimize design                       #
# Some pointers for possible optimizatio# 
# Check the DC reference manual         #
#########################################
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
source -verbose "../common_script/namingrules.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
ReluNodeQueue   cell    frontPointer_reg[2]     frontPointer_reg_2_
ReluNodeQueue   cell    ReluQueueRegister_reg[3][3] ReluQueueRegister_reg_3__3_
ReluNodeQueue   cell    ReluQueueRegister_reg[3][2] ReluQueueRegister_reg_3__2_
ReluNodeQueue   cell    ReluQueueRegister_reg[3][1] ReluQueueRegister_reg_3__1_
ReluNodeQueue   cell    ReluQueueRegister_reg[3][0] ReluQueueRegister_reg_3__0_
ReluNodeQueue   cell    ReluQueueRegister_reg[2][3] ReluQueueRegister_reg_2__3_
ReluNodeQueue   cell    ReluQueueRegister_reg[2][2] ReluQueueRegister_reg_2__2_
ReluNodeQueue   cell    ReluQueueRegister_reg[2][1] ReluQueueRegister_reg_2__1_
ReluNodeQueue   cell    ReluQueueRegister_reg[2][0] ReluQueueRegister_reg_2__0_
ReluNodeQueue   cell    ReluQueueRegister_reg[7][3] ReluQueueRegister_reg_7__3_
ReluNodeQueue   cell    ReluQueueRegister_reg[7][2] ReluQueueRegister_reg_7__2_
ReluNodeQueue   cell    ReluQueueRegister_reg[7][1] ReluQueueRegister_reg_7__1_
ReluNodeQueue   cell    ReluQueueRegister_reg[7][0] ReluQueueRegister_reg_7__0_
ReluNodeQueue   cell    ReluQueueRegister_reg[6][3] ReluQueueRegister_reg_6__3_
ReluNodeQueue   cell    ReluQueueRegister_reg[6][2] ReluQueueRegister_reg_6__2_
ReluNodeQueue   cell    ReluQueueRegister_reg[6][1] ReluQueueRegister_reg_6__1_
ReluNodeQueue   cell    ReluQueueRegister_reg[6][0] ReluQueueRegister_reg_6__0_
ReluNodeQueue   cell    ReluQueueRegister_reg[4][3] ReluQueueRegister_reg_4__3_
ReluNodeQueue   cell    ReluQueueRegister_reg[4][2] ReluQueueRegister_reg_4__2_
ReluNodeQueue   cell    ReluQueueRegister_reg[4][1] ReluQueueRegister_reg_4__1_
ReluNodeQueue   cell    ReluQueueRegister_reg[4][0] ReluQueueRegister_reg_4__0_
ReluNodeQueue   cell    ReluQueueRegister_reg[5][3] ReluQueueRegister_reg_5__3_
ReluNodeQueue   cell    ReluQueueRegister_reg[5][2] ReluQueueRegister_reg_5__2_
ReluNodeQueue   cell    ReluQueueRegister_reg[5][1] ReluQueueRegister_reg_5__1_
ReluNodeQueue   cell    ReluQueueRegister_reg[5][0] ReluQueueRegister_reg_5__0_
ReluNodeQueue   cell    ReluQueueRegister_reg[1][3] ReluQueueRegister_reg_1__3_
ReluNodeQueue   cell    ReluQueueRegister_reg[1][2] ReluQueueRegister_reg_1__2_
ReluNodeQueue   cell    ReluQueueRegister_reg[1][1] ReluQueueRegister_reg_1__1_
ReluNodeQueue   cell    ReluQueueRegister_reg[1][0] ReluQueueRegister_reg_1__0_
ReluNodeQueue   cell    ReluQueueRegister_reg[0][3] ReluQueueRegister_reg_0__3_
ReluNodeQueue   cell    ReluQueueRegister_reg[0][2] ReluQueueRegister_reg_0__2_
ReluNodeQueue   cell    ReluQueueRegister_reg[0][1] ReluQueueRegister_reg_0__1_
ReluNodeQueue   cell    ReluQueueRegister_reg[0][0] ReluQueueRegister_reg_0__0_
ReluNodeQueue   cell    frontPointer_reg[1]     frontPointer_reg_1_
ReluNodeQueue   cell    frontPointer_reg[0]     frontPointer_reg_0_
ReluNodeQueue   cell    NodeValueOut_reg[3]     NodeValueOut_reg_3_
ReluNodeQueue   cell    NodeValueOut_reg[2]     NodeValueOut_reg_2_
ReluNodeQueue   cell    NodeValueOut_reg[1]     NodeValueOut_reg_1_
ReluNodeQueue   cell    NodeValueOut_reg[0]     NodeValueOut_reg_0_
ReluNodeQueue   cell    indexOut_reg[2]         indexOut_reg_2_
ReluNodeQueue   cell    indexOut_reg[1]         indexOut_reg_1_
ReluNodeQueue   cell    indexOut_reg[0]         indexOut_reg_0_
ReluNodeQueue   net     ReluQueueRegister[7][3] ReluQueueRegister_7__3_
ReluNodeQueue   net     ReluQueueRegister[7][2] ReluQueueRegister_7__2_
ReluNodeQueue   net     ReluQueueRegister[7][1] ReluQueueRegister_7__1_
ReluNodeQueue   net     ReluQueueRegister[7][0] ReluQueueRegister_7__0_
ReluNodeQueue   net     ReluQueueRegister[6][3] ReluQueueRegister_6__3_
ReluNodeQueue   net     ReluQueueRegister[6][2] ReluQueueRegister_6__2_
ReluNodeQueue   net     ReluQueueRegister[6][1] ReluQueueRegister_6__1_
ReluNodeQueue   net     ReluQueueRegister[6][0] ReluQueueRegister_6__0_
ReluNodeQueue   net     ReluQueueRegister[5][3] ReluQueueRegister_5__3_
ReluNodeQueue   net     ReluQueueRegister[5][2] ReluQueueRegister_5__2_
ReluNodeQueue   net     ReluQueueRegister[5][1] ReluQueueRegister_5__1_
ReluNodeQueue   net     ReluQueueRegister[5][0] ReluQueueRegister_5__0_
ReluNodeQueue   net     ReluQueueRegister[4][3] ReluQueueRegister_4__3_
ReluNodeQueue   net     ReluQueueRegister[4][2] ReluQueueRegister_4__2_
ReluNodeQueue   net     ReluQueueRegister[4][1] ReluQueueRegister_4__1_
ReluNodeQueue   net     ReluQueueRegister[4][0] ReluQueueRegister_4__0_
ReluNodeQueue   net     ReluQueueRegister[3][3] ReluQueueRegister_3__3_
ReluNodeQueue   net     ReluQueueRegister[3][2] ReluQueueRegister_3__2_
ReluNodeQueue   net     ReluQueueRegister[3][1] ReluQueueRegister_3__1_
ReluNodeQueue   net     ReluQueueRegister[3][0] ReluQueueRegister_3__0_
ReluNodeQueue   net     ReluQueueRegister[2][3] ReluQueueRegister_2__3_
ReluNodeQueue   net     ReluQueueRegister[2][2] ReluQueueRegister_2__2_
ReluNodeQueue   net     ReluQueueRegister[2][1] ReluQueueRegister_2__1_
ReluNodeQueue   net     ReluQueueRegister[2][0] ReluQueueRegister_2__0_
ReluNodeQueue   net     ReluQueueRegister[1][3] ReluQueueRegister_1__3_
ReluNodeQueue   net     ReluQueueRegister[1][2] ReluQueueRegister_1__2_
ReluNodeQueue   net     ReluQueueRegister[1][1] ReluQueueRegister_1__1_
ReluNodeQueue   net     ReluQueueRegister[1][0] ReluQueueRegister_1__0_
ReluNodeQueue   net     ReluQueueRegister[0][3] ReluQueueRegister_0__3_
ReluNodeQueue   net     ReluQueueRegister[0][2] ReluQueueRegister_0__2_
ReluNodeQueue   net     ReluQueueRegister[0][1] ReluQueueRegister_0__1_
ReluNodeQueue   net     ReluQueueRegister[0][0] ReluQueueRegister_0__0_
1
1
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/Synthesis/ReluNodeQueue/ReluNodeQueue.nl.v'.
1
#write_sdf -context verilog "${top_level}.temp.sdf"
write_sdc "${top_level}.syn.sdc" -version 1.7
1
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall18/srd2162/Documents/Project/AdvancedLogicProject/rtl/Synthesis/ReluNodeQueue/ReluNodeQueue.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
ReluNodeQueue.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
quit

Thank you...
