#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Dec 17 22:12:09 2024
# Process ID: 33100
# Current directory: C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22648 C:\Users\Miruna\Documents\POLI\an3\SSC\proiectCraciun\projectCraciun\projectCraciun.xpr
# Log file: C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/vivado.log
# Journal file: C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun\vivado.jou
# Running On        :DESKTOP-KN6803L
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i5-13420H
# CPU Frequency     :2611 MHz
# CPU Physical cores:8
# CPU Logical cores :12
# Host memory       :16890 MB
# Swap memory       :22548 MB
# Total Virtual     :39438 MB
# Available Virtual :15377 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd] -top
export_ip_user_files -of_objects  [get_files C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd}
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
validate_bd_design
make_wrapper -files [get_files C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_design "design_2"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_2/design_2.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
set_property location {2 290 -338} [get_bd_cells axis_interconnect_0]
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_2/design_2.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property location {1 188 -341} [get_bd_cells axis_interconnect_0]
set_property location {1 298 -47} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
set_property location {2 451 -781} [get_bd_cells axi_gpio_0]
set_property location {2 443 -923} [get_bd_cells axi_gpio_3]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells axi_gpio_3]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
] [get_bd_cells axi_gpio_3]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO_WIDTH {16} \
] [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO_WIDTH {16} \
] [get_bd_cells axi_gpio_1]
set_property CONFIG.C_ALL_OUTPUTS {1} [get_bd_cells axi_gpio_2]
create_bd_cell -type module -reference private_key_RSA private_key_RSA_0
set_property location {3.5 1040 -643} [get_bd_cells private_key_RSA_0]
connect_bd_net [get_bd_pins axi_gpio_3/gpio_io_o] [get_bd_pins private_key_RSA_0/en]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins private_key_RSA_0/p_in]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins private_key_RSA_0/q_in]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_o] [get_bd_pins private_key_RSA_0/public_key]
set_property location {3.5 1319 -342} [get_bd_cells axi_gpio_4]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_8
endgroup
set_property location {4 1344 -847} [get_bd_cells axi_gpio_8]
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_8]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO_WIDTH {8} \
] [get_bd_cells axi_gpio_4]
create_bd_cell -type module -reference rsa_encrypt rsa_encrypt_0
set_property location {5 1648 -629} [get_bd_cells rsa_encrypt_0]
connect_bd_net [get_bd_pins private_key_RSA_0/n] [get_bd_pins rsa_encrypt_0/public_key_n]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_o] [get_bd_pins rsa_encrypt_0/public_key_e]
connect_bd_net [get_bd_pins axi_gpio_4/gpio_io_o] [get_bd_pins rsa_encrypt_0/character_in]
connect_bd_net [get_bd_pins private_key_RSA_0/both_keys] [get_bd_pins rsa_encrypt_0/en]
connect_bd_net [get_bd_pins private_key_RSA_0/private_key] [get_bd_pins axi_gpio_8/gpio_io_i]
set_property location {5.5 1996 -377} [get_bd_cells axi_gpio_5]
create_bd_cell -type module -reference rsa_decrypt rsa_decrypt_0
set_property location {6.5 2352 -644} [get_bd_cells rsa_decrypt_0]
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_5]
connect_bd_net [get_bd_pins rsa_encrypt_0/done] [get_bd_pins axi_gpio_5/gpio_io_i]
delete_bd_objs [get_bd_nets rsa_encrypt_0_done]
connect_bd_net [get_bd_pins rsa_encrypt_0/ciphertext] [get_bd_pins axi_gpio_5/gpio_io_i]
connect_bd_net [get_bd_pins rsa_encrypt_0/done] [get_bd_pins rsa_decrypt_0/en]
connect_bd_net [get_bd_pins rsa_encrypt_0/done] [get_bd_pins rsa_decrypt_0/ciphertext_in]
undo
connect_bd_net [get_bd_pins rsa_encrypt_0/ciphertext] [get_bd_pins rsa_decrypt_0/ciphertext_in]
connect_bd_net [get_bd_pins private_key_RSA_0/private_key] [get_bd_pins rsa_decrypt_0/private_key_d]
connect_bd_net [get_bd_pins private_key_RSA_0/n] [get_bd_pins rsa_decrypt_0/public_key_n]
set_property location {7.5 2713 -373} [get_bd_cells axi_gpio_6]
set_property location {8 2746 -220} [get_bd_cells axi_gpio_7]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {8} \
] [get_bd_cells axi_gpio_6]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells axi_gpio_7]
connect_bd_net [get_bd_pins rsa_decrypt_0/done] [get_bd_pins axi_gpio_6/gpio_io_i]
delete_bd_objs [get_bd_nets rsa_decrypt_0_done]
connect_bd_net [get_bd_pins rsa_decrypt_0/done] [get_bd_pins axi_gpio_7/gpio_io_i]
connect_bd_net [get_bd_pins rsa_decrypt_0/done] [get_bd_pins axi_gpio_6/gpio_io_i]
undo
connect_bd_net [get_bd_pins axi_gpio_6/gpio_io_i] [get_bd_pins rsa_decrypt_0/character_out]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_2/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_3/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_3/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_4/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_4/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_5/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_5/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_6/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_6/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_7/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_7/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_8/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_8/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins private_key_RSA_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rsa_decrypt_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rsa_encrypt_0/clk]
endgroup
validate_bd_design
delete_bd_objs [get_bd_cells axis_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
delete_bd_objs [get_bd_cells axi_interconnect_0]
validate_bd_design
validate_bd_design -force
make_wrapper -files [get_files C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_2/design_2.bd] -top
add_files -norecurse c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_2_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
export_ip_user_files -of_objects  [get_files C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_1/design_1.bd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/design_Craciun_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/Miruna/Desktop/design_2_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/design_2_wrapper.xsa
close_design
create_bd_design "design_3"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_3/design_3.bd}
current_bd_design design_2
set tmpCopyObjs [concat  [get_bd_cells {ps7_0_axi_periph rsa_decrypt_0 axi_gpio_6 rsa_encrypt_0 axi_gpio_7 processing_system7_0 axi_gpio_8 axi_gpio_0 proc_sys_reset_0 private_key_RSA_0 axi_gpio_1 axi_gpio_2 axi_gpio_3 axi_gpio_4 axi_gpio_5}] [get_bd_intf_ports {DDR FIXED_IO}] [get_bd_intf_nets {ps7_0_axi_periph_M07_AXI processing_system7_0_M_AXI_GP0 ps7_0_axi_periph_M03_AXI ps7_0_axi_periph_M01_AXI processing_system7_0_FIXED_IO ps7_0_axi_periph_M06_AXI ps7_0_axi_periph_M08_AXI ps7_0_axi_periph_M04_AXI ps7_0_axi_periph_M05_AXI ps7_0_axi_periph_M00_AXI processing_system7_0_DDR ps7_0_axi_periph_M02_AXI}] [get_bd_nets {rsa_decrypt_0_character_out processing_system7_0_FCLK_RESET0_N axi_gpio_4_gpio_io_o proc_sys_reset_0_peripheral_aresetn axi_gpio_1_gpio_io_o private_key_RSA_0_both_keys rsa_decrypt_0_done private_key_RSA_0_n private_key_RSA_0_private_key processing_system7_0_FCLK_CLK0 axi_gpio_2_gpio_io_o rsa_encrypt_0_done rsa_encrypt_0_ciphertext axi_gpio_3_gpio_io_o axi_gpio_0_gpio_io_o}]]
current_bd_design design_3
copy_bd_objs -from_design design_2 / $tmpCopyObjs
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M08_AXI] [get_bd_cells axi_gpio_8]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR1] [get_bd_intf_nets processing_system7_0_FIXED_IO1] [get_bd_cells processing_system7_0]
validate_bd_design
export_ip_user_files -of_objects  [get_files c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_3/design_3.bd] -top
add_files -norecurse c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_3/hdl/design_3_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/Miruna/Documents/POLI/an3/SSC/platformaUltima/design_3_wrapper.xsa
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_3/design_3.bd}
open_bd_design {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_3/design_3.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_8
endgroup
set_property location {0.5 -268 -1038} [get_bd_cells axi_gpio_8]
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_8]
connect_bd_net [get_bd_pins private_key_RSA_0/private_key] [get_bd_pins axi_gpio_8/gpio_io_i]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_1/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_1/FCLK_CLK0 (50 MHz)} Master {/processing_system7_1/M_AXI_GP0} Slave {/axi_gpio_8/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_8/S_AXI]
validate_bd_design
export_ip_user_files -of_objects  [get_files c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_3/hdl/design_3_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_3/hdl/design_3_wrapper.v
update_compile_order -fileset sources_1
validate_bd_design -force
make_wrapper -files [get_files C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/bd/design_3/design_3.bd] -top
add_files -norecurse c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_3/hdl/design_3_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_3_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
reset_run design_3_xbar_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
open_hw_manager
close_hw_manager
write_hw_platform -fixed -include_bit -force -file C:/Users/Miruna/Documents/POLI/an3/SSC/platformaUltima/design_3_wrapper.xsa
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_rsa_decrypt [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_rsa_decrypt.tcl
add_bp {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/new/rsa_decrypt.vhd} 96
remove_bps -file {C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/new/rsa_decrypt.vhd} -line 96
close_sim
launch_simulation
source tb_rsa_decrypt.tcl
