Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Sep 18 15:05:17 2017
| Host         : DESKTOP-65L7E3F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgadisplaydriver_timing_summary_routed.rpt -rpx vgadisplaydriver_timing_summary_routed.rpx
| Design       : vgadisplaydriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.337        0.000                      0                   42        0.200        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.337        0.000                      0                   42        0.200        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.103%)  route 2.607ns (75.897%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.316    myvgatimer/xy/CLK
    SLICE_X89Y140        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=10, routed)          1.197     6.970    myvgatimer/xy/x[4]
    SLICE_X89Y140        LUT5 (Prop_lut5_I4_O)        0.124     7.094 f  myvgatimer/xy/x[5]_i_2/O
                         net (fo=2, routed)           0.614     7.708    myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.832 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.312     8.144    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.268 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.484     8.752    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[6]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y144        FDRE (Setup_fdre_C_CE)      -0.169    15.089    myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.103%)  route 2.607ns (75.897%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.316    myvgatimer/xy/CLK
    SLICE_X89Y140        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=10, routed)          1.197     6.970    myvgatimer/xy/x[4]
    SLICE_X89Y140        LUT5 (Prop_lut5_I4_O)        0.124     7.094 f  myvgatimer/xy/x[5]_i_2/O
                         net (fo=2, routed)           0.614     7.708    myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.832 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.312     8.144    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.268 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.484     8.752    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[7]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y144        FDRE (Setup_fdre_C_CE)      -0.169    15.089    myvgatimer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.103%)  route 2.607ns (75.897%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.316    myvgatimer/xy/CLK
    SLICE_X89Y140        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=10, routed)          1.197     6.970    myvgatimer/xy/x[4]
    SLICE_X89Y140        LUT5 (Prop_lut5_I4_O)        0.124     7.094 f  myvgatimer/xy/x[5]_i_2/O
                         net (fo=2, routed)           0.614     7.708    myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.832 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.312     8.144    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.268 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.484     8.752    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[8]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y144        FDRE (Setup_fdre_C_CE)      -0.169    15.089    myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.828ns (25.066%)  route 2.475ns (74.934%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.316    myvgatimer/xy/CLK
    SLICE_X89Y140        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=10, routed)          1.197     6.970    myvgatimer/xy/x[4]
    SLICE_X89Y140        LUT5 (Prop_lut5_I4_O)        0.124     7.094 f  myvgatimer/xy/x[5]_i_2/O
                         net (fo=2, routed)           0.614     7.708    myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.832 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.312     8.144    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.268 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.352     8.620    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[1]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X89Y143        FDRE (Setup_fdre_C_CE)      -0.205    15.053    myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.828ns (25.066%)  route 2.475ns (74.934%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.316    myvgatimer/xy/CLK
    SLICE_X89Y140        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=10, routed)          1.197     6.970    myvgatimer/xy/x[4]
    SLICE_X89Y140        LUT5 (Prop_lut5_I4_O)        0.124     7.094 f  myvgatimer/xy/x[5]_i_2/O
                         net (fo=2, routed)           0.614     7.708    myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.832 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.312     8.144    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.268 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.352     8.620    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[4]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X89Y143        FDRE (Setup_fdre_C_CE)      -0.205    15.053    myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.828ns (25.066%)  route 2.475ns (74.934%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.316    myvgatimer/xy/CLK
    SLICE_X89Y140        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=10, routed)          1.197     6.970    myvgatimer/xy/x[4]
    SLICE_X89Y140        LUT5 (Prop_lut5_I4_O)        0.124     7.094 f  myvgatimer/xy/x[5]_i_2/O
                         net (fo=2, routed)           0.614     7.708    myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.832 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.312     8.144    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.268 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.352     8.620    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[5]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X89Y143        FDRE (Setup_fdre_C_CE)      -0.205    15.053    myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.828ns (25.066%)  route 2.475ns (74.934%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.316    myvgatimer/xy/CLK
    SLICE_X89Y140        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=10, routed)          1.197     6.970    myvgatimer/xy/x[4]
    SLICE_X89Y140        LUT5 (Prop_lut5_I4_O)        0.124     7.094 f  myvgatimer/xy/x[5]_i_2/O
                         net (fo=2, routed)           0.614     7.708    myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.832 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.312     8.144    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.268 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.352     8.620    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[0]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    15.089    myvgatimer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.828ns (25.066%)  route 2.475ns (74.934%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.316    myvgatimer/xy/CLK
    SLICE_X89Y140        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=10, routed)          1.197     6.970    myvgatimer/xy/x[4]
    SLICE_X89Y140        LUT5 (Prop_lut5_I4_O)        0.124     7.094 f  myvgatimer/xy/x[5]_i_2/O
                         net (fo=2, routed)           0.614     7.708    myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.832 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.312     8.144    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.268 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.352     8.620    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[2]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    15.089    myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.828ns (25.066%)  route 2.475ns (74.934%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.316    myvgatimer/xy/CLK
    SLICE_X89Y140        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=10, routed)          1.197     6.970    myvgatimer/xy/x[4]
    SLICE_X89Y140        LUT5 (Prop_lut5_I4_O)        0.124     7.094 f  myvgatimer/xy/x[5]_i_2/O
                         net (fo=2, routed)           0.614     7.708    myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.832 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.312     8.144    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.268 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.352     8.620    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[3]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    15.089    myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.828ns (25.066%)  route 2.475ns (74.934%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.316    myvgatimer/xy/CLK
    SLICE_X89Y140        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=10, routed)          1.197     6.970    myvgatimer/xy/x[4]
    SLICE_X89Y140        LUT5 (Prop_lut5_I4_O)        0.124     7.094 f  myvgatimer/xy/x[5]_i_2/O
                         net (fo=2, routed)           0.614     7.708    myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.832 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.312     8.144    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.268 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.352     8.620    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    15.089    myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.440%)  route 0.096ns (31.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  myvgatimer/xy/y_reg[3]/Q
                         net (fo=12, routed)          0.096     1.781    myvgatimer/xy/y[3]
    SLICE_X89Y143        LUT6 (Prop_lut6_I4_O)        0.045     1.826 r  myvgatimer/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.826    myvgatimer/xy/y[5]_i_1_n_0
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[5]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X89Y143        FDRE (Hold_fdre_C_D)         0.092     1.625    myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.741%)  route 0.160ns (46.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  myvgatimer/xy/y_reg[1]/Q
                         net (fo=9, routed)           0.160     1.822    myvgatimer/xy/y_reg_n_0_[1]
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.045     1.867 r  myvgatimer/xy/y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.867    myvgatimer/xy/y[3]_i_1_n_0
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[3]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X88Y143        FDRE (Hold_fdre_C_D)         0.121     1.654    myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.192%)  route 0.172ns (47.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    myvgatimer/xy/CLK
    SLICE_X89Y140        FDRE                                         r  myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  myvgatimer/xy/x_reg[0]/Q
                         net (fo=7, routed)           0.172     1.833    myvgatimer/xy/x_reg_n_0_[0]
    SLICE_X88Y140        LUT3 (Prop_lut3_I2_O)        0.047     1.880 r  myvgatimer/xy/x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    myvgatimer/xy/x[2]_i_1_n_0
    SLICE_X88Y140        FDRE                                         r  myvgatimer/xy/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.037    myvgatimer/xy/CLK
    SLICE_X88Y140        FDRE                                         r  myvgatimer/xy/x_reg[2]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.131     1.663    myvgatimer/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.925%)  route 0.172ns (48.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    myvgatimer/xy/CLK
    SLICE_X89Y140        FDRE                                         r  myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  myvgatimer/xy/x_reg[0]/Q
                         net (fo=7, routed)           0.172     1.833    myvgatimer/xy/x_reg_n_0_[0]
    SLICE_X88Y140        LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  myvgatimer/xy/x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.878    myvgatimer/xy/x[1]_i_1_n_0
    SLICE_X88Y140        FDRE                                         r  myvgatimer/xy/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.037    myvgatimer/xy/CLK
    SLICE_X88Y140        FDRE                                         r  myvgatimer/xy/x_reg[1]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.121     1.653    myvgatimer/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.751%)  route 0.199ns (51.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  myvgatimer/xy/y_reg[5]/Q
                         net (fo=10, routed)          0.199     1.860    myvgatimer/xy/y[5]
    SLICE_X88Y144        LUT4 (Prop_lut4_I2_O)        0.048     1.908 r  myvgatimer/xy/y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.908    myvgatimer/xy/y[7]_i_1_n_0
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[7]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X88Y144        FDRE (Hold_fdre_C_D)         0.131     1.667    myvgatimer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.117%)  route 0.139ns (39.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  myvgatimer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.139     1.823    myvgatimer/xy/y_reg_n_0_[0]
    SLICE_X89Y143        LUT5 (Prop_lut5_I2_O)        0.045     1.868 r  myvgatimer/xy/y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.868    myvgatimer/xy/y[4]_i_1_n_0
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[4]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X89Y143        FDRE (Hold_fdre_C_D)         0.091     1.624    myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.351%)  route 0.199ns (51.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  myvgatimer/xy/y_reg[5]/Q
                         net (fo=10, routed)          0.199     1.860    myvgatimer/xy/y[5]
    SLICE_X88Y144        LUT3 (Prop_lut3_I2_O)        0.045     1.905 r  myvgatimer/xy/y[6]_i_1/O
                         net (fo=1, routed)           0.000     1.905    myvgatimer/xy/y[6]_i_1_n_0
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[6]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X88Y144        FDRE (Hold_fdre_C_D)         0.121     1.657    myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 myvgatimer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    myvgatimer/CLK
    SLICE_X87Y142        FDRE                                         r  myvgatimer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  myvgatimer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.179     1.840    myvgatimer/clk_count[0]
    SLICE_X87Y142        LUT2 (Prop_lut2_I0_O)        0.042     1.882 r  myvgatimer/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.882    myvgatimer/p_0_in[1]
    SLICE_X87Y142        FDRE                                         r  myvgatimer/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.037    myvgatimer/CLK
    SLICE_X87Y142        FDRE                                         r  myvgatimer/clk_count_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.107     1.626    myvgatimer/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.208%)  route 0.177ns (48.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    myvgatimer/xy/CLK
    SLICE_X89Y140        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=10, routed)          0.177     1.838    myvgatimer/xy/x[4]
    SLICE_X89Y141        LUT5 (Prop_lut5_I4_O)        0.045     1.883 r  myvgatimer/xy/x[7]_i_1/O
                         net (fo=1, routed)           0.000     1.883    myvgatimer/xy/x[7]_i_1_n_0
    SLICE_X89Y141        FDRE                                         r  myvgatimer/xy/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.037    myvgatimer/xy/CLK
    SLICE_X89Y141        FDRE                                         r  myvgatimer/xy/x_reg[7]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X89Y141        FDRE (Hold_fdre_C_D)         0.091     1.626    myvgatimer/xy/x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 myvgatimer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    myvgatimer/CLK
    SLICE_X87Y142        FDRE                                         r  myvgatimer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  myvgatimer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.179     1.840    myvgatimer/clk_count[0]
    SLICE_X87Y142        LUT1 (Prop_lut1_I0_O)        0.045     1.885 r  myvgatimer/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    myvgatimer/p_0_in[0]
    SLICE_X87Y142        FDRE                                         r  myvgatimer/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.037    myvgatimer/CLK
    SLICE_X87Y142        FDRE                                         r  myvgatimer/clk_count_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.091     1.610    myvgatimer/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y142   myvgatimer/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y142   myvgatimer/clk_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y140   myvgatimer/xy/x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y140   myvgatimer/xy/x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y140   myvgatimer/xy/x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y140   myvgatimer/xy/x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y140   myvgatimer/xy/x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y141   myvgatimer/xy/x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y140   myvgatimer/xy/x_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y142   myvgatimer/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y142   myvgatimer/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y140   myvgatimer/xy/x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y140   myvgatimer/xy/x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y140   myvgatimer/xy/x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y140   myvgatimer/xy/x_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y140   myvgatimer/xy/x_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y141   myvgatimer/xy/x_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y140   myvgatimer/xy/x_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y141   myvgatimer/xy/x_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y142   myvgatimer/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y142   myvgatimer/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y140   myvgatimer/xy/x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y140   myvgatimer/xy/x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y140   myvgatimer/xy/x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y140   myvgatimer/xy/x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y140   myvgatimer/xy/x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y141   myvgatimer/xy/x_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y140   myvgatimer/xy/x_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y141   myvgatimer/xy/x_reg[7]/C



