// Seed: 865368328
module module_0;
  reg  id_2;
  reg  id_3;
  wire id_4;
  initial begin
    if (id_3) begin
      id_1 <= id_1 >>> 1'b0;
      id_2 <= 1;
    end else begin
      id_3 <= #id_2 1'b0;
    end
  end
  tri id_5;
  assign id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri1 id_4
);
  always_ff @(id_0 or 1) begin
    $display(1);
  end
  module_0();
endmodule
