Index: pxaregs-1.14-r0/pxaregs.c
===================================================================
--- pxaregs-1.14-r0.orig/pxaregs.c
+++ pxaregs-1.14-r0/pxaregs.c
@@ -291,6 +291,7 @@ static struct reg_info regs[] = {
 { "CCCR_M",    0x41300000,  5, 0x00000003, 'x', "CM memory freq to run mode freq multiplier" },
 { "CCCR_N",    0x41300000,  7, 0x00000007, 'x', "CM run mode freq to turbo freq multiplier" },
 
+#ifndef PXA320
 { "CKEN",      0x41300004,  0, 0xffffffff, 'x', "Clock Enable Register (3-36)" },
 { "CKEN_0",    0x41300004,  0, 0x00000001, 'd', "CM PWM0 clock enabled" },
 { "CKEN_1",    0x41300004,  1, 0x00000001, 'd', "CM PWM1 clock enabled" },
@@ -305,6 +306,48 @@ static struct reg_info regs[] = {
 { "CKEN_13",   0x41300004, 13, 0x00000001, 'd', "CM FIPC clock enabled" },
 { "CKEN_14",   0x41300004, 14, 0x00000001, 'd', "CM I2C clock enabled" },
 { "CKEN_16",   0x41300004, 16, 0x00000001, 'd', "CM LCD clock enabled" },
+#else
+{ "D0CKEN_A",		0x4134000c,  0, 0xffffffff, 'x', "D0 Mode Clock Enable Register A" },
+{ "D0CKEN_B",		0x41340010,  0, 0xffffffff, 'x', "D0 Mode Clock Enable Register B" },
+
+{ "D0CKEN_LCD",		0x4134000c,  1, 0x00000001, 'd', "LCD Clock Enable" },
+{ "D0CKEN_USB",		0x4134000c,  2, 0x00000001, 'd', "USB Host Clock Enable" },
+{ "D0CKEN_CIF",		0x4134000c,  3, 0x00000001, 'd', "Camera Interface Clock Enable" },
+{ "D0CKEN_NAND",	0x4134000c,  4, 0x00000001, 'd', "NAND Flash Controller Clock Enable" },
+{ "D0CKEN_USB20",	0x4134000c,  6, 0x00000001, 'd', "USB 2.0 Client Clock Enable" },
+{ "D0CKEN_GCC",		0x4134000c,  7, 0x00000001, 'd', "Graphics Controller Clock Enable" },
+{ "D0CKEN_DMEM",	0x4134000c,  8, 0x00000001, 'd', "Dynamic Memory Controller Clock Enable" },
+{ "D0CKEN_SMEM",	0x4134000c,  9, 0x00000001, 'd', "Static Memory Controller Clock Enable" },
+{ "D0CKEN_SRAM",	0x4134000c, 10, 0x00000001, 'd', "Internal SRAM Controller Clock Enable" },
+{ "D0CKEN_BROM",	0x4134000c, 11, 0x00000001, 'd', "Boot ROM Clock Enable" },
+{ "D0CKEN_MMC0",	0x4134000c, 12, 0x00000001, 'd', "MMC0 Clock Enable" },
+{ "D0CKEN_MMC1",	0x4134000c, 13, 0x00000001, 'd', "MMC1 Clock Enable" },
+{ "D0CKEN_KPAD",	0x4134000c, 14, 0x00000001, 'd', "Keypad Controller Clock Enable" },
+{ "D0CKEN_CIR",		0x4134000c, 15, 0x00000001, 'd', "Consumer IR Clock Enable" },
+{ "D0CKEN_USIM0",	0x4134000c, 17, 0x00000001, 'd', "USIM[0] Clock Enable" },
+{ "D0CKEN_USIM1",	0x4134000c, 18, 0x00000001, 'd', "USIM[1] Clock Enable" },
+{ "D0CKEN_UDC",		0x4134000c, 20, 0x00000001, 'd', "UDC Clock Enable" },
+{ "D0CKEN_UART2",	0x4134000c, 21, 0x00000001, 'd', "UART2 Clock Enable" },
+{ "D0CKEN_UART1",	0x4134000c, 22, 0x00000001, 'd', "UART1 Clock Enable" },
+{ "D0CKEN_UART3",	0x4134000c, 23, 0x00000001, 'd', "UART3 Clock Enable" },
+{ "D0CKEN_AC97",	0x4134000c, 24, 0x00000001, 'd', "AC97 Clock Enable" },
+{ "D0CKEN_TS",		0x4134000c, 25, 0x00000001, 'd', "Touchscreen Interface Clock Enable" },
+{ "D0CKEN_SSP1",	0x4134000c, 26, 0x00000001, 'd', "SSP1 Clock Enable" },
+{ "D0CKEN_SSP2",	0x4134000c, 27, 0x00000001, 'd', "SSP2 Clock Enable" },
+{ "D0CKEN_SSP3",	0x4134000c, 28, 0x00000001, 'd', "SSP3 Clock Enable" },
+{ "D0CKEN_SSP4",	0x4134000c, 29, 0x00000001, 'd', "SSP4 Clock Enable" },
+{ "D0CKEN_MSL0",	0x4134000c, 30, 0x00000001, 'd', "MSL0 Clock Enable" },
+
+{ "D0CKEN_PWM02",	0x41340010,  0, 0x00000001, 'd', "PWM[0+2] Clock Enable" },
+{ "D0CKEN_PWM13",	0x41340010,  1, 0x00000001, 'd', "PWM[1+3] Clock Enable" },
+{ "D0CKEN_I2C",		0x41340010,  4, 0x00000001, 'd', "Standard I2C Clock Enable" },
+{ "D0CKEN_IRQ",		0x41340010,  6, 0x00000001, 'd', "Interrupt Controller Clock Enable" },
+{ "D0CKEN_GPIO",	0x41340010,  7, 0x00000001, 'd', "GPIO Clock Enable" },
+{ "D0CKEN_1WIRE",	0x41340010,  8, 0x00000001, 'd', "1-Wire Clock Enable" },
+{ "D0CKEN_HSIO2",	0x41340010,  9, 0x00000001, 'd', "HSIO2 Clock Enable" },
+{ "D0CKEN_MIM",		0x41340010, 16, 0x00000001, 'd', "Mini-IM" },
+{ "D0CKEN_MLCD",	0x41340010, 16, 0x00000001, 'd', "Mini-LCD" },
+#endif
 
 { "OSCC",      0x41300008,  0, 0xffffffff, 'x', "Oscillator Configuration Register (3-38)" },
 { "OSCC_OOK",  0x41300008,  0, 0x00000001, 'd', "CM 32.768 kHz oscillator enabled and stabilized" },
@@ -1200,6 +1243,7 @@ static struct reg_info regs[] = {
 { "GEDR2_83", 0x40E00050, 19, 0x00000001, 'd', "GPIO 83 edge detected" },
 { "GEDR2_84", 0x40E00050, 20, 0x00000001, 'd', "GPIO 84 edge detected" },
 
+#ifndef PXA320
 { "GAFR0L",    0x40E00054,  0, 0xffffffff, 'x', "GPIO Alternate Function Register 0 Lower (4-17)" },
 { "GAFR0L_0",  0x40E00054,  0, 0x00000003, 'x', "GPIO 0 alternate function select" },
 { "GAFR0L_1",  0x40E00054,  2, 0x00000003, 'x', "GPIO 1 alternate function select" },
@@ -1337,6 +1381,462 @@ static struct reg_info regs[] = {
 { "GAFR3L_118", 0x40E00070, 12, 0x00000003, 'x', "GPIO 118 alternate function select" },
 { "GAFR3L_119", 0x40E00070, 14, 0x00000003, 'x', "GPIO 119 alternate function select" },
 { "GAFR3L_120", 0x40E00070, 16, 0x00000003, 'x', "GPIO 120 alternate function select" },
+#endif
+
+#ifdef PXA320
+{ "GSDR0",	0x40e00400,  0, 0xffffffff, 'x', "bitwise set of GPIO Direction [31:0]" },
+{ "GSDR1",	0x40e00404,  0, 0xffffffff, 'x', "bitwise set of GPIO Direction [63:32]" },
+{ "GSDR2",	0x40e00408,  0, 0xffffffff, 'x', "bitwise set of GPIO Direction [95:64]" },
+{ "GSDR3",	0x40e0040c,  0, 0xffffffff, 'x', "bitwise set of GPIO Direction [127:96]" },
+
+{ "GSDR_0",	0x40e00400,  0, 0x00000001, 'd', "GPIO 0 bit-wise set" },
+{ "GSDR_1",	0x40e00400,  1, 0x00000001, 'd', "GPIO 1 bit-wise set" },
+{ "GSDR_2",	0x40e00400,  2, 0x00000001, 'd', "GPIO 2 bit-wise set" },
+{ "GSDR_3",	0x40e00400,  3, 0x00000001, 'd', "GPIO 3 bit-wise set" },
+{ "GSDR_4",	0x40e00400,  4, 0x00000001, 'd', "GPIO 4 bit-wise set" },
+{ "GSDR_5",	0x40e00400,  5, 0x00000001, 'd', "GPIO 5 bit-wise set" },
+{ "GSDR_6",	0x40e00400,  6, 0x00000001, 'd', "GPIO 6 bit-wise set" },
+{ "GSDR_7",	0x40e00400,  7, 0x00000001, 'd', "GPIO 7 bit-wise set" },
+{ "GSDR_8",	0x40e00400,  8, 0x00000001, 'd', "GPIO 8 bit-wise set" },
+{ "GSDR_9",	0x40e00400,  9, 0x00000001, 'd', "GPIO 9 bit-wise set" },
+{ "GSDR_10",	0x40e00400, 10, 0x00000001, 'd', "GPIO 10 bit-wise set" },
+{ "GSDR_11",	0x40e00400, 11, 0x00000001, 'd', "GPIO 11 bit-wise set" },
+{ "GSDR_12",	0x40e00400, 12, 0x00000001, 'd', "GPIO 12 bit-wise set" },
+{ "GSDR_13",	0x40e00400, 13, 0x00000001, 'd', "GPIO 13 bit-wise set" },
+{ "GSDR_14",	0x40e00400, 14, 0x00000001, 'd', "GPIO 14 bit-wise set" },
+{ "GSDR_15",	0x40e00400, 15, 0x00000001, 'd', "GPIO 15 bit-wise set" },
+{ "GSDR_16",	0x40e00400, 16, 0x00000001, 'd', "GPIO 16 bit-wise set" },
+{ "GSDR_17",	0x40e00400, 17, 0x00000001, 'd', "GPIO 17 bit-wise set" },
+{ "GSDR_18",	0x40e00400, 18, 0x00000001, 'd', "GPIO 18 bit-wise set" },
+{ "GSDR_19",	0x40e00400, 19, 0x00000001, 'd', "GPIO 19 bit-wise set" },
+{ "GSDR_20",	0x40e00400, 20, 0x00000001, 'd', "GPIO 20 bit-wise set" },
+{ "GSDR_21",	0x40e00400, 21, 0x00000001, 'd', "GPIO 21 bit-wise set" },
+{ "GSDR_22",	0x40e00400, 22, 0x00000001, 'd', "GPIO 22 bit-wise set" },
+{ "GSDR_23",	0x40e00400, 23, 0x00000001, 'd', "GPIO 23 bit-wise set" },
+{ "GSDR_24",	0x40e00400, 24, 0x00000001, 'd', "GPIO 24 bit-wise set" },
+{ "GSDR_25",	0x40e00400, 25, 0x00000001, 'd', "GPIO 25 bit-wise set" },
+{ "GSDR_26",	0x40e00400, 26, 0x00000001, 'd', "GPIO 26 bit-wise set" },
+{ "GSDR_27",	0x40e00400, 27, 0x00000001, 'd', "GPIO 27 bit-wise set" },
+{ "GSDR_28",	0x40e00400, 28, 0x00000001, 'd', "GPIO 28 bit-wise set" },
+{ "GSDR_29",	0x40e00400, 29, 0x00000001, 'd', "GPIO 29 bit-wise set" },
+{ "GSDR_30",	0x40e00400, 30, 0x00000001, 'd', "GPIO 30 bit-wise set" },
+{ "GSDR_31",	0x40e00400, 31, 0x00000001, 'd', "GPIO 31 bit-wise set" },
+{ "GSDR_32",	0x40e00404,  0, 0x00000001, 'd', "GPIO 32 bit-wise set" },
+{ "GSDR_33",	0x40e00404,  1, 0x00000001, 'd', "GPIO 33 bit-wise set" },
+{ "GSDR_34",	0x40e00404,  2, 0x00000001, 'd', "GPIO 34 bit-wise set" },
+{ "GSDR_35",	0x40e00404,  3, 0x00000001, 'd', "GPIO 35 bit-wise set" },
+{ "GSDR_36",	0x40e00404,  4, 0x00000001, 'd', "GPIO 36 bit-wise set" },
+{ "GSDR_37",	0x40e00404,  5, 0x00000001, 'd', "GPIO 37 bit-wise set" },
+{ "GSDR_38",	0x40e00404,  6, 0x00000001, 'd', "GPIO 38 bit-wise set" },
+{ "GSDR_39",	0x40e00404,  7, 0x00000001, 'd', "GPIO 39 bit-wise set" },
+{ "GSDR_40",	0x40e00404,  8, 0x00000001, 'd', "GPIO 40 bit-wise set" },
+{ "GSDR_41",	0x40e00404,  9, 0x00000001, 'd', "GPIO 41 bit-wise set" },
+{ "GSDR_42",	0x40e00404, 10, 0x00000001, 'd', "GPIO 42 bit-wise set" },
+{ "GSDR_43",	0x40e00404, 11, 0x00000001, 'd', "GPIO 43 bit-wise set" },
+{ "GSDR_44",	0x40e00404, 12, 0x00000001, 'd', "GPIO 44 bit-wise set" },
+{ "GSDR_45",	0x40e00404, 13, 0x00000001, 'd', "GPIO 45 bit-wise set" },
+{ "GSDR_46",	0x40e00404, 14, 0x00000001, 'd', "GPIO 46 bit-wise set" },
+{ "GSDR_47",	0x40e00404, 15, 0x00000001, 'd', "GPIO 47 bit-wise set" },
+{ "GSDR_48",	0x40e00404, 16, 0x00000001, 'd', "GPIO 48 bit-wise set" },
+{ "GSDR_49",	0x40e00404, 17, 0x00000001, 'd', "GPIO 49 bit-wise set" },
+{ "GSDR_50",	0x40e00404, 18, 0x00000001, 'd', "GPIO 50 bit-wise set" },
+{ "GSDR_51",	0x40e00404, 19, 0x00000001, 'd', "GPIO 51 bit-wise set" },
+{ "GSDR_52",	0x40e00404, 20, 0x00000001, 'd', "GPIO 52 bit-wise set" },
+{ "GSDR_53",	0x40e00404, 21, 0x00000001, 'd', "GPIO 53 bit-wise set" },
+{ "GSDR_54",	0x40e00404, 22, 0x00000001, 'd', "GPIO 54 bit-wise set" },
+{ "GSDR_55",	0x40e00404, 23, 0x00000001, 'd', "GPIO 55 bit-wise set" },
+{ "GSDR_56",	0x40e00404, 24, 0x00000001, 'd', "GPIO 56 bit-wise set" },
+{ "GSDR_57",	0x40e00404, 25, 0x00000001, 'd', "GPIO 57 bit-wise set" },
+{ "GSDR_58",	0x40e00404, 26, 0x00000001, 'd', "GPIO 58 bit-wise set" },
+{ "GSDR_59",	0x40e00404, 27, 0x00000001, 'd', "GPIO 59 bit-wise set" },
+{ "GSDR_60",	0x40e00404, 28, 0x00000001, 'd', "GPIO 60 bit-wise set" },
+{ "GSDR_61",	0x40e00404, 29, 0x00000001, 'd', "GPIO 61 bit-wise set" },
+{ "GSDR_62",	0x40e00404, 30, 0x00000001, 'd', "GPIO 62 bit-wise set" },
+{ "GSDR_63",	0x40e00404, 31, 0x00000001, 'd', "GPIO 63 bit-wise set" },
+{ "GSDR_64",	0x40e00408,  0, 0x00000001, 'd', "GPIO 64 bit-wise set" },
+{ "GSDR_65",	0x40e00408,  1, 0x00000001, 'd', "GPIO 65 bit-wise set" },
+{ "GSDR_66",	0x40e00408,  2, 0x00000001, 'd', "GPIO 66 bit-wise set" },
+{ "GSDR_67",	0x40e00408,  3, 0x00000001, 'd', "GPIO 67 bit-wise set" },
+{ "GSDR_68",	0x40e00408,  4, 0x00000001, 'd', "GPIO 68 bit-wise set" },
+{ "GSDR_69",	0x40e00408,  5, 0x00000001, 'd', "GPIO 69 bit-wise set" },
+{ "GSDR_70",	0x40e00408,  6, 0x00000001, 'd', "GPIO 70 bit-wise set" },
+{ "GSDR_71",	0x40e00408,  7, 0x00000001, 'd', "GPIO 71 bit-wise set" },
+{ "GSDR_72",	0x40e00408,  8, 0x00000001, 'd', "GPIO 72 bit-wise set" },
+{ "GSDR_73",	0x40e00408,  9, 0x00000001, 'd', "GPIO 73 bit-wise set" },
+{ "GSDR_74",	0x40e00408, 10, 0x00000001, 'd', "GPIO 74 bit-wise set" },
+{ "GSDR_75",	0x40e00408, 11, 0x00000001, 'd', "GPIO 75 bit-wise set" },
+{ "GSDR_76",	0x40e00408, 12, 0x00000001, 'd', "GPIO 76 bit-wise set" },
+{ "GSDR_77",	0x40e00408, 13, 0x00000001, 'd', "GPIO 77 bit-wise set" },
+{ "GSDR_78",	0x40e00408, 14, 0x00000001, 'd', "GPIO 78 bit-wise set" },
+{ "GSDR_79",	0x40e00408, 15, 0x00000001, 'd', "GPIO 79 bit-wise set" },
+{ "GSDR_80",	0x40e00408, 16, 0x00000001, 'd', "GPIO 80 bit-wise set" },
+{ "GSDR_81",	0x40e00408, 17, 0x00000001, 'd', "GPIO 81 bit-wise set" },
+{ "GSDR_82",	0x40e00408, 18, 0x00000001, 'd', "GPIO 82 bit-wise set" },
+{ "GSDR_83",	0x40e00408, 19, 0x00000001, 'd', "GPIO 83 bit-wise set" },
+{ "GSDR_84",	0x40e00408, 20, 0x00000001, 'd', "GPIO 84 bit-wise set" },
+{ "GSDR_85",	0x40e00408, 21, 0x00000001, 'd', "GPIO 85 bit-wise set" },
+{ "GSDR_86",	0x40e00408, 22, 0x00000001, 'd', "GPIO 86 bit-wise set" },
+{ "GSDR_87",	0x40e00408, 23, 0x00000001, 'd', "GPIO 87 bit-wise set" },
+{ "GSDR_88",	0x40e00408, 24, 0x00000001, 'd', "GPIO 88 bit-wise set" },
+{ "GSDR_89",	0x40e00408, 25, 0x00000001, 'd', "GPIO 89 bit-wise set" },
+{ "GSDR_90",	0x40e00408, 26, 0x00000001, 'd', "GPIO 90 bit-wise set" },
+{ "GSDR_91",	0x40e00408, 27, 0x00000001, 'd', "GPIO 91 bit-wise set" },
+{ "GSDR_92",	0x40e00408, 28, 0x00000001, 'd', "GPIO 92 bit-wise set" },
+{ "GSDR_93",	0x40e00408, 29, 0x00000001, 'd', "GPIO 93 bit-wise set" },
+{ "GSDR_94",	0x40e00408, 30, 0x00000001, 'd', "GPIO 94 bit-wise set" },
+{ "GSDR_95",	0x40e00408, 31, 0x00000001, 'd', "GPIO 95 bit-wise set" },
+{ "GSDR_96",	0x40e0040c,  0, 0x00000001, 'd', "GPIO 96 bit-wise set" },
+{ "GSDR_97",	0x40e0040c,  1, 0x00000001, 'd', "GPIO 97 bit-wise set" },
+{ "GSDR_98",	0x40e0040c,  2, 0x00000001, 'd', "GPIO 98 bit-wise set" },
+{ "GSDR_99",	0x40e0040c,  3, 0x00000001, 'd', "GPIO 99 bit-wise set" },
+{ "GSDR_100",	0x40e0040c,  4, 0x00000001, 'd', "GPIO 100 bit-wise set" },
+{ "GSDR_101",	0x40e0040c,  5, 0x00000001, 'd', "GPIO 101 bit-wise set" },
+{ "GSDR_102",	0x40e0040c,  6, 0x00000001, 'd', "GPIO 102 bit-wise set" },
+{ "GSDR_103",	0x40e0040c,  7, 0x00000001, 'd', "GPIO 103 bit-wise set" },
+{ "GSDR_104",	0x40e0040c,  8, 0x00000001, 'd', "GPIO 104 bit-wise set" },
+{ "GSDR_105",	0x40e0040c,  9, 0x00000001, 'd', "GPIO 105 bit-wise set" },
+{ "GSDR_106",	0x40e0040c, 10, 0x00000001, 'd', "GPIO 106 bit-wise set" },
+{ "GSDR_107",	0x40e0040c, 11, 0x00000001, 'd', "GPIO 107 bit-wise set" },
+{ "GSDR_108",	0x40e0040c, 12, 0x00000001, 'd', "GPIO 108 bit-wise set" },
+{ "GSDR_109",	0x40e0040c, 13, 0x00000001, 'd', "GPIO 109 bit-wise set" },
+{ "GSDR_110",	0x40e0040c, 14, 0x00000001, 'd', "GPIO 110 bit-wise set" },
+{ "GSDR_111",	0x40e0040c, 15, 0x00000001, 'd', "GPIO 111 bit-wise set" },
+{ "GSDR_112",	0x40e0040c, 16, 0x00000001, 'd', "GPIO 112 bit-wise set" },
+{ "GSDR_113",	0x40e0040c, 17, 0x00000001, 'd', "GPIO 113 bit-wise set" },
+{ "GSDR_114",	0x40e0040c, 18, 0x00000001, 'd', "GPIO 114 bit-wise set" },
+{ "GSDR_115",	0x40e0040c, 19, 0x00000001, 'd', "GPIO 115 bit-wise set" },
+{ "GSDR_116",	0x40e0040c, 20, 0x00000001, 'd', "GPIO 116 bit-wise set" },
+{ "GSDR_117",	0x40e0040c, 21, 0x00000001, 'd', "GPIO 117 bit-wise set" },
+{ "GSDR_118",	0x40e0040c, 22, 0x00000001, 'd', "GPIO 118 bit-wise set" },
+{ "GSDR_119",	0x40e0040c, 23, 0x00000001, 'd', "GPIO 119 bit-wise set" },
+{ "GSDR_120",	0x40e0040c, 24, 0x00000001, 'd', "GPIO 120 bit-wise set" },
+{ "GSDR_121",	0x40e0040c, 25, 0x00000001, 'd', "GPIO 121 bit-wise set" },
+{ "GSDR_122",	0x40e0040c, 26, 0x00000001, 'd', "GPIO 122 bit-wise set" },
+{ "GSDR_123",	0x40e0040c, 27, 0x00000001, 'd', "GPIO 123 bit-wise set" },
+{ "GSDR_124",	0x40e0040c, 28, 0x00000001, 'd', "GPIO 124 bit-wise set" },
+{ "GSDR_125",	0x40e0040c, 29, 0x00000001, 'd', "GPIO 125 bit-wise set" },
+{ "GSDR_126",	0x40e0040c, 30, 0x00000001, 'd', "GPIO 126 bit-wise set" },
+{ "GSDR_127",	0x40e0040c, 31, 0x00000001, 'd', "GPIO 127 bit-wise set" },
+
+
+{ "GCDR0",	0x40e00420,  0, 0xffffffff, 'x', "bitwise clear of GPIO Direction [31:0]" },
+{ "GCDR1",	0x40e00424,  0, 0xffffffff, 'x', "bitwise clear of GPIO Direction [63:32]" },
+{ "GCDR2",	0x40e00428,  0, 0xffffffff, 'x', "bitwise clear of GPIO Direction [95:64]" },
+{ "GCDR3",	0x40e0042c,  0, 0xffffffff, 'x', "bitwise clear of GPIO Direction [127:96]" },
+
+{ "GCDR_0",	0x40e00420,  0, 0x00000001, 'd', "GPIO 0 bit-wise clear" },
+{ "GCDR_1",	0x40e00420,  1, 0x00000001, 'd', "GPIO 1 bit-wise clear" },
+{ "GCDR_2",	0x40e00420,  2, 0x00000001, 'd', "GPIO 2 bit-wise clear" },
+{ "GCDR_3",	0x40e00420,  3, 0x00000001, 'd', "GPIO 3 bit-wise clear" },
+{ "GCDR_4",	0x40e00420,  4, 0x00000001, 'd', "GPIO 4 bit-wise clear" },
+{ "GCDR_5",	0x40e00420,  5, 0x00000001, 'd', "GPIO 5 bit-wise clear" },
+{ "GCDR_6",	0x40e00420,  6, 0x00000001, 'd', "GPIO 6 bit-wise clear" },
+{ "GCDR_7",	0x40e00420,  7, 0x00000001, 'd', "GPIO 7 bit-wise clear" },
+{ "GCDR_8",	0x40e00420,  8, 0x00000001, 'd', "GPIO 8 bit-wise clear" },
+{ "GCDR_9",	0x40e00420,  9, 0x00000001, 'd', "GPIO 9 bit-wise clear" },
+{ "GCDR_10",	0x40e00420, 10, 0x00000001, 'd', "GPIO 10 bit-wise clear" },
+{ "GCDR_11",	0x40e00420, 11, 0x00000001, 'd', "GPIO 11 bit-wise clear" },
+{ "GCDR_12",	0x40e00420, 12, 0x00000001, 'd', "GPIO 12 bit-wise clear" },
+{ "GCDR_13",	0x40e00420, 13, 0x00000001, 'd', "GPIO 13 bit-wise clear" },
+{ "GCDR_14",	0x40e00420, 14, 0x00000001, 'd', "GPIO 14 bit-wise clear" },
+{ "GCDR_15",	0x40e00420, 15, 0x00000001, 'd', "GPIO 15 bit-wise clear" },
+{ "GCDR_16",	0x40e00420, 16, 0x00000001, 'd', "GPIO 16 bit-wise clear" },
+{ "GCDR_17",	0x40e00420, 17, 0x00000001, 'd', "GPIO 17 bit-wise clear" },
+{ "GCDR_18",	0x40e00420, 18, 0x00000001, 'd', "GPIO 18 bit-wise clear" },
+{ "GCDR_19",	0x40e00420, 19, 0x00000001, 'd', "GPIO 19 bit-wise clear" },
+{ "GCDR_20",	0x40e00420, 20, 0x00000001, 'd', "GPIO 20 bit-wise clear" },
+{ "GCDR_21",	0x40e00420, 21, 0x00000001, 'd', "GPIO 21 bit-wise clear" },
+{ "GCDR_22",	0x40e00420, 22, 0x00000001, 'd', "GPIO 22 bit-wise clear" },
+{ "GCDR_23",	0x40e00420, 23, 0x00000001, 'd', "GPIO 23 bit-wise clear" },
+{ "GCDR_24",	0x40e00420, 24, 0x00000001, 'd', "GPIO 24 bit-wise clear" },
+{ "GCDR_25",	0x40e00420, 25, 0x00000001, 'd', "GPIO 25 bit-wise clear" },
+{ "GCDR_26",	0x40e00420, 26, 0x00000001, 'd', "GPIO 26 bit-wise clear" },
+{ "GCDR_27",	0x40e00420, 27, 0x00000001, 'd', "GPIO 27 bit-wise clear" },
+{ "GCDR_28",	0x40e00420, 28, 0x00000001, 'd', "GPIO 28 bit-wise clear" },
+{ "GCDR_29",	0x40e00420, 29, 0x00000001, 'd', "GPIO 29 bit-wise clear" },
+{ "GCDR_30",	0x40e00420, 30, 0x00000001, 'd', "GPIO 30 bit-wise clear" },
+{ "GCDR_31",	0x40e00420, 31, 0x00000001, 'd', "GPIO 31 bit-wise clear" },
+{ "GCDR_32",	0x40e00424,  0, 0x00000001, 'd', "GPIO 32 bit-wise clear" },
+{ "GCDR_33",	0x40e00424,  1, 0x00000001, 'd', "GPIO 33 bit-wise clear" },
+{ "GCDR_34",	0x40e00424,  2, 0x00000001, 'd', "GPIO 34 bit-wise clear" },
+{ "GCDR_35",	0x40e00424,  3, 0x00000001, 'd', "GPIO 35 bit-wise clear" },
+{ "GCDR_36",	0x40e00424,  4, 0x00000001, 'd', "GPIO 36 bit-wise clear" },
+{ "GCDR_37",	0x40e00424,  5, 0x00000001, 'd', "GPIO 37 bit-wise clear" },
+{ "GCDR_38",	0x40e00424,  6, 0x00000001, 'd', "GPIO 38 bit-wise clear" },
+{ "GCDR_39",	0x40e00424,  7, 0x00000001, 'd', "GPIO 39 bit-wise clear" },
+{ "GCDR_40",	0x40e00424,  8, 0x00000001, 'd', "GPIO 40 bit-wise clear" },
+{ "GCDR_41",	0x40e00424,  9, 0x00000001, 'd', "GPIO 41 bit-wise clear" },
+{ "GCDR_42",	0x40e00424, 10, 0x00000001, 'd', "GPIO 42 bit-wise clear" },
+{ "GCDR_43",	0x40e00424, 11, 0x00000001, 'd', "GPIO 43 bit-wise clear" },
+{ "GCDR_44",	0x40e00424, 12, 0x00000001, 'd', "GPIO 44 bit-wise clear" },
+{ "GCDR_45",	0x40e00424, 13, 0x00000001, 'd', "GPIO 45 bit-wise clear" },
+{ "GCDR_46",	0x40e00424, 14, 0x00000001, 'd', "GPIO 46 bit-wise clear" },
+{ "GCDR_47",	0x40e00424, 15, 0x00000001, 'd', "GPIO 47 bit-wise clear" },
+{ "GCDR_48",	0x40e00424, 16, 0x00000001, 'd', "GPIO 48 bit-wise clear" },
+{ "GCDR_49",	0x40e00424, 17, 0x00000001, 'd', "GPIO 49 bit-wise clear" },
+{ "GCDR_50",	0x40e00424, 18, 0x00000001, 'd', "GPIO 50 bit-wise clear" },
+{ "GCDR_51",	0x40e00424, 19, 0x00000001, 'd', "GPIO 51 bit-wise clear" },
+{ "GCDR_52",	0x40e00424, 20, 0x00000001, 'd', "GPIO 52 bit-wise clear" },
+{ "GCDR_53",	0x40e00424, 21, 0x00000001, 'd', "GPIO 53 bit-wise clear" },
+{ "GCDR_54",	0x40e00424, 22, 0x00000001, 'd', "GPIO 54 bit-wise clear" },
+{ "GCDR_55",	0x40e00424, 23, 0x00000001, 'd', "GPIO 55 bit-wise clear" },
+{ "GCDR_56",	0x40e00424, 24, 0x00000001, 'd', "GPIO 56 bit-wise clear" },
+{ "GCDR_57",	0x40e00424, 25, 0x00000001, 'd', "GPIO 57 bit-wise clear" },
+{ "GCDR_58",	0x40e00424, 26, 0x00000001, 'd', "GPIO 58 bit-wise clear" },
+{ "GCDR_59",	0x40e00424, 27, 0x00000001, 'd', "GPIO 59 bit-wise clear" },
+{ "GCDR_60",	0x40e00424, 28, 0x00000001, 'd', "GPIO 60 bit-wise clear" },
+{ "GCDR_61",	0x40e00424, 29, 0x00000001, 'd', "GPIO 61 bit-wise clear" },
+{ "GCDR_62",	0x40e00424, 30, 0x00000001, 'd', "GPIO 62 bit-wise clear" },
+{ "GCDR_63",	0x40e00424, 31, 0x00000001, 'd', "GPIO 63 bit-wise clear" },
+{ "GCDR_64",	0x40e00428,  0, 0x00000001, 'd', "GPIO 64 bit-wise clear" },
+{ "GCDR_65",	0x40e00428,  1, 0x00000001, 'd', "GPIO 65 bit-wise clear" },
+{ "GCDR_66",	0x40e00428,  2, 0x00000001, 'd', "GPIO 66 bit-wise clear" },
+{ "GCDR_67",	0x40e00428,  3, 0x00000001, 'd', "GPIO 67 bit-wise clear" },
+{ "GCDR_68",	0x40e00428,  4, 0x00000001, 'd', "GPIO 68 bit-wise clear" },
+{ "GCDR_69",	0x40e00428,  5, 0x00000001, 'd', "GPIO 69 bit-wise clear" },
+{ "GCDR_70",	0x40e00428,  6, 0x00000001, 'd', "GPIO 70 bit-wise clear" },
+{ "GCDR_71",	0x40e00428,  7, 0x00000001, 'd', "GPIO 71 bit-wise clear" },
+{ "GCDR_72",	0x40e00428,  8, 0x00000001, 'd', "GPIO 72 bit-wise clear" },
+{ "GCDR_73",	0x40e00428,  9, 0x00000001, 'd', "GPIO 73 bit-wise clear" },
+{ "GCDR_74",	0x40e00428, 10, 0x00000001, 'd', "GPIO 74 bit-wise clear" },
+{ "GCDR_75",	0x40e00428, 11, 0x00000001, 'd', "GPIO 75 bit-wise clear" },
+{ "GCDR_76",	0x40e00428, 12, 0x00000001, 'd', "GPIO 76 bit-wise clear" },
+{ "GCDR_77",	0x40e00428, 13, 0x00000001, 'd', "GPIO 77 bit-wise clear" },
+{ "GCDR_78",	0x40e00428, 14, 0x00000001, 'd', "GPIO 78 bit-wise clear" },
+{ "GCDR_79",	0x40e00428, 15, 0x00000001, 'd', "GPIO 79 bit-wise clear" },
+{ "GCDR_80",	0x40e00428, 16, 0x00000001, 'd', "GPIO 80 bit-wise clear" },
+{ "GCDR_81",	0x40e00428, 17, 0x00000001, 'd', "GPIO 81 bit-wise clear" },
+{ "GCDR_82",	0x40e00428, 18, 0x00000001, 'd', "GPIO 82 bit-wise clear" },
+{ "GCDR_83",	0x40e00428, 19, 0x00000001, 'd', "GPIO 83 bit-wise clear" },
+{ "GCDR_84",	0x40e00428, 20, 0x00000001, 'd', "GPIO 84 bit-wise clear" },
+{ "GCDR_85",	0x40e00428, 21, 0x00000001, 'd', "GPIO 85 bit-wise clear" },
+{ "GCDR_86",	0x40e00428, 22, 0x00000001, 'd', "GPIO 86 bit-wise clear" },
+{ "GCDR_87",	0x40e00428, 23, 0x00000001, 'd', "GPIO 87 bit-wise clear" },
+{ "GCDR_88",	0x40e00428, 24, 0x00000001, 'd', "GPIO 88 bit-wise clear" },
+{ "GCDR_89",	0x40e00428, 25, 0x00000001, 'd', "GPIO 89 bit-wise clear" },
+{ "GCDR_90",	0x40e00428, 26, 0x00000001, 'd', "GPIO 90 bit-wise clear" },
+{ "GCDR_91",	0x40e00428, 27, 0x00000001, 'd', "GPIO 91 bit-wise clear" },
+{ "GCDR_92",	0x40e00428, 28, 0x00000001, 'd', "GPIO 92 bit-wise clear" },
+{ "GCDR_93",	0x40e00428, 29, 0x00000001, 'd', "GPIO 93 bit-wise clear" },
+{ "GCDR_94",	0x40e00428, 30, 0x00000001, 'd', "GPIO 94 bit-wise clear" },
+{ "GCDR_95",	0x40e00428, 31, 0x00000001, 'd', "GPIO 95 bit-wise clear" },
+{ "GCDR_96",	0x40e0042c,  0, 0x00000001, 'd', "GPIO 96 bit-wise clear" },
+{ "GCDR_97",	0x40e0042c,  1, 0x00000001, 'd', "GPIO 97 bit-wise clear" },
+{ "GCDR_98",	0x40e0042c,  2, 0x00000001, 'd', "GPIO 98 bit-wise clear" },
+{ "GCDR_99",	0x40e0042c,  3, 0x00000001, 'd', "GPIO 99 bit-wise clear" },
+{ "GCDR_100",	0x40e0042c,  4, 0x00000001, 'd', "GPIO 100 bit-wise clear" },
+{ "GCDR_101",	0x40e0042c,  5, 0x00000001, 'd', "GPIO 101 bit-wise clear" },
+{ "GCDR_102",	0x40e0042c,  6, 0x00000001, 'd', "GPIO 102 bit-wise clear" },
+{ "GCDR_103",	0x40e0042c,  7, 0x00000001, 'd', "GPIO 103 bit-wise clear" },
+{ "GCDR_104",	0x40e0042c,  8, 0x00000001, 'd', "GPIO 104 bit-wise clear" },
+{ "GCDR_105",	0x40e0042c,  9, 0x00000001, 'd', "GPIO 105 bit-wise clear" },
+{ "GCDR_106",	0x40e0042c, 10, 0x00000001, 'd', "GPIO 106 bit-wise clear" },
+{ "GCDR_107",	0x40e0042c, 11, 0x00000001, 'd', "GPIO 107 bit-wise clear" },
+{ "GCDR_108",	0x40e0042c, 12, 0x00000001, 'd', "GPIO 108 bit-wise clear" },
+{ "GCDR_109",	0x40e0042c, 13, 0x00000001, 'd', "GPIO 109 bit-wise clear" },
+{ "GCDR_110",	0x40e0042c, 14, 0x00000001, 'd', "GPIO 110 bit-wise clear" },
+{ "GCDR_111",	0x40e0042c, 15, 0x00000001, 'd', "GPIO 111 bit-wise clear" },
+{ "GCDR_112",	0x40e0042c, 16, 0x00000001, 'd', "GPIO 112 bit-wise clear" },
+{ "GCDR_113",	0x40e0042c, 17, 0x00000001, 'd', "GPIO 113 bit-wise clear" },
+{ "GCDR_114",	0x40e0042c, 18, 0x00000001, 'd', "GPIO 114 bit-wise clear" },
+{ "GCDR_115",	0x40e0042c, 19, 0x00000001, 'd', "GPIO 115 bit-wise clear" },
+{ "GCDR_116",	0x40e0042c, 20, 0x00000001, 'd', "GPIO 116 bit-wise clear" },
+{ "GCDR_117",	0x40e0042c, 21, 0x00000001, 'd', "GPIO 117 bit-wise clear" },
+{ "GCDR_118",	0x40e0042c, 22, 0x00000001, 'd', "GPIO 118 bit-wise clear" },
+{ "GCDR_119",	0x40e0042c, 23, 0x00000001, 'd', "GPIO 119 bit-wise clear" },
+{ "GCDR_120",	0x40e0042c, 24, 0x00000001, 'd', "GPIO 120 bit-wise clear" },
+{ "GCDR_121",	0x40e0042c, 25, 0x00000001, 'd', "GPIO 121 bit-wise clear" },
+{ "GCDR_122",	0x40e0042c, 26, 0x00000001, 'd', "GPIO 122 bit-wise clear" },
+{ "GCDR_123",	0x40e0042c, 27, 0x00000001, 'd', "GPIO 123 bit-wise clear" },
+{ "GCDR_124",	0x40e0042c, 28, 0x00000001, 'd', "GPIO 124 bit-wise clear" },
+{ "GCDR_125",	0x40e0042c, 29, 0x00000001, 'd', "GPIO 125 bit-wise clear" },
+{ "GCDR_126",	0x40e0042c, 30, 0x00000001, 'd', "GPIO 126 bit-wise clear" },
+{ "GCDR_127",	0x40e0042c, 31, 0x00000001, 'd', "GPIO 127 bit-wise clear" },
+
+#endif
+
+#ifdef PXA320
+{ "MFP_PIN_GPIO0",		0x40e10124, 0, 0xffffffff, 'x', "MFP pin GPIO0" },
+{ "MFP_PIN_GPIO1",		0x40e10128, 0, 0xffffffff, 'x', "MFP pin GPIO1" },
+{ "MFP_PIN_GPIO2",		0x40e1012C, 0, 0xffffffff, 'x', "MFP pin GPIO2" },
+{ "MFP_PIN_GPIO3",		0x40e10130, 0, 0xffffffff, 'x', "MFP pin GPIO3" },
+{ "MFP_PIN_GPIO4",		0x40e10134, 0, 0xffffffff, 'x', "MFP pin GPIO4" },
+{ "MFP_PIN_nXCVREN",		0x40e10138, 0, 0xffffffff, 'x', "MFP pin nXCVREN" },
+{ "MFP_PIN_DF_CLE_nOE",		0x40e10204, 0, 0xffffffff, 'x', "MFP pin DF_CLE_nOE" },
+{ "MFP_PIN_DF_ALE_nWE1",	0x40e10208, 0, 0xffffffff, 'x', "MFP pin DF_ALE_nWE1" },
+{ "MFP_PIN_DF_SCLK_E",		0x40e10210, 0, 0xffffffff, 'x', "MFP pin DF_SCLK_E" },
+{ "MFP_PIN_nBE0",		0x40e10214, 0, 0xffffffff, 'x', "MFP pin nBE0" },
+{ "MFP_PIN_nBE1",		0x40e10218, 0, 0xffffffff, 'x', "MFP pin nBE1" },
+{ "MFP_PIN_DF_ALE_nWE2",	0x40e1021C, 0, 0xffffffff, 'x', "MFP pin DF_ALE_nWE2" },
+{ "MFP_PIN_DF_INT_RnB",		0x40e10220, 0, 0xffffffff, 'x', "MFP pin DF_INT_RnB" },
+{ "MFP_PIN_DF_nCS0",		0x40e10224, 0, 0xffffffff, 'x', "MFP pin DF_nCS0" },
+{ "MFP_PIN_DF_nCS1",		0x40e10228, 0, 0xffffffff, 'x', "MFP pin DF_nCS1" },
+{ "MFP_PIN_DF_nWE",		0x40e1022c, 0, 0xffffffff, 'x', "MFP pin DF_nWE" },
+{ "MFP_PIN_DF_nRE",		0x40e10230, 0, 0xffffffff, 'x', "MFP pin DF_nRE" },
+{ "MFP_PIN_nLUA",		0x40e10234, 0, 0xffffffff, 'x', "MFP pin nLUA" },
+{ "MFP_PIN_nLLA",		0x40e10238, 0, 0xffffffff, 'x', "MFP pin nLLA" },
+{ "MFP_PIN_DF_ADDR0",		0x40e1023c, 0, 0xffffffff, 'x', "MFP pin DF_ADDR0" },
+{ "MFP_PIN_DF_ADDR1",		0x40e10240, 0, 0xffffffff, 'x', "MFP pin DF_ADDR1" },
+{ "MFP_PIN_DF_ADDR2",		0x40e10244, 0, 0xffffffff, 'x', "MFP pin DF_ADDR2" },
+{ "MFP_PIN_DF_ADDR3",		0x40e10248, 0, 0xffffffff, 'x', "MFP pin DF_ADDR3" },
+{ "MFP_PIN_DF_IO0",		0x40e1024c, 0, 0xffffffff, 'x', "MFP pin DF_IO0" },
+{ "MFP_PIN_DF_IO8",		0x40e10250, 0, 0xffffffff, 'x', "MFP pin DF_IO8" },
+{ "MFP_PIN_DF_IO1",		0x40e10254, 0, 0xffffffff, 'x', "MFP pin DF_IO1" },
+{ "MFP_PIN_DF_IO9",		0x40e10258, 0, 0xffffffff, 'x', "MFP pin DF_IO9" },
+{ "MFP_PIN_DF_IO2",		0x40e1025c, 0, 0xffffffff, 'x', "MFP pin DF_IO2" },
+{ "MFP_PIN_DF_IO10",		0x40e10260, 0, 0xffffffff, 'x', "MFP pin DF_IO10" },
+{ "MFP_PIN_DF_IO3",		0x40e10264, 0, 0xffffffff, 'x', "MFP pin DF_IO3" },
+{ "MFP_PIN_DF_IO11",		0x40e10268, 0, 0xffffffff, 'x', "MFP pin DF_IO11" },
+{ "MFP_PIN_DF_IO4",		0x40e1026c, 0, 0xffffffff, 'x', "MFP pin DF_IO4" },
+{ "MFP_PIN_DF_IO12",		0x40e10270, 0, 0xffffffff, 'x', "MFP pin DF_IO12" },
+{ "MFP_PIN_DF_IO5",		0x40e10274, 0, 0xffffffff, 'x', "MFP pin DF_IO5" },
+{ "MFP_PIN_DF_IO13",		0x40e10278, 0, 0xffffffff, 'x', "MFP pin DF_IO13" },
+{ "MFP_PIN_DF_IO6",		0x40e1027c, 0, 0xffffffff, 'x', "MFP pin DF_IO6" },
+{ "MFP_PIN_DF_IO14",		0x40e10280, 0, 0xffffffff, 'x', "MFP pin DF_IO14" },
+{ "MFP_PIN_DF_IO7",		0x40e10284, 0, 0xffffffff, 'x', "MFP pin DF_IO7" },
+{ "MFP_PIN_DF_IO15",		0x40e10288, 0, 0xffffffff, 'x', "MFP pin DF_IO15" },
+{ "MFP_PIN_GPIO5",		0x40e1028c, 0, 0xffffffff, 'x', "MFP pin GPIO5" },
+{ "MFP_PIN_GPIO6",		0x40e10290, 0, 0xffffffff, 'x', "MFP pin GPIO6" },
+{ "MFP_PIN_GPIO7",		0x40e10294, 0, 0xffffffff, 'x', "MFP pin GPIO7" },
+{ "MFP_PIN_GPIO8",		0x40e10298, 0, 0xffffffff, 'x', "MFP pin GPIO8" },
+{ "MFP_PIN_GPIO9",		0x40e1029c, 0, 0xffffffff, 'x', "MFP pin GPIO9" },
+{ "MFP_PIN_GPIO11",		0x40e102a0, 0, 0xffffffff, 'x', "MFP pin GPIO11" },
+{ "MFP_PIN_GPIO12",		0x40e102a4, 0, 0xffffffff, 'x', "MFP pin GPIO12" },
+{ "MFP_PIN_GPIO13",		0x40e102a8, 0, 0xffffffff, 'x', "MFP pin GPIO13" },
+{ "MFP_PIN_GPIO14",		0x40e102ac, 0, 0xffffffff, 'x', "MFP pin GPIO14" },
+{ "MFP_PIN_GPIO15",		0x40e102b0, 0, 0xffffffff, 'x', "MFP pin GPIO15" },
+{ "MFP_PIN_GPIO16",		0x40e102B4, 0, 0xffffffff, 'x', "MFP pin GPIO16" },
+{ "MFP_PIN_GPIO17",		0x40e102B8, 0, 0xffffffff, 'x', "MFP pin GPIO17" },
+{ "MFP_PIN_GPIO18",		0x40e102Bc, 0, 0xffffffff, 'x', "MFP pin GPIO18" },
+{ "MFP_PIN_GPIO19",		0x40e102c0, 0, 0xffffffff, 'x', "MFP pin GPIO19" },
+{ "MFP_PIN_GPIO20",		0x40e102C4, 0, 0xffffffff, 'x', "MFP pin GPIO20" },
+{ "MFP_PIN_GPIO21",		0x40e102C8, 0, 0xffffffff, 'x', "MFP pin GPIO21" },
+{ "MFP_PIN_GPIO22",		0x40e102CC, 0, 0xffffffff, 'x', "MFP pin GPIO22" },
+{ "MFP_PIN_GPIO23",		0x40e102d0, 0, 0xffffffff, 'x', "MFP pin GPIO23" },
+{ "MFP_PIN_GPIO24",		0x40e102D4, 0, 0xffffffff, 'x', "MFP pin GPIO24" },
+{ "MFP_PIN_GPIO25",		0x40e102D8, 0, 0xffffffff, 'x', "MFP pin GPIO25" },
+{ "MFP_PIN_GPIO26",		0x40e102Dc, 0, 0xffffffff, 'x', "MFP pin GPIO26" },
+{ "MFP_PIN_GPIO27",		0x40e10400, 0, 0xffffffff, 'x', "MFP pin GPIO27" },
+{ "MFP_PIN_GPIO28",		0x40e10404, 0, 0xffffffff, 'x', "MFP pin GPIO28" },
+{ "MFP_PIN_GPIO29",		0x40e10408, 0, 0xffffffff, 'x', "MFP pin GPIO29" },
+{ "MFP_PIN_GPIO30",		0x40e1040C, 0, 0xffffffff, 'x', "MFP pin GPIO30" },
+{ "MFP_PIN_GPIO31",		0x40e10410, 0, 0xffffffff, 'x', "MFP pin GPIO31" },
+{ "MFP_PIN_GPIO32",		0x40e10414, 0, 0xffffffff, 'x', "MFP pin GPIO32" },
+{ "MFP_PIN_GPIO33",		0x40e10418, 0, 0xffffffff, 'x', "MFP pin GPIO33" },
+{ "MFP_PIN_GPIO34",		0x40e1041C, 0, 0xffffffff, 'x', "MFP pin GPIO34" },
+{ "MFP_PIN_GPIO35",		0x40e10420, 0, 0xffffffff, 'x', "MFP pin GPIO35" },
+{ "MFP_PIN_GPIO36",		0x40e10424, 0, 0xffffffff, 'x', "MFP pin GPIO36" },
+{ "MFP_PIN_GPIO37",		0x40e10428, 0, 0xffffffff, 'x', "MFP pin GPIO37" },
+{ "MFP_PIN_GPIO38",		0x40e1042C, 0, 0xffffffff, 'x', "MFP pin GPIO38" },
+{ "MFP_PIN_GPIO39",		0x40e10430, 0, 0xffffffff, 'x', "MFP pin GPIO39" },
+{ "MFP_PIN_GPIO40",		0x40e10434, 0, 0xffffffff, 'x', "MFP pin GPIO40" },
+{ "MFP_PIN_GPIO41",		0x40e10438, 0, 0xffffffff, 'x', "MFP pin GPIO41" },
+{ "MFP_PIN_GPIO42",		0x40e1043C, 0, 0xffffffff, 'x', "MFP pin GPIO42" },
+{ "MFP_PIN_GPIO43",		0x40e10440, 0, 0xffffffff, 'x', "MFP pin GPIO43" },
+{ "MFP_PIN_GPIO44",		0x40e10444, 0, 0xffffffff, 'x', "MFP pin GPIO44" },
+{ "MFP_PIN_GPIO45",		0x40e10448, 0, 0xffffffff, 'x', "MFP pin GPIO45" },
+{ "MFP_PIN_GPIO46",		0x40e1044C, 0, 0xffffffff, 'x', "MFP pin GPIO46" },
+{ "MFP_PIN_GPIO47",		0x40e10450, 0, 0xffffffff, 'x', "MFP pin GPIO47" },
+{ "MFP_PIN_GPIO48",		0x40e10454, 0, 0xffffffff, 'x', "MFP pin GPIO48" },
+{ "MFP_PIN_GPIO10",		0x40e10458, 0, 0xffffffff, 'x', "MFP pin GPIO10" },
+{ "MFP_PIN_GPIO49",		0x40e1045c, 0, 0xffffffff, 'x', "MFP pin GPIO49" },
+{ "MFP_PIN_GPIO50",		0x40e10460, 0, 0xffffffff, 'x', "MFP pin GPIO50" },
+{ "MFP_PIN_GPIO51",		0x40e10464, 0, 0xffffffff, 'x', "MFP pin GPIO51" },
+{ "MFP_PIN_GPIO52",		0x40e10468, 0, 0xffffffff, 'x', "MFP pin GPIO52" },
+{ "MFP_PIN_GPIO53",		0x40e1046c, 0, 0xffffffff, 'x', "MFP pin GPIO53" },
+{ "MFP_PIN_GPIO54",		0x40e10470, 0, 0xffffffff, 'x', "MFP pin GPIO54" },
+{ "MFP_PIN_GPIO55",		0x40e10474, 0, 0xffffffff, 'x', "MFP pin GPIO55" },
+{ "MFP_PIN_GPIO56",		0x40e10478, 0, 0xffffffff, 'x', "MFP pin GPIO56" },
+{ "MFP_PIN_GPIO57",		0x40e1047c, 0, 0xffffffff, 'x', "MFP pin GPIO57" },
+{ "MFP_PIN_GPIO58",		0x40e10480, 0, 0xffffffff, 'x', "MFP pin GPIO58" },
+{ "MFP_PIN_GPIO59",		0x40e10484, 0, 0xffffffff, 'x', "MFP pin GPIO59" },
+{ "MFP_PIN_GPIO60",		0x40e10488, 0, 0xffffffff, 'x', "MFP pin GPIO60" },
+{ "MFP_PIN_GPIO61",		0x40e1048c, 0, 0xffffffff, 'x', "MFP pin GPIO61" },
+{ "MFP_PIN_GPIO62",		0x40e10490, 0, 0xffffffff, 'x', "MFP pin GPIO62" },
+{ "MFP_PIN_GPIO6_2",		0x40e10494, 0, 0xffffffff, 'x', "MFP pin GPIO6_2" },
+{ "MFP_PIN_GPIO7_2",		0x40e10498, 0, 0xffffffff, 'x', "MFP pin GPIO7_2" },
+{ "MFP_PIN_GPIO8_2",		0x40e1049c, 0, 0xffffffff, 'x', "MFP pin GPIO8_2" },
+{ "MFP_PIN_GPIO9_2",		0x40e104a0, 0, 0xffffffff, 'x', "MFP pin GPIO9_2" },
+{ "MFP_PIN_GPIO10_2",		0x40e104a4, 0, 0xffffffff, 'x', "MFP pin GPIO10_2" },
+{ "MFP_PIN_GPIO11_2",		0x40e104a8, 0, 0xffffffff, 'x', "MFP pin GPIO11_2" },
+{ "MFP_PIN_GPIO12_2",		0x40e104ac, 0, 0xffffffff, 'x', "MFP pin GPIO12_2" },
+{ "MFP_PIN_GPIO13_2",		0x40e104b0, 0, 0xffffffff, 'x', "MFP pin GPIO13_2" },
+{ "MFP_PIN_GPIO63",		0x40e104b4, 0, 0xffffffff, 'x', "MFP pin GPIO63" },
+{ "MFP_PIN_GPIO64",		0x40e104b8, 0, 0xffffffff, 'x', "MFP pin GPIO64" },
+{ "MFP_PIN_GPIO65",		0x40e104bc, 0, 0xffffffff, 'x', "MFP pin GPIO65" },
+{ "MFP_PIN_GPIO66",		0x40e104c0, 0, 0xffffffff, 'x', "MFP pin GPIO66" },
+{ "MFP_PIN_GPIO67",		0x40e104c4, 0, 0xffffffff, 'x', "MFP pin GPIO67" },
+{ "MFP_PIN_GPIO68",		0x40e104c8, 0, 0xffffffff, 'x', "MFP pin GPIO68" },
+{ "MFP_PIN_GPIO69",		0x40e104cc, 0, 0xffffffff, 'x', "MFP pin GPIO69" },
+{ "MFP_PIN_GPIO70",		0x40e104d0, 0, 0xffffffff, 'x', "MFP pin GPIO70" },
+{ "MFP_PIN_GPIO71",		0x40e104d4, 0, 0xffffffff, 'x', "MFP pin GPIO71" },
+{ "MFP_PIN_GPIO72",		0x40e104d8, 0, 0xffffffff, 'x', "MFP pin GPIO72" },
+{ "MFP_PIN_GPIO73",		0x40e104dc, 0, 0xffffffff, 'x', "MFP pin GPIO73" },
+{ "MFP_PIN_GPIO14_2",		0x40e104e0, 0, 0xffffffff, 'x', "MFP pin GPIO14_2" },
+{ "MFP_PIN_GPIO15_2",		0x40e104e4, 0, 0xffffffff, 'x', "MFP pin GPIO15_2" },
+{ "MFP_PIN_GPIO16_2",		0x40e104e8, 0, 0xffffffff, 'x', "MFP pin GPIO16_2" },
+{ "MFP_PIN_GPIO17_2",		0x40e104ec, 0, 0xffffffff, 'x', "MFP pin GPIO17_2" },
+{ "MFP_PIN_GPIO74",		0x40e104f0, 0, 0xffffffff, 'x', "MFP pin GPIO74" },
+{ "MFP_PIN_GPIO75",		0x40e104f4, 0, 0xffffffff, 'x', "MFP pin GPIO75" },
+{ "MFP_PIN_GPIO76",		0x40e104f8, 0, 0xffffffff, 'x', "MFP pin GPIO76" },
+{ "MFP_PIN_GPIO77",		0x40e104fc, 0, 0xffffffff, 'x', "MFP pin GPIO77" },
+{ "MFP_PIN_GPIO78",		0x40e10500, 0, 0xffffffff, 'x', "MFP pin GPIO78" },
+{ "MFP_PIN_GPIO79",		0x40e10504, 0, 0xffffffff, 'x', "MFP pin GPIO79" },
+{ "MFP_PIN_GPIO80",		0x40e10508, 0, 0xffffffff, 'x', "MFP pin GPIO80" },
+{ "MFP_PIN_GPIO81",		0x40e1050c, 0, 0xffffffff, 'x', "MFP pin GPIO81" },
+{ "MFP_PIN_GPIO82",		0x40e10510, 0, 0xffffffff, 'x', "MFP pin GPIO82" },
+{ "MFP_PIN_GPIO83",		0x40e10514, 0, 0xffffffff, 'x', "MFP pin GPIO83" },
+{ "MFP_PIN_GPIO84",		0x40e10518, 0, 0xffffffff, 'x', "MFP pin GPIO84" },
+{ "MFP_PIN_GPIO85",		0x40e1051c, 0, 0xffffffff, 'x', "MFP pin GPIO85" },
+{ "MFP_PIN_GPIO86",		0x40e10520, 0, 0xffffffff, 'x', "MFP pin GPIO86" },
+{ "MFP_PIN_GPIO87",		0x40e10524, 0, 0xffffffff, 'x', "MFP pin GPIO87" },
+{ "MFP_PIN_GPIO88",		0x40e10528, 0, 0xffffffff, 'x', "MFP pin GPIO88" },
+{ "MFP_PIN_GPIO89",		0x40e1052c, 0, 0xffffffff, 'x', "MFP pin GPIO89" },
+{ "MFP_PIN_GPIO90",		0x40e10530, 0, 0xffffffff, 'x', "MFP pin GPIO90" },
+{ "MFP_PIN_GPIO91",		0x40e10534, 0, 0xffffffff, 'x', "MFP pin GPIO91" },
+{ "MFP_PIN_GPIO92",		0x40e10538, 0, 0xffffffff, 'x', "MFP pin GPIO92" },
+{ "MFP_PIN_GPIO93",		0x40e1053c, 0, 0xffffffff, 'x', "MFP pin GPIO93" },
+{ "MFP_PIN_GPIO94",		0x40e10540, 0, 0xffffffff, 'x', "MFP pin GPIO94" },
+{ "MFP_PIN_GPIO95",		0x40e10544, 0, 0xffffffff, 'x', "MFP pin GPIO95" },
+{ "MFP_PIN_GPIO96",		0x40e10548, 0, 0xffffffff, 'x', "MFP pin GPIO96" },
+{ "MFP_PIN_GPIO97",		0x40e1054c, 0, 0xffffffff, 'x', "MFP pin GPIO97" },
+{ "MFP_PIN_GPIO98",		0x40e10550, 0, 0xffffffff, 'x', "MFP pin GPIO98" },
+{ "MFP_PIN_GPIO99",		0x40e10600, 0, 0xffffffff, 'x', "MFP pin GPIO99" },
+{ "MFP_PIN_GPIO100",		0x40e10604, 0, 0xffffffff, 'x', "MFP pin GPIO100" },
+{ "MFP_PIN_GPIO101",		0x40e10608, 0, 0xffffffff, 'x', "MFP pin GPIO101" },
+{ "MFP_PIN_GPIO102",		0x40e1060C, 0, 0xffffffff, 'x', "MFP pin GPIO102" },
+{ "MFP_PIN_GPIO103",		0x40e10610, 0, 0xffffffff, 'x', "MFP pin GPIO103" },
+{ "MFP_PIN_GPIO104",		0x40e10614, 0, 0xffffffff, 'x', "MFP pin GPIO104" },
+{ "MFP_PIN_GPIO105",		0x40e10618, 0, 0xffffffff, 'x', "MFP pin GPIO105" },
+{ "MFP_PIN_GPIO106",		0x40e1061C, 0, 0xffffffff, 'x', "MFP pin GPIO106" },
+{ "MFP_PIN_GPIO107",		0x40e10620, 0, 0xffffffff, 'x', "MFP pin GPIO107" },
+{ "MFP_PIN_GPIO108",		0x40e10624, 0, 0xffffffff, 'x', "MFP pin GPIO108" },
+{ "MFP_PIN_GPIO109",		0x40e10628, 0, 0xffffffff, 'x', "MFP pin GPIO109" },
+{ "MFP_PIN_GPIO110",		0x40e1062C, 0, 0xffffffff, 'x', "MFP pin GPIO110" },
+{ "MFP_PIN_GPIO111",		0x40e10630, 0, 0xffffffff, 'x', "MFP pin GPIO111" },
+{ "MFP_PIN_GPIO112",		0x40e10634, 0, 0xffffffff, 'x', "MFP pin GPIO112" },
+{ "MFP_PIN_GPIO113",		0x40e10638, 0, 0xffffffff, 'x', "MFP pin GPIO113" },
+{ "MFP_PIN_GPIO114",		0x40e1063C, 0, 0xffffffff, 'x', "MFP pin GPIO114" },
+{ "MFP_PIN_GPIO115",		0x40e10640, 0, 0xffffffff, 'x', "MFP pin GPIO115" },
+{ "MFP_PIN_GPIO116",		0x40e10644, 0, 0xffffffff, 'x', "MFP pin GPIO116" },
+{ "MFP_PIN_GPIO117",		0x40e10648, 0, 0xffffffff, 'x', "MFP pin GPIO117" },
+{ "MFP_PIN_GPIO118",		0x40e1064C, 0, 0xffffffff, 'x', "MFP pin GPIO118" },
+{ "MFP_PIN_GPIO119",		0x40e10650, 0, 0xffffffff, 'x', "MFP pin GPIO119" },
+{ "MFP_PIN_GPIO120",		0x40e10654, 0, 0xffffffff, 'x', "MFP pin GPIO120" },
+{ "MFP_PIN_GPIO121",		0x40e10658, 0, 0xffffffff, 'x', "MFP pin GPIO121" },
+{ "MFP_PIN_GPIO122",		0x40e1065C, 0, 0xffffffff, 'x', "MFP pin GPIO122" },
+{ "MFP_PIN_GPIO123",		0x40e10660, 0, 0xffffffff, 'x', "MFP pin GPIO123" },
+{ "MFP_PIN_GPIO124",		0x40e10664, 0, 0xffffffff, 'x', "MFP pin GPIO124" },
+{ "MFP_PIN_GPIO125",		0x40e10668, 0, 0xffffffff, 'x', "MFP pin GPIO125" },
+{ "MFP_PIN_GPIO126",		0x40e1066C, 0, 0xffffffff, 'x', "MFP pin GPIO126" },
+{ "MFP_PIN_GPIO127",		0x40e10670, 0, 0xffffffff, 'x', "MFP pin GPIO127" },
+{ "MFP_PIN_GPIO0_2",		0x40e10674, 0, 0xffffffff, 'x', "MFP pin GPIO0_2" },
+{ "MFP_PIN_GPIO1_2",		0x40e10678, 0, 0xffffffff, 'x', "MFP pin GPIO1_2" },
+{ "MFP_PIN_GPIO2_2",		0x40e1067c, 0, 0xffffffff, 'x', "MFP pin GPIO2_2" },
+{ "MFP_PIN_GPIO3_2",		0x40e10680, 0, 0xffffffff, 'x', "MFP pin GPIO3_2" },
+{ "MFP_PIN_GPIO4_2",		0x40e10684, 0, 0xffffffff, 'x', "MFP pin GPIO4_2" },
+{ "MFP_PIN_GPIO5_2",		0x40e10688, 0, 0xffffffff, 'x', "MFP pin GPIO5_2" },
+#endif
 
 { "ICMR",      0x40D00004,  0, 0xffffffff, 'x', "Interrupt Controller Mask Register (4-22)" },
 { "ICMR_IM7",  0x40D00004,  7, 0x00000001, 'x', "Pending IRQ 7 (HWUART) unmasked?" },
@@ -1482,6 +1982,29 @@ static struct reg_info regs[] = {
 { "PWMPERVAL1",          0x40C00008,  0, 0xffffffff, 'x', "PWM Period Control Register 1 (4-43)" },
 { "PWMPERVAL1_PV",       0x40C00008,  0, 0x000003ff, 'd', "PWM1 Period Cycle Length" },
 
+#ifdef PXA320
+{ "PWMCTL2",             0x40B00010,  0, 0xffffffff, 'x', "PWM Control Register 2" },
+{ "PWMCTL2_PRESCALE",    0x40B00010,  0, 0x0000003f, 'd', "PWM2 Prescale Divisor" },
+{ "PWMCTL2_SD",          0x40B00010,  5, 0x00000001, 'x', "PWM2 abrupt shutdown" },
+
+{ "PWMDUTY2",            0x40B00014,  0, 0xffffffff, 'x', "PWM Duty Cycle Register 2" },
+{ "PWMDUTY2_DCYCLE",     0x40B00014,  0, 0x000003ff, 'd', "PWM2 Duty Cycle" },
+{ "PWMDUTY2_FDCYCLE",    0x40B00014, 10, 0x00000001, 'x', "PWM_OUT2 is set high and does not toggle" },
+
+{ "PWMPERVAL2",          0x40B00018,  0, 0xffffffff, 'x', "PWM Period Control Register 2" },
+{ "PWMPERVAL2_PV",       0x40B00018,  0, 0x000003ff, 'd', "PWM2 Period Cycle Length" },
+
+{ "PWMCTL3",             0x40C00010,  0, 0xffffffff, 'x', "PWM Control Register 3" },
+{ "PWMCTL3_PRESCALE",    0x40C00010,  0, 0x0000003f, 'd', "PWM3 Prescale Divisor" },
+{ "PWMCTL3_SD",          0x40C00010,  5, 0x00000001, 'x', "PWM3 abrupt shutdown" },
+
+{ "PWMDUTY3",            0x40C00014,  0, 0xffffffff, 'x', "PWM Duty Cycle Register 3" },
+{ "PWMDUTY3_DCYCLE",     0x40C00014,  0, 0x000003ff, 'd', "PWM3 Duty Cycle" },
+{ "PWMDUTY3_FDCYCLE",    0x40C00014, 10, 0x00000001, 'x', "PWM_OUT3 is set high and does not toggle" },
+
+{ "PWMPERVAL3",          0x40C00018,  0, 0xffffffff, 'x', "PWM Period Control Register 3" },
+{ "PWMPERVAL3_PV",       0x40C00018,  0, 0x000003ff, 'd', "PWM3 Period Cycle Length" },
+#endif
 
 { "LCCR0",     0x44000000,  0, 0xffffffff, 'x', "LCD Controller Control Register 0 (7-23)" },
 { "LCCR0_ENB", 0x44000000,  0, 0x00000001, 'd', "LCD controller enable" },
@@ -1571,160 +2094,164 @@ static struct reg_info regs[] = {
 { "LDCMD1",    0x4400021C,  0, 0xffffffff, 'x', "LDCMD1" },
 // TODO
 
+#ifdef PXA320
+#  define B	0x4a000000
+#else
+#  define B	0x48000000
+#endif
 
+{ "MDCNFG",         B + 0x0000, 0, 0xffffffff, 'x', "SDRAM Configuration Register (6-9)" },
+{ "MDCNFG_DE0",     B + 0x0000, 0, 0x00000001, 'd', "SDRAM enable for partition 0" },
+{ "MDCNFG_DE1",     B + 0x0000, 1, 0x00000001, 'd', "SDRAM enable for partition 1" },
+{ "MDCNFG_DWID0",   B + 0x0000, 2, 0x00000001, 'd', "SDRAM data width (0=32, 1=16)" },
+{ "MDCNFG_DCAC0",   B + 0x0000, 3, 0x00000003, 'd', "Column address bits for partition pair 0/1" },
+{ "MDCNFG_DRAC0",   B + 0x0000, 5, 0x00000003, 'd', "Row address bits for partition pair 0/1" },
+{ "MDCNFG_DNB0",    B + 0x0000, 7, 0x00000001, 'd', "Banks in partition pair 0/1 (0=2, 1=4)" },
+{ "MDCNFG_DTC0",    B + 0x0000, 8, 0x00000003, 'd', "Timing Category for partition pair 0/1" },
+{ "MDCNFG_DADDR0",  B + 0x0000,10, 0x00000001, 'd', "Use alternate addressing for partition pair 0/1" },
+{ "MDCNFG_DLATCH0", B + 0x0000,11, 0x00000001, 'd', "Return data latching scheme for partition pair 0/1" },
+{ "MDCNFG_DSA11110",B + 0x0000,12, 0x00000001, 'd', "use SA1111 address muxing for partition pair 0/1" },
+{ "MDCNFG_DE2",     B + 0x0000,16, 0x00000001, 'd', "SDRAM enable for partition 2" },
+{ "MDCNFG_DE3",     B + 0x0000,17, 0x00000001, 'd', "SDRAM enable for partition 3" },
+{ "MDCNFG_DWID2",   B + 0x0000,18, 0x00000001, 'd', "SDRAM data width (0=32, 1=16)" },
+{ "MDCNFG_DCAC2",   B + 0x0000,19, 0x00000003, 'd', "Column address bits for partition pair 2/3" },
+{ "MDCNFG_DRAC2",   B + 0x0000,21, 0x00000003, 'd', "Row address bits for partition pair 2/3" },
+{ "MDCNFG_DNB2",    B + 0x0000,23, 0x00000001, 'd', "Banks in partition pair 2/3 (0=2, 1=4)" },
+{ "MDCNFG_DTC2",    B + 0x0000,24, 0x00000003, 'd', "Timing Category for partition pair 2/3" },
+{ "MDCNFG_DADDR2",  B + 0x0000,26, 0x00000001, 'd', "Use alternate addressing for partition pair 2/3" },
+{ "MDCNFG_DLATCH2", B + 0x0000,27, 0x00000001, 'd', "Return data latching scheme for partition pair 2/3" },
+{ "MDCNFG_DSA11112",B + 0x0000,28, 0x00000001, 'd', "use SA1111 address muxing for partition pair 2/3" },
+
+{ "MDREFR",         B + 0x0004, 0, 0xffffffff, 'x', "SDRAM Refresh Configuration Register (6-15)" },
+{ "MDREFR_DRI",     B + 0x0004, 0, 0x00000fff, 'x', "SDRAM Refresh intervall, all paritions" },
+{ "MDREFR_E0PIN",   B + 0x0004,12, 0x00000001, 'x', "SDRAM Clock Enable Pin 0 Level" },
+{ "MDREFR_K0RUN",   B + 0x0004,13, 0x00000001, 'x', "SDRAM Clock Run Pin 0" },
+{ "MDREFR_K0DB2",   B + 0x0004,14, 0x00000001, 'x', "SDRAM Clock Pin 0 Divide/2" },
+{ "MDREFR_E1PIN",   B + 0x0004,15, 0x00000001, 'x', "SDRAM Clock Enable Pin 1 Level" },
+{ "MDREFR_K1RUN",   B + 0x0004,16, 0x00000001, 'x', "SDRAM Clock Run Pin 1" },
+{ "MDREFR_K1DB2",   B + 0x0004,17, 0x00000001, 'x', "SDRAM Clock Pin 1 Divide/2" },
+{ "MDREFR_K2RUN",   B + 0x0004,18, 0x00000001, 'x', "SDRAM Clock Run Pin 2" },
+{ "MDREFR_K2DB2",   B + 0x0004,19, 0x00000001, 'x', "SDRAM Clock Pin 2 Divide/2" },
+{ "MDREFR_APD",     B + 0x0004,20, 0x00000001, 'x', "SDRAM Auto Power Down enable" },
+{ "MDREFR_SLFRSH",  B + 0x0004,22, 0x00000001, 'x', "SDRAM Self-Refresh" },
+{ "MDREFR_K0FREE",  B + 0x0004,23, 0x00000001, 'x', "SDRAM Free Running Control for SDCLK0" },
+{ "MDREFR_K1FREE",  B + 0x0004,24, 0x00000001, 'x', "SDRAM Free Running Control for SDCLK1" },
+{ "MDREFR_K2FREE",  B + 0x0004,25, 0x00000001, 'x', "SDRAM Free Running Control for SDCLK2" },
+
+{ "MSC0",           B + 0x0008, 0, 0xffffffff, 'x', "Asynchronous Static Memory Control Register 0 (6-45)" },
+{ "MSC0_RT0",       B + 0x0008, 0, 0x00000007, 'd', "nCS[0] ROM Type" },
+{ "MSC0_RBW0",      B + 0x0008, 3, 0x00000001, 'd', "nCS[0] ROM Bus Width (1=16bit)" },
+{ "MSC0_RDF0",      B + 0x0008, 4, 0x0000000f, 'd', "nCS[0] ROM Delay First Access" },
+{ "MSC0_RDN0",      B + 0x0008, 8, 0x0000000f, 'd', "nCS[0] ROM Delay Next Access" },
+{ "MSC0_RRR0",      B + 0x0008,12, 0x00000007, 'd', "nCS[0] ROM/SRAM Recovery Time" },
+{ "MSC0_RBUFF0",    B + 0x0008,15, 0x00000001, 'd', "nCS[0] Return Buffer Behavior (1=streaming)" },
+{ "MSC0_RT1",       B + 0x0008,16, 0x00000007, 'd', "nCS[1] ROM Type" },
+{ "MSC0_RBW1",      B + 0x0008,19, 0x00000001, 'd', "nCS[1] ROM Bus Width (1=16bit)" },
+{ "MSC0_RDF1",      B + 0x0008,20, 0x0000000f, 'd', "nCS[1] ROM Delay First Access" },
+{ "MSC0_RDN1",      B + 0x0008,24, 0x0000000f, 'd', "nCS[1] ROM Delay Next Access" },
+{ "MSC0_RRR1",      B + 0x0008,28, 0x00000007, 'd', "nCS[1] ROM/SRAM Recovery Time" },
+{ "MSC0_RBUFF1",    B + 0x0008,31, 0x00000001, 'd', "nCS[1] Return Buffer Behavior (1=streaming)" },
+
+{ "MSC1",           B + 0x000C, 0, 0xffffffff, 'x', "Asynchronous Static Memory Control Register 1 (6-45)" },
+{ "MSC1_RT2",       B + 0x000C, 0, 0x00000007, 'd', "nCS[2] ROM Type" },
+{ "MSC1_RBW2",      B + 0x000C, 3, 0x00000001, 'd', "nCS[2] ROM Bus Width (1=16bit)" },
+{ "MSC1_RDF2",      B + 0x000C, 4, 0x0000000f, 'd', "nCS[2] ROM Delay First Access" },
+{ "MSC1_RDN2",      B + 0x000C, 8, 0x0000000f, 'd', "nCS[2] ROM Delay Next Access" },
+{ "MSC1_RRR2",      B + 0x000C,12, 0x00000007, 'd', "nCS[2] ROM/SRAM Recovery Time" },
+{ "MSC1_RBUFF2",    B + 0x000C,15, 0x00000001, 'd', "nCS[2] Return Buffer Behavior (1=streaming)" },
+{ "MSC1_RT3",       B + 0x000C,16, 0x00000007, 'd', "nCS[3] ROM Type" },
+{ "MSC1_RBW3",      B + 0x000C,19, 0x00000001, 'd', "nCS[3] ROM Bus Width (1=16bit)" },
+{ "MSC1_RDF3",      B + 0x000C,20, 0x0000000f, 'd', "nCS[3] ROM Delay First Access" },
+{ "MSC1_RDN3",      B + 0x000C,24, 0x0000000f, 'd', "nCS[3] ROM Delay Next Access" },
+{ "MSC1_RRR3",      B + 0x000C,28, 0x00000007, 'd', "nCS[3] ROM/SRAM Recovery Time" },
+{ "MSC1_RBUFF3",    B + 0x000C,31, 0x00000001, 'd', "nCS[3] Return Buffer Behavior (1=streaming)" },
+
+{ "MSC2",           B + 0x0010, 0, 0xffffffff, 'x', "Asynchronous Static Memory Control Register 2 (6-45)" },
+{ "MSC2_RT4",       B + 0x0010, 0, 0x00000007, 'd', "nCS[4] ROM Type" },
+{ "MSC2_RBW4",      B + 0x0010, 3, 0x00000001, 'd', "nCS[4] ROM Bus Width (1=16bit)" },
+{ "MSC2_RDF4",      B + 0x0010, 4, 0x0000000f, 'd', "nCS[4] ROM Delay First Access" },
+{ "MSC2_RDN4",      B + 0x0010, 8, 0x0000000f, 'd', "nCS[4] ROM Delay Next Access" },
+{ "MSC2_RRR4",      B + 0x0010,12, 0x00000007, 'd', "nCS[4] ROM/SRAM Recovery Time" },
+{ "MSC2_RBUFF4",    B + 0x0010,15, 0x00000001, 'd', "nCS[4] Return Buffer Behavior (1=streaming)" },
+{ "MSC2_RT5",       B + 0x0010,16, 0x00000007, 'd', "nCS[5] ROM Type" },
+{ "MSC2_RBW5",      B + 0x0010,19, 0x00000001, 'd', "nCS[5] ROM Bus Width (1=16bit)" },
+{ "MSC2_RDF5",      B + 0x0010,20, 0x0000000f, 'd', "nCS[5] ROM Delay First Access" },
+{ "MSC2_RDN5",      B + 0x0010,24, 0x0000000f, 'd', "nCS[5] ROM Delay Next Access" },
+{ "MSC2_RRR5",      B + 0x0010,28, 0x00000007, 'd', "nCS[5] ROM/SRAM Recovery Time" },
+{ "MSC2_RBUFF5",    B + 0x0010,31, 0x00000001, 'd', "nCS[5] Return Buffer Behavior (1=streaming)" },
+
+{ "MECR",           B + 0x0014, 0, 0xffffffff, 'x', "Expansion Memory Configuration Register (6-61)" },
+{ "MECR_NOS",       B + 0x0014, 0, 0x00000001, 'x', "Number of Sockets (1=2 Sockets)" },
+{ "MECR_CIT",       B + 0x0014, 1, 0x00000001, 'x', "Card inserted" },
+
+{ "SXCNFG",         B + 0x001C, 0, 0xffffffff, 'x', "Synchronous Static Memory Configuration Register (6-33)" },
+{ "SXCNFG_SXEN0",   B + 0x001C, 0, 0x00000001, 'x', "Partition 0 enabled as SX memory" },
+{ "SXCNFG_SXEN1",   B + 0x001C, 1, 0x00000001, 'x', "Partition 1 enabled as SX memory" },
+{ "SXCNFG_SXCL0",   B + 0x001C, 2, 0x00000007, 'x', "Partition 0/1 CAS Latency" },
+{ "SXCNFG_SXRL0",   B + 0x001C, 5, 0x00000007, 'x', "Partition 0/1 RAS Latency" },
+{ "SXCNFG_SXRA0",   B + 0x001C, 8, 0x00000003, 'x', "Partition 0/1 row address bit count" },
+{ "SXCNFG_SXCA0",   B + 0x001C,10, 0x00000003, 'x', "Partition 0/1 column address bit count" },
+{ "SXCNFG_SXTP0",   B + 0x001C,12, 0x00000003, 'x', "Partition 0/1 memory type" },
+{ "SXCNFG_SXLATCH0",B + 0x001C,14, 0x00000001, 'x', "Partition 0/1 return data with return clock" },
+{ "SXCNFG_SXEN2",   B + 0x001C,16, 0x00000001, 'x', "Partition 2 enabled as SX memory" },
+{ "SXCNFG_SXEN3",   B + 0x001C,17, 0x00000001, 'x', "Partition 3 enabled as SX memory" },
+{ "SXCNFG_SXCL2",   B + 0x001C,18, 0x00000007, 'x', "Partition 2/3 CAS Latency" },
+{ "SXCNFG_SXRL2",   B + 0x001C,21, 0x00000007, 'x', "Partition 2/3 RAS Latency" },
+{ "SXCNFG_SXRA2",   B + 0x001C,24, 0x00000003, 'x', "Partition 2/3 row address bit count" },
+{ "SXCNFG_SXCA2",   B + 0x001C,26, 0x00000003, 'x', "Partition 2/3 column address bit count" },
+{ "SXCNFG_SXTP2",   B + 0x001C,28, 0x00000003, 'x', "Partition 2/3 memory type" },
+{ "SXCNFG_SXLATCH2",B + 0x001C,30, 0x00000001, 'x', "Partition 2/3 return data with return clock" },
+
+{ "SXMRS",          B + 0x0024, 0, 0xffffffff, 'x', "MRS value to be written to SX Memory (6-38)" },
+
+{ "MCMEM0",         B + 0x0028, 0, 0xffffffff, 'x', "MEM Control for PCMCIA Socket 0 (6-58)" },
+{ "MCMEM0_SET",     B + 0x0028, 0, 0x0000007f, 'd', "Address set time" },
+{ "MCMEM0_ASST",    B + 0x0028, 7, 0x0000001f, 'd', "Command assertion time" },
+{ "MCMEM0_HOLD",    B + 0x0028,14, 0x0000003f, 'd', "Address hold time" },
+
+{ "MCMEM1",         B + 0x002C, 0, 0xffffffff, 'x', "MEM Control for PCMCIA Socket 1 (6-58)" },
+{ "MCMEM1_SET",     B + 0x002C, 0, 0x0000007f, 'd', "Address set time" },
+{ "MCMEM1_ASST",    B + 0x002C, 7, 0x0000001f, 'd', "Command assertion time" },
+{ "MCMEM1_HOLD",    B + 0x002C,14, 0x0000003f, 'd', "Address hold time" },
+
+{ "MCATT0",         B + 0x0030, 0, 0xffffffff, 'x', "ATT Control for PCMCIA Socket 0 (6-59)" },
+{ "MCATT0_SET",     B + 0x0030, 0, 0x0000007f, 'd', "Address set time" },
+{ "MCATT0_ASST",    B + 0x0030, 7, 0x0000001f, 'd', "Command assertion time" },
+{ "MCATT0_HOLD",    B + 0x0030,14, 0x0000003f, 'd', "Address hold time" },
+
+{ "MCATT1",         B + 0x0034, 0, 0xffffffff, 'x', "ATT Control for PCMCIA Socket 1 (6-59)" },
+{ "MCATT1_SET",     B + 0x0034, 0, 0x0000007f, 'd', "Address set time" },
+{ "MCATT1_ASST",    B + 0x0034, 7, 0x0000001f, 'd', "Command assertion time" },
+{ "MCATT1_HOLD",    B + 0x0034,14, 0x0000003f, 'd', "Address hold time" },
+
+{ "MCIO0",          B + 0x0038, 0, 0xffffffff, 'x', "I/O Control for PCMCIA Socket 0 (6-59)" },
+{ "MCIO0_SET",      B + 0x0038, 0, 0x0000007f, 'd', "Address set time" },
+{ "MCIO0_ASST",     B + 0x0038, 7, 0x0000001f, 'd', "Command assertion time" },
+{ "MCIO0_HOLD",     B + 0x0038,14, 0x0000003f, 'd', "Address hold time" },
+
+{ "MCIO1",          B + 0x003C, 0, 0xffffffff, 'x', "I/O Control for PCMCIA Socket 1 (6-59)" },
+{ "MCIO1_SET",      B + 0x003C, 0, 0x0000007f, 'd', "Address set time" },
+{ "MCIO1_ASST",     B + 0x003C, 7, 0x0000001f, 'd', "Command assertion time" },
+{ "MCIO1_HOLD",     B + 0x003C,14, 0x0000003f, 'd', "Address hold time" },
+
+{ "MDMRS",          B + 0x0040, 0, 0xffffffff, 'x', "SDRAM Mode Register Set Configuration Register (6-12)" },
+{ "MDMRS_MDBL0",    B + 0x0040, 0, 0x00000007, 'x', "SDRAM Partition 0/1 burst length" },
+{ "MDMRS_MDADD0",   B + 0x0040, 3, 0x00000001, 'x', "SDRAM Partition 0/1 burst type" },
+{ "MDMRS_MDCL0",    B + 0x0040, 4, 0x00000007, 'x', "SDRAM Partition 0/1 CAS latency" },
+{ "MDMRS_MDMRS0",   B + 0x0040, 7, 0x000000ff, 'x', "MRS value to be written to SDRAM Partition 0/1" },
+{ "MDMRS_MDBL2",    B + 0x0040,16, 0x00000007, 'x', "SDRAM Partition 2/3 burst length" },
+{ "MDMRS_MDADD2",   B + 0x0040,19, 0x00000001, 'x', "SDRAM Partition 2/3 burst type" },
+{ "MDMRS_MDCL2",    B + 0x0040,20, 0x00000007, 'x', "SDRAM Partition 2/3 CAS latency" },
+{ "MDMRS_MDMRS2",   B + 0x0040,23, 0x000000ff, 'x', "MRS value to be written to SDRAM Partition 2/3" },
+
+{ "BOOTDEF",        B + 0x0044, 0, 0xffffffff, 'x', "Boot Time Defaults (6-73)" },
+{ "BOOTDEF_BOOTSEL",B + 0x0044, 0, 0x00000007, 'x', "Boot Configuration at BOOT_SEL pins" },
+{ "BOOTDEF_PKGTYPE",B + 0x0044, 3, 0x00000001, 'x', "Processor type, 1 for PXA250" },
 
-
-{ "MDCNFG",         0x48000000, 0, 0xffffffff, 'x', "SDRAM Configuration Register (6-9)" },
-{ "MDCNFG_DE0",     0x48000000, 0, 0x00000001, 'd', "SDRAM enable for partition 0" },
-{ "MDCNFG_DE1",     0x48000000, 1, 0x00000001, 'd', "SDRAM enable for partition 1" },
-{ "MDCNFG_DWID0",   0x48000000, 2, 0x00000001, 'd', "SDRAM data width (0=32, 1=16)" },
-{ "MDCNFG_DCAC0",   0x48000000, 3, 0x00000003, 'd', "Column address bits for partition pair 0/1" },
-{ "MDCNFG_DRAC0",   0x48000000, 5, 0x00000003, 'd', "Row address bits for partition pair 0/1" },
-{ "MDCNFG_DNB0",    0x48000000, 7, 0x00000001, 'd', "Banks in partition pair 0/1 (0=2, 1=4)" },
-{ "MDCNFG_DTC0",    0x48000000, 8, 0x00000003, 'd', "Timing Category for partition pair 0/1" },
-{ "MDCNFG_DADDR0",  0x48000000,10, 0x00000001, 'd', "Use alternate addressing for partition pair 0/1" },
-{ "MDCNFG_DLATCH0", 0x48000000,11, 0x00000001, 'd', "Return data latching scheme for partition pair 0/1" },
-{ "MDCNFG_DSA11110",0x48000000,12, 0x00000001, 'd', "use SA1111 address muxing for partition pair 0/1" },
-{ "MDCNFG_DE2",     0x48000000,16, 0x00000001, 'd', "SDRAM enable for partition 2" },
-{ "MDCNFG_DE3",     0x48000000,17, 0x00000001, 'd', "SDRAM enable for partition 3" },
-{ "MDCNFG_DWID2",   0x48000000,18, 0x00000001, 'd', "SDRAM data width (0=32, 1=16)" },
-{ "MDCNFG_DCAC2",   0x48000000,19, 0x00000003, 'd', "Column address bits for partition pair 2/3" },
-{ "MDCNFG_DRAC2",   0x48000000,21, 0x00000003, 'd', "Row address bits for partition pair 2/3" },
-{ "MDCNFG_DNB2",    0x48000000,23, 0x00000001, 'd', "Banks in partition pair 2/3 (0=2, 1=4)" },
-{ "MDCNFG_DTC2",    0x48000000,24, 0x00000003, 'd', "Timing Category for partition pair 2/3" },
-{ "MDCNFG_DADDR2",  0x48000000,26, 0x00000001, 'd', "Use alternate addressing for partition pair 2/3" },
-{ "MDCNFG_DLATCH2", 0x48000000,27, 0x00000001, 'd', "Return data latching scheme for partition pair 2/3" },
-{ "MDCNFG_DSA11112",0x48000000,28, 0x00000001, 'd', "use SA1111 address muxing for partition pair 2/3" },
-
-{ "MDREFR",         0x48000004, 0, 0xffffffff, 'x', "SDRAM Refresh Configuration Register (6-15)" },
-{ "MDREFR_DRI",     0x48000004, 0, 0x00000fff, 'x', "SDRAM Refresh intervall, all paritions" },
-{ "MDREFR_E0PIN",   0x48000004,12, 0x00000001, 'x', "SDRAM Clock Enable Pin 0 Level" },
-{ "MDREFR_K0RUN",   0x48000004,13, 0x00000001, 'x', "SDRAM Clock Run Pin 0" },
-{ "MDREFR_K0DB2",   0x48000004,14, 0x00000001, 'x', "SDRAM Clock Pin 0 Divide/2" },
-{ "MDREFR_E1PIN",   0x48000004,15, 0x00000001, 'x', "SDRAM Clock Enable Pin 1 Level" },
-{ "MDREFR_K1RUN",   0x48000004,16, 0x00000001, 'x', "SDRAM Clock Run Pin 1" },
-{ "MDREFR_K1DB2",   0x48000004,17, 0x00000001, 'x', "SDRAM Clock Pin 1 Divide/2" },
-{ "MDREFR_K2RUN",   0x48000004,18, 0x00000001, 'x', "SDRAM Clock Run Pin 2" },
-{ "MDREFR_K2DB2",   0x48000004,19, 0x00000001, 'x', "SDRAM Clock Pin 2 Divide/2" },
-{ "MDREFR_APD",     0x48000004,20, 0x00000001, 'x', "SDRAM Auto Power Down enable" },
-{ "MDREFR_SLFRSH",  0x48000004,22, 0x00000001, 'x', "SDRAM Self-Refresh" },
-{ "MDREFR_K0FREE",  0x48000004,23, 0x00000001, 'x', "SDRAM Free Running Control for SDCLK0" },
-{ "MDREFR_K1FREE",  0x48000004,24, 0x00000001, 'x', "SDRAM Free Running Control for SDCLK1" },
-{ "MDREFR_K2FREE",  0x48000004,25, 0x00000001, 'x', "SDRAM Free Running Control for SDCLK2" },
-
-{ "MSC0",           0x48000008, 0, 0xffffffff, 'x', "Asynchronous Static Memory Control Register 0 (6-45)" },
-{ "MSC0_RT0",       0x48000008, 0, 0x00000007, 'd', "nCS[0] ROM Type" },
-{ "MSC0_RBW0",      0x48000008, 3, 0x00000001, 'd', "nCS[0] ROM Bus Width (1=16bit)" },
-{ "MSC0_RDF0",      0x48000008, 4, 0x0000000f, 'd', "nCS[0] ROM Delay First Access" },
-{ "MSC0_RDN0",      0x48000008, 8, 0x0000000f, 'd', "nCS[0] ROM Delay Next Access" },
-{ "MSC0_RRR0",      0x48000008,12, 0x00000007, 'd', "nCS[0] ROM/SRAM Recovery Time" },
-{ "MSC0_RBUFF0",    0x48000008,15, 0x00000001, 'd', "nCS[0] Return Buffer Behavior (1=streaming)" },
-{ "MSC0_RT1",       0x48000008,16, 0x00000007, 'd', "nCS[1] ROM Type" },
-{ "MSC0_RBW1",      0x48000008,19, 0x00000001, 'd', "nCS[1] ROM Bus Width (1=16bit)" },
-{ "MSC0_RDF1",      0x48000008,20, 0x0000000f, 'd', "nCS[1] ROM Delay First Access" },
-{ "MSC0_RDN1",      0x48000008,24, 0x0000000f, 'd', "nCS[1] ROM Delay Next Access" },
-{ "MSC0_RRR1",      0x48000008,28, 0x00000007, 'd', "nCS[1] ROM/SRAM Recovery Time" },
-{ "MSC0_RBUFF1",    0x48000008,31, 0x00000001, 'd', "nCS[1] Return Buffer Behavior (1=streaming)" },
-
-{ "MSC1",           0x4800000C, 0, 0xffffffff, 'x', "Asynchronous Static Memory Control Register 1 (6-45)" },
-{ "MSC1_RT2",       0x4800000C, 0, 0x00000007, 'd', "nCS[2] ROM Type" },
-{ "MSC1_RBW2",      0x4800000C, 3, 0x00000001, 'd', "nCS[2] ROM Bus Width (1=16bit)" },
-{ "MSC1_RDF2",      0x4800000C, 4, 0x0000000f, 'd', "nCS[2] ROM Delay First Access" },
-{ "MSC1_RDN2",      0x4800000C, 8, 0x0000000f, 'd', "nCS[2] ROM Delay Next Access" },
-{ "MSC1_RRR2",      0x4800000C,12, 0x00000007, 'd', "nCS[2] ROM/SRAM Recovery Time" },
-{ "MSC1_RBUFF2",    0x4800000C,15, 0x00000001, 'd', "nCS[2] Return Buffer Behavior (1=streaming)" },
-{ "MSC1_RT3",       0x4800000C,16, 0x00000007, 'd', "nCS[3] ROM Type" },
-{ "MSC1_RBW3",      0x4800000C,19, 0x00000001, 'd', "nCS[3] ROM Bus Width (1=16bit)" },
-{ "MSC1_RDF3",      0x4800000C,20, 0x0000000f, 'd', "nCS[3] ROM Delay First Access" },
-{ "MSC1_RDN3",      0x4800000C,24, 0x0000000f, 'd', "nCS[3] ROM Delay Next Access" },
-{ "MSC1_RRR3",      0x4800000C,28, 0x00000007, 'd', "nCS[3] ROM/SRAM Recovery Time" },
-{ "MSC1_RBUFF3",    0x4800000C,31, 0x00000001, 'd', "nCS[3] Return Buffer Behavior (1=streaming)" },
-
-{ "MSC2",           0x48000010, 0, 0xffffffff, 'x', "Asynchronous Static Memory Control Register 2 (6-45)" },
-{ "MSC2_RT4",       0x48000010, 0, 0x00000007, 'd', "nCS[4] ROM Type" },
-{ "MSC2_RBW4",      0x48000010, 3, 0x00000001, 'd', "nCS[4] ROM Bus Width (1=16bit)" },
-{ "MSC2_RDF4",      0x48000010, 4, 0x0000000f, 'd', "nCS[4] ROM Delay First Access" },
-{ "MSC2_RDN4",      0x48000010, 8, 0x0000000f, 'd', "nCS[4] ROM Delay Next Access" },
-{ "MSC2_RRR4",      0x48000010,12, 0x00000007, 'd', "nCS[4] ROM/SRAM Recovery Time" },
-{ "MSC2_RBUFF4",    0x48000010,15, 0x00000001, 'd', "nCS[4] Return Buffer Behavior (1=streaming)" },
-{ "MSC2_RT5",       0x48000010,16, 0x00000007, 'd', "nCS[5] ROM Type" },
-{ "MSC2_RBW5",      0x48000010,19, 0x00000001, 'd', "nCS[5] ROM Bus Width (1=16bit)" },
-{ "MSC2_RDF5",      0x48000010,20, 0x0000000f, 'd', "nCS[5] ROM Delay First Access" },
-{ "MSC2_RDN5",      0x48000010,24, 0x0000000f, 'd', "nCS[5] ROM Delay Next Access" },
-{ "MSC2_RRR5",      0x48000010,28, 0x00000007, 'd', "nCS[5] ROM/SRAM Recovery Time" },
-{ "MSC2_RBUFF5",    0x48000010,31, 0x00000001, 'd', "nCS[5] Return Buffer Behavior (1=streaming)" },
-
-{ "MECR",           0x48000014, 0, 0xffffffff, 'x', "Expansion Memory Configuration Register (6-61)" },
-{ "MECR_NOS",       0x48000014, 0, 0x00000001, 'x', "Number of Sockets (1=2 Sockets)" },
-{ "MECR_CIT",       0x48000014, 1, 0x00000001, 'x', "Card inserted" },
-
-{ "SXCNFG",         0x4800001C, 0, 0xffffffff, 'x', "Synchronous Static Memory Configuration Register (6-33)" },
-{ "SXCNFG_SXEN0",   0x4800001C, 0, 0x00000001, 'x', "Partition 0 enabled as SX memory" },
-{ "SXCNFG_SXEN1",   0x4800001C, 1, 0x00000001, 'x', "Partition 1 enabled as SX memory" },
-{ "SXCNFG_SXCL0",   0x4800001C, 2, 0x00000007, 'x', "Partition 0/1 CAS Latency" },
-{ "SXCNFG_SXRL0",   0x4800001C, 5, 0x00000007, 'x', "Partition 0/1 RAS Latency" },
-{ "SXCNFG_SXRA0",   0x4800001C, 8, 0x00000003, 'x', "Partition 0/1 row address bit count" },
-{ "SXCNFG_SXCA0",   0x4800001C,10, 0x00000003, 'x', "Partition 0/1 column address bit count" },
-{ "SXCNFG_SXTP0",   0x4800001C,12, 0x00000003, 'x', "Partition 0/1 memory type" },
-{ "SXCNFG_SXLATCH0",0x4800001C,14, 0x00000001, 'x', "Partition 0/1 return data with return clock" },
-{ "SXCNFG_SXEN2",   0x4800001C,16, 0x00000001, 'x', "Partition 2 enabled as SX memory" },
-{ "SXCNFG_SXEN3",   0x4800001C,17, 0x00000001, 'x', "Partition 3 enabled as SX memory" },
-{ "SXCNFG_SXCL2",   0x4800001C,18, 0x00000007, 'x', "Partition 2/3 CAS Latency" },
-{ "SXCNFG_SXRL2",   0x4800001C,21, 0x00000007, 'x', "Partition 2/3 RAS Latency" },
-{ "SXCNFG_SXRA2",   0x4800001C,24, 0x00000003, 'x', "Partition 2/3 row address bit count" },
-{ "SXCNFG_SXCA2",   0x4800001C,26, 0x00000003, 'x', "Partition 2/3 column address bit count" },
-{ "SXCNFG_SXTP2",   0x4800001C,28, 0x00000003, 'x', "Partition 2/3 memory type" },
-{ "SXCNFG_SXLATCH2",0x4800001C,30, 0x00000001, 'x', "Partition 2/3 return data with return clock" },
-
-{ "SXMRS",          0x48000024, 0, 0xffffffff, 'x', "MRS value to be written to SX Memory (6-38)" },
-
-{ "MCMEM0",         0x48000028, 0, 0xffffffff, 'x', "MEM Control for PCMCIA Socket 0 (6-58)" },
-{ "MCMEM0_SET",     0x48000028, 0, 0x0000007f, 'd', "Address set time" },
-{ "MCMEM0_ASST",    0x48000028, 7, 0x0000001f, 'd', "Command assertion time" },
-{ "MCMEM0_HOLD",    0x48000028,14, 0x0000003f, 'd', "Address hold time" },
-
-{ "MCMEM1",         0x4800002C, 0, 0xffffffff, 'x', "MEM Control for PCMCIA Socket 1 (6-58)" },
-{ "MCMEM1_SET",     0x4800002C, 0, 0x0000007f, 'd', "Address set time" },
-{ "MCMEM1_ASST",    0x4800002C, 7, 0x0000001f, 'd', "Command assertion time" },
-{ "MCMEM1_HOLD",    0x4800002C,14, 0x0000003f, 'd', "Address hold time" },
-
-{ "MCATT0",         0x48000030, 0, 0xffffffff, 'x', "ATT Control for PCMCIA Socket 0 (6-59)" },
-{ "MCATT0_SET",     0x48000030, 0, 0x0000007f, 'd', "Address set time" },
-{ "MCATT0_ASST",    0x48000030, 7, 0x0000001f, 'd', "Command assertion time" },
-{ "MCATT0_HOLD",    0x48000030,14, 0x0000003f, 'd', "Address hold time" },
-
-{ "MCATT1",         0x48000034, 0, 0xffffffff, 'x', "ATT Control for PCMCIA Socket 1 (6-59)" },
-{ "MCATT1_SET",     0x48000034, 0, 0x0000007f, 'd', "Address set time" },
-{ "MCATT1_ASST",    0x48000034, 7, 0x0000001f, 'd', "Command assertion time" },
-{ "MCATT1_HOLD",    0x48000034,14, 0x0000003f, 'd', "Address hold time" },
-
-{ "MCIO0",          0x48000038, 0, 0xffffffff, 'x', "I/O Control for PCMCIA Socket 0 (6-59)" },
-{ "MCIO0_SET",      0x48000038, 0, 0x0000007f, 'd', "Address set time" },
-{ "MCIO0_ASST",     0x48000038, 7, 0x0000001f, 'd', "Command assertion time" },
-{ "MCIO0_HOLD",     0x48000038,14, 0x0000003f, 'd', "Address hold time" },
-
-{ "MCIO1",          0x4800003C, 0, 0xffffffff, 'x', "I/O Control for PCMCIA Socket 1 (6-59)" },
-{ "MCIO1_SET",      0x4800003C, 0, 0x0000007f, 'd', "Address set time" },
-{ "MCIO1_ASST",     0x4800003C, 7, 0x0000001f, 'd', "Command assertion time" },
-{ "MCIO1_HOLD",     0x4800003C,14, 0x0000003f, 'd', "Address hold time" },
-
-{ "MDMRS",          0x48000040, 0, 0xffffffff, 'x', "SDRAM Mode Register Set Configuration Register (6-12)" },
-{ "MDMRS_MDBL0",    0x48000040, 0, 0x00000007, 'x', "SDRAM Partition 0/1 burst length" },
-{ "MDMRS_MDADD0",   0x48000040, 3, 0x00000001, 'x', "SDRAM Partition 0/1 burst type" },
-{ "MDMRS_MDCL0",    0x48000040, 4, 0x00000007, 'x', "SDRAM Partition 0/1 CAS latency" },
-{ "MDMRS_MDMRS0",   0x48000040, 7, 0x000000ff, 'x', "MRS value to be written to SDRAM Partition 0/1" },
-{ "MDMRS_MDBL2",    0x48000040,16, 0x00000007, 'x', "SDRAM Partition 2/3 burst length" },
-{ "MDMRS_MDADD2",   0x48000040,19, 0x00000001, 'x', "SDRAM Partition 2/3 burst type" },
-{ "MDMRS_MDCL2",    0x48000040,20, 0x00000007, 'x', "SDRAM Partition 2/3 CAS latency" },
-{ "MDMRS_MDMRS2",   0x48000040,23, 0x000000ff, 'x', "MRS value to be written to SDRAM Partition 2/3" },
-
-{ "BOOTDEF",        0x48000044, 0, 0xffffffff, 'x', "Boot Time Defaults (6-73)" },
-{ "BOOTDEF_BOOTSEL",0x48000044, 0, 0x00000007, 'x', "Boot Configuration at BOOT_SEL pins" },
-{ "BOOTDEF_PKGTYPE",0x48000044, 3, 0x00000001, 'x', "Processor type, 1 for PXA250" },
-
-{ "MDMRSLP",        0x48000058, 0, 0xffffffff, 'x', "Low-Power SDRAM Mode Register Set Configuration Register (6-14)" },
+{ "LCDBSCNTR",      B + 0x0054, 0, 0xffffffff, 'x', "LCD Buffer Strength Control register" },
+{ "MDMRSLP",        B + 0x0058, 0, 0xffffffff, 'x', "Low-Power SDRAM Mode Register Set Configuration Register (6-14)" },
 // TODO
-
+#undef B
 
 
 { "MMC_STRPCL",			0x41100000, 0, 0xffffffff, 'x', "MMC Start/Stop Clock (15-23)" },
@@ -1994,6 +2521,22 @@ static struct reg_info regs[] = {
 
 #endif
 
+{ "POCR",                       0x40500000, 0, 0xffffffff, 'x', "AC97 PCM Out Control" },
+{ "PCMICR",                     0x40500004, 0, 0xffffffff, 'x', "AC97 PCM In Control" },
+{ "MCCR",                       0x40500008, 0, 0xffffffff, 'x', "AC97 Microphone In Control" },
+{ "GCR",                        0x4050000c, 0, 0xffffffff, 'x', "AC97 Global Control" },
+{ "POSR",                       0x40500010, 0, 0xffffffff, 'x', "AC97 PCM Out Status" },
+{ "PCMISR",                     0x40500014, 0, 0xffffffff, 'x', "AC97 PCM In Status" },
+{ "MCSR",                       0x40500018, 0, 0xffffffff, 'x', "AC97 Microphone In Status" },
+{ "GSR",                        0x4050001c, 0, 0xffffffff, 'x', "AC97 Global Status" },
+{ "CAR",                        0x40500020, 0, 0xffffffff, 'x', "AC97 Codec Access" },
+{ "PCDR",                       0x40500040, 0, 0xffffffff, 'x', "AC97 PCM Data" },
+{ "MCDR",                       0x40500060, 0, 0xffffffff, 'x', "AC97 Microphone In Data" },
+{ "MOCR",                       0x40500100, 0, 0xffffffff, 'x', "AC97 Modem Out Control" },
+{ "MICR",                       0x40500108, 0, 0xffffffff, 'x', "AC97 Modem In Control" },
+{ "MOSR",                       0x40500110, 0, 0xffffffff, 'x', "AC97 Modem Out Status" },
+{ "MISR",                       0x40500118, 0, 0xffffffff, 'x', "AC97 Modem In Status" },
+{ "MODR",                       0x40500140, 0, 0xffffffff, 'x', "AC97 Modem Data" },
 };
 
 
