<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3148" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3148{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3148{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3148{left:69px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3148{left:95px;bottom:1088px;}
#t5_3148{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t6_3148{left:95px;bottom:1063px;}
#t7_3148{left:121px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_3148{left:121px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t9_3148{left:121px;bottom:1030px;letter-spacing:-0.12px;}
#ta_3148{left:151px;bottom:1030px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#tb_3148{left:121px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tc_3148{left:121px;bottom:996px;letter-spacing:-0.4px;}
#td_3148{left:95px;bottom:972px;}
#te_3148{left:121px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_3148{left:121px;bottom:955px;letter-spacing:-0.14px;}
#tg_3148{left:95px;bottom:930px;}
#th_3148{left:121px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#ti_3148{left:121px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tj_3148{left:95px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#tk_3148{left:95px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_3148{left:69px;bottom:815px;letter-spacing:0.13px;}
#tm_3148{left:151px;bottom:815px;letter-spacing:0.15px;word-spacing:0.01px;}
#tn_3148{left:69px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#to_3148{left:69px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#tp_3148{left:69px;bottom:758px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#tq_3148{left:69px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_3148{left:69px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ts_3148{left:69px;bottom:674px;letter-spacing:-0.08px;}
#tt_3148{left:155px;bottom:674px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tu_3148{left:69px;bottom:650px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_3148{left:69px;bottom:624px;}
#tw_3148{left:95px;bottom:627px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_3148{left:95px;bottom:610px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#ty_3148{left:95px;bottom:593px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tz_3148{left:95px;bottom:577px;letter-spacing:-0.13px;}
#t10_3148{left:165px;bottom:583px;}
#t11_3148{left:176px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#t12_3148{left:95px;bottom:560px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_3148{left:69px;bottom:534px;}
#t14_3148{left:95px;bottom:537px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3148{left:95px;bottom:520px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t16_3148{left:95px;bottom:496px;}
#t17_3148{left:121px;bottom:496px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t18_3148{left:121px;bottom:479px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t19_3148{left:121px;bottom:462px;letter-spacing:-0.17px;word-spacing:-1.2px;}
#t1a_3148{left:551px;bottom:469px;}
#t1b_3148{left:562px;bottom:462px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#t1c_3148{left:121px;bottom:445px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1d_3148{left:95px;bottom:421px;}
#t1e_3148{left:121px;bottom:421px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1f_3148{left:121px;bottom:404px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1g_3148{left:121px;bottom:387px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_3148{left:95px;bottom:363px;}
#t1i_3148{left:121px;bottom:363px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_3148{left:121px;bottom:346px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1k_3148{left:95px;bottom:322px;}
#t1l_3148{left:121px;bottom:322px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1m_3148{left:121px;bottom:305px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1n_3148{left:95px;bottom:282px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t1o_3148{left:237px;bottom:282px;letter-spacing:-0.13px;}
#t1p_3148{left:274px;bottom:282px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#t1q_3148{left:738px;bottom:282px;letter-spacing:-0.12px;word-spacing:-1.21px;}
#t1r_3148{left:95px;bottom:265px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1s_3148{left:69px;bottom:239px;}
#t1t_3148{left:95px;bottom:242px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1u_3148{left:95px;bottom:225px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1v_3148{left:69px;bottom:199px;}
#t1w_3148{left:95px;bottom:202px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1x_3148{left:69px;bottom:171px;letter-spacing:-0.16px;}
#t1y_3148{left:91px;bottom:171px;letter-spacing:-0.11px;}
#t1z_3148{left:91px;bottom:154px;letter-spacing:-0.11px;}
#t20_3148{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t21_3148{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t22_3148{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_3148{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3148{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3148{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3148{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3148{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3148{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3148{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3148{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s9_3148{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3148" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3148Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3148" style="-webkit-user-select: none;"><object width="935" height="1210" data="3148/3148.svg" type="image/svg+xml" id="pdf3148" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3148" class="t s1_3148">4-48 </span><span id="t2_3148" class="t s1_3148">Vol. 3A </span>
<span id="t3_3148" class="t s2_3148">PAGING </span>
<span id="t4_3148" class="t s3_3148">— </span><span id="t5_3148" class="t s3_3148">Any PML4-cache entry associated with linear addresses with 0 in bits 47:39 contains address X. </span>
<span id="t6_3148" class="t s3_3148">— </span><span id="t7_3148" class="t s3_3148">Any PDPTE-cache entry associated with linear addresses with 0 in bits 47:30 contains address X. This is </span>
<span id="t8_3148" class="t s3_3148">because the translation for a linear address for which the value of bits 47:30 is 0 uses the value of </span>
<span id="t9_3148" class="t s3_3148">bits </span><span id="ta_3148" class="t s3_3148">47:39 (0) to locate a page-directory-pointer table at address X (the address of the PML4 table). It then </span>
<span id="tb_3148" class="t s3_3148">uses the value of bits 38:30 (also 0) to find address X again and to store that address in the PDPTE-cache </span>
<span id="tc_3148" class="t s3_3148">entry. </span>
<span id="td_3148" class="t s3_3148">— </span><span id="te_3148" class="t s3_3148">Any PDE-cache entry associated with linear addresses with 0 in bits 47:21 contains address X for similar </span>
<span id="tf_3148" class="t s3_3148">reasons. </span>
<span id="tg_3148" class="t s3_3148">— </span><span id="th_3148" class="t s3_3148">Any TLB entry for page number 0 (associated with linear addresses with 0 in bits 47:12) translates to page </span>
<span id="ti_3148" class="t s3_3148">frame X » 12 for similar reasons. </span>
<span id="tj_3148" class="t s3_3148">The same PML4E contributes its address X to all these cache entries because the self-referencing nature of the </span>
<span id="tk_3148" class="t s3_3148">entry causes it to be used as a PML4E, a PDPTE, a PDE, and a PTE. </span>
<span id="tl_3148" class="t s4_3148">4.10.4 </span><span id="tm_3148" class="t s4_3148">Invalidation of TLBs and Paging-Structure Caches </span>
<span id="tn_3148" class="t s3_3148">As noted in Section 4.10.2 and Section 4.10.3, the processor may create entries in the TLBs and the paging-struc- </span>
<span id="to_3148" class="t s3_3148">ture caches when linear addresses are translated, and it may retain these entries even after the paging structures </span>
<span id="tp_3148" class="t s3_3148">used to create them have been modified. To ensure that linear-address translation uses the modified paging struc- </span>
<span id="tq_3148" class="t s3_3148">tures, software should take action to invalidate any cached entries that may contain information that has since </span>
<span id="tr_3148" class="t s3_3148">been modified. </span>
<span id="ts_3148" class="t s5_3148">4.10.4.1 </span><span id="tt_3148" class="t s5_3148">Operations that Invalidate TLBs and Paging-Structure Caches </span>
<span id="tu_3148" class="t s3_3148">The following instructions invalidate entries in the TLBs and the paging-structure caches: </span>
<span id="tv_3148" class="t s6_3148">• </span><span id="tw_3148" class="t s3_3148">INVLPG. This instruction takes a single operand, which is a linear address. The instruction invalidates any TLB </span>
<span id="tx_3148" class="t s3_3148">entries that are for a page number corresponding to the linear address and that are associated with the current </span>
<span id="ty_3148" class="t s3_3148">PCID. It also invalidates any global TLB entries with that page number, regardless of PCID (see Section </span>
<span id="tz_3148" class="t s3_3148">4.10.2.4). </span>
<span id="t10_3148" class="t s7_3148">1 </span>
<span id="t11_3148" class="t s3_3148">INVLPG also invalidates all entries in all paging-structure caches associated with the current PCID, </span>
<span id="t12_3148" class="t s3_3148">regardless of the linear addresses to which they correspond. </span>
<span id="t13_3148" class="t s6_3148">• </span><span id="t14_3148" class="t s3_3148">INVPCID. The operation of this instruction is based on instruction operands, called the INVPCID type and the </span>
<span id="t15_3148" class="t s3_3148">INVPCID descriptor. Four INVPCID types are currently defined: </span>
<span id="t16_3148" class="t s3_3148">— </span><span id="t17_3148" class="t s3_3148">Individual-address. If the INVPCID type is 0, the logical processor invalidates mappings—except global </span>
<span id="t18_3148" class="t s3_3148">translations—associated with the PCID specified in the INVPCID descriptor and that would be used to </span>
<span id="t19_3148" class="t s3_3148">translate the linear address specified in the INVPCID descriptor. </span>
<span id="t1a_3148" class="t s7_3148">2 </span>
<span id="t1b_3148" class="t s3_3148">(The instruction may also invalidate global </span>
<span id="t1c_3148" class="t s3_3148">translations, as well as mappings associated with other PCIDs and for other linear addresses.) </span>
<span id="t1d_3148" class="t s3_3148">— </span><span id="t1e_3148" class="t s3_3148">Single-context. If the INVPCID type is 1, the logical processor invalidates all mappings—except global </span>
<span id="t1f_3148" class="t s3_3148">translations—associated with the PCID specified in the INVPCID descriptor. (The instruction may also </span>
<span id="t1g_3148" class="t s3_3148">invalidate global translations, as well as mappings associated with other PCIDs.) </span>
<span id="t1h_3148" class="t s3_3148">— </span><span id="t1i_3148" class="t s3_3148">All-context, including globals. If the INVPCID type is 2, the logical processor invalidates </span>
<span id="t1j_3148" class="t s3_3148">mappings—including global translations—associated with all PCIDs. </span>
<span id="t1k_3148" class="t s3_3148">— </span><span id="t1l_3148" class="t s3_3148">All-context. If the INVPCID type is 3, the logical processor invalidates mappings—except global transla- </span>
<span id="t1m_3148" class="t s3_3148">tions—associated with all PCIDs. (The instruction may also invalidate global translations.) </span>
<span id="t1n_3148" class="t s3_3148">See Chapter 3 of the </span><span id="t1o_3148" class="t s8_3148">Intel </span><span id="t1p_3148" class="t s8_3148">64 and IA-32 Architecture Software Developer’s Manual, Volume 2A </span><span id="t1q_3148" class="t s3_3148">for details of the </span>
<span id="t1r_3148" class="t s3_3148">INVPCID instruction. </span>
<span id="t1s_3148" class="t s6_3148">• </span><span id="t1t_3148" class="t s3_3148">MOV to CR0. The instruction invalidates all TLB entries (including global entries) and all entries in all paging- </span>
<span id="t1u_3148" class="t s3_3148">structure caches (for all PCIDs) if it changes the value of CR0.PG from 1 to 0. </span>
<span id="t1v_3148" class="t s6_3148">• </span><span id="t1w_3148" class="t s3_3148">MOV to CR3. The behavior of the instruction depends on the value of CR4.PCIDE: </span>
<span id="t1x_3148" class="t s9_3148">1. </span><span id="t1y_3148" class="t s9_3148">If the paging structures map the linear address using a page larger than 4 KBytes and there are multiple TLB entries for that page </span>
<span id="t1z_3148" class="t s9_3148">(see Section 4.10.2.3), the instruction invalidates all of them. </span>
<span id="t20_3148" class="t s9_3148">2. </span><span id="t21_3148" class="t s9_3148">If the paging structures map the linear address using a page larger than 4 KBytes and there are multiple TLB entries for that page </span>
<span id="t22_3148" class="t s9_3148">(see Section 4.10.2.3), the instruction invalidates all of them. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
