Lab4 Design Doc
PLL CLock Setup
clock0 24Mhz
clock1 25MHz
clock2 50MHz

input clock is 50MHz 
24MHz is connected to GPIO 6 for Aruidno
