INFO: [VRFC 10-2263] Analyzing Verilog file "/home/huchao/Daily-Learning/Verilog/lab3/lab3_1/lab5_1_2/lab5_1_2.srcs/sources_1/new/gate_SR_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate_SR_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/huchao/Daily-Learning/Verilog/lab3/lab3_1/lab5_1_2/lab5_1_2.srcs/sim_1/new/gate_SR_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate_SR_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/huchao/Daily-Learning/Verilog/lab3/lab3_1/lab5_1_2/lab5_1_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
