
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 1.36

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: write_data[0] (input port clocked by core_clock)
Endpoint: registers[8][0]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.01    0.00    0.00    0.20 ^ write_data[0] (in)
                                         write_data[0] (net)
                  0.00    0.00    0.20 ^ _4200_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.09    0.29 ^ _4200_/X (sky130_fd_sc_hd__and2_1)
                                         _1058_ (net)
                  0.04    0.00    0.29 ^ registers[8][0]$_SDFFCE_PN0P_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.29   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ registers[8][0]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.11   -0.11   library hold time
                                 -0.11   data required time
-----------------------------------------------------------------------------
                                 -0.11   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: write_addr[0] (input port clocked by core_clock)
Endpoint: registers[12][0]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     4    0.01    0.00    0.00    0.20 v write_addr[0] (in)
                                         write_addr[0] (net)
                  0.00    0.00    0.20 v _4276_/A (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.34    0.54 v _4276_/X (sky130_fd_sc_hd__or3_1)
                                         _1126_ (net)
                  0.06    0.00    0.54 v _4277_/A (sky130_fd_sc_hd__buf_2)
     7    0.02    0.05    0.15    0.69 v _4277_/X (sky130_fd_sc_hd__buf_2)
                                         _1127_ (net)
                  0.05    0.00    0.69 v _4278_/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.06    0.16    0.85 v _4278_/X (sky130_fd_sc_hd__buf_2)
                                         _1128_ (net)
                  0.06    0.00    0.85 v _4290_/A1 (sky130_fd_sc_hd__o21ai_0)
    32    0.11    3.10    2.32    3.17 ^ _4290_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0028_ (net)
                  3.10    0.00    3.17 ^ registers[12][0]$_SDFFCE_PN0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  3.17   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ registers[12][0]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.47    4.53   library setup time
                                  4.53   data required time
-----------------------------------------------------------------------------
                                  4.53   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  1.36   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: write_addr[0] (input port clocked by core_clock)
Endpoint: registers[12][0]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     4    0.01    0.00    0.00    0.20 v write_addr[0] (in)
                                         write_addr[0] (net)
                  0.00    0.00    0.20 v _4276_/A (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.34    0.54 v _4276_/X (sky130_fd_sc_hd__or3_1)
                                         _1126_ (net)
                  0.06    0.00    0.54 v _4277_/A (sky130_fd_sc_hd__buf_2)
     7    0.02    0.05    0.15    0.69 v _4277_/X (sky130_fd_sc_hd__buf_2)
                                         _1127_ (net)
                  0.05    0.00    0.69 v _4278_/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.06    0.16    0.85 v _4278_/X (sky130_fd_sc_hd__buf_2)
                                         _1128_ (net)
                  0.06    0.00    0.85 v _4290_/A1 (sky130_fd_sc_hd__o21ai_0)
    32    0.11    3.10    2.32    3.17 ^ _4290_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0028_ (net)
                  3.10    0.00    3.17 ^ registers[12][0]$_SDFFCE_PN0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  3.17   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ registers[12][0]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.47    4.53   library setup time
                                  4.53   data required time
-----------------------------------------------------------------------------
                                  4.53   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  1.36   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.08e-02   1.37e-04   1.04e-08   1.09e-02  88.0%
Combinational          9.08e-04   5.81e-04   9.18e-09   1.49e-03  12.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.17e-02   7.18e-04   1.96e-08   1.24e-02 100.0%
                          94.2%       5.8%       0.0%
