{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640861571443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640861571443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 13:52:51 2021 " "Processing started: Thu Dec 30 13:52:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640861571443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861571443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nco -c nco " "Command: quartus_map --read_settings_files=on --write_settings_files=off nco -c nco" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861571443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640861571933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640861571933 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing pipelining.vhdl(314) " "Unrecognized synthesis attribute \"register_balancing\" at pipelining.vhdl(314)" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 314 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861580339 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing pipelining.vhdl(356) " "Unrecognized synthesis attribute \"register_balancing\" at pipelining.vhdl(356)" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 356 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861580339 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing pipelining.vhdl(400) " "Unrecognized synthesis attribute \"register_balancing\" at pipelining.vhdl(400)" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 400 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861580339 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing pipelining.vhdl(445) " "Unrecognized synthesis attribute \"register_balancing\" at pipelining.vhdl(445)" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 445 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861580339 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing pipelining.vhdl(490) " "Unrecognized synthesis attribute \"register_balancing\" at pipelining.vhdl(490)" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 490 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861580339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelining.vhdl 25 12 " "Found 25 design units, including 12 entities, in source file pipelining.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipelining " "Found design unit 1: pipelining" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pipeline_ul-rtl " "Found design unit 2: pipeline_ul-rtl" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 311 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pipeline_sulv-rtl " "Found design unit 3: pipeline_sulv-rtl" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pipeline_slv-rtl " "Found design unit 4: pipeline_slv-rtl" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 397 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pipeline_u-rtl " "Found design unit 5: pipeline_u-rtl" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 442 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 pipeline_s-rtl " "Found design unit 6: pipeline_s-rtl" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 487 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 fixed_delay_line-rtl " "Found design unit 7: fixed_delay_line-rtl" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 537 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 fixed_delay_line_sulv-rtl " "Found design unit 8: fixed_delay_line_sulv-rtl" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 582 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 fixed_delay_line_signed-rtl " "Found design unit 9: fixed_delay_line_signed-rtl" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 631 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 fixed_delay_line_unsigned-rtl " "Found design unit 10: fixed_delay_line_unsigned-rtl" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 680 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dynamic_delay_line_sulv-rtl " "Found design unit 11: dynamic_delay_line_sulv-rtl" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 728 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dynamic_delay_line_signed-rtl " "Found design unit 12: dynamic_delay_line_signed-rtl" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 770 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 dynamic_delay_line_unsigned-rtl " "Found design unit 13: dynamic_delay_line_unsigned-rtl" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 812 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_ul " "Found entity 1: pipeline_ul" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipeline_sulv " "Found entity 2: pipeline_sulv" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipeline_slv " "Found entity 3: pipeline_slv" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_ENTITY_NAME" "4 pipeline_u " "Found entity 4: pipeline_u" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipeline_s " "Found entity 5: pipeline_s" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_ENTITY_NAME" "6 fixed_delay_line " "Found entity 6: fixed_delay_line" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_ENTITY_NAME" "7 fixed_delay_line_sulv " "Found entity 7: fixed_delay_line_sulv" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 564 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_ENTITY_NAME" "8 fixed_delay_line_signed " "Found entity 8: fixed_delay_line_signed" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_ENTITY_NAME" "9 fixed_delay_line_unsigned " "Found entity 9: fixed_delay_line_unsigned" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_ENTITY_NAME" "10 dynamic_delay_line_sulv " "Found entity 10: dynamic_delay_line_sulv" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 712 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_ENTITY_NAME" "11 dynamic_delay_line_signed " "Found entity 11: dynamic_delay_line_signed" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""} { "Info" "ISGN_ENTITY_NAME" "12 dynamic_delay_line_unsigned " "Found entity 12: dynamic_delay_line_unsigned" {  } { { "pipelining.vhdl" "" { Text "D:/NCO/MainProject/MainProject/pipelining.vhdl" 796 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861580341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.vhdl 4 1 " "Found 4 design units, including 1 entities, in source file cordic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic " "Found design unit 1: cordic" {  } { { "cordic.vhdl" "" { Text "D:/NCO/MainProject/MainProject/cordic.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580344 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cordic-body " "Found design unit 2: cordic-body" {  } { { "cordic.vhdl" "" { Text "D:/NCO/MainProject/MainProject/cordic.vhdl" 169 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580344 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cordic_sequential-rtl " "Found design unit 3: cordic_sequential-rtl" {  } { { "cordic.vhdl" "" { Text "D:/NCO/MainProject/MainProject/cordic.vhdl" 340 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580344 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_sequential " "Found entity 1: cordic_sequential" {  } { { "cordic.vhdl" "" { Text "D:/NCO/MainProject/MainProject/cordic.vhdl" 314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861580344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nco-rtl " "Found design unit 1: nco-rtl" {  } { { "nco.vhd" "" { Text "D:/NCO/MainProject/MainProject/nco.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580345 ""} { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "nco.vhd" "" { Text "D:/NCO/MainProject/MainProject/nco.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861580345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nco_tb-rtl " "Found design unit 1: nco_tb-rtl" {  } { { "nco_tb.vhd" "" { Text "D:/NCO/MainProject/MainProject/nco_tb.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580347 ""} { "Info" "ISGN_ENTITY_NAME" "1 nco_tb " "Found entity 1: nco_tb" {  } { { "nco_tb.vhd" "" { Text "D:/NCO/MainProject/MainProject/nco_tb.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861580347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mixing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixing-mix_behavior " "Found design unit 1: mixing-mix_behavior" {  } { { "mixing.vhd" "" { Text "D:/NCO/MainProject/MainProject/mixing.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580348 ""} { "Info" "ISGN_ENTITY_NAME" "1 mixing " "Found entity 1: mixing" {  } { { "mixing.vhd" "" { Text "D:/NCO/MainProject/MainProject/mixing.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861580348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/mixing_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/mixing_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixing_vhd_tst-mixing_arch " "Found design unit 1: mixing_vhd_tst-mixing_arch" {  } { { "simulation/modelsim/mixing_tb.vhd" "" { Text "D:/NCO/MainProject/MainProject/simulation/modelsim/mixing_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580350 ""} { "Info" "ISGN_ENTITY_NAME" "1 mixing_vhd_tst " "Found entity 1: mixing_vhd_tst" {  } { { "simulation/modelsim/mixing_tb.vhd" "" { Text "D:/NCO/MainProject/MainProject/simulation/modelsim/mixing_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640861580350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861580350 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sync_reset mixing_tb.vhd(45) " "VHDL error at mixing_tb.vhd(45): object \"sync_reset\" is used but not declared" {  } { { "simulation/modelsim/mixing_tb.vhd" "" { Text "D:/NCO/MainProject/MainProject/simulation/modelsim/mixing_tb.vhd" 45 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1640861580354 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640861580444 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 30 13:53:00 2021 " "Processing ended: Thu Dec 30 13:53:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640861580444 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640861580444 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640861580444 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861580444 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640861581199 ""}
