// Seed: 2940778455
module module_0;
  assign id_1 = id_1;
  wire id_2;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri1  id_0,
    input  wor   id_1,
    input  uwire id_2
);
  wire id_4;
  wire id_5;
  id_6(
      .id_0(1), .id_1(id_2), .id_2(), .id_3(1)
  );
  supply0 id_7;
  wire id_8;
  initial begin : LABEL_0
    assert (1);
  end
  uwire id_9;
  supply0 id_10 = id_9 - 1'b0;
  wire id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_7 = id_10;
endmodule
