// Seed: 1409507056
module module_0 (
    input  wire id_0,
    input  wire id_1,
    input  tri  id_2,
    output tri1 id_3
);
  wire id_5;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd13
) (
    input supply0 id_0
    , id_12,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 _id_4,
    input tri1 id_5,
    output supply1 id_6,
    input wand id_7,
    input wire id_8,
    input wand id_9,
    input supply0 id_10
    , id_13
);
  logic [{  -1  {  -1 'b0 ==  -1  }  }  -  id_4 : -1 'b0] id_14;
  ;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
