ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"Clock_LCD.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.Clock_LCD_Start,"ax",%progbits
  20              		.align	2
  21              		.global	Clock_LCD_Start
  22              		.thumb
  23              		.thumb_func
  24              		.type	Clock_LCD_Start, %function
  25              	Clock_LCD_Start:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC5\\Clock_LCD.c"
   1:Generated_Source\PSoC5/Clock_LCD.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/Clock_LCD.c **** * File Name: Clock_LCD.c
   3:Generated_Source\PSoC5/Clock_LCD.c **** * Version 2.20
   4:Generated_Source\PSoC5/Clock_LCD.c **** *
   5:Generated_Source\PSoC5/Clock_LCD.c **** *  Description:
   6:Generated_Source\PSoC5/Clock_LCD.c **** *   This file provides the source code to the API for the clock component.
   7:Generated_Source\PSoC5/Clock_LCD.c **** *
   8:Generated_Source\PSoC5/Clock_LCD.c **** *  Note:
   9:Generated_Source\PSoC5/Clock_LCD.c **** *
  10:Generated_Source\PSoC5/Clock_LCD.c **** ********************************************************************************
  11:Generated_Source\PSoC5/Clock_LCD.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/Clock_LCD.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:Generated_Source\PSoC5/Clock_LCD.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:Generated_Source\PSoC5/Clock_LCD.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/Clock_LCD.c **** *******************************************************************************/
  16:Generated_Source\PSoC5/Clock_LCD.c **** 
  17:Generated_Source\PSoC5/Clock_LCD.c **** #include <cydevice_trm.h>
  18:Generated_Source\PSoC5/Clock_LCD.c **** #include "Clock_LCD.h"
  19:Generated_Source\PSoC5/Clock_LCD.c **** 
  20:Generated_Source\PSoC5/Clock_LCD.c **** /* Clock Distribution registers. */
  21:Generated_Source\PSoC5/Clock_LCD.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:Generated_Source\PSoC5/Clock_LCD.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:Generated_Source\PSoC5/Clock_LCD.c **** #define BCFG2_MASK               (0x80u)
  24:Generated_Source\PSoC5/Clock_LCD.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:Generated_Source\PSoC5/Clock_LCD.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:Generated_Source\PSoC5/Clock_LCD.c **** 
  27:Generated_Source\PSoC5/Clock_LCD.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:Generated_Source\PSoC5/Clock_LCD.c **** 
  29:Generated_Source\PSoC5/Clock_LCD.c **** 
  30:Generated_Source\PSoC5/Clock_LCD.c **** /*******************************************************************************
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 2


  31:Generated_Source\PSoC5/Clock_LCD.c **** * Function Name: Clock_LCD_Start
  32:Generated_Source\PSoC5/Clock_LCD.c **** ********************************************************************************
  33:Generated_Source\PSoC5/Clock_LCD.c **** *
  34:Generated_Source\PSoC5/Clock_LCD.c **** * Summary:
  35:Generated_Source\PSoC5/Clock_LCD.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:Generated_Source\PSoC5/Clock_LCD.c **** *  "Start on Reset" option is enabled in the DWR.
  37:Generated_Source\PSoC5/Clock_LCD.c **** *
  38:Generated_Source\PSoC5/Clock_LCD.c **** * Parameters:
  39:Generated_Source\PSoC5/Clock_LCD.c **** *  None
  40:Generated_Source\PSoC5/Clock_LCD.c **** *
  41:Generated_Source\PSoC5/Clock_LCD.c **** * Returns:
  42:Generated_Source\PSoC5/Clock_LCD.c **** *  None
  43:Generated_Source\PSoC5/Clock_LCD.c **** *
  44:Generated_Source\PSoC5/Clock_LCD.c **** *******************************************************************************/
  45:Generated_Source\PSoC5/Clock_LCD.c **** void Clock_LCD_Start(void) 
  46:Generated_Source\PSoC5/Clock_LCD.c **** {
  28              		.loc 1 46 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  47:Generated_Source\PSoC5/Clock_LCD.c ****     /* Set the bit to enable the clock. */
  48:Generated_Source\PSoC5/Clock_LCD.c ****     Clock_LCD_CLKEN |= Clock_LCD_CLKEN_MASK;
  33              		.loc 1 48 0
  34 0000 054A     		ldr	r2, .L2
  35 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  36 0004 43F00103 		orr	r3, r3, #1
  37 0008 1370     		strb	r3, [r2]
  49:Generated_Source\PSoC5/Clock_LCD.c **** 	Clock_LCD_CLKSTBY |= Clock_LCD_CLKSTBY_MASK;
  38              		.loc 1 49 0
  39 000a 1032     		adds	r2, r2, #16
  40 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  41 000e 43F00103 		orr	r3, r3, #1
  42 0012 1370     		strb	r3, [r2]
  43 0014 7047     		bx	lr
  44              	.L3:
  45 0016 00BF     		.align	2
  46              	.L2:
  47 0018 A2430040 		.word	1073759138
  48              		.cfi_endproc
  49              	.LFE0:
  50              		.size	Clock_LCD_Start, .-Clock_LCD_Start
  51              		.section	.text.Clock_LCD_Stop,"ax",%progbits
  52              		.align	2
  53              		.global	Clock_LCD_Stop
  54              		.thumb
  55              		.thumb_func
  56              		.type	Clock_LCD_Stop, %function
  57              	Clock_LCD_Stop:
  58              	.LFB1:
  50:Generated_Source\PSoC5/Clock_LCD.c **** }
  51:Generated_Source\PSoC5/Clock_LCD.c **** 
  52:Generated_Source\PSoC5/Clock_LCD.c **** 
  53:Generated_Source\PSoC5/Clock_LCD.c **** /*******************************************************************************
  54:Generated_Source\PSoC5/Clock_LCD.c **** * Function Name: Clock_LCD_Stop
  55:Generated_Source\PSoC5/Clock_LCD.c **** ********************************************************************************
  56:Generated_Source\PSoC5/Clock_LCD.c **** *
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 3


  57:Generated_Source\PSoC5/Clock_LCD.c **** * Summary:
  58:Generated_Source\PSoC5/Clock_LCD.c **** *  Stops the clock and returns immediately. This API does not require the
  59:Generated_Source\PSoC5/Clock_LCD.c **** *  source clock to be running but may return before the hardware is actually
  60:Generated_Source\PSoC5/Clock_LCD.c **** *  disabled. If the settings of the clock are changed after calling this
  61:Generated_Source\PSoC5/Clock_LCD.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:Generated_Source\PSoC5/Clock_LCD.c **** *  glitch, use the StopBlock function.
  63:Generated_Source\PSoC5/Clock_LCD.c **** *
  64:Generated_Source\PSoC5/Clock_LCD.c **** * Parameters:
  65:Generated_Source\PSoC5/Clock_LCD.c **** *  None
  66:Generated_Source\PSoC5/Clock_LCD.c **** *
  67:Generated_Source\PSoC5/Clock_LCD.c **** * Returns:
  68:Generated_Source\PSoC5/Clock_LCD.c **** *  None
  69:Generated_Source\PSoC5/Clock_LCD.c **** *
  70:Generated_Source\PSoC5/Clock_LCD.c **** *******************************************************************************/
  71:Generated_Source\PSoC5/Clock_LCD.c **** void Clock_LCD_Stop(void) 
  72:Generated_Source\PSoC5/Clock_LCD.c **** {
  59              		.loc 1 72 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
  73:Generated_Source\PSoC5/Clock_LCD.c ****     /* Clear the bit to disable the clock. */
  74:Generated_Source\PSoC5/Clock_LCD.c ****     Clock_LCD_CLKEN &= (uint8)(~Clock_LCD_CLKEN_MASK);
  64              		.loc 1 74 0
  65 0000 054A     		ldr	r2, .L5
  66 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  67 0004 03F0FE03 		and	r3, r3, #254
  68 0008 1370     		strb	r3, [r2]
  75:Generated_Source\PSoC5/Clock_LCD.c **** 	Clock_LCD_CLKSTBY &= (uint8)(~Clock_LCD_CLKSTBY_MASK);
  69              		.loc 1 75 0
  70 000a 1032     		adds	r2, r2, #16
  71 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  72 000e 03F0FE03 		and	r3, r3, #254
  73 0012 1370     		strb	r3, [r2]
  74 0014 7047     		bx	lr
  75              	.L6:
  76 0016 00BF     		.align	2
  77              	.L5:
  78 0018 A2430040 		.word	1073759138
  79              		.cfi_endproc
  80              	.LFE1:
  81              		.size	Clock_LCD_Stop, .-Clock_LCD_Stop
  82              		.section	.text.Clock_LCD_StopBlock,"ax",%progbits
  83              		.align	2
  84              		.global	Clock_LCD_StopBlock
  85              		.thumb
  86              		.thumb_func
  87              		.type	Clock_LCD_StopBlock, %function
  88              	Clock_LCD_StopBlock:
  89              	.LFB2:
  76:Generated_Source\PSoC5/Clock_LCD.c **** }
  77:Generated_Source\PSoC5/Clock_LCD.c **** 
  78:Generated_Source\PSoC5/Clock_LCD.c **** 
  79:Generated_Source\PSoC5/Clock_LCD.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:Generated_Source\PSoC5/Clock_LCD.c **** 
  81:Generated_Source\PSoC5/Clock_LCD.c **** 
  82:Generated_Source\PSoC5/Clock_LCD.c **** /*******************************************************************************
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 4


  83:Generated_Source\PSoC5/Clock_LCD.c **** * Function Name: Clock_LCD_StopBlock
  84:Generated_Source\PSoC5/Clock_LCD.c **** ********************************************************************************
  85:Generated_Source\PSoC5/Clock_LCD.c **** *
  86:Generated_Source\PSoC5/Clock_LCD.c **** * Summary:
  87:Generated_Source\PSoC5/Clock_LCD.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:Generated_Source\PSoC5/Clock_LCD.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:Generated_Source\PSoC5/Clock_LCD.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:Generated_Source\PSoC5/Clock_LCD.c **** *  Note that the source clock must be running or this API will never return as
  91:Generated_Source\PSoC5/Clock_LCD.c **** *  a stopped clock cannot be disabled.
  92:Generated_Source\PSoC5/Clock_LCD.c **** *
  93:Generated_Source\PSoC5/Clock_LCD.c **** * Parameters:
  94:Generated_Source\PSoC5/Clock_LCD.c **** *  None
  95:Generated_Source\PSoC5/Clock_LCD.c **** *
  96:Generated_Source\PSoC5/Clock_LCD.c **** * Returns:
  97:Generated_Source\PSoC5/Clock_LCD.c **** *  None
  98:Generated_Source\PSoC5/Clock_LCD.c **** *
  99:Generated_Source\PSoC5/Clock_LCD.c **** *******************************************************************************/
 100:Generated_Source\PSoC5/Clock_LCD.c **** void Clock_LCD_StopBlock(void) 
 101:Generated_Source\PSoC5/Clock_LCD.c **** {
  90              		.loc 1 101 0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
 102:Generated_Source\PSoC5/Clock_LCD.c ****     if ((Clock_LCD_CLKEN & Clock_LCD_CLKEN_MASK) != 0u)
  95              		.loc 1 102 0
  96 0000 164B     		ldr	r3, .L10
  97 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  98 0004 13F0010F 		tst	r3, #1
  99 0008 27D0     		beq	.L7
 100              	.LBB2:
 103:Generated_Source\PSoC5/Clock_LCD.c ****     {
 104:Generated_Source\PSoC5/Clock_LCD.c **** #if HAS_CLKDIST_LD_DISABLE
 105:Generated_Source\PSoC5/Clock_LCD.c ****         uint16 oldDivider;
 106:Generated_Source\PSoC5/Clock_LCD.c **** 
 107:Generated_Source\PSoC5/Clock_LCD.c ****         CLK_DIST_LD = 0u;
 101              		.loc 1 107 0
 102 000a 1549     		ldr	r1, .L10+4
 103 000c 0023     		movs	r3, #0
 104 000e 0B70     		strb	r3, [r1]
 108:Generated_Source\PSoC5/Clock_LCD.c **** 
 109:Generated_Source\PSoC5/Clock_LCD.c ****         /* Clear all the mask bits except ours. */
 110:Generated_Source\PSoC5/Clock_LCD.c **** #if defined(Clock_LCD__CFG3)
 111:Generated_Source\PSoC5/Clock_LCD.c ****         CLK_DIST_AMASK = Clock_LCD_CLKEN_MASK;
 112:Generated_Source\PSoC5/Clock_LCD.c ****         CLK_DIST_DMASK = 0x00u;
 113:Generated_Source\PSoC5/Clock_LCD.c **** #else
 114:Generated_Source\PSoC5/Clock_LCD.c ****         CLK_DIST_DMASK = Clock_LCD_CLKEN_MASK;
 105              		.loc 1 114 0
 106 0010 0120     		movs	r0, #1
 107 0012 144A     		ldr	r2, .L10+8
 108 0014 1070     		strb	r0, [r2]
 115:Generated_Source\PSoC5/Clock_LCD.c ****         CLK_DIST_AMASK = 0x00u;
 109              		.loc 1 115 0
 110 0016 0432     		adds	r2, r2, #4
 111 0018 1370     		strb	r3, [r2]
 116:Generated_Source\PSoC5/Clock_LCD.c **** #endif /* Clock_LCD__CFG3 */
 117:Generated_Source\PSoC5/Clock_LCD.c **** 
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 5


 118:Generated_Source\PSoC5/Clock_LCD.c ****         /* Clear mask of bus clock. */
 119:Generated_Source\PSoC5/Clock_LCD.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 112              		.loc 1 119 0
 113 001a 0C3A     		subs	r2, r2, #12
 114 001c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 115 001e 03F07F03 		and	r3, r3, #127
 116 0022 1370     		strb	r3, [r2]
 120:Generated_Source\PSoC5/Clock_LCD.c **** 
 121:Generated_Source\PSoC5/Clock_LCD.c ****         oldDivider = CY_GET_REG16(Clock_LCD_DIV_PTR);
 117              		.loc 1 121 0
 118 0024 104B     		ldr	r3, .L10+12
 119 0026 1A88     		ldrh	r2, [r3]
 120 0028 92B2     		uxth	r2, r2
 121              	.LVL0:
 122:Generated_Source\PSoC5/Clock_LCD.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 122              		.loc 1 122 0
 123 002a 7E3B     		subs	r3, r3, #126
 124 002c 1A80     		strh	r2, [r3]	@ movhi
 123:Generated_Source\PSoC5/Clock_LCD.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 125              		.loc 1 123 0
 126 002e 0723     		movs	r3, #7
 127 0030 0B70     		strb	r3, [r1]
 128              	.L9:
 124:Generated_Source\PSoC5/Clock_LCD.c **** 
 125:Generated_Source\PSoC5/Clock_LCD.c ****         /* Wait for clock to be disabled */
 126:Generated_Source\PSoC5/Clock_LCD.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 129              		.loc 1 126 0 discriminator 1
 130 0032 0B4B     		ldr	r3, .L10+4
 131 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 132 0036 13F0010F 		tst	r3, #1
 133 003a FAD1     		bne	.L9
 127:Generated_Source\PSoC5/Clock_LCD.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:Generated_Source\PSoC5/Clock_LCD.c **** 
 129:Generated_Source\PSoC5/Clock_LCD.c ****         /* Clear the bit to disable the clock. */
 130:Generated_Source\PSoC5/Clock_LCD.c ****         Clock_LCD_CLKEN &= (uint8)(~Clock_LCD_CLKEN_MASK);
 134              		.loc 1 130 0
 135 003c 0749     		ldr	r1, .L10
 136 003e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 137 0040 03F0FE03 		and	r3, r3, #254
 138 0044 0B70     		strb	r3, [r1]
 131:Generated_Source\PSoC5/Clock_LCD.c ****         Clock_LCD_CLKSTBY &= (uint8)(~Clock_LCD_CLKSTBY_MASK);
 139              		.loc 1 131 0
 140 0046 1031     		adds	r1, r1, #16
 141 0048 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 142 004a 03F0FE03 		and	r3, r3, #254
 143 004e 0B70     		strb	r3, [r1]
 132:Generated_Source\PSoC5/Clock_LCD.c **** 
 133:Generated_Source\PSoC5/Clock_LCD.c **** #if HAS_CLKDIST_LD_DISABLE
 134:Generated_Source\PSoC5/Clock_LCD.c ****         /* Clear the disable bit */
 135:Generated_Source\PSoC5/Clock_LCD.c ****         CLK_DIST_LD = 0x00u;
 144              		.loc 1 135 0
 145 0050 0021     		movs	r1, #0
 146 0052 034B     		ldr	r3, .L10+4
 147 0054 1970     		strb	r1, [r3]
 136:Generated_Source\PSoC5/Clock_LCD.c ****         CY_SET_REG16(Clock_LCD_DIV_PTR, oldDivider);
 148              		.loc 1 136 0
 149 0056 7F33     		adds	r3, r3, #127
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 6


 150 0058 1A80     		strh	r2, [r3]	@ movhi
 151              	.LVL1:
 152              	.L7:
 153 005a 7047     		bx	lr
 154              	.L11:
 155              		.align	2
 156              	.L10:
 157 005c A2430040 		.word	1073759138
 158 0060 01400040 		.word	1073758209
 159 0064 10400040 		.word	1073758224
 160 0068 80400040 		.word	1073758336
 161              	.LBE2:
 162              		.cfi_endproc
 163              	.LFE2:
 164              		.size	Clock_LCD_StopBlock, .-Clock_LCD_StopBlock
 165              		.section	.text.Clock_LCD_StandbyPower,"ax",%progbits
 166              		.align	2
 167              		.global	Clock_LCD_StandbyPower
 168              		.thumb
 169              		.thumb_func
 170              		.type	Clock_LCD_StandbyPower, %function
 171              	Clock_LCD_StandbyPower:
 172              	.LFB3:
 137:Generated_Source\PSoC5/Clock_LCD.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:Generated_Source\PSoC5/Clock_LCD.c ****     }
 139:Generated_Source\PSoC5/Clock_LCD.c **** }
 140:Generated_Source\PSoC5/Clock_LCD.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:Generated_Source\PSoC5/Clock_LCD.c **** 
 142:Generated_Source\PSoC5/Clock_LCD.c **** 
 143:Generated_Source\PSoC5/Clock_LCD.c **** /*******************************************************************************
 144:Generated_Source\PSoC5/Clock_LCD.c **** * Function Name: Clock_LCD_StandbyPower
 145:Generated_Source\PSoC5/Clock_LCD.c **** ********************************************************************************
 146:Generated_Source\PSoC5/Clock_LCD.c **** *
 147:Generated_Source\PSoC5/Clock_LCD.c **** * Summary:
 148:Generated_Source\PSoC5/Clock_LCD.c **** *  Sets whether the clock is active in standby mode.
 149:Generated_Source\PSoC5/Clock_LCD.c **** *
 150:Generated_Source\PSoC5/Clock_LCD.c **** * Parameters:
 151:Generated_Source\PSoC5/Clock_LCD.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:Generated_Source\PSoC5/Clock_LCD.c **** *
 153:Generated_Source\PSoC5/Clock_LCD.c **** * Returns:
 154:Generated_Source\PSoC5/Clock_LCD.c **** *  None
 155:Generated_Source\PSoC5/Clock_LCD.c **** *
 156:Generated_Source\PSoC5/Clock_LCD.c **** *******************************************************************************/
 157:Generated_Source\PSoC5/Clock_LCD.c **** void Clock_LCD_StandbyPower(uint8 state) 
 158:Generated_Source\PSoC5/Clock_LCD.c **** {
 173              		.loc 1 158 0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		@ link register save eliminated.
 178              	.LVL2:
 159:Generated_Source\PSoC5/Clock_LCD.c ****     if(state == 0u)
 179              		.loc 1 159 0
 180 0000 28B9     		cbnz	r0, .L13
 160:Generated_Source\PSoC5/Clock_LCD.c ****     {
 161:Generated_Source\PSoC5/Clock_LCD.c ****         Clock_LCD_CLKSTBY &= (uint8)(~Clock_LCD_CLKSTBY_MASK);
 181              		.loc 1 161 0
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 7


 182 0002 064A     		ldr	r2, .L15
 183 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 184 0006 03F0FE03 		and	r3, r3, #254
 185 000a 1370     		strb	r3, [r2]
 186 000c 7047     		bx	lr
 187              	.L13:
 162:Generated_Source\PSoC5/Clock_LCD.c ****     }
 163:Generated_Source\PSoC5/Clock_LCD.c ****     else
 164:Generated_Source\PSoC5/Clock_LCD.c ****     {
 165:Generated_Source\PSoC5/Clock_LCD.c ****         Clock_LCD_CLKSTBY |= Clock_LCD_CLKSTBY_MASK;
 188              		.loc 1 165 0
 189 000e 034A     		ldr	r2, .L15
 190 0010 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 191 0012 43F00103 		orr	r3, r3, #1
 192 0016 1370     		strb	r3, [r2]
 193 0018 7047     		bx	lr
 194              	.L16:
 195 001a 00BF     		.align	2
 196              	.L15:
 197 001c B2430040 		.word	1073759154
 198              		.cfi_endproc
 199              	.LFE3:
 200              		.size	Clock_LCD_StandbyPower, .-Clock_LCD_StandbyPower
 201              		.section	.text.Clock_LCD_GetDividerRegister,"ax",%progbits
 202              		.align	2
 203              		.global	Clock_LCD_GetDividerRegister
 204              		.thumb
 205              		.thumb_func
 206              		.type	Clock_LCD_GetDividerRegister, %function
 207              	Clock_LCD_GetDividerRegister:
 208              	.LFB5:
 166:Generated_Source\PSoC5/Clock_LCD.c ****     }
 167:Generated_Source\PSoC5/Clock_LCD.c **** }
 168:Generated_Source\PSoC5/Clock_LCD.c **** 
 169:Generated_Source\PSoC5/Clock_LCD.c **** 
 170:Generated_Source\PSoC5/Clock_LCD.c **** /*******************************************************************************
 171:Generated_Source\PSoC5/Clock_LCD.c **** * Function Name: Clock_LCD_SetDividerRegister
 172:Generated_Source\PSoC5/Clock_LCD.c **** ********************************************************************************
 173:Generated_Source\PSoC5/Clock_LCD.c **** *
 174:Generated_Source\PSoC5/Clock_LCD.c **** * Summary:
 175:Generated_Source\PSoC5/Clock_LCD.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:Generated_Source\PSoC5/Clock_LCD.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:Generated_Source\PSoC5/Clock_LCD.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:Generated_Source\PSoC5/Clock_LCD.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:Generated_Source\PSoC5/Clock_LCD.c **** *
 180:Generated_Source\PSoC5/Clock_LCD.c **** * Parameters:
 181:Generated_Source\PSoC5/Clock_LCD.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:Generated_Source\PSoC5/Clock_LCD.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:Generated_Source\PSoC5/Clock_LCD.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:Generated_Source\PSoC5/Clock_LCD.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:Generated_Source\PSoC5/Clock_LCD.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:Generated_Source\PSoC5/Clock_LCD.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:Generated_Source\PSoC5/Clock_LCD.c **** *   cycle.
 188:Generated_Source\PSoC5/Clock_LCD.c **** *
 189:Generated_Source\PSoC5/Clock_LCD.c **** * Returns:
 190:Generated_Source\PSoC5/Clock_LCD.c **** *  None
 191:Generated_Source\PSoC5/Clock_LCD.c **** *
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 8


 192:Generated_Source\PSoC5/Clock_LCD.c **** *******************************************************************************/
 193:Generated_Source\PSoC5/Clock_LCD.c **** void Clock_LCD_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:Generated_Source\PSoC5/Clock_LCD.c ****                                 
 195:Generated_Source\PSoC5/Clock_LCD.c **** {
 196:Generated_Source\PSoC5/Clock_LCD.c ****     uint8 enabled;
 197:Generated_Source\PSoC5/Clock_LCD.c **** 
 198:Generated_Source\PSoC5/Clock_LCD.c ****     uint8 currSrc = Clock_LCD_GetSourceRegister();
 199:Generated_Source\PSoC5/Clock_LCD.c ****     uint16 oldDivider = Clock_LCD_GetDividerRegister();
 200:Generated_Source\PSoC5/Clock_LCD.c **** 
 201:Generated_Source\PSoC5/Clock_LCD.c ****     if (clkDivider != oldDivider)
 202:Generated_Source\PSoC5/Clock_LCD.c ****     {
 203:Generated_Source\PSoC5/Clock_LCD.c ****         enabled = Clock_LCD_CLKEN & Clock_LCD_CLKEN_MASK;
 204:Generated_Source\PSoC5/Clock_LCD.c **** 
 205:Generated_Source\PSoC5/Clock_LCD.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 206:Generated_Source\PSoC5/Clock_LCD.c ****         {
 207:Generated_Source\PSoC5/Clock_LCD.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:Generated_Source\PSoC5/Clock_LCD.c ****             if (oldDivider == 0u)
 209:Generated_Source\PSoC5/Clock_LCD.c ****             {
 210:Generated_Source\PSoC5/Clock_LCD.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:Generated_Source\PSoC5/Clock_LCD.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:Generated_Source\PSoC5/Clock_LCD.c ****                 /* divider is ignored while SSS is set.                                     */
 213:Generated_Source\PSoC5/Clock_LCD.c ****                 CY_SET_REG16(Clock_LCD_DIV_PTR, clkDivider);
 214:Generated_Source\PSoC5/Clock_LCD.c ****                 Clock_LCD_MOD_SRC &= (uint8)(~CYCLK_SSS);
 215:Generated_Source\PSoC5/Clock_LCD.c ****             }
 216:Generated_Source\PSoC5/Clock_LCD.c ****             else
 217:Generated_Source\PSoC5/Clock_LCD.c ****             {
 218:Generated_Source\PSoC5/Clock_LCD.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:Generated_Source\PSoC5/Clock_LCD.c ****                 /* it without bothering with the shadow load.                               */
 220:Generated_Source\PSoC5/Clock_LCD.c ****                 Clock_LCD_MOD_SRC |= CYCLK_SSS;
 221:Generated_Source\PSoC5/Clock_LCD.c ****                 CY_SET_REG16(Clock_LCD_DIV_PTR, clkDivider);
 222:Generated_Source\PSoC5/Clock_LCD.c ****             }
 223:Generated_Source\PSoC5/Clock_LCD.c ****         }
 224:Generated_Source\PSoC5/Clock_LCD.c ****         else
 225:Generated_Source\PSoC5/Clock_LCD.c ****         {
 226:Generated_Source\PSoC5/Clock_LCD.c **** 			
 227:Generated_Source\PSoC5/Clock_LCD.c ****             if (enabled != 0u)
 228:Generated_Source\PSoC5/Clock_LCD.c ****             {
 229:Generated_Source\PSoC5/Clock_LCD.c ****                 CLK_DIST_LD = 0x00u;
 230:Generated_Source\PSoC5/Clock_LCD.c **** 
 231:Generated_Source\PSoC5/Clock_LCD.c ****                 /* Clear all the mask bits except ours. */
 232:Generated_Source\PSoC5/Clock_LCD.c **** #if defined(Clock_LCD__CFG3)
 233:Generated_Source\PSoC5/Clock_LCD.c ****                 CLK_DIST_AMASK = Clock_LCD_CLKEN_MASK;
 234:Generated_Source\PSoC5/Clock_LCD.c ****                 CLK_DIST_DMASK = 0x00u;
 235:Generated_Source\PSoC5/Clock_LCD.c **** #else
 236:Generated_Source\PSoC5/Clock_LCD.c ****                 CLK_DIST_DMASK = Clock_LCD_CLKEN_MASK;
 237:Generated_Source\PSoC5/Clock_LCD.c ****                 CLK_DIST_AMASK = 0x00u;
 238:Generated_Source\PSoC5/Clock_LCD.c **** #endif /* Clock_LCD__CFG3 */
 239:Generated_Source\PSoC5/Clock_LCD.c ****                 /* Clear mask of bus clock. */
 240:Generated_Source\PSoC5/Clock_LCD.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 241:Generated_Source\PSoC5/Clock_LCD.c **** 
 242:Generated_Source\PSoC5/Clock_LCD.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:Generated_Source\PSoC5/Clock_LCD.c ****                 if (((Clock_LCD_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 244:Generated_Source\PSoC5/Clock_LCD.c ****                 {
 245:Generated_Source\PSoC5/Clock_LCD.c **** #if HAS_CLKDIST_LD_DISABLE
 246:Generated_Source\PSoC5/Clock_LCD.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 247:Generated_Source\PSoC5/Clock_LCD.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 248:Generated_Source\PSoC5/Clock_LCD.c **** 
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 9


 249:Generated_Source\PSoC5/Clock_LCD.c ****                     /* Wait for clock to be disabled */
 250:Generated_Source\PSoC5/Clock_LCD.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 251:Generated_Source\PSoC5/Clock_LCD.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:Generated_Source\PSoC5/Clock_LCD.c **** 
 253:Generated_Source\PSoC5/Clock_LCD.c ****                     Clock_LCD_CLKEN &= (uint8)(~Clock_LCD_CLKEN_MASK);
 254:Generated_Source\PSoC5/Clock_LCD.c **** 
 255:Generated_Source\PSoC5/Clock_LCD.c **** #if HAS_CLKDIST_LD_DISABLE
 256:Generated_Source\PSoC5/Clock_LCD.c ****                     /* Clear the disable bit */
 257:Generated_Source\PSoC5/Clock_LCD.c ****                     CLK_DIST_LD = 0x00u;
 258:Generated_Source\PSoC5/Clock_LCD.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:Generated_Source\PSoC5/Clock_LCD.c ****                 }
 260:Generated_Source\PSoC5/Clock_LCD.c ****             }
 261:Generated_Source\PSoC5/Clock_LCD.c **** 
 262:Generated_Source\PSoC5/Clock_LCD.c ****             /* Load divide value. */
 263:Generated_Source\PSoC5/Clock_LCD.c ****             if ((Clock_LCD_CLKEN & Clock_LCD_CLKEN_MASK) != 0u)
 264:Generated_Source\PSoC5/Clock_LCD.c ****             {
 265:Generated_Source\PSoC5/Clock_LCD.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:Generated_Source\PSoC5/Clock_LCD.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 267:Generated_Source\PSoC5/Clock_LCD.c **** 
 268:Generated_Source\PSoC5/Clock_LCD.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 269:Generated_Source\PSoC5/Clock_LCD.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 270:Generated_Source\PSoC5/Clock_LCD.c ****             }
 271:Generated_Source\PSoC5/Clock_LCD.c ****             else
 272:Generated_Source\PSoC5/Clock_LCD.c ****             {
 273:Generated_Source\PSoC5/Clock_LCD.c ****                 /* If the clock is disabled, set the divider directly */
 274:Generated_Source\PSoC5/Clock_LCD.c ****                 CY_SET_REG16(Clock_LCD_DIV_PTR, clkDivider);
 275:Generated_Source\PSoC5/Clock_LCD.c **** 				Clock_LCD_CLKEN |= enabled;
 276:Generated_Source\PSoC5/Clock_LCD.c ****             }
 277:Generated_Source\PSoC5/Clock_LCD.c ****         }
 278:Generated_Source\PSoC5/Clock_LCD.c ****     }
 279:Generated_Source\PSoC5/Clock_LCD.c **** }
 280:Generated_Source\PSoC5/Clock_LCD.c **** 
 281:Generated_Source\PSoC5/Clock_LCD.c **** 
 282:Generated_Source\PSoC5/Clock_LCD.c **** /*******************************************************************************
 283:Generated_Source\PSoC5/Clock_LCD.c **** * Function Name: Clock_LCD_GetDividerRegister
 284:Generated_Source\PSoC5/Clock_LCD.c **** ********************************************************************************
 285:Generated_Source\PSoC5/Clock_LCD.c **** *
 286:Generated_Source\PSoC5/Clock_LCD.c **** * Summary:
 287:Generated_Source\PSoC5/Clock_LCD.c **** *  Gets the clock divider register value.
 288:Generated_Source\PSoC5/Clock_LCD.c **** *
 289:Generated_Source\PSoC5/Clock_LCD.c **** * Parameters:
 290:Generated_Source\PSoC5/Clock_LCD.c **** *  None
 291:Generated_Source\PSoC5/Clock_LCD.c **** *
 292:Generated_Source\PSoC5/Clock_LCD.c **** * Returns:
 293:Generated_Source\PSoC5/Clock_LCD.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:Generated_Source\PSoC5/Clock_LCD.c **** *  divide by 2, the return value will be 1.
 295:Generated_Source\PSoC5/Clock_LCD.c **** *
 296:Generated_Source\PSoC5/Clock_LCD.c **** *******************************************************************************/
 297:Generated_Source\PSoC5/Clock_LCD.c **** uint16 Clock_LCD_GetDividerRegister(void) 
 298:Generated_Source\PSoC5/Clock_LCD.c **** {
 209              		.loc 1 298 0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 299:Generated_Source\PSoC5/Clock_LCD.c ****     return CY_GET_REG16(Clock_LCD_DIV_PTR);
 214              		.loc 1 299 0
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 10


 215 0000 014B     		ldr	r3, .L18
 216 0002 1888     		ldrh	r0, [r3]
 300:Generated_Source\PSoC5/Clock_LCD.c **** }
 217              		.loc 1 300 0
 218 0004 80B2     		uxth	r0, r0
 219 0006 7047     		bx	lr
 220              	.L19:
 221              		.align	2
 222              	.L18:
 223 0008 80400040 		.word	1073758336
 224              		.cfi_endproc
 225              	.LFE5:
 226              		.size	Clock_LCD_GetDividerRegister, .-Clock_LCD_GetDividerRegister
 227              		.section	.text.Clock_LCD_SetModeRegister,"ax",%progbits
 228              		.align	2
 229              		.global	Clock_LCD_SetModeRegister
 230              		.thumb
 231              		.thumb_func
 232              		.type	Clock_LCD_SetModeRegister, %function
 233              	Clock_LCD_SetModeRegister:
 234              	.LFB6:
 301:Generated_Source\PSoC5/Clock_LCD.c **** 
 302:Generated_Source\PSoC5/Clock_LCD.c **** 
 303:Generated_Source\PSoC5/Clock_LCD.c **** /*******************************************************************************
 304:Generated_Source\PSoC5/Clock_LCD.c **** * Function Name: Clock_LCD_SetModeRegister
 305:Generated_Source\PSoC5/Clock_LCD.c **** ********************************************************************************
 306:Generated_Source\PSoC5/Clock_LCD.c **** *
 307:Generated_Source\PSoC5/Clock_LCD.c **** * Summary:
 308:Generated_Source\PSoC5/Clock_LCD.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:Generated_Source\PSoC5/Clock_LCD.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:Generated_Source\PSoC5/Clock_LCD.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:Generated_Source\PSoC5/Clock_LCD.c **** *  disabled before changing the mode.
 312:Generated_Source\PSoC5/Clock_LCD.c **** *
 313:Generated_Source\PSoC5/Clock_LCD.c **** * Parameters:
 314:Generated_Source\PSoC5/Clock_LCD.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:Generated_Source\PSoC5/Clock_LCD.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:Generated_Source\PSoC5/Clock_LCD.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:Generated_Source\PSoC5/Clock_LCD.c **** *                 occur when the divider count reaches half of the divide
 318:Generated_Source\PSoC5/Clock_LCD.c **** *                 value.
 319:Generated_Source\PSoC5/Clock_LCD.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:Generated_Source\PSoC5/Clock_LCD.c **** *                 is asserted for approximately half of its period. When
 321:Generated_Source\PSoC5/Clock_LCD.c **** *                 disabled, the output clock is asserted for one period of the
 322:Generated_Source\PSoC5/Clock_LCD.c **** *                 source clock.
 323:Generated_Source\PSoC5/Clock_LCD.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:Generated_Source\PSoC5/Clock_LCD.c **** *                 be enabled for all synchronous clocks.
 325:Generated_Source\PSoC5/Clock_LCD.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:Generated_Source\PSoC5/Clock_LCD.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:Generated_Source\PSoC5/Clock_LCD.c **** *
 328:Generated_Source\PSoC5/Clock_LCD.c **** * Returns:
 329:Generated_Source\PSoC5/Clock_LCD.c **** *  None
 330:Generated_Source\PSoC5/Clock_LCD.c **** *
 331:Generated_Source\PSoC5/Clock_LCD.c **** *******************************************************************************/
 332:Generated_Source\PSoC5/Clock_LCD.c **** void Clock_LCD_SetModeRegister(uint8 modeBitMask) 
 333:Generated_Source\PSoC5/Clock_LCD.c **** {
 235              		.loc 1 333 0
 236              		.cfi_startproc
 237              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 11


 238              		@ frame_needed = 0, uses_anonymous_args = 0
 239              		@ link register save eliminated.
 240              	.LVL3:
 334:Generated_Source\PSoC5/Clock_LCD.c ****     Clock_LCD_MOD_SRC |= modeBitMask & (uint8)Clock_LCD_MODE_MASK;
 241              		.loc 1 334 0
 242 0000 034B     		ldr	r3, .L21
 243 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 244 0004 00F0F800 		and	r0, r0, #248
 245              	.LVL4:
 246 0008 1043     		orrs	r0, r0, r2
 247 000a 1870     		strb	r0, [r3]
 248 000c 7047     		bx	lr
 249              	.L22:
 250 000e 00BF     		.align	2
 251              	.L21:
 252 0010 82400040 		.word	1073758338
 253              		.cfi_endproc
 254              	.LFE6:
 255              		.size	Clock_LCD_SetModeRegister, .-Clock_LCD_SetModeRegister
 256              		.section	.text.Clock_LCD_ClearModeRegister,"ax",%progbits
 257              		.align	2
 258              		.global	Clock_LCD_ClearModeRegister
 259              		.thumb
 260              		.thumb_func
 261              		.type	Clock_LCD_ClearModeRegister, %function
 262              	Clock_LCD_ClearModeRegister:
 263              	.LFB7:
 335:Generated_Source\PSoC5/Clock_LCD.c **** }
 336:Generated_Source\PSoC5/Clock_LCD.c **** 
 337:Generated_Source\PSoC5/Clock_LCD.c **** 
 338:Generated_Source\PSoC5/Clock_LCD.c **** /*******************************************************************************
 339:Generated_Source\PSoC5/Clock_LCD.c **** * Function Name: Clock_LCD_ClearModeRegister
 340:Generated_Source\PSoC5/Clock_LCD.c **** ********************************************************************************
 341:Generated_Source\PSoC5/Clock_LCD.c **** *
 342:Generated_Source\PSoC5/Clock_LCD.c **** * Summary:
 343:Generated_Source\PSoC5/Clock_LCD.c **** *  Clears flags that control the operating mode of the clock. This function
 344:Generated_Source\PSoC5/Clock_LCD.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:Generated_Source\PSoC5/Clock_LCD.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:Generated_Source\PSoC5/Clock_LCD.c **** *  disabled before changing the mode.
 347:Generated_Source\PSoC5/Clock_LCD.c **** *
 348:Generated_Source\PSoC5/Clock_LCD.c **** * Parameters:
 349:Generated_Source\PSoC5/Clock_LCD.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:Generated_Source\PSoC5/Clock_LCD.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:Generated_Source\PSoC5/Clock_LCD.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:Generated_Source\PSoC5/Clock_LCD.c **** *                 occur when the divider count reaches half of the divide
 353:Generated_Source\PSoC5/Clock_LCD.c **** *                 value.
 354:Generated_Source\PSoC5/Clock_LCD.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:Generated_Source\PSoC5/Clock_LCD.c **** *                 is asserted for approximately half of its period. When
 356:Generated_Source\PSoC5/Clock_LCD.c **** *                 disabled, the output clock is asserted for one period of the
 357:Generated_Source\PSoC5/Clock_LCD.c **** *                 source clock.
 358:Generated_Source\PSoC5/Clock_LCD.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:Generated_Source\PSoC5/Clock_LCD.c **** *                 be enabled for all synchronous clocks.
 360:Generated_Source\PSoC5/Clock_LCD.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:Generated_Source\PSoC5/Clock_LCD.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:Generated_Source\PSoC5/Clock_LCD.c **** *
 363:Generated_Source\PSoC5/Clock_LCD.c **** * Returns:
 364:Generated_Source\PSoC5/Clock_LCD.c **** *  None
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 12


 365:Generated_Source\PSoC5/Clock_LCD.c **** *
 366:Generated_Source\PSoC5/Clock_LCD.c **** *******************************************************************************/
 367:Generated_Source\PSoC5/Clock_LCD.c **** void Clock_LCD_ClearModeRegister(uint8 modeBitMask) 
 368:Generated_Source\PSoC5/Clock_LCD.c **** {
 264              		.loc 1 368 0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268              		@ link register save eliminated.
 269              	.LVL5:
 369:Generated_Source\PSoC5/Clock_LCD.c ****     Clock_LCD_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(Clock_LCD_MODE_MASK));
 270              		.loc 1 369 0
 271 0000 044B     		ldr	r3, .L24
 272 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 273 0004 C043     		mvns	r0, r0
 274              	.LVL6:
 275 0006 C0B2     		uxtb	r0, r0
 276 0008 40F00700 		orr	r0, r0, #7
 277 000c 1040     		ands	r0, r0, r2
 278 000e 1870     		strb	r0, [r3]
 279 0010 7047     		bx	lr
 280              	.L25:
 281 0012 00BF     		.align	2
 282              	.L24:
 283 0014 82400040 		.word	1073758338
 284              		.cfi_endproc
 285              	.LFE7:
 286              		.size	Clock_LCD_ClearModeRegister, .-Clock_LCD_ClearModeRegister
 287              		.section	.text.Clock_LCD_GetModeRegister,"ax",%progbits
 288              		.align	2
 289              		.global	Clock_LCD_GetModeRegister
 290              		.thumb
 291              		.thumb_func
 292              		.type	Clock_LCD_GetModeRegister, %function
 293              	Clock_LCD_GetModeRegister:
 294              	.LFB8:
 370:Generated_Source\PSoC5/Clock_LCD.c **** }
 371:Generated_Source\PSoC5/Clock_LCD.c **** 
 372:Generated_Source\PSoC5/Clock_LCD.c **** 
 373:Generated_Source\PSoC5/Clock_LCD.c **** /*******************************************************************************
 374:Generated_Source\PSoC5/Clock_LCD.c **** * Function Name: Clock_LCD_GetModeRegister
 375:Generated_Source\PSoC5/Clock_LCD.c **** ********************************************************************************
 376:Generated_Source\PSoC5/Clock_LCD.c **** *
 377:Generated_Source\PSoC5/Clock_LCD.c **** * Summary:
 378:Generated_Source\PSoC5/Clock_LCD.c **** *  Gets the clock mode register value.
 379:Generated_Source\PSoC5/Clock_LCD.c **** *
 380:Generated_Source\PSoC5/Clock_LCD.c **** * Parameters:
 381:Generated_Source\PSoC5/Clock_LCD.c **** *  None
 382:Generated_Source\PSoC5/Clock_LCD.c **** *
 383:Generated_Source\PSoC5/Clock_LCD.c **** * Returns:
 384:Generated_Source\PSoC5/Clock_LCD.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:Generated_Source\PSoC5/Clock_LCD.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:Generated_Source\PSoC5/Clock_LCD.c **** *
 387:Generated_Source\PSoC5/Clock_LCD.c **** *******************************************************************************/
 388:Generated_Source\PSoC5/Clock_LCD.c **** uint8 Clock_LCD_GetModeRegister(void) 
 389:Generated_Source\PSoC5/Clock_LCD.c **** {
 295              		.loc 1 389 0
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 13


 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 390:Generated_Source\PSoC5/Clock_LCD.c ****     return Clock_LCD_MOD_SRC & (uint8)(Clock_LCD_MODE_MASK);
 300              		.loc 1 390 0
 301 0000 024B     		ldr	r3, .L27
 302 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391:Generated_Source\PSoC5/Clock_LCD.c **** }
 303              		.loc 1 391 0
 304 0004 00F0F800 		and	r0, r0, #248
 305 0008 7047     		bx	lr
 306              	.L28:
 307 000a 00BF     		.align	2
 308              	.L27:
 309 000c 82400040 		.word	1073758338
 310              		.cfi_endproc
 311              	.LFE8:
 312              		.size	Clock_LCD_GetModeRegister, .-Clock_LCD_GetModeRegister
 313              		.section	.text.Clock_LCD_GetSourceRegister,"ax",%progbits
 314              		.align	2
 315              		.global	Clock_LCD_GetSourceRegister
 316              		.thumb
 317              		.thumb_func
 318              		.type	Clock_LCD_GetSourceRegister, %function
 319              	Clock_LCD_GetSourceRegister:
 320              	.LFB10:
 392:Generated_Source\PSoC5/Clock_LCD.c **** 
 393:Generated_Source\PSoC5/Clock_LCD.c **** 
 394:Generated_Source\PSoC5/Clock_LCD.c **** /*******************************************************************************
 395:Generated_Source\PSoC5/Clock_LCD.c **** * Function Name: Clock_LCD_SetSourceRegister
 396:Generated_Source\PSoC5/Clock_LCD.c **** ********************************************************************************
 397:Generated_Source\PSoC5/Clock_LCD.c **** *
 398:Generated_Source\PSoC5/Clock_LCD.c **** * Summary:
 399:Generated_Source\PSoC5/Clock_LCD.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:Generated_Source\PSoC5/Clock_LCD.c **** *  changing the source. The old and new clock sources must be running.
 401:Generated_Source\PSoC5/Clock_LCD.c **** *
 402:Generated_Source\PSoC5/Clock_LCD.c **** * Parameters:
 403:Generated_Source\PSoC5/Clock_LCD.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:Generated_Source\PSoC5/Clock_LCD.c **** *   following input sources:
 405:Generated_Source\PSoC5/Clock_LCD.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:Generated_Source\PSoC5/Clock_LCD.c **** *   - CYCLK_SRC_SEL_IMO
 407:Generated_Source\PSoC5/Clock_LCD.c **** *   - CYCLK_SRC_SEL_XTALM
 408:Generated_Source\PSoC5/Clock_LCD.c **** *   - CYCLK_SRC_SEL_ILO
 409:Generated_Source\PSoC5/Clock_LCD.c **** *   - CYCLK_SRC_SEL_PLL
 410:Generated_Source\PSoC5/Clock_LCD.c **** *   - CYCLK_SRC_SEL_XTALK
 411:Generated_Source\PSoC5/Clock_LCD.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:Generated_Source\PSoC5/Clock_LCD.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:Generated_Source\PSoC5/Clock_LCD.c **** *   See the Technical Reference Manual for details on clock sources.
 414:Generated_Source\PSoC5/Clock_LCD.c **** *
 415:Generated_Source\PSoC5/Clock_LCD.c **** * Returns:
 416:Generated_Source\PSoC5/Clock_LCD.c **** *  None
 417:Generated_Source\PSoC5/Clock_LCD.c **** *
 418:Generated_Source\PSoC5/Clock_LCD.c **** *******************************************************************************/
 419:Generated_Source\PSoC5/Clock_LCD.c **** void Clock_LCD_SetSourceRegister(uint8 clkSource) 
 420:Generated_Source\PSoC5/Clock_LCD.c **** {
 421:Generated_Source\PSoC5/Clock_LCD.c ****     uint16 currDiv = Clock_LCD_GetDividerRegister();
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 14


 422:Generated_Source\PSoC5/Clock_LCD.c ****     uint8 oldSrc = Clock_LCD_GetSourceRegister();
 423:Generated_Source\PSoC5/Clock_LCD.c **** 
 424:Generated_Source\PSoC5/Clock_LCD.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 425:Generated_Source\PSoC5/Clock_LCD.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:Generated_Source\PSoC5/Clock_LCD.c ****     {
 427:Generated_Source\PSoC5/Clock_LCD.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:Generated_Source\PSoC5/Clock_LCD.c ****         /* then set the source so we are consistent.                                */
 429:Generated_Source\PSoC5/Clock_LCD.c ****         Clock_LCD_MOD_SRC |= CYCLK_SSS;
 430:Generated_Source\PSoC5/Clock_LCD.c ****         Clock_LCD_MOD_SRC =
 431:Generated_Source\PSoC5/Clock_LCD.c ****             (Clock_LCD_MOD_SRC & (uint8)(~Clock_LCD_SRC_SEL_MSK)) | clkSource;
 432:Generated_Source\PSoC5/Clock_LCD.c ****     }
 433:Generated_Source\PSoC5/Clock_LCD.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 434:Generated_Source\PSoC5/Clock_LCD.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:Generated_Source\PSoC5/Clock_LCD.c ****     {
 436:Generated_Source\PSoC5/Clock_LCD.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:Generated_Source\PSoC5/Clock_LCD.c ****         /* lock when we clear SSS.                                                  */
 438:Generated_Source\PSoC5/Clock_LCD.c ****         Clock_LCD_MOD_SRC =
 439:Generated_Source\PSoC5/Clock_LCD.c ****             (Clock_LCD_MOD_SRC & (uint8)(~Clock_LCD_SRC_SEL_MSK)) | clkSource;
 440:Generated_Source\PSoC5/Clock_LCD.c ****         Clock_LCD_MOD_SRC &= (uint8)(~CYCLK_SSS);
 441:Generated_Source\PSoC5/Clock_LCD.c ****     }
 442:Generated_Source\PSoC5/Clock_LCD.c ****     else
 443:Generated_Source\PSoC5/Clock_LCD.c ****     {
 444:Generated_Source\PSoC5/Clock_LCD.c ****         Clock_LCD_MOD_SRC =
 445:Generated_Source\PSoC5/Clock_LCD.c ****             (Clock_LCD_MOD_SRC & (uint8)(~Clock_LCD_SRC_SEL_MSK)) | clkSource;
 446:Generated_Source\PSoC5/Clock_LCD.c ****     }
 447:Generated_Source\PSoC5/Clock_LCD.c **** }
 448:Generated_Source\PSoC5/Clock_LCD.c **** 
 449:Generated_Source\PSoC5/Clock_LCD.c **** 
 450:Generated_Source\PSoC5/Clock_LCD.c **** /*******************************************************************************
 451:Generated_Source\PSoC5/Clock_LCD.c **** * Function Name: Clock_LCD_GetSourceRegister
 452:Generated_Source\PSoC5/Clock_LCD.c **** ********************************************************************************
 453:Generated_Source\PSoC5/Clock_LCD.c **** *
 454:Generated_Source\PSoC5/Clock_LCD.c **** * Summary:
 455:Generated_Source\PSoC5/Clock_LCD.c **** *  Gets the input source of the clock.
 456:Generated_Source\PSoC5/Clock_LCD.c **** *
 457:Generated_Source\PSoC5/Clock_LCD.c **** * Parameters:
 458:Generated_Source\PSoC5/Clock_LCD.c **** *  None
 459:Generated_Source\PSoC5/Clock_LCD.c **** *
 460:Generated_Source\PSoC5/Clock_LCD.c **** * Returns:
 461:Generated_Source\PSoC5/Clock_LCD.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:Generated_Source\PSoC5/Clock_LCD.c **** *
 463:Generated_Source\PSoC5/Clock_LCD.c **** *******************************************************************************/
 464:Generated_Source\PSoC5/Clock_LCD.c **** uint8 Clock_LCD_GetSourceRegister(void) 
 465:Generated_Source\PSoC5/Clock_LCD.c **** {
 321              		.loc 1 465 0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 466:Generated_Source\PSoC5/Clock_LCD.c ****     return Clock_LCD_MOD_SRC & Clock_LCD_SRC_SEL_MSK;
 326              		.loc 1 466 0
 327 0000 024B     		ldr	r3, .L30
 328 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 467:Generated_Source\PSoC5/Clock_LCD.c **** }
 329              		.loc 1 467 0
 330 0004 00F00700 		and	r0, r0, #7
 331 0008 7047     		bx	lr
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 15


 332              	.L31:
 333 000a 00BF     		.align	2
 334              	.L30:
 335 000c 82400040 		.word	1073758338
 336              		.cfi_endproc
 337              	.LFE10:
 338              		.size	Clock_LCD_GetSourceRegister, .-Clock_LCD_GetSourceRegister
 339              		.section	.text.Clock_LCD_SetDividerRegister,"ax",%progbits
 340              		.align	2
 341              		.global	Clock_LCD_SetDividerRegister
 342              		.thumb
 343              		.thumb_func
 344              		.type	Clock_LCD_SetDividerRegister, %function
 345              	Clock_LCD_SetDividerRegister:
 346              	.LFB4:
 195:Generated_Source\PSoC5/Clock_LCD.c ****     uint8 enabled;
 347              		.loc 1 195 0
 348              		.cfi_startproc
 349              		@ args = 0, pretend = 0, frame = 0
 350              		@ frame_needed = 0, uses_anonymous_args = 0
 351              	.LVL7:
 352 0000 70B5     		push	{r4, r5, r6, lr}
 353              		.cfi_def_cfa_offset 16
 354              		.cfi_offset 4, -16
 355              		.cfi_offset 5, -12
 356              		.cfi_offset 6, -8
 357              		.cfi_offset 14, -4
 358 0002 0546     		mov	r5, r0
 359 0004 0E46     		mov	r6, r1
 198:Generated_Source\PSoC5/Clock_LCD.c ****     uint16 oldDivider = Clock_LCD_GetDividerRegister();
 360              		.loc 1 198 0
 361 0006 FFF7FEFF 		bl	Clock_LCD_GetSourceRegister
 362              	.LVL8:
 363 000a 0446     		mov	r4, r0
 364              	.LVL9:
 199:Generated_Source\PSoC5/Clock_LCD.c **** 
 365              		.loc 1 199 0
 366 000c FFF7FEFF 		bl	Clock_LCD_GetDividerRegister
 367              	.LVL10:
 201:Generated_Source\PSoC5/Clock_LCD.c ****     {
 368              		.loc 1 201 0
 369 0010 A842     		cmp	r0, r5
 370 0012 56D0     		beq	.L32
 203:Generated_Source\PSoC5/Clock_LCD.c **** 
 371              		.loc 1 203 0
 372 0014 2B4B     		ldr	r3, .L45
 373 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 374 0018 03F00102 		and	r2, r3, #1
 375              	.LVL11:
 205:Generated_Source\PSoC5/Clock_LCD.c ****         {
 376              		.loc 1 205 0
 377 001c 94B9     		cbnz	r4, .L34
 205:Generated_Source\PSoC5/Clock_LCD.c ****         {
 378              		.loc 1 205 0 is_stmt 0 discriminator 1
 379 001e 00B1     		cbz	r0, .L35
 205:Generated_Source\PSoC5/Clock_LCD.c ****         {
 380              		.loc 1 205 0 discriminator 2
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 16


 381 0020 85B9     		cbnz	r5, .L34
 382              	.L35:
 208:Generated_Source\PSoC5/Clock_LCD.c ****             {
 383              		.loc 1 208 0 is_stmt 1
 384 0022 38B9     		cbnz	r0, .L36
 213:Generated_Source\PSoC5/Clock_LCD.c ****                 Clock_LCD_MOD_SRC &= (uint8)(~CYCLK_SSS);
 385              		.loc 1 213 0
 386 0024 284B     		ldr	r3, .L45+4
 387 0026 1D80     		strh	r5, [r3]	@ movhi
 214:Generated_Source\PSoC5/Clock_LCD.c ****             }
 388              		.loc 1 214 0
 389 0028 284A     		ldr	r2, .L45+8
 390              	.LVL12:
 391 002a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 392 002c 03F0BF03 		and	r3, r3, #191
 393 0030 1370     		strb	r3, [r2]
 394 0032 70BD     		pop	{r4, r5, r6, pc}
 395              	.LVL13:
 396              	.L36:
 220:Generated_Source\PSoC5/Clock_LCD.c ****                 CY_SET_REG16(Clock_LCD_DIV_PTR, clkDivider);
 397              		.loc 1 220 0
 398 0034 254A     		ldr	r2, .L45+8
 399              	.LVL14:
 400 0036 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 401              	.LVL15:
 402 0038 43F04003 		orr	r3, r3, #64
 403 003c 1370     		strb	r3, [r2]
 221:Generated_Source\PSoC5/Clock_LCD.c ****             }
 404              		.loc 1 221 0
 405 003e 224B     		ldr	r3, .L45+4
 406 0040 1D80     		strh	r5, [r3]	@ movhi
 407 0042 70BD     		pop	{r4, r5, r6, pc}
 408              	.LVL16:
 409              	.L34:
 227:Generated_Source\PSoC5/Clock_LCD.c ****             {
 410              		.loc 1 227 0
 411 0044 22B3     		cbz	r2, .L37
 229:Generated_Source\PSoC5/Clock_LCD.c **** 
 412              		.loc 1 229 0
 413 0046 0023     		movs	r3, #0
 414 0048 2149     		ldr	r1, .L45+12
 415 004a 0B70     		strb	r3, [r1]
 236:Generated_Source\PSoC5/Clock_LCD.c ****                 CLK_DIST_AMASK = 0x00u;
 416              		.loc 1 236 0
 417 004c 0124     		movs	r4, #1
 418              	.LVL17:
 419 004e 0F31     		adds	r1, r1, #15
 420 0050 0C70     		strb	r4, [r1]
 237:Generated_Source\PSoC5/Clock_LCD.c **** #endif /* Clock_LCD__CFG3 */
 421              		.loc 1 237 0
 422 0052 0431     		adds	r1, r1, #4
 423 0054 0B70     		strb	r3, [r1]
 240:Generated_Source\PSoC5/Clock_LCD.c **** 
 424              		.loc 1 240 0
 425 0056 0C39     		subs	r1, r1, #12
 426 0058 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 427 005a 03F07F03 		and	r3, r3, #127
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 17


 428 005e 0B70     		strb	r3, [r1]
 243:Generated_Source\PSoC5/Clock_LCD.c ****                 {
 429              		.loc 1 243 0
 430 0060 1A4B     		ldr	r3, .L45+8
 431 0062 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 432 0064 13F0080F 		tst	r3, #8
 433 0068 00D0     		beq	.L38
 243:Generated_Source\PSoC5/Clock_LCD.c ****                 {
 434              		.loc 1 243 0 is_stmt 0 discriminator 1
 435 006a 8DB9     		cbnz	r5, .L37
 436              	.L38:
 246:Generated_Source\PSoC5/Clock_LCD.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 437              		.loc 1 246 0 is_stmt 1
 438 006c 194B     		ldr	r3, .L45+16
 439 006e 1880     		strh	r0, [r3]	@ movhi
 247:Generated_Source\PSoC5/Clock_LCD.c **** 
 440              		.loc 1 247 0
 441 0070 0721     		movs	r1, #7
 442 0072 013B     		subs	r3, r3, #1
 443 0074 1970     		strb	r1, [r3]
 444              	.L39:
 250:Generated_Source\PSoC5/Clock_LCD.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 445              		.loc 1 250 0 discriminator 1
 446 0076 164B     		ldr	r3, .L45+12
 447 0078 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 448 007a 13F0010F 		tst	r3, #1
 449 007e FAD1     		bne	.L39
 253:Generated_Source\PSoC5/Clock_LCD.c **** 
 450              		.loc 1 253 0
 451 0080 1049     		ldr	r1, .L45
 452 0082 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 453 0084 03F0FE03 		and	r3, r3, #254
 454 0088 0B70     		strb	r3, [r1]
 257:Generated_Source\PSoC5/Clock_LCD.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 455              		.loc 1 257 0
 456 008a 0021     		movs	r1, #0
 457 008c 104B     		ldr	r3, .L45+12
 458 008e 1970     		strb	r1, [r3]
 459              	.L37:
 263:Generated_Source\PSoC5/Clock_LCD.c ****             {
 460              		.loc 1 263 0
 461 0090 0C4B     		ldr	r3, .L45
 462 0092 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 463 0094 13F0010F 		tst	r3, #1
 464 0098 0DD0     		beq	.L40
 266:Generated_Source\PSoC5/Clock_LCD.c **** 
 465              		.loc 1 266 0
 466 009a 0E4B     		ldr	r3, .L45+16
 467 009c 1D80     		strh	r5, [r3]	@ movhi
 268:Generated_Source\PSoC5/Clock_LCD.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 468              		.loc 1 268 0
 469 009e 0EB1     		cbz	r6, .L43
 470 00a0 0322     		movs	r2, #3
 471              	.LVL18:
 472 00a2 00E0     		b	.L41
 473              	.LVL19:
 474              	.L43:
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 18


 475 00a4 0122     		movs	r2, #1
 476              	.LVL20:
 477              	.L41:
 268:Generated_Source\PSoC5/Clock_LCD.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 478              		.loc 1 268 0 is_stmt 0 discriminator 4
 479 00a6 0A4B     		ldr	r3, .L45+12
 480 00a8 1A70     		strb	r2, [r3]
 481              	.L42:
 269:Generated_Source\PSoC5/Clock_LCD.c ****             }
 482              		.loc 1 269 0 is_stmt 1 discriminator 1
 483 00aa 094B     		ldr	r3, .L45+12
 484 00ac 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 485 00ae 13F0010F 		tst	r3, #1
 486 00b2 FAD1     		bne	.L42
 487 00b4 70BD     		pop	{r4, r5, r6, pc}
 488              	.LVL21:
 489              	.L40:
 274:Generated_Source\PSoC5/Clock_LCD.c **** 				Clock_LCD_CLKEN |= enabled;
 490              		.loc 1 274 0
 491 00b6 044B     		ldr	r3, .L45+4
 492 00b8 1D80     		strh	r5, [r3]	@ movhi
 275:Generated_Source\PSoC5/Clock_LCD.c ****             }
 493              		.loc 1 275 0
 494 00ba 0249     		ldr	r1, .L45
 495 00bc 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 496 00be 1343     		orrs	r3, r3, r2
 497 00c0 0B70     		strb	r3, [r1]
 498              	.LVL22:
 499              	.L32:
 500 00c2 70BD     		pop	{r4, r5, r6, pc}
 501              	.L46:
 502              		.align	2
 503              	.L45:
 504 00c4 A2430040 		.word	1073759138
 505 00c8 80400040 		.word	1073758336
 506 00cc 82400040 		.word	1073758338
 507 00d0 01400040 		.word	1073758209
 508 00d4 02400040 		.word	1073758210
 509              		.cfi_endproc
 510              	.LFE4:
 511              		.size	Clock_LCD_SetDividerRegister, .-Clock_LCD_SetDividerRegister
 512              		.section	.text.Clock_LCD_SetSourceRegister,"ax",%progbits
 513              		.align	2
 514              		.global	Clock_LCD_SetSourceRegister
 515              		.thumb
 516              		.thumb_func
 517              		.type	Clock_LCD_SetSourceRegister, %function
 518              	Clock_LCD_SetSourceRegister:
 519              	.LFB9:
 420:Generated_Source\PSoC5/Clock_LCD.c ****     uint16 currDiv = Clock_LCD_GetDividerRegister();
 520              		.loc 1 420 0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 0
 523              		@ frame_needed = 0, uses_anonymous_args = 0
 524              	.LVL23:
 525 0000 38B5     		push	{r3, r4, r5, lr}
 526              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 19


 527              		.cfi_offset 3, -16
 528              		.cfi_offset 4, -12
 529              		.cfi_offset 5, -8
 530              		.cfi_offset 14, -4
 531 0002 0446     		mov	r4, r0
 421:Generated_Source\PSoC5/Clock_LCD.c ****     uint8 oldSrc = Clock_LCD_GetSourceRegister();
 532              		.loc 1 421 0
 533 0004 FFF7FEFF 		bl	Clock_LCD_GetDividerRegister
 534              	.LVL24:
 535 0008 0546     		mov	r5, r0
 536              	.LVL25:
 422:Generated_Source\PSoC5/Clock_LCD.c **** 
 537              		.loc 1 422 0
 538 000a FFF7FEFF 		bl	Clock_LCD_GetSourceRegister
 539              	.LVL26:
 424:Generated_Source\PSoC5/Clock_LCD.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 540              		.loc 1 424 0
 541 000e 0346     		mov	r3, r0
 542 0010 60B1     		cbz	r0, .L48
 424:Generated_Source\PSoC5/Clock_LCD.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 543              		.loc 1 424 0 is_stmt 0 discriminator 1
 544 0012 5CB9     		cbnz	r4, .L48
 425:Generated_Source\PSoC5/Clock_LCD.c ****     {
 545              		.loc 1 425 0 is_stmt 1
 546 0014 55B9     		cbnz	r5, .L48
 429:Generated_Source\PSoC5/Clock_LCD.c ****         Clock_LCD_MOD_SRC =
 547              		.loc 1 429 0
 548 0016 104A     		ldr	r2, .L52
 549 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 550 001a 43F04003 		orr	r3, r3, #64
 551 001e 1370     		strb	r3, [r2]
 431:Generated_Source\PSoC5/Clock_LCD.c ****     }
 552              		.loc 1 431 0
 553 0020 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 430:Generated_Source\PSoC5/Clock_LCD.c ****             (Clock_LCD_MOD_SRC & (uint8)(~Clock_LCD_SRC_SEL_MSK)) | clkSource;
 554              		.loc 1 430 0
 555 0022 03F0F803 		and	r3, r3, #248
 556 0026 1C43     		orrs	r4, r4, r3
 557 0028 1470     		strb	r4, [r2]
 558 002a 38BD     		pop	{r3, r4, r5, pc}
 559              	.LVL27:
 560              	.L48:
 433:Generated_Source\PSoC5/Clock_LCD.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 561              		.loc 1 433 0
 562 002c 63B9     		cbnz	r3, .L50
 433:Generated_Source\PSoC5/Clock_LCD.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 563              		.loc 1 433 0 is_stmt 0 discriminator 1
 564 002e 5CB1     		cbz	r4, .L50
 434:Generated_Source\PSoC5/Clock_LCD.c ****     {
 565              		.loc 1 434 0 is_stmt 1
 566 0030 55B9     		cbnz	r5, .L50
 439:Generated_Source\PSoC5/Clock_LCD.c ****         Clock_LCD_MOD_SRC &= (uint8)(~CYCLK_SSS);
 567              		.loc 1 439 0
 568 0032 094A     		ldr	r2, .L52
 569 0034 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 438:Generated_Source\PSoC5/Clock_LCD.c ****             (Clock_LCD_MOD_SRC & (uint8)(~Clock_LCD_SRC_SEL_MSK)) | clkSource;
 570              		.loc 1 438 0
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 20


 571 0036 03F0F803 		and	r3, r3, #248
 572 003a 1C43     		orrs	r4, r4, r3
 573 003c 1470     		strb	r4, [r2]
 440:Generated_Source\PSoC5/Clock_LCD.c ****     }
 574              		.loc 1 440 0
 575 003e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 576 0040 03F0BF03 		and	r3, r3, #191
 577 0044 1370     		strb	r3, [r2]
 578 0046 38BD     		pop	{r3, r4, r5, pc}
 579              	.LVL28:
 580              	.L50:
 445:Generated_Source\PSoC5/Clock_LCD.c ****     }
 581              		.loc 1 445 0
 582 0048 034A     		ldr	r2, .L52
 583 004a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 444:Generated_Source\PSoC5/Clock_LCD.c ****             (Clock_LCD_MOD_SRC & (uint8)(~Clock_LCD_SRC_SEL_MSK)) | clkSource;
 584              		.loc 1 444 0
 585 004c 03F0F803 		and	r3, r3, #248
 586 0050 1C43     		orrs	r4, r4, r3
 587 0052 1470     		strb	r4, [r2]
 588 0054 38BD     		pop	{r3, r4, r5, pc}
 589              	.LVL29:
 590              	.L53:
 591 0056 00BF     		.align	2
 592              	.L52:
 593 0058 82400040 		.word	1073758338
 594              		.cfi_endproc
 595              	.LFE9:
 596              		.size	Clock_LCD_SetSourceRegister, .-Clock_LCD_SetSourceRegister
 597              		.text
 598              	.Letext0:
 599              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 600              		.section	.debug_info,"",%progbits
 601              	.Ldebug_info0:
 602 0000 7F020000 		.4byte	0x27f
 603 0004 0400     		.2byte	0x4
 604 0006 00000000 		.4byte	.Ldebug_abbrev0
 605 000a 04       		.byte	0x4
 606 000b 01       		.uleb128 0x1
 607 000c 36020000 		.4byte	.LASF36
 608 0010 0C       		.byte	0xc
 609 0011 CD000000 		.4byte	.LASF37
 610 0015 C4020000 		.4byte	.LASF38
 611 0019 00000000 		.4byte	.Ldebug_ranges0+0
 612 001d 00000000 		.4byte	0
 613 0021 00000000 		.4byte	.Ldebug_line0
 614 0025 02       		.uleb128 0x2
 615 0026 01       		.byte	0x1
 616 0027 06       		.byte	0x6
 617 0028 2C010000 		.4byte	.LASF0
 618 002c 02       		.uleb128 0x2
 619 002d 01       		.byte	0x1
 620 002e 08       		.byte	0x8
 621 002f 12010000 		.4byte	.LASF1
 622 0033 02       		.uleb128 0x2
 623 0034 02       		.byte	0x2
 624 0035 05       		.byte	0x5
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 21


 625 0036 3A000000 		.4byte	.LASF2
 626 003a 02       		.uleb128 0x2
 627 003b 02       		.byte	0x2
 628 003c 07       		.byte	0x7
 629 003d 5C010000 		.4byte	.LASF3
 630 0041 02       		.uleb128 0x2
 631 0042 04       		.byte	0x4
 632 0043 05       		.byte	0x5
 633 0044 C4000000 		.4byte	.LASF4
 634 0048 02       		.uleb128 0x2
 635 0049 04       		.byte	0x4
 636 004a 07       		.byte	0x7
 637 004b CF010000 		.4byte	.LASF5
 638 004f 02       		.uleb128 0x2
 639 0050 08       		.byte	0x8
 640 0051 05       		.byte	0x5
 641 0052 B6000000 		.4byte	.LASF6
 642 0056 02       		.uleb128 0x2
 643 0057 08       		.byte	0x8
 644 0058 07       		.byte	0x7
 645 0059 38010000 		.4byte	.LASF7
 646 005d 03       		.uleb128 0x3
 647 005e 04       		.byte	0x4
 648 005f 05       		.byte	0x5
 649 0060 696E7400 		.ascii	"int\000"
 650 0064 02       		.uleb128 0x2
 651 0065 04       		.byte	0x4
 652 0066 07       		.byte	0x7
 653 0067 4F010000 		.4byte	.LASF8
 654 006b 04       		.uleb128 0x4
 655 006c 85000000 		.4byte	.LASF9
 656 0070 02       		.byte	0x2
 657 0071 E401     		.2byte	0x1e4
 658 0073 2C000000 		.4byte	0x2c
 659 0077 04       		.uleb128 0x4
 660 0078 6F000000 		.4byte	.LASF10
 661 007c 02       		.byte	0x2
 662 007d E501     		.2byte	0x1e5
 663 007f 3A000000 		.4byte	0x3a
 664 0083 02       		.uleb128 0x2
 665 0084 04       		.byte	0x4
 666 0085 04       		.byte	0x4
 667 0086 96000000 		.4byte	.LASF11
 668 008a 02       		.uleb128 0x2
 669 008b 08       		.byte	0x8
 670 008c 04       		.byte	0x4
 671 008d 17020000 		.4byte	.LASF12
 672 0091 02       		.uleb128 0x2
 673 0092 01       		.byte	0x1
 674 0093 08       		.byte	0x8
 675 0094 8C010000 		.4byte	.LASF13
 676 0098 04       		.uleb128 0x4
 677 0099 CA010000 		.4byte	.LASF14
 678 009d 02       		.byte	0x2
 679 009e 8E02     		.2byte	0x28e
 680 00a0 A4000000 		.4byte	0xa4
 681 00a4 05       		.uleb128 0x5
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 22


 682 00a5 6B000000 		.4byte	0x6b
 683 00a9 04       		.uleb128 0x4
 684 00aa 25000000 		.4byte	.LASF15
 685 00ae 02       		.byte	0x2
 686 00af 8F02     		.2byte	0x28f
 687 00b1 B5000000 		.4byte	0xb5
 688 00b5 05       		.uleb128 0x5
 689 00b6 77000000 		.4byte	0x77
 690 00ba 06       		.uleb128 0x6
 691 00bb 1E020000 		.4byte	.LASF16
 692 00bf 01       		.byte	0x1
 693 00c0 2D       		.byte	0x2d
 694 00c1 00000000 		.4byte	.LFB0
 695 00c5 1C000000 		.4byte	.LFE0-.LFB0
 696 00c9 01       		.uleb128 0x1
 697 00ca 9C       		.byte	0x9c
 698 00cb 06       		.uleb128 0x6
 699 00cc 2B000000 		.4byte	.LASF17
 700 00d0 01       		.byte	0x1
 701 00d1 47       		.byte	0x47
 702 00d2 00000000 		.4byte	.LFB1
 703 00d6 1C000000 		.4byte	.LFE1-.LFB1
 704 00da 01       		.uleb128 0x1
 705 00db 9C       		.byte	0x9c
 706 00dc 07       		.uleb128 0x7
 707 00dd 5B000000 		.4byte	.LASF18
 708 00e1 01       		.byte	0x1
 709 00e2 64       		.byte	0x64
 710 00e3 00000000 		.4byte	.LFB2
 711 00e7 6C000000 		.4byte	.LFE2-.LFB2
 712 00eb 01       		.uleb128 0x1
 713 00ec 9C       		.byte	0x9c
 714 00ed 0B010000 		.4byte	0x10b
 715 00f1 08       		.uleb128 0x8
 716 00f2 0A000000 		.4byte	.LBB2
 717 00f6 62000000 		.4byte	.LBE2-.LBB2
 718 00fa 09       		.uleb128 0x9
 719 00fb A3010000 		.4byte	.LASF30
 720 00ff 01       		.byte	0x1
 721 0100 69       		.byte	0x69
 722 0101 77000000 		.4byte	0x77
 723 0105 00000000 		.4byte	.LLST0
 724 0109 00       		.byte	0
 725 010a 00       		.byte	0
 726 010b 07       		.uleb128 0x7
 727 010c 44000000 		.4byte	.LASF19
 728 0110 01       		.byte	0x1
 729 0111 9D       		.byte	0x9d
 730 0112 00000000 		.4byte	.LFB3
 731 0116 20000000 		.4byte	.LFE3-.LFB3
 732 011a 01       		.uleb128 0x1
 733 011b 9C       		.byte	0x9c
 734 011c 2E010000 		.4byte	0x12e
 735 0120 0A       		.uleb128 0xa
 736 0121 F0000000 		.4byte	.LASF21
 737 0125 01       		.byte	0x1
 738 0126 9D       		.byte	0x9d
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 23


 739 0127 6B000000 		.4byte	0x6b
 740 012b 01       		.uleb128 0x1
 741 012c 50       		.byte	0x50
 742 012d 00       		.byte	0
 743 012e 0B       		.uleb128 0xb
 744 012f 6F010000 		.4byte	.LASF24
 745 0133 01       		.byte	0x1
 746 0134 2901     		.2byte	0x129
 747 0136 77000000 		.4byte	0x77
 748 013a 00000000 		.4byte	.LFB5
 749 013e 0C000000 		.4byte	.LFE5-.LFB5
 750 0142 01       		.uleb128 0x1
 751 0143 9C       		.byte	0x9c
 752 0144 0C       		.uleb128 0xc
 753 0145 9C000000 		.4byte	.LASF20
 754 0149 01       		.byte	0x1
 755 014a 4C01     		.2byte	0x14c
 756 014c 00000000 		.4byte	.LFB6
 757 0150 14000000 		.4byte	.LFE6-.LFB6
 758 0154 01       		.uleb128 0x1
 759 0155 9C       		.byte	0x9c
 760 0156 6B010000 		.4byte	0x16b
 761 015a 0D       		.uleb128 0xd
 762 015b 20010000 		.4byte	.LASF22
 763 015f 01       		.byte	0x1
 764 0160 4C01     		.2byte	0x14c
 765 0162 6B000000 		.4byte	0x6b
 766 0166 13000000 		.4byte	.LLST1
 767 016a 00       		.byte	0
 768 016b 0C       		.uleb128 0xc
 769 016c F6000000 		.4byte	.LASF23
 770 0170 01       		.byte	0x1
 771 0171 6F01     		.2byte	0x16f
 772 0173 00000000 		.4byte	.LFB7
 773 0177 18000000 		.4byte	.LFE7-.LFB7
 774 017b 01       		.uleb128 0x1
 775 017c 9C       		.byte	0x9c
 776 017d 92010000 		.4byte	0x192
 777 0181 0D       		.uleb128 0xd
 778 0182 20010000 		.4byte	.LASF22
 779 0186 01       		.byte	0x1
 780 0187 6F01     		.2byte	0x16f
 781 0189 6B000000 		.4byte	0x6b
 782 018d 34000000 		.4byte	.LLST2
 783 0191 00       		.byte	0
 784 0192 0B       		.uleb128 0xb
 785 0193 FD010000 		.4byte	.LASF25
 786 0197 01       		.byte	0x1
 787 0198 8401     		.2byte	0x184
 788 019a 6B000000 		.4byte	0x6b
 789 019e 00000000 		.4byte	.LFB8
 790 01a2 10000000 		.4byte	.LFE8-.LFB8
 791 01a6 01       		.uleb128 0x1
 792 01a7 9C       		.byte	0x9c
 793 01a8 0B       		.uleb128 0xb
 794 01a9 AE010000 		.4byte	.LASF26
 795 01ad 01       		.byte	0x1
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 24


 796 01ae D001     		.2byte	0x1d0
 797 01b0 6B000000 		.4byte	0x6b
 798 01b4 00000000 		.4byte	.LFB10
 799 01b8 10000000 		.4byte	.LFE10-.LFB10
 800 01bc 01       		.uleb128 0x1
 801 01bd 9C       		.byte	0x9c
 802 01be 07       		.uleb128 0x7
 803 01bf 00000000 		.4byte	.LASF27
 804 01c3 01       		.byte	0x1
 805 01c4 C1       		.byte	0xc1
 806 01c5 00000000 		.4byte	.LFB4
 807 01c9 D8000000 		.4byte	.LFE4-.LFB4
 808 01cd 01       		.uleb128 0x1
 809 01ce 9C       		.byte	0x9c
 810 01cf 2F020000 		.4byte	0x22f
 811 01d3 0E       		.uleb128 0xe
 812 01d4 8B000000 		.4byte	.LASF28
 813 01d8 01       		.byte	0x1
 814 01d9 C1       		.byte	0xc1
 815 01da 77000000 		.4byte	0x77
 816 01de 55000000 		.4byte	.LLST3
 817 01e2 0E       		.uleb128 0xe
 818 01e3 76000000 		.4byte	.LASF29
 819 01e7 01       		.byte	0x1
 820 01e8 C1       		.byte	0xc1
 821 01e9 6B000000 		.4byte	0x6b
 822 01ed 76000000 		.4byte	.LLST4
 823 01f1 09       		.uleb128 0x9
 824 01f2 2E020000 		.4byte	.LASF31
 825 01f6 01       		.byte	0x1
 826 01f7 C4       		.byte	0xc4
 827 01f8 6B000000 		.4byte	0x6b
 828 01fc 97000000 		.4byte	.LLST5
 829 0200 09       		.uleb128 0x9
 830 0201 9B010000 		.4byte	.LASF32
 831 0205 01       		.byte	0x1
 832 0206 C6       		.byte	0xc6
 833 0207 6B000000 		.4byte	0x6b
 834 020b E5000000 		.4byte	.LLST6
 835 020f 0F       		.uleb128 0xf
 836 0210 A3010000 		.4byte	.LASF30
 837 0214 01       		.byte	0x1
 838 0215 C7       		.byte	0xc7
 839 0216 77000000 		.4byte	0x77
 840 021a 01       		.uleb128 0x1
 841 021b 50       		.byte	0x50
 842 021c 10       		.uleb128 0x10
 843 021d 0A000000 		.4byte	.LVL8
 844 0221 A8010000 		.4byte	0x1a8
 845 0225 10       		.uleb128 0x10
 846 0226 10000000 		.4byte	.LVL10
 847 022a 2E010000 		.4byte	0x12e
 848 022e 00       		.byte	0
 849 022f 11       		.uleb128 0x11
 850 0230 E1010000 		.4byte	.LASF39
 851 0234 01       		.byte	0x1
 852 0235 A301     		.2byte	0x1a3
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 25


 853 0237 00000000 		.4byte	.LFB9
 854 023b 5C000000 		.4byte	.LFE9-.LFB9
 855 023f 01       		.uleb128 0x1
 856 0240 9C       		.byte	0x9c
 857 0241 0D       		.uleb128 0xd
 858 0242 91010000 		.4byte	.LASF33
 859 0246 01       		.byte	0x1
 860 0247 A301     		.2byte	0x1a3
 861 0249 6B000000 		.4byte	0x6b
 862 024d F8000000 		.4byte	.LLST7
 863 0251 12       		.uleb128 0x12
 864 0252 1D000000 		.4byte	.LASF34
 865 0256 01       		.byte	0x1
 866 0257 A501     		.2byte	0x1a5
 867 0259 77000000 		.4byte	0x77
 868 025d 19010000 		.4byte	.LLST8
 869 0261 13       		.uleb128 0x13
 870 0262 7E000000 		.4byte	.LASF35
 871 0266 01       		.byte	0x1
 872 0267 A601     		.2byte	0x1a6
 873 0269 6B000000 		.4byte	0x6b
 874 026d 01       		.uleb128 0x1
 875 026e 50       		.byte	0x50
 876 026f 10       		.uleb128 0x10
 877 0270 08000000 		.4byte	.LVL24
 878 0274 2E010000 		.4byte	0x12e
 879 0278 10       		.uleb128 0x10
 880 0279 0E000000 		.4byte	.LVL26
 881 027d A8010000 		.4byte	0x1a8
 882 0281 00       		.byte	0
 883 0282 00       		.byte	0
 884              		.section	.debug_abbrev,"",%progbits
 885              	.Ldebug_abbrev0:
 886 0000 01       		.uleb128 0x1
 887 0001 11       		.uleb128 0x11
 888 0002 01       		.byte	0x1
 889 0003 25       		.uleb128 0x25
 890 0004 0E       		.uleb128 0xe
 891 0005 13       		.uleb128 0x13
 892 0006 0B       		.uleb128 0xb
 893 0007 03       		.uleb128 0x3
 894 0008 0E       		.uleb128 0xe
 895 0009 1B       		.uleb128 0x1b
 896 000a 0E       		.uleb128 0xe
 897 000b 55       		.uleb128 0x55
 898 000c 17       		.uleb128 0x17
 899 000d 11       		.uleb128 0x11
 900 000e 01       		.uleb128 0x1
 901 000f 10       		.uleb128 0x10
 902 0010 17       		.uleb128 0x17
 903 0011 00       		.byte	0
 904 0012 00       		.byte	0
 905 0013 02       		.uleb128 0x2
 906 0014 24       		.uleb128 0x24
 907 0015 00       		.byte	0
 908 0016 0B       		.uleb128 0xb
 909 0017 0B       		.uleb128 0xb
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 26


 910 0018 3E       		.uleb128 0x3e
 911 0019 0B       		.uleb128 0xb
 912 001a 03       		.uleb128 0x3
 913 001b 0E       		.uleb128 0xe
 914 001c 00       		.byte	0
 915 001d 00       		.byte	0
 916 001e 03       		.uleb128 0x3
 917 001f 24       		.uleb128 0x24
 918 0020 00       		.byte	0
 919 0021 0B       		.uleb128 0xb
 920 0022 0B       		.uleb128 0xb
 921 0023 3E       		.uleb128 0x3e
 922 0024 0B       		.uleb128 0xb
 923 0025 03       		.uleb128 0x3
 924 0026 08       		.uleb128 0x8
 925 0027 00       		.byte	0
 926 0028 00       		.byte	0
 927 0029 04       		.uleb128 0x4
 928 002a 16       		.uleb128 0x16
 929 002b 00       		.byte	0
 930 002c 03       		.uleb128 0x3
 931 002d 0E       		.uleb128 0xe
 932 002e 3A       		.uleb128 0x3a
 933 002f 0B       		.uleb128 0xb
 934 0030 3B       		.uleb128 0x3b
 935 0031 05       		.uleb128 0x5
 936 0032 49       		.uleb128 0x49
 937 0033 13       		.uleb128 0x13
 938 0034 00       		.byte	0
 939 0035 00       		.byte	0
 940 0036 05       		.uleb128 0x5
 941 0037 35       		.uleb128 0x35
 942 0038 00       		.byte	0
 943 0039 49       		.uleb128 0x49
 944 003a 13       		.uleb128 0x13
 945 003b 00       		.byte	0
 946 003c 00       		.byte	0
 947 003d 06       		.uleb128 0x6
 948 003e 2E       		.uleb128 0x2e
 949 003f 00       		.byte	0
 950 0040 3F       		.uleb128 0x3f
 951 0041 19       		.uleb128 0x19
 952 0042 03       		.uleb128 0x3
 953 0043 0E       		.uleb128 0xe
 954 0044 3A       		.uleb128 0x3a
 955 0045 0B       		.uleb128 0xb
 956 0046 3B       		.uleb128 0x3b
 957 0047 0B       		.uleb128 0xb
 958 0048 27       		.uleb128 0x27
 959 0049 19       		.uleb128 0x19
 960 004a 11       		.uleb128 0x11
 961 004b 01       		.uleb128 0x1
 962 004c 12       		.uleb128 0x12
 963 004d 06       		.uleb128 0x6
 964 004e 40       		.uleb128 0x40
 965 004f 18       		.uleb128 0x18
 966 0050 9742     		.uleb128 0x2117
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 27


 967 0052 19       		.uleb128 0x19
 968 0053 00       		.byte	0
 969 0054 00       		.byte	0
 970 0055 07       		.uleb128 0x7
 971 0056 2E       		.uleb128 0x2e
 972 0057 01       		.byte	0x1
 973 0058 3F       		.uleb128 0x3f
 974 0059 19       		.uleb128 0x19
 975 005a 03       		.uleb128 0x3
 976 005b 0E       		.uleb128 0xe
 977 005c 3A       		.uleb128 0x3a
 978 005d 0B       		.uleb128 0xb
 979 005e 3B       		.uleb128 0x3b
 980 005f 0B       		.uleb128 0xb
 981 0060 27       		.uleb128 0x27
 982 0061 19       		.uleb128 0x19
 983 0062 11       		.uleb128 0x11
 984 0063 01       		.uleb128 0x1
 985 0064 12       		.uleb128 0x12
 986 0065 06       		.uleb128 0x6
 987 0066 40       		.uleb128 0x40
 988 0067 18       		.uleb128 0x18
 989 0068 9742     		.uleb128 0x2117
 990 006a 19       		.uleb128 0x19
 991 006b 01       		.uleb128 0x1
 992 006c 13       		.uleb128 0x13
 993 006d 00       		.byte	0
 994 006e 00       		.byte	0
 995 006f 08       		.uleb128 0x8
 996 0070 0B       		.uleb128 0xb
 997 0071 01       		.byte	0x1
 998 0072 11       		.uleb128 0x11
 999 0073 01       		.uleb128 0x1
 1000 0074 12       		.uleb128 0x12
 1001 0075 06       		.uleb128 0x6
 1002 0076 00       		.byte	0
 1003 0077 00       		.byte	0
 1004 0078 09       		.uleb128 0x9
 1005 0079 34       		.uleb128 0x34
 1006 007a 00       		.byte	0
 1007 007b 03       		.uleb128 0x3
 1008 007c 0E       		.uleb128 0xe
 1009 007d 3A       		.uleb128 0x3a
 1010 007e 0B       		.uleb128 0xb
 1011 007f 3B       		.uleb128 0x3b
 1012 0080 0B       		.uleb128 0xb
 1013 0081 49       		.uleb128 0x49
 1014 0082 13       		.uleb128 0x13
 1015 0083 02       		.uleb128 0x2
 1016 0084 17       		.uleb128 0x17
 1017 0085 00       		.byte	0
 1018 0086 00       		.byte	0
 1019 0087 0A       		.uleb128 0xa
 1020 0088 05       		.uleb128 0x5
 1021 0089 00       		.byte	0
 1022 008a 03       		.uleb128 0x3
 1023 008b 0E       		.uleb128 0xe
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 28


 1024 008c 3A       		.uleb128 0x3a
 1025 008d 0B       		.uleb128 0xb
 1026 008e 3B       		.uleb128 0x3b
 1027 008f 0B       		.uleb128 0xb
 1028 0090 49       		.uleb128 0x49
 1029 0091 13       		.uleb128 0x13
 1030 0092 02       		.uleb128 0x2
 1031 0093 18       		.uleb128 0x18
 1032 0094 00       		.byte	0
 1033 0095 00       		.byte	0
 1034 0096 0B       		.uleb128 0xb
 1035 0097 2E       		.uleb128 0x2e
 1036 0098 00       		.byte	0
 1037 0099 3F       		.uleb128 0x3f
 1038 009a 19       		.uleb128 0x19
 1039 009b 03       		.uleb128 0x3
 1040 009c 0E       		.uleb128 0xe
 1041 009d 3A       		.uleb128 0x3a
 1042 009e 0B       		.uleb128 0xb
 1043 009f 3B       		.uleb128 0x3b
 1044 00a0 05       		.uleb128 0x5
 1045 00a1 27       		.uleb128 0x27
 1046 00a2 19       		.uleb128 0x19
 1047 00a3 49       		.uleb128 0x49
 1048 00a4 13       		.uleb128 0x13
 1049 00a5 11       		.uleb128 0x11
 1050 00a6 01       		.uleb128 0x1
 1051 00a7 12       		.uleb128 0x12
 1052 00a8 06       		.uleb128 0x6
 1053 00a9 40       		.uleb128 0x40
 1054 00aa 18       		.uleb128 0x18
 1055 00ab 9742     		.uleb128 0x2117
 1056 00ad 19       		.uleb128 0x19
 1057 00ae 00       		.byte	0
 1058 00af 00       		.byte	0
 1059 00b0 0C       		.uleb128 0xc
 1060 00b1 2E       		.uleb128 0x2e
 1061 00b2 01       		.byte	0x1
 1062 00b3 3F       		.uleb128 0x3f
 1063 00b4 19       		.uleb128 0x19
 1064 00b5 03       		.uleb128 0x3
 1065 00b6 0E       		.uleb128 0xe
 1066 00b7 3A       		.uleb128 0x3a
 1067 00b8 0B       		.uleb128 0xb
 1068 00b9 3B       		.uleb128 0x3b
 1069 00ba 05       		.uleb128 0x5
 1070 00bb 27       		.uleb128 0x27
 1071 00bc 19       		.uleb128 0x19
 1072 00bd 11       		.uleb128 0x11
 1073 00be 01       		.uleb128 0x1
 1074 00bf 12       		.uleb128 0x12
 1075 00c0 06       		.uleb128 0x6
 1076 00c1 40       		.uleb128 0x40
 1077 00c2 18       		.uleb128 0x18
 1078 00c3 9742     		.uleb128 0x2117
 1079 00c5 19       		.uleb128 0x19
 1080 00c6 01       		.uleb128 0x1
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 29


 1081 00c7 13       		.uleb128 0x13
 1082 00c8 00       		.byte	0
 1083 00c9 00       		.byte	0
 1084 00ca 0D       		.uleb128 0xd
 1085 00cb 05       		.uleb128 0x5
 1086 00cc 00       		.byte	0
 1087 00cd 03       		.uleb128 0x3
 1088 00ce 0E       		.uleb128 0xe
 1089 00cf 3A       		.uleb128 0x3a
 1090 00d0 0B       		.uleb128 0xb
 1091 00d1 3B       		.uleb128 0x3b
 1092 00d2 05       		.uleb128 0x5
 1093 00d3 49       		.uleb128 0x49
 1094 00d4 13       		.uleb128 0x13
 1095 00d5 02       		.uleb128 0x2
 1096 00d6 17       		.uleb128 0x17
 1097 00d7 00       		.byte	0
 1098 00d8 00       		.byte	0
 1099 00d9 0E       		.uleb128 0xe
 1100 00da 05       		.uleb128 0x5
 1101 00db 00       		.byte	0
 1102 00dc 03       		.uleb128 0x3
 1103 00dd 0E       		.uleb128 0xe
 1104 00de 3A       		.uleb128 0x3a
 1105 00df 0B       		.uleb128 0xb
 1106 00e0 3B       		.uleb128 0x3b
 1107 00e1 0B       		.uleb128 0xb
 1108 00e2 49       		.uleb128 0x49
 1109 00e3 13       		.uleb128 0x13
 1110 00e4 02       		.uleb128 0x2
 1111 00e5 17       		.uleb128 0x17
 1112 00e6 00       		.byte	0
 1113 00e7 00       		.byte	0
 1114 00e8 0F       		.uleb128 0xf
 1115 00e9 34       		.uleb128 0x34
 1116 00ea 00       		.byte	0
 1117 00eb 03       		.uleb128 0x3
 1118 00ec 0E       		.uleb128 0xe
 1119 00ed 3A       		.uleb128 0x3a
 1120 00ee 0B       		.uleb128 0xb
 1121 00ef 3B       		.uleb128 0x3b
 1122 00f0 0B       		.uleb128 0xb
 1123 00f1 49       		.uleb128 0x49
 1124 00f2 13       		.uleb128 0x13
 1125 00f3 02       		.uleb128 0x2
 1126 00f4 18       		.uleb128 0x18
 1127 00f5 00       		.byte	0
 1128 00f6 00       		.byte	0
 1129 00f7 10       		.uleb128 0x10
 1130 00f8 898201   		.uleb128 0x4109
 1131 00fb 00       		.byte	0
 1132 00fc 11       		.uleb128 0x11
 1133 00fd 01       		.uleb128 0x1
 1134 00fe 31       		.uleb128 0x31
 1135 00ff 13       		.uleb128 0x13
 1136 0100 00       		.byte	0
 1137 0101 00       		.byte	0
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 30


 1138 0102 11       		.uleb128 0x11
 1139 0103 2E       		.uleb128 0x2e
 1140 0104 01       		.byte	0x1
 1141 0105 3F       		.uleb128 0x3f
 1142 0106 19       		.uleb128 0x19
 1143 0107 03       		.uleb128 0x3
 1144 0108 0E       		.uleb128 0xe
 1145 0109 3A       		.uleb128 0x3a
 1146 010a 0B       		.uleb128 0xb
 1147 010b 3B       		.uleb128 0x3b
 1148 010c 05       		.uleb128 0x5
 1149 010d 27       		.uleb128 0x27
 1150 010e 19       		.uleb128 0x19
 1151 010f 11       		.uleb128 0x11
 1152 0110 01       		.uleb128 0x1
 1153 0111 12       		.uleb128 0x12
 1154 0112 06       		.uleb128 0x6
 1155 0113 40       		.uleb128 0x40
 1156 0114 18       		.uleb128 0x18
 1157 0115 9742     		.uleb128 0x2117
 1158 0117 19       		.uleb128 0x19
 1159 0118 00       		.byte	0
 1160 0119 00       		.byte	0
 1161 011a 12       		.uleb128 0x12
 1162 011b 34       		.uleb128 0x34
 1163 011c 00       		.byte	0
 1164 011d 03       		.uleb128 0x3
 1165 011e 0E       		.uleb128 0xe
 1166 011f 3A       		.uleb128 0x3a
 1167 0120 0B       		.uleb128 0xb
 1168 0121 3B       		.uleb128 0x3b
 1169 0122 05       		.uleb128 0x5
 1170 0123 49       		.uleb128 0x49
 1171 0124 13       		.uleb128 0x13
 1172 0125 02       		.uleb128 0x2
 1173 0126 17       		.uleb128 0x17
 1174 0127 00       		.byte	0
 1175 0128 00       		.byte	0
 1176 0129 13       		.uleb128 0x13
 1177 012a 34       		.uleb128 0x34
 1178 012b 00       		.byte	0
 1179 012c 03       		.uleb128 0x3
 1180 012d 0E       		.uleb128 0xe
 1181 012e 3A       		.uleb128 0x3a
 1182 012f 0B       		.uleb128 0xb
 1183 0130 3B       		.uleb128 0x3b
 1184 0131 05       		.uleb128 0x5
 1185 0132 49       		.uleb128 0x49
 1186 0133 13       		.uleb128 0x13
 1187 0134 02       		.uleb128 0x2
 1188 0135 18       		.uleb128 0x18
 1189 0136 00       		.byte	0
 1190 0137 00       		.byte	0
 1191 0138 00       		.byte	0
 1192              		.section	.debug_loc,"",%progbits
 1193              	.Ldebug_loc0:
 1194              	.LLST0:
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 31


 1195 0000 2A000000 		.4byte	.LVL0
 1196 0004 5A000000 		.4byte	.LVL1
 1197 0008 0100     		.2byte	0x1
 1198 000a 52       		.byte	0x52
 1199 000b 00000000 		.4byte	0
 1200 000f 00000000 		.4byte	0
 1201              	.LLST1:
 1202 0013 00000000 		.4byte	.LVL3
 1203 0017 08000000 		.4byte	.LVL4
 1204 001b 0100     		.2byte	0x1
 1205 001d 50       		.byte	0x50
 1206 001e 08000000 		.4byte	.LVL4
 1207 0022 14000000 		.4byte	.LFE6
 1208 0026 0400     		.2byte	0x4
 1209 0028 F3       		.byte	0xf3
 1210 0029 01       		.uleb128 0x1
 1211 002a 50       		.byte	0x50
 1212 002b 9F       		.byte	0x9f
 1213 002c 00000000 		.4byte	0
 1214 0030 00000000 		.4byte	0
 1215              	.LLST2:
 1216 0034 00000000 		.4byte	.LVL5
 1217 0038 06000000 		.4byte	.LVL6
 1218 003c 0100     		.2byte	0x1
 1219 003e 50       		.byte	0x50
 1220 003f 06000000 		.4byte	.LVL6
 1221 0043 18000000 		.4byte	.LFE7
 1222 0047 0400     		.2byte	0x4
 1223 0049 F3       		.byte	0xf3
 1224 004a 01       		.uleb128 0x1
 1225 004b 50       		.byte	0x50
 1226 004c 9F       		.byte	0x9f
 1227 004d 00000000 		.4byte	0
 1228 0051 00000000 		.4byte	0
 1229              	.LLST3:
 1230 0055 00000000 		.4byte	.LVL7
 1231 0059 09000000 		.4byte	.LVL8-1
 1232 005d 0100     		.2byte	0x1
 1233 005f 50       		.byte	0x50
 1234 0060 09000000 		.4byte	.LVL8-1
 1235 0064 D8000000 		.4byte	.LFE4
 1236 0068 0400     		.2byte	0x4
 1237 006a F3       		.byte	0xf3
 1238 006b 01       		.uleb128 0x1
 1239 006c 50       		.byte	0x50
 1240 006d 9F       		.byte	0x9f
 1241 006e 00000000 		.4byte	0
 1242 0072 00000000 		.4byte	0
 1243              	.LLST4:
 1244 0076 00000000 		.4byte	.LVL7
 1245 007a 09000000 		.4byte	.LVL8-1
 1246 007e 0100     		.2byte	0x1
 1247 0080 51       		.byte	0x51
 1248 0081 09000000 		.4byte	.LVL8-1
 1249 0085 D8000000 		.4byte	.LFE4
 1250 0089 0400     		.2byte	0x4
 1251 008b F3       		.byte	0xf3
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 32


 1252 008c 01       		.uleb128 0x1
 1253 008d 51       		.byte	0x51
 1254 008e 9F       		.byte	0x9f
 1255 008f 00000000 		.4byte	0
 1256 0093 00000000 		.4byte	0
 1257              	.LLST5:
 1258 0097 1C000000 		.4byte	.LVL11
 1259 009b 2A000000 		.4byte	.LVL12
 1260 009f 0100     		.2byte	0x1
 1261 00a1 52       		.byte	0x52
 1262 00a2 34000000 		.4byte	.LVL13
 1263 00a6 36000000 		.4byte	.LVL14
 1264 00aa 0100     		.2byte	0x1
 1265 00ac 52       		.byte	0x52
 1266 00ad 36000000 		.4byte	.LVL14
 1267 00b1 38000000 		.4byte	.LVL15
 1268 00b5 0500     		.2byte	0x5
 1269 00b7 73       		.byte	0x73
 1270 00b8 00       		.sleb128 0
 1271 00b9 31       		.byte	0x31
 1272 00ba 1A       		.byte	0x1a
 1273 00bb 9F       		.byte	0x9f
 1274 00bc 44000000 		.4byte	.LVL16
 1275 00c0 A2000000 		.4byte	.LVL18
 1276 00c4 0100     		.2byte	0x1
 1277 00c6 52       		.byte	0x52
 1278 00c7 A4000000 		.4byte	.LVL19
 1279 00cb A6000000 		.4byte	.LVL20
 1280 00cf 0100     		.2byte	0x1
 1281 00d1 52       		.byte	0x52
 1282 00d2 B6000000 		.4byte	.LVL21
 1283 00d6 C2000000 		.4byte	.LVL22
 1284 00da 0100     		.2byte	0x1
 1285 00dc 52       		.byte	0x52
 1286 00dd 00000000 		.4byte	0
 1287 00e1 00000000 		.4byte	0
 1288              	.LLST6:
 1289 00e5 0C000000 		.4byte	.LVL9
 1290 00e9 4E000000 		.4byte	.LVL17
 1291 00ed 0100     		.2byte	0x1
 1292 00ef 54       		.byte	0x54
 1293 00f0 00000000 		.4byte	0
 1294 00f4 00000000 		.4byte	0
 1295              	.LLST7:
 1296 00f8 00000000 		.4byte	.LVL23
 1297 00fc 07000000 		.4byte	.LVL24-1
 1298 0100 0100     		.2byte	0x1
 1299 0102 50       		.byte	0x50
 1300 0103 07000000 		.4byte	.LVL24-1
 1301 0107 5C000000 		.4byte	.LFE9
 1302 010b 0400     		.2byte	0x4
 1303 010d F3       		.byte	0xf3
 1304 010e 01       		.uleb128 0x1
 1305 010f 50       		.byte	0x50
 1306 0110 9F       		.byte	0x9f
 1307 0111 00000000 		.4byte	0
 1308 0115 00000000 		.4byte	0
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 33


 1309              	.LLST8:
 1310 0119 0A000000 		.4byte	.LVL25
 1311 011d 56000000 		.4byte	.LVL29
 1312 0121 0100     		.2byte	0x1
 1313 0123 55       		.byte	0x55
 1314 0124 00000000 		.4byte	0
 1315 0128 00000000 		.4byte	0
 1316              		.section	.debug_aranges,"",%progbits
 1317 0000 6C000000 		.4byte	0x6c
 1318 0004 0200     		.2byte	0x2
 1319 0006 00000000 		.4byte	.Ldebug_info0
 1320 000a 04       		.byte	0x4
 1321 000b 00       		.byte	0
 1322 000c 0000     		.2byte	0
 1323 000e 0000     		.2byte	0
 1324 0010 00000000 		.4byte	.LFB0
 1325 0014 1C000000 		.4byte	.LFE0-.LFB0
 1326 0018 00000000 		.4byte	.LFB1
 1327 001c 1C000000 		.4byte	.LFE1-.LFB1
 1328 0020 00000000 		.4byte	.LFB2
 1329 0024 6C000000 		.4byte	.LFE2-.LFB2
 1330 0028 00000000 		.4byte	.LFB3
 1331 002c 20000000 		.4byte	.LFE3-.LFB3
 1332 0030 00000000 		.4byte	.LFB5
 1333 0034 0C000000 		.4byte	.LFE5-.LFB5
 1334 0038 00000000 		.4byte	.LFB6
 1335 003c 14000000 		.4byte	.LFE6-.LFB6
 1336 0040 00000000 		.4byte	.LFB7
 1337 0044 18000000 		.4byte	.LFE7-.LFB7
 1338 0048 00000000 		.4byte	.LFB8
 1339 004c 10000000 		.4byte	.LFE8-.LFB8
 1340 0050 00000000 		.4byte	.LFB10
 1341 0054 10000000 		.4byte	.LFE10-.LFB10
 1342 0058 00000000 		.4byte	.LFB4
 1343 005c D8000000 		.4byte	.LFE4-.LFB4
 1344 0060 00000000 		.4byte	.LFB9
 1345 0064 5C000000 		.4byte	.LFE9-.LFB9
 1346 0068 00000000 		.4byte	0
 1347 006c 00000000 		.4byte	0
 1348              		.section	.debug_ranges,"",%progbits
 1349              	.Ldebug_ranges0:
 1350 0000 00000000 		.4byte	.LFB0
 1351 0004 1C000000 		.4byte	.LFE0
 1352 0008 00000000 		.4byte	.LFB1
 1353 000c 1C000000 		.4byte	.LFE1
 1354 0010 00000000 		.4byte	.LFB2
 1355 0014 6C000000 		.4byte	.LFE2
 1356 0018 00000000 		.4byte	.LFB3
 1357 001c 20000000 		.4byte	.LFE3
 1358 0020 00000000 		.4byte	.LFB5
 1359 0024 0C000000 		.4byte	.LFE5
 1360 0028 00000000 		.4byte	.LFB6
 1361 002c 14000000 		.4byte	.LFE6
 1362 0030 00000000 		.4byte	.LFB7
 1363 0034 18000000 		.4byte	.LFE7
 1364 0038 00000000 		.4byte	.LFB8
 1365 003c 10000000 		.4byte	.LFE8
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 34


 1366 0040 00000000 		.4byte	.LFB10
 1367 0044 10000000 		.4byte	.LFE10
 1368 0048 00000000 		.4byte	.LFB4
 1369 004c D8000000 		.4byte	.LFE4
 1370 0050 00000000 		.4byte	.LFB9
 1371 0054 5C000000 		.4byte	.LFE9
 1372 0058 00000000 		.4byte	0
 1373 005c 00000000 		.4byte	0
 1374              		.section	.debug_line,"",%progbits
 1375              	.Ldebug_line0:
 1376 0000 74010000 		.section	.debug_str,"MS",%progbits,1
 1376      02004600 
 1376      00000201 
 1376      FB0E0D00 
 1376      01010101 
 1377              	.LASF27:
 1378 0000 436C6F63 		.ascii	"Clock_LCD_SetDividerRegister\000"
 1378      6B5F4C43 
 1378      445F5365 
 1378      74446976 
 1378      69646572 
 1379              	.LASF34:
 1380 001d 63757272 		.ascii	"currDiv\000"
 1380      44697600 
 1381              	.LASF15:
 1382 0025 72656731 		.ascii	"reg16\000"
 1382      3600
 1383              	.LASF17:
 1384 002b 436C6F63 		.ascii	"Clock_LCD_Stop\000"
 1384      6B5F4C43 
 1384      445F5374 
 1384      6F7000
 1385              	.LASF2:
 1386 003a 73686F72 		.ascii	"short int\000"
 1386      7420696E 
 1386      7400
 1387              	.LASF19:
 1388 0044 436C6F63 		.ascii	"Clock_LCD_StandbyPower\000"
 1388      6B5F4C43 
 1388      445F5374 
 1388      616E6462 
 1388      79506F77 
 1389              	.LASF18:
 1390 005b 436C6F63 		.ascii	"Clock_LCD_StopBlock\000"
 1390      6B5F4C43 
 1390      445F5374 
 1390      6F70426C 
 1390      6F636B00 
 1391              	.LASF10:
 1392 006f 75696E74 		.ascii	"uint16\000"
 1392      313600
 1393              	.LASF29:
 1394 0076 72657374 		.ascii	"restart\000"
 1394      61727400 
 1395              	.LASF35:
 1396 007e 6F6C6453 		.ascii	"oldSrc\000"
 1396      726300
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 35


 1397              	.LASF9:
 1398 0085 75696E74 		.ascii	"uint8\000"
 1398      3800
 1399              	.LASF28:
 1400 008b 636C6B44 		.ascii	"clkDivider\000"
 1400      69766964 
 1400      657200
 1401              	.LASF11:
 1402 0096 666C6F61 		.ascii	"float\000"
 1402      7400
 1403              	.LASF20:
 1404 009c 436C6F63 		.ascii	"Clock_LCD_SetModeRegister\000"
 1404      6B5F4C43 
 1404      445F5365 
 1404      744D6F64 
 1404      65526567 
 1405              	.LASF6:
 1406 00b6 6C6F6E67 		.ascii	"long long int\000"
 1406      206C6F6E 
 1406      6720696E 
 1406      7400
 1407              	.LASF4:
 1408 00c4 6C6F6E67 		.ascii	"long int\000"
 1408      20696E74 
 1408      00
 1409              	.LASF37:
 1410 00cd 47656E65 		.ascii	"Generated_Source\\PSoC5\\Clock_LCD.c\000"
 1410      72617465 
 1410      645F536F 
 1410      75726365 
 1410      5C50536F 
 1411              	.LASF21:
 1412 00f0 73746174 		.ascii	"state\000"
 1412      6500
 1413              	.LASF23:
 1414 00f6 436C6F63 		.ascii	"Clock_LCD_ClearModeRegister\000"
 1414      6B5F4C43 
 1414      445F436C 
 1414      6561724D 
 1414      6F646552 
 1415              	.LASF1:
 1416 0112 756E7369 		.ascii	"unsigned char\000"
 1416      676E6564 
 1416      20636861 
 1416      7200
 1417              	.LASF22:
 1418 0120 6D6F6465 		.ascii	"modeBitMask\000"
 1418      4269744D 
 1418      61736B00 
 1419              	.LASF0:
 1420 012c 7369676E 		.ascii	"signed char\000"
 1420      65642063 
 1420      68617200 
 1421              	.LASF7:
 1422 0138 6C6F6E67 		.ascii	"long long unsigned int\000"
 1422      206C6F6E 
 1422      6720756E 
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 36


 1422      7369676E 
 1422      65642069 
 1423              	.LASF8:
 1424 014f 756E7369 		.ascii	"unsigned int\000"
 1424      676E6564 
 1424      20696E74 
 1424      00
 1425              	.LASF3:
 1426 015c 73686F72 		.ascii	"short unsigned int\000"
 1426      7420756E 
 1426      7369676E 
 1426      65642069 
 1426      6E7400
 1427              	.LASF24:
 1428 016f 436C6F63 		.ascii	"Clock_LCD_GetDividerRegister\000"
 1428      6B5F4C43 
 1428      445F4765 
 1428      74446976 
 1428      69646572 
 1429              	.LASF13:
 1430 018c 63686172 		.ascii	"char\000"
 1430      00
 1431              	.LASF33:
 1432 0191 636C6B53 		.ascii	"clkSource\000"
 1432      6F757263 
 1432      6500
 1433              	.LASF32:
 1434 019b 63757272 		.ascii	"currSrc\000"
 1434      53726300 
 1435              	.LASF30:
 1436 01a3 6F6C6444 		.ascii	"oldDivider\000"
 1436      69766964 
 1436      657200
 1437              	.LASF26:
 1438 01ae 436C6F63 		.ascii	"Clock_LCD_GetSourceRegister\000"
 1438      6B5F4C43 
 1438      445F4765 
 1438      74536F75 
 1438      72636552 
 1439              	.LASF14:
 1440 01ca 72656738 		.ascii	"reg8\000"
 1440      00
 1441              	.LASF5:
 1442 01cf 6C6F6E67 		.ascii	"long unsigned int\000"
 1442      20756E73 
 1442      69676E65 
 1442      6420696E 
 1442      7400
 1443              	.LASF39:
 1444 01e1 436C6F63 		.ascii	"Clock_LCD_SetSourceRegister\000"
 1444      6B5F4C43 
 1444      445F5365 
 1444      74536F75 
 1444      72636552 
 1445              	.LASF25:
 1446 01fd 436C6F63 		.ascii	"Clock_LCD_GetModeRegister\000"
 1446      6B5F4C43 
ARM GAS  C:\Users\afne7\AppData\Local\Temp\cc5QgJIN.s 			page 37


 1446      445F4765 
 1446      744D6F64 
 1446      65526567 
 1447              	.LASF12:
 1448 0217 646F7562 		.ascii	"double\000"
 1448      6C6500
 1449              	.LASF16:
 1450 021e 436C6F63 		.ascii	"Clock_LCD_Start\000"
 1450      6B5F4C43 
 1450      445F5374 
 1450      61727400 
 1451              	.LASF31:
 1452 022e 656E6162 		.ascii	"enabled\000"
 1452      6C656400 
 1453              	.LASF36:
 1454 0236 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1454      43313120 
 1454      352E342E 
 1454      31203230 
 1454      31363036 
 1455 0269 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 1455      20726576 
 1455      6973696F 
 1455      6E203233 
 1455      37373135 
 1456 029c 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1456      66756E63 
 1456      74696F6E 
 1456      2D736563 
 1456      74696F6E 
 1457              	.LASF38:
 1458 02c4 433A5C55 		.ascii	"C:\\Users\\afne7\\Desktop\\SAFE\\Firmware\\LCD_test"
 1458      73657273 
 1458      5C61666E 
 1458      65375C44 
 1458      65736B74 
 1459 02f1 5C544654 		.ascii	"\\TFT_SSD1963\\TFT_test.cydsn\000"
 1459      5F535344 
 1459      31393633 
 1459      5C544654 
 1459      5F746573 
 1460              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
