#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Sat Jun 15 20:31:35 2024
# Process ID: 27748
# Current directory: E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/top.vds
# Journal file: E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1\vivado.jou
# Running On: maple, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 33968 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 488.109 ; gain = 181.344
Command: read_checkpoint -auto_incremental -incremental E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
WARNING: [Vivado_Tcl 4-1809] The reference checkpoint is from an old version of Vivado; A full resynthesis flow will be run
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13392
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1362.840 ; gain = 439.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/top.v:2]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/top.v:34]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/top.v:66]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/top.v:66]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/top.v:67]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/top.v:67]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/top.v:76]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/top.v:77]
INFO: [Synth 8-6157] synthesizing module 'create_block' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/create_block.v:1]
INFO: [Synth 8-6155] done synthesizing module 'create_block' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/create_block.v:1]
INFO: [Synth 8-6157] synthesizing module 'JudgeBound' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.srcs/sources_1/new/JudgeBound.v:1]
INFO: [Synth 8-6155] done synthesizing module 'JudgeBound' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.srcs/sources_1/new/JudgeBound.v:1]
INFO: [Synth 8-6157] synthesizing module 'pbdebounce' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/pbdebounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pbdebounce' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/pbdebounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'b_to_d' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.srcs/sources_1/new/b_to_d.v:1]
INFO: [Synth 8-6155] done synthesizing module 'b_to_d' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.srcs/sources_1/new/b_to_d.v:1]
INFO: [Synth 8-6157] synthesizing module 'DisplayNumber' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/DisplayNumber.v:1]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/clkdiv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/clkdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'DisplaySync' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/DisplaySync.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1b4' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/Mux4to1b4.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/Mux4to1/circuit/Mux4to1.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/Mux4to1/gates/AND_GATE.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/Mux4to1/gates/AND_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_4_INPUTS' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/Mux4to1/gates/OR_GATE_4_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_4_INPUTS' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/Mux4to1/gates/OR_GATE_4_INPUTS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/Mux4to1/circuit/Mux4to1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1b4' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/Mux4to1b4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DisplaySync' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/DisplaySync.v:1]
INFO: [Synth 8-6157] synthesizing module 'MyMC14495' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/MC14495.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MyMC14495' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/MC14495.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DisplayNumber' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/DisplayNumber.v:1]
INFO: [Synth 8-6157] synthesizing module 'show' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.srcs/sources_1/new/show.v:1]
INFO: [Synth 8-6157] synthesizing module 'cyan' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/cyan_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cyan' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/cyan_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'yellow' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/yellow_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'yellow' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/yellow_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'purple' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/purple_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'purple' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/purple_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'red' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/red_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'red' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/red_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'green' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/green_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'green' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/green_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blue' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/blue_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blue' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/blue_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'orange' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/orange_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'orange' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/orange_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'gray' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/gray_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gray' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/gray_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cover' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/cover_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cover' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/cover_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'over' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/over_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'over' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/.Xil/Vivado-27748-maple/realtime/over_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'show' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.srcs/sources_1/new/show.v:1]
INFO: [Synth 8-6157] synthesizing module 'vgac' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/vgac.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vgac' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/vgac.v:1]
WARNING: [Synth 8-7071] port 'rdn' of module 'vgac' is unconnected for instance 'v0' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/top.v:271]
WARNING: [Synth 8-7023] instance 'v0' of module 'vgac' has 11 connections declared, but only 10 given [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/top.v:271]
INFO: [Synth 8-6157] synthesizing module 'buzzer_driver' [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/buzzer_driver.v:1]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/buzzer_driver.v:11]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/buzzer_driver.v:12]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/buzzer_driver.v:13]
INFO: [Synth 8-6155] done synthesizing module 'buzzer_driver' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/buzzer_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/top.v:2]
WARNING: [Synth 8-3917] design top has port btn_x driven by constant 0
WARNING: [Synth 8-7129] Port block[198] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[197] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[196] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[195] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[194] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[193] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[192] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[191] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[188] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[187] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[186] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[185] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[184] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[183] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[182] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[181] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[178] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[177] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[176] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[175] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[174] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[173] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[172] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[171] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[168] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[167] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[166] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[165] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[164] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[163] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[162] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[161] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[158] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[157] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[156] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[155] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[154] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[153] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[152] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[151] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[148] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[147] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[146] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[145] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[144] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[143] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[142] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[141] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[138] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[137] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[136] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[135] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[134] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[133] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[132] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[131] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[128] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[127] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[126] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[125] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[124] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[123] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[122] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[121] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[118] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[117] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[116] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[115] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[114] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[113] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[112] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[111] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[108] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[107] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[106] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[105] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[104] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[103] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[102] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[101] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[98] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[97] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[96] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[95] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[94] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[93] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[92] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[91] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[88] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[87] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[86] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[85] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[84] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[83] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[82] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[81] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[78] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[77] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[76] in module JudgeBound is either unconnected or has no load
WARNING: [Synth 8-7129] Port block[75] in module JudgeBound is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1494.398 ; gain = 571.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1494.398 ; gain = 571.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1494.398 ; gain = 571.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1494.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/yellow/yellow/yellow_in_context.xdc] for cell 'show_up/ye'
Finished Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/yellow/yellow/yellow_in_context.xdc] for cell 'show_up/ye'
Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/green/green/green_in_context.xdc] for cell 'show_up/gr'
Finished Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/green/green/green_in_context.xdc] for cell 'show_up/gr'
Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/cyan/cyan/cyan_in_context.xdc] for cell 'show_up/cy'
Finished Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/cyan/cyan/cyan_in_context.xdc] for cell 'show_up/cy'
Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/cyan/cyan/cyan_in_context.xdc] for cell 'show_up/cy1'
Finished Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/cyan/cyan/cyan_in_context.xdc] for cell 'show_up/cy1'
Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/blue/blue/blue_in_context.xdc] for cell 'show_up/bl'
Finished Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/blue/blue/blue_in_context.xdc] for cell 'show_up/bl'
Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/purple/purple/purple_in_context.xdc] for cell 'show_up/pu'
Finished Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/purple/purple/purple_in_context.xdc] for cell 'show_up/pu'
Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/gray/gray/gray_in_context.xdc] for cell 'show_up/gr2'
Finished Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/gray/gray/gray_in_context.xdc] for cell 'show_up/gr2'
Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/red/red/red_in_context.xdc] for cell 'show_up/re'
Finished Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/red/red/red_in_context.xdc] for cell 'show_up/re'
Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/orange/orange/orange_in_context.xdc] for cell 'show_up/org'
Finished Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/orange/orange/orange_in_context.xdc] for cell 'show_up/org'
Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/cover/cover/cover_in_context.xdc] for cell 'show_up/co'
Finished Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/cover/cover/cover_in_context.xdc] for cell 'show_up/co'
Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/over/over/over_in_context.xdc] for cell 'show_up/ov'
Finished Parsing XDC File [e:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.gen/sources_1/ip/over/over/over_in_context.xdc] for cell 'show_up/ov'
Parsing XDC File [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/constraints.xdc]
Finished Parsing XDC File [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/sources/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1607.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1607.293 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.293 ; gain = 684.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.293 ; gain = 684.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for show_up/ye. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for show_up/gr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for show_up/cy. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for show_up/cy1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for show_up/bl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for show_up/pu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for show_up/gr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for show_up/re. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for show_up/org. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for show_up/co. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for show_up/ov. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.293 ; gain = 684.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1607.293 ; gain = 684.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              628 Bit    Registers := 1     
	              200 Bit    Registers := 6     
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input  200 Bit        Muxes := 10    
	  23 Input  200 Bit        Muxes := 1     
	   4 Input  128 Bit        Muxes := 1     
	   5 Input  128 Bit        Muxes := 1     
	   4 Input  127 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	  18 Input    1 Bit        Muxes := 1     
	  20 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port btn_x driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:02:00 . Memory (MB): peak = 1607.293 ; gain = 684.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:02:15 . Memory (MB): peak = 1607.293 ; gain = 684.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:04:26 . Memory (MB): peak = 1833.340 ; gain = 910.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:13 ; elapsed = 00:04:32 . Memory (MB): peak = 1833.340 ; gain = 910.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:16 ; elapsed = 00:04:40 . Memory (MB): peak = 1833.340 ; gain = 910.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:16 ; elapsed = 00:04:40 . Memory (MB): peak = 1833.340 ; gain = 910.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:16 ; elapsed = 00:04:41 . Memory (MB): peak = 1833.340 ; gain = 910.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:16 ; elapsed = 00:04:41 . Memory (MB): peak = 1833.340 ; gain = 910.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:16 ; elapsed = 00:04:41 . Memory (MB): peak = 1833.340 ; gain = 910.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:16 ; elapsed = 00:04:41 . Memory (MB): peak = 1833.340 ; gain = 910.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | buzzing/lyric_reg[626] | 157    | 3     | NO           | NO                 | YES               | 0      | 15      | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cyan          |         2|
|2     |yellow        |         1|
|3     |purple        |         1|
|4     |red           |         1|
|5     |green         |         1|
|6     |blue          |         1|
|7     |orange        |         1|
|8     |gray          |         1|
|9     |cover         |         1|
|10    |over          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |blue    |     1|
|2     |cover   |     1|
|3     |cyan    |     2|
|5     |gray    |     1|
|6     |green   |     1|
|7     |orange  |     1|
|8     |over    |     1|
|9     |purple  |     1|
|10    |red     |     1|
|11    |yellow  |     1|
|12    |BUFG    |     3|
|13    |CARRY4  |   198|
|14    |LUT1    |    88|
|15    |LUT2    |   243|
|16    |LUT3    |   427|
|17    |LUT4    |   938|
|18    |LUT5    |   734|
|19    |LUT6    |  2730|
|20    |MUXF7   |    18|
|21    |MUXF8   |     2|
|22    |SRLC32E |    15|
|23    |FDRE    |  1522|
|24    |FDSE    |     5|
|25    |IBUF    |     8|
|26    |OBUF    |    28|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:16 ; elapsed = 00:04:41 . Memory (MB): peak = 1833.340 ; gain = 910.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:00 ; elapsed = 00:04:34 . Memory (MB): peak = 1833.340 ; gain = 797.602
Synthesis Optimization Complete : Time (s): cpu = 00:02:16 ; elapsed = 00:04:42 . Memory (MB): peak = 1833.340 ; gain = 910.496
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1833.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1833.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 47f1014f
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:04:56 . Memory (MB): peak = 1833.340 ; gain = 1331.473
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1833.340 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/github/zju/LogicAndComputerFundermental/final_project/final_tetris/final_test4/final_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 20:36:47 2024...
