mer 16 nov 2022, 16:02:59, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do "cat run 5 us; q" 
# Start time: 16:02:59 on Nov 16,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading work.tb(tb)#1
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.conv_layer(conv_layer)#1
# Loading work.rom(rom)#29
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_MAIN_SEQ.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_MAIN_SEQ.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_15.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_15.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_16.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_16.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_17.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_17.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_18.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_18.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_19.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_19.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_20.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_20.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_21.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_21.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_22.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_22.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_23.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_23.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_24.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_24.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_25.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_25.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_26.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_26.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_27.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_27.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_28.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_28.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Warning: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 16:02:59 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

mer 16 nov 2022, 16:03:00, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do "cat run 5 us; q" 
# Start time: 16:03:00 on Nov 16,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading work.tb(tb)#1
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.conv_layer(conv_layer)#1
# Loading work.rom(rom)#29
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_MAIN_SEQ.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_MAIN_SEQ.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_15.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_15.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_16.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_16.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_17.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_17.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_18.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_18.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_19.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_19.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_20.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_20.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_21.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_21.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_22.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_22.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_23.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_23.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_24.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_24.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_25.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_25.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_26.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_26.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_27.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_27.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_28.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_28.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Warning: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 16:03:00 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

mer 16 nov 2022, 16:04:59, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do "cat run 5 us; q" 
# Start time: 16:04:59 on Nov 16,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading work.tb(tb)#1
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.conv_layer(conv_layer)#1
# Loading work.rom(rom)#29
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_MAIN_SEQ.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_MAIN_SEQ.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_15.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_15.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_16.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_16.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_17.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_17.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_18.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_18.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_19.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_19.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_20.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_20.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_21.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_21.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_22.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_22.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_23.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_23.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_24.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_24.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_25.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_25.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_26.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_26.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_27.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_27.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_28.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_28.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Warning: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 16:04:59 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

mer 16 nov 2022, 16:05:45, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do "cat run 5 us; q" 
# Start time: 16:05:45 on Nov 16,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading work.tb(tb)#1
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.conv_layer(conv_layer)#1
# Loading work.rom(rom)#29
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_MAIN_SEQ.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_MAIN_SEQ.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_15.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_15.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_16.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_16.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_17.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_17.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_18.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_18.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_19.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_19.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_20.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_20.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_21.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_21.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_22.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_22.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_23.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_23.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_24.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_24.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_25.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_25.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_26.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_26.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_27.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_27.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_28.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_28.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Warning: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 16:05:45 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

mer 16 nov 2022, 16:18:10, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do "cat run 5 us; q" 
# Start time: 16:18:09 on Nov 16,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading work.tb(tb)#1
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.conv_layer(conv_layer)#1
# Loading work.rom(rom)#29
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_MAIN_SEQ.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_MAIN_SEQ.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_15.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_15.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_16.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_16.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_17.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_17.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_18.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_18.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_19.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_19.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_20.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_20.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_21.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_21.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_22.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_22.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_23.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_23.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_24.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_24.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_25.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_25.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_26.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_26.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_27.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_27.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_28.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_28.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Warning: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 16:18:10 on Nov 16,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1

mer 16 nov 2022, 16:18:11, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do "cat run 5 us; q" 
# Start time: 16:18:10 on Nov 16,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading work.tb(tb)#1
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.conv_layer(conv_layer)#1
# Loading work.rom(rom)#29
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_MAIN_SEQ.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_MAIN_SEQ.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_15.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_15.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_16.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_16.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_17.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_17.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_18.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_18.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_19.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_19.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_20.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_20.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_21.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_21.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_22.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_22.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_23.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_23.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_24.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_24.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_25.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_25.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_26.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_26.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_27.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_27.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_28.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_28.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Warning: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 16:18:11 on Nov 16,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1

mer 16 nov 2022, 16:18:12, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do "cat run 5 us; q" 
# Start time: 16:18:11 on Nov 16,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading work.tb(tb)#1
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.conv_layer(conv_layer)#1
# Loading work.rom(rom)#29
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_MAIN_SEQ.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_MAIN_SEQ.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/mainSequence File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(2)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(3)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(4)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(5)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(6)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(7)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(8)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(9)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(10)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(11)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(12)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(13)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(14)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_15.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_15.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(15)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_16.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_16.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(16)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_17.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_17.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(17)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_18.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_18.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(18)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_19.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_19.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(19)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_20.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_20.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(20)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_21.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_21.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(21)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_22.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_22.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(22)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_23.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_23.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(23)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_24.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_24.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(24)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_25.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_25.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(25)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_26.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_26.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(26)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_27.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_27.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(27)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_SEQ_28.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File finished when counter was 159
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: File ended before filling the memory. 96 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_SEQ_28.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/otherSeqs(28)/otherSequences File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Warning: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/conv_layer_fc_1/../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 16:18:12 on Nov 16,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1

mer 16 nov 2022, 18:34:20, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do "force -freeze /tb/CL/channels_generate(1)/C/systolicArray/c_mat(26,10)(2) 0; run 5 us; q" 
# Start time: 18:34:19 on Nov 16,2022
# ** Error (suppressible): (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 18:34:19 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

mer 16 nov 2022, 18:34:21, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do "force -freeze /tb/CL/channels_generate(1)/C/systolicArray/c_mat(26,10)(2) 0; run 5 us; q" 
# Start time: 18:34:20 on Nov 16,2022
# ** Error (suppressible): (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 18:34:20 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

mer 16 nov 2022, 18:34:21, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do "force -freeze /tb/CL/channels_generate(1)/C/systolicArray/c_mat(26,10)(2) 0; run 5 us; q" 
# Start time: 18:34:21 on Nov 16,2022
# ** Error (suppressible): (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 18:34:21 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

mer 16 nov 2022, 18:34:22, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do "force -freeze /tb/CL/channels_generate(1)/C/systolicArray/c_mat(26,10)(2) 0; run 5 us; q" 
# Start time: 18:34:22 on Nov 16,2022
# ** Error (suppressible): (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 18:34:22 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

mer 23 nov 2022, 19:42:09, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 19:42:08 on Nov 23,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.counter(counter)#2
# Loading work.counter(counter)#3
# Loading work.counter(counter)#4
# Loading work.counter(counter)#5
# Loading work.counter(counter)#6
# Loading work.counter(counter)#7
# Loading work.counter(counter)#8
# Loading work.counter(counter)#9
# Loading work.counter(counter)#10
# Loading work.counter(counter)#11
# Loading work.counter(counter)#12
# Loading work.counter(counter)#13
# Loading work.counter(counter)#14
# Loading work.rom(rom)#1
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# Loading work.muxer_generic(muxer_generic)#1
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 19:42:09 on Nov 23,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2

mer 23 nov 2022, 19:42:10, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 19:42:10 on Nov 23,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.counter(counter)#2
# Loading work.counter(counter)#3
# Loading work.counter(counter)#4
# Loading work.counter(counter)#5
# Loading work.counter(counter)#6
# Loading work.counter(counter)#7
# Loading work.counter(counter)#8
# Loading work.counter(counter)#9
# Loading work.counter(counter)#10
# Loading work.counter(counter)#11
# Loading work.counter(counter)#12
# Loading work.counter(counter)#13
# Loading work.counter(counter)#14
# Loading work.rom(rom)#1
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_0_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_1_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_2_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 89
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 166 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./data/HW_SIM_FILES/HW_SIM_RED_3_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# Loading work.muxer_generic(muxer_generic)#1
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./data/HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./data/HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 19:42:10 on Nov 23,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

ven 25 nov 2022, 11:46:50, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 11:46:49 on Nov 25,2022
# ** Error (suppressible): (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 11:46:49 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

ven 25 nov 2022, 11:47:10, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 11:47:09 on Nov 25,2022
# ** Error (suppressible): (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 11:47:09 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

ven 25 nov 2022, 11:48:38, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 11:48:37 on Nov 25,2022
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#9
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#10
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#11
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#12
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#13
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#14
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#15
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 11:48:38 on Nov 25,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1

dom 27 nov 2022, 00:40:05, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 00:40:05 on Nov 27,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#9
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#10
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#11
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#12
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#13
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#14
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#15
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 00:40:05 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

dom 27 nov 2022, 00:40:49, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 00:40:48 on Nov 27,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#9
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#10
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#11
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#12
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#13
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#14
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#15
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 00:40:48 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

dom 27 nov 2022, 00:41:33, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 00:41:33 on Nov 27,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#9
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(8)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#10
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(9)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#11
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(10)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#12
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(11)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#13
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(12)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#14
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(13)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#15
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(14)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_8.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_8.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(8)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_9.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_9.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(9)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_10.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_10.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(10)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_11.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_11.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(11)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_12.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_12.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(12)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_13.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_13.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(13)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_14.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 28 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_14.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(14)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 00:41:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

lun 28 nov 2022, 18:20:16, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 18:20:15 on Nov 28,2022
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:20:15 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

lun 28 nov 2022, 18:20:50, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 18:20:49 on Nov 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 483
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 1564 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:20:50 on Nov 28,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1

lun 28 nov 2022, 18:23:47, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 18:23:46 on Nov 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:23:47 on Nov 28,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1

lun 28 nov 2022, 18:24:49, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 18:24:48 on Nov 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:24:49 on Nov 28,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1

lun 28 nov 2022, 18:28:59, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 18:28:58 on Nov 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:28:59 on Nov 28,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1

lun 28 nov 2022, 18:33:12, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 18:33:12 on Nov 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:33:12 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

lun 28 nov 2022, 18:33:59, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 5 us; q" 
# Start time: 18:33:59 on Nov 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:33:59 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

lun 28 nov 2022, 18:37:34, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 1 ms; q" 
# Start time: 18:37:34 on Nov 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:37:34 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

lun 28 nov 2022, 18:37:38, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 1 ms; q" 
# Start time: 18:37:37 on Nov 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:37:38 on Nov 28,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1

lun 28 nov 2022, 18:37:42, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 1 ms; q" 
# Start time: 18:37:41 on Nov 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:37:41 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

lun 28 nov 2022, 18:37:46, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 1 ms; q" 
# Start time: 18:37:45 on Nov 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:37:45 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

lun 28 nov 2022, 18:37:49, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 1 ms; q" 
# Start time: 18:37:49 on Nov 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:37:49 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

lun 28 nov 2022, 18:38:41, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 1 ms; q" 
# Start time: 18:38:40 on Nov 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:38:40 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

lun 28 nov 2022, 18:41:25, CET

Reading pref.tcl

# 2021.2

# vsim -c work.tb -do " run 1 ms; q" 
# Start time: 18:41:24 on Nov 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading thesis.bitarrays(body)
# Loading thesis.filefunctions(body)
# Loading work.tb(tb)#1
# Loading work.counter(counter)#1
# Loading work.rom(rom)#2
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(1)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#3
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(2)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#4
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(3)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#5
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(4)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#6
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(5)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#7
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(6)/r File: ../rom/rom.vhd
# Loading work.rom(rom)#8
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(0)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(1)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(2)/roms(7)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_1.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(1)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_2.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_2.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(2)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_3.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_3.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(3)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_4.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_4.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(4)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_5.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_5.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(5)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_6.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_6.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(6)/r File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/HW_SIM_SEQ_7.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File finished when counter was 1311
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: File ended before filling the memory. 736 additional zero padding added. 
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# ** Note: ROM Setup finished. file(./HW_SIM_FILES/HW_SIM_SEQ_7.DAT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/sequencesInputs(3)/roms(7)/r File: ../rom/rom.vhd
# Loading work.channel(channel)#1
# ** Warning: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Note: Reading file ./HW_SIM_FILES/WEIGHTS_1.DAT...
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: ../rom/rom.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "./HW_SIM_FILES/WEIGHTS_1.DAT" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb/CL/channels_generate(1)/C/weightsMemory File: /home/salvo/Documenti/Tesi/hardware_models/thesis_lib/./package_fileFunctions.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:41:24 on Nov 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1

