
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000daac  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fb4  0800dc40  0800dc40  0000ec40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ebf4  0800ebf4  000101e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ebf4  0800ebf4  0000fbf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ebfc  0800ebfc  000101e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ebfc  0800ebfc  0000fbfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ec00  0800ec00  0000fc00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800ec04  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000101e4  2**0
                  CONTENTS
 10 .bss          00005224  200001e4  200001e4  000101e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005408  20005408  000101e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000101e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f212  00000000  00000000  00010214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000048bb  00000000  00000000  0002f426  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b98  00000000  00000000  00033ce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000157a  00000000  00000000  00035880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025cff  00000000  00000000  00036dfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001faf6  00000000  00000000  0005caf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e085d  00000000  00000000  0007c5ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015ce4c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000838c  00000000  00000000  0015ce90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  0016521c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dc24 	.word	0x0800dc24

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800dc24 	.word	0x0800dc24

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <_ICM20948_SelectUserBank>:
 * @param hi2c I2C handle
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param userBankNum User bank number (0-3)
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, int userBankNum) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b08a      	sub	sp, #40	@ 0x28
 8000ed8:	af04      	add	r7, sp, #16
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	460b      	mov	r3, r1
 8000ede:	607a      	str	r2, [r7, #4]
 8000ee0:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status = HAL_OK;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	75fb      	strb	r3, [r7, #23]
    uint8_t writeData = userBankNum << 4; // Shift to bits 4-7
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	011b      	lsls	r3, r3, #4
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	757b      	strb	r3, [r7, #21]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8000ef0:	7afb      	ldrb	r3, [r7, #11]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d101      	bne.n	8000efa <_ICM20948_SelectUserBank+0x26>
 8000ef6:	2368      	movs	r3, #104	@ 0x68
 8000ef8:	e000      	b.n	8000efc <_ICM20948_SelectUserBank+0x28>
 8000efa:	2369      	movs	r3, #105	@ 0x69
 8000efc:	75bb      	strb	r3, [r7, #22]

    status = HAL_I2C_Mem_Write(
 8000efe:	7dbb      	ldrb	r3, [r7, #22]
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	b299      	uxth	r1, r3
 8000f06:	230a      	movs	r3, #10
 8000f08:	9302      	str	r3, [sp, #8]
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	9301      	str	r3, [sp, #4]
 8000f0e:	f107 0315 	add.w	r3, r7, #21
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	2301      	movs	r3, #1
 8000f16:	227f      	movs	r2, #127	@ 0x7f
 8000f18:	68f8      	ldr	r0, [r7, #12]
 8000f1a:	f003 fd73 	bl	8004a04 <HAL_I2C_Mem_Write>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	75fb      	strb	r3, [r7, #23]
        I2C_MEMADD_SIZE_8BIT,
        &writeData,
        I2C_MEMADD_SIZE_8BIT,
        10);

    return status;
 8000f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3718      	adds	r7, #24
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <_ICM20948_WriteByte>:
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param registerAddress Register address to write to
 * @param writeData Data to write
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t registerAddress, uint8_t writeData) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b088      	sub	sp, #32
 8000f30:	af04      	add	r7, sp, #16
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	4608      	mov	r0, r1
 8000f36:	4611      	mov	r1, r2
 8000f38:	461a      	mov	r2, r3
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	70fb      	strb	r3, [r7, #3]
 8000f3e:	460b      	mov	r3, r1
 8000f40:	70bb      	strb	r3, [r7, #2]
 8000f42:	4613      	mov	r3, r2
 8000f44:	707b      	strb	r3, [r7, #1]
    HAL_StatusTypeDef status = HAL_OK;
 8000f46:	2300      	movs	r3, #0
 8000f48:	73fb      	strb	r3, [r7, #15]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8000f4a:	78fb      	ldrb	r3, [r7, #3]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d101      	bne.n	8000f54 <_ICM20948_WriteByte+0x28>
 8000f50:	2368      	movs	r3, #104	@ 0x68
 8000f52:	e000      	b.n	8000f56 <_ICM20948_WriteByte+0x2a>
 8000f54:	2369      	movs	r3, #105	@ 0x69
 8000f56:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Write(
 8000f58:	7bbb      	ldrb	r3, [r7, #14]
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	b299      	uxth	r1, r3
 8000f60:	78bb      	ldrb	r3, [r7, #2]
 8000f62:	b29a      	uxth	r2, r3
 8000f64:	230a      	movs	r3, #10
 8000f66:	9302      	str	r3, [sp, #8]
 8000f68:	2301      	movs	r3, #1
 8000f6a:	9301      	str	r3, [sp, #4]
 8000f6c:	1c7b      	adds	r3, r7, #1
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	2301      	movs	r3, #1
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f003 fd46 	bl	8004a04 <HAL_I2C_Mem_Write>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	73fb      	strb	r3, [r7, #15]
        I2C_MEMADD_SIZE_8BIT,
        &writeData,
        I2C_MEMADD_SIZE_8BIT,
        10);

    return status;
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <_ICM20948_BurstRead>:
 * @param startAddress Starting register address
 * @param amountOfRegistersToRead Number of registers to read
 * @param readData Buffer to store read data
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_BurstRead(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t startAddress, uint16_t amountOfRegistersToRead, uint8_t *readData) {
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b088      	sub	sp, #32
 8000f8a:	af04      	add	r7, sp, #16
 8000f8c:	6078      	str	r0, [r7, #4]
 8000f8e:	4608      	mov	r0, r1
 8000f90:	4611      	mov	r1, r2
 8000f92:	461a      	mov	r2, r3
 8000f94:	4603      	mov	r3, r0
 8000f96:	70fb      	strb	r3, [r7, #3]
 8000f98:	460b      	mov	r3, r1
 8000f9a:	70bb      	strb	r3, [r7, #2]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	803b      	strh	r3, [r7, #0]
    HAL_StatusTypeDef status = HAL_OK;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	73fb      	strb	r3, [r7, #15]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8000fa4:	78fb      	ldrb	r3, [r7, #3]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d101      	bne.n	8000fae <_ICM20948_BurstRead+0x28>
 8000faa:	2368      	movs	r3, #104	@ 0x68
 8000fac:	e000      	b.n	8000fb0 <_ICM20948_BurstRead+0x2a>
 8000fae:	2369      	movs	r3, #105	@ 0x69
 8000fb0:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Read(
 8000fb2:	7bbb      	ldrb	r3, [r7, #14]
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	b299      	uxth	r1, r3
 8000fba:	78bb      	ldrb	r3, [r7, #2]
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	230a      	movs	r3, #10
 8000fc0:	9302      	str	r3, [sp, #8]
 8000fc2:	883b      	ldrh	r3, [r7, #0]
 8000fc4:	9301      	str	r3, [sp, #4]
 8000fc6:	69bb      	ldr	r3, [r7, #24]
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	2301      	movs	r3, #1
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f003 fe13 	bl	8004bf8 <HAL_I2C_Mem_Read>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	73fb      	strb	r3, [r7, #15]
        I2C_MEMADD_SIZE_8BIT,
        readData,
        amountOfRegistersToRead,
        10);

    return status;
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3710      	adds	r7, #16
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <ICM20948_isI2cAddress1>:
/**
 * @brief Check if ICM20948 is available at I2C address 1 (0x68)
 * @param hi2c I2C handle
 * @retval 1 if device found, 0 if not found
 */
uint8_t ICM20948_isI2cAddress1(I2C_HandleTypeDef *hi2c) {
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef addressStatus = HAL_I2C_IsDeviceReady(hi2c, ICM20948__I2C_SLAVE_ADDRESS_1 << 1, 2, 10);
 8000fe8:	230a      	movs	r3, #10
 8000fea:	2202      	movs	r2, #2
 8000fec:	21d0      	movs	r1, #208	@ 0xd0
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f004 f834 	bl	800505c <HAL_I2C_IsDeviceReady>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73fb      	strb	r3, [r7, #15]
    return (addressStatus == HAL_OK) ? 1 : 0;
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	bf0c      	ite	eq
 8000ffe:	2301      	moveq	r3, #1
 8001000:	2300      	movne	r3, #0
 8001002:	b2db      	uxtb	r3, r3
}
 8001004:	4618      	mov	r0, r3
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <ICM20948_isI2cAddress2>:
/**
 * @brief Check if ICM20948 is available at I2C address 2 (0x69)
 * @param hi2c I2C handle
 * @retval 1 if device found, 0 if not found
 */
uint8_t ICM20948_isI2cAddress2(I2C_HandleTypeDef *hi2c) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef addressStatus = HAL_I2C_IsDeviceReady(hi2c, ICM20948__I2C_SLAVE_ADDRESS_2 << 1, 2, 10);
 8001014:	230a      	movs	r3, #10
 8001016:	2202      	movs	r2, #2
 8001018:	21d2      	movs	r1, #210	@ 0xd2
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f004 f81e 	bl	800505c <HAL_I2C_IsDeviceReady>
 8001020:	4603      	mov	r3, r0
 8001022:	73fb      	strb	r3, [r7, #15]
    return (addressStatus == HAL_OK) ? 1 : 0;
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	2b00      	cmp	r3, #0
 8001028:	bf0c      	ite	eq
 800102a:	2301      	moveq	r3, #1
 800102c:	2300      	movne	r3, #0
 800102e:	b2db      	uxtb	r3, r3
}
 8001030:	4618      	mov	r0, r3
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <ICM20948_init>:
 * @param hi2c I2C handle
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param selectGyroSensitivity Gyroscope sensitivity setting
 * @retval None
 */
void ICM20948_init(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t selectGyroSensitivity) {
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	460b      	mov	r3, r1
 8001042:	70fb      	strb	r3, [r7, #3]
 8001044:	4613      	mov	r3, r2
 8001046:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status = HAL_OK;
 8001048:	2300      	movs	r3, #0
 800104a:	73fb      	strb	r3, [r7, #15]

    // Select User Bank 0
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800104c:	78fb      	ldrb	r3, [r7, #3]
 800104e:	2200      	movs	r2, #0
 8001050:	4619      	mov	r1, r3
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f7ff ff3e 	bl	8000ed4 <_ICM20948_SelectUserBank>
 8001058:	4603      	mov	r3, r0
 800105a:	73fb      	strb	r3, [r7, #15]

    // Reset the device
    status = _ICM20948_WriteByte(
 800105c:	78f9      	ldrb	r1, [r7, #3]
 800105e:	2380      	movs	r3, #128	@ 0x80
 8001060:	2206      	movs	r2, #6
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f7ff ff62 	bl	8000f2c <_ICM20948_WriteByte>
 8001068:	4603      	mov	r3, r0
 800106a:	73fb      	strb	r3, [r7, #15]
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
        ICM20948_RESET);

    HAL_Delay(200); // Wait for reset to complete
 800106c:	20c8      	movs	r0, #200	@ 0xc8
 800106e:	f003 f807 	bl	8004080 <HAL_Delay>

    // Set clock source to auto-select
    status = _ICM20948_WriteByte(
 8001072:	78f9      	ldrb	r1, [r7, #3]
 8001074:	2301      	movs	r3, #1
 8001076:	2206      	movs	r2, #6
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff ff57 	bl	8000f2c <_ICM20948_WriteByte>
 800107e:	4603      	mov	r3, r0
 8001080:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
        ICM20948_AUTO_SELECT_CLOCK);

    // Configure power management 2 (enable gyro and accel)
    status = _ICM20948_WriteByte(
 8001082:	78f9      	ldrb	r1, [r7, #3]
 8001084:	2300      	movs	r3, #0
 8001086:	2207      	movs	r2, #7
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff ff4f 	bl	8000f2c <_ICM20948_WriteByte>
 800108e:	4603      	mov	r3, r0
 8001090:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
        0x00); // Enable all sensors

    // Select User Bank 2 for gyro configuration
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 8001092:	78fb      	ldrb	r3, [r7, #3]
 8001094:	2202      	movs	r2, #2
 8001096:	4619      	mov	r1, r3
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f7ff ff1b 	bl	8000ed4 <_ICM20948_SelectUserBank>
 800109e:	4603      	mov	r3, r0
 80010a0:	73fb      	strb	r3, [r7, #15]

    // Configure gyroscope
    // Note: selectGyroSensitivity constants are already pre-shifted to bits [2:1].
    // Do NOT shift again here.
    status = _ICM20948_WriteByte(
 80010a2:	78bb      	ldrb	r3, [r7, #2]
 80010a4:	f043 0318 	orr.w	r3, r3, #24
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	78f9      	ldrb	r1, [r7, #3]
 80010ac:	2201      	movs	r2, #1
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f7ff ff3c 	bl	8000f2c <_ICM20948_WriteByte>
 80010b4:	4603      	mov	r3, r0
 80010b6:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
        (3 << GYRO_DLPFCFG_BIT) | (selectGyroSensitivity) | (EN_GRYO_DLPF << GYRO_FCHOICE_BIT));

    // Configure accelerometer (enable and set sensitivity)
    status = _ICM20948_WriteByte(
 80010b8:	78f9      	ldrb	r1, [r7, #3]
 80010ba:	2319      	movs	r3, #25
 80010bc:	2214      	movs	r2, #20
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff ff34 	bl	8000f2c <_ICM20948_WriteByte>
 80010c4:	4603      	mov	r3, r0
 80010c6:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
        3 << BIT_3 | ACCEL_FULL_SCALE_2G << BIT_1 | 0x01 << BIT_0);

    // Set sample rate divider
    status = _ICM20948_WriteByte(
 80010c8:	78f9      	ldrb	r1, [r7, #3]
 80010ca:	2304      	movs	r3, #4
 80010cc:	2200      	movs	r2, #0
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f7ff ff2c 	bl	8000f2c <_ICM20948_WriteByte>
 80010d4:	4603      	mov	r3, r0
 80010d6:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__GYRO_SMPLRT_DIV__REGISTER,
        0x04); // Sample rate = 1.125 kHz / (1 + 4) = 225 Hz

    // Return to User Bank 0
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 80010d8:	78fb      	ldrb	r3, [r7, #3]
 80010da:	2200      	movs	r2, #0
 80010dc:	4619      	mov	r1, r3
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff fef8 	bl	8000ed4 <_ICM20948_SelectUserBank>
 80010e4:	4603      	mov	r3, r0
 80010e6:	73fb      	strb	r3, [r7, #15]

    // Configure interrupt pin
    status = _ICM20948_WriteByte(
 80010e8:	78f9      	ldrb	r1, [r7, #3]
 80010ea:	2302      	movs	r3, #2
 80010ec:	220f      	movs	r2, #15
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff ff1c 	bl	8000f2c <_ICM20948_WriteByte>
 80010f4:	4603      	mov	r3, r0
 80010f6:	73fb      	strb	r3, [r7, #15]
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
        0x02);
}
 80010f8:	bf00      	nop
 80010fa:	3710      	adds	r7, #16
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <ICM20948_readGyroscope_Z>:
 */
 void ICM20948_readGyroscope_Z(I2C_HandleTypeDef * hi2c,
    uint8_t const selectI2cAddress,
    uint8_t const selectGyroSensitivity,
    int16_t *gyroZ)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af02      	add	r7, sp, #8
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	607b      	str	r3, [r7, #4]
 800110a:	460b      	mov	r3, r1
 800110c:	72fb      	strb	r3, [r7, #11]
 800110e:	4613      	mov	r3, r2
 8001110:	72bb      	strb	r3, [r7, #10]
// Read 2 bytes starting from GYRO_ZOUT_H
_ICM20948_BurstRead(hi2c, selectI2cAddress,
 8001112:	7af9      	ldrb	r1, [r7, #11]
 8001114:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <ICM20948_readGyroscope_Z+0x44>)
 8001116:	9300      	str	r3, [sp, #0]
 8001118:	2302      	movs	r3, #2
 800111a:	2237      	movs	r2, #55	@ 0x37
 800111c:	68f8      	ldr	r0, [r7, #12]
 800111e:	f7ff ff32 	bl	8000f86 <_ICM20948_BurstRead>
ICM20948__USER_BANK_0__GYRO_ZOUT_H__REGISTER,
2, readGyroDataZ);

// Return RAW counts (signed 16-bit). Scale in float at the IMU layer.
*gyroZ = (int16_t)((readGyroDataZ[0] << 8) | readGyroDataZ[1]);
 8001122:	4b08      	ldr	r3, [pc, #32]	@ (8001144 <ICM20948_readGyroscope_Z+0x44>)
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	b21b      	sxth	r3, r3
 8001128:	021b      	lsls	r3, r3, #8
 800112a:	b21a      	sxth	r2, r3
 800112c:	4b05      	ldr	r3, [pc, #20]	@ (8001144 <ICM20948_readGyroscope_Z+0x44>)
 800112e:	785b      	ldrb	r3, [r3, #1]
 8001130:	b21b      	sxth	r3, r3
 8001132:	4313      	orrs	r3, r2
 8001134:	b21a      	sxth	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	801a      	strh	r2, [r3, #0]
}
 800113a:	bf00      	nop
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000200 	.word	0x20000200

08001148 <control_is_due>:
static uint8_t first_sample = 1;

// Foreground scheduling flag: set by TIM5 ISR, consumed in main loop/task
static volatile uint8_t control_due = 0;

uint8_t control_is_due(void) { return control_due; }
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
 800114c:	4b03      	ldr	r3, [pc, #12]	@ (800115c <control_is_due+0x14>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b2db      	uxtb	r3, r3
 8001152:	4618      	mov	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	200002b8 	.word	0x200002b8

08001160 <control_clear_due>:
void control_clear_due(void) { control_due = 0; }
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
 8001164:	4b03      	ldr	r3, [pc, #12]	@ (8001174 <control_clear_due+0x14>)
 8001166:	2200      	movs	r2, #0
 8001168:	701a      	strb	r2, [r3, #0]
 800116a:	bf00      	nop
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	200002b8 	.word	0x200002b8

08001178 <control_init>:

void control_init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
    const fp32 gains[3] = { PID_KP, PID_KI, PID_KD };
 800117e:	4a19      	ldr	r2, [pc, #100]	@ (80011e4 <control_init+0x6c>)
 8001180:	1d3b      	adds	r3, r7, #4
 8001182:	ca07      	ldmia	r2, {r0, r1, r2}
 8001184:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    PID_init_with_dt(&pid_left, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 8001188:	1d3b      	adds	r3, r7, #4
 800118a:	eddf 1a17 	vldr	s3, [pc, #92]	@ 80011e8 <control_init+0x70>
 800118e:	ed9f 1a17 	vldr	s2, [pc, #92]	@ 80011ec <control_init+0x74>
 8001192:	eddf 0a16 	vldr	s1, [pc, #88]	@ 80011ec <control_init+0x74>
 8001196:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 80011f0 <control_init+0x78>
 800119a:	4619      	mov	r1, r3
 800119c:	4815      	ldr	r0, [pc, #84]	@ (80011f4 <control_init+0x7c>)
 800119e:	f002 f86f 	bl	8003280 <PID_init_with_dt>
    PID_init_with_dt(&pid_right, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	eddf 1a10 	vldr	s3, [pc, #64]	@ 80011e8 <control_init+0x70>
 80011a8:	ed9f 1a10 	vldr	s2, [pc, #64]	@ 80011ec <control_init+0x74>
 80011ac:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 80011ec <control_init+0x74>
 80011b0:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 80011f0 <control_init+0x78>
 80011b4:	4619      	mov	r1, r3
 80011b6:	4810      	ldr	r0, [pc, #64]	@ (80011f8 <control_init+0x80>)
 80011b8:	f002 f862 	bl	8003280 <PID_init_with_dt>

    // Initialize encoder baselines
    last_left_counts = motor_get_left_encoder_counts();
 80011bc:	f001 fa94 	bl	80026e8 <motor_get_left_encoder_counts>
 80011c0:	4603      	mov	r3, r0
 80011c2:	4a0e      	ldr	r2, [pc, #56]	@ (80011fc <control_init+0x84>)
 80011c4:	6013      	str	r3, [r2, #0]
    last_right_counts = motor_get_right_encoder_counts();
 80011c6:	f001 fa9d 	bl	8002704 <motor_get_right_encoder_counts>
 80011ca:	4603      	mov	r3, r0
 80011cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001200 <control_init+0x88>)
 80011ce:	6013      	str	r3, [r2, #0]
    first_sample = 1;
 80011d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001204 <control_init+0x8c>)
 80011d2:	2201      	movs	r2, #1
 80011d4:	701a      	strb	r2, [r3, #0]

    // Start TIM5 at 100 Hz in interrupt mode
    HAL_TIM_Base_Start_IT(&htim5);
 80011d6:	480c      	ldr	r0, [pc, #48]	@ (8001208 <control_init+0x90>)
 80011d8:	f005 f8f2 	bl	80063c0 <HAL_TIM_Base_Start_IT>
}
 80011dc:	bf00      	nop
 80011de:	3710      	adds	r7, #16
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	0800dc40 	.word	0x0800dc40
 80011e8:	3c23d70a 	.word	0x3c23d70a
 80011ec:	42200000 	.word	0x42200000
 80011f0:	42c80000 	.word	0x42c80000
 80011f4:	20000204 	.word	0x20000204
 80011f8:	20000250 	.word	0x20000250
 80011fc:	200002b0 	.word	0x200002b0
 8001200:	200002b4 	.word	0x200002b4
 8001204:	20000000 	.word	0x20000000
 8001208:	200003f8 	.word	0x200003f8

0800120c <control_set_target_ticks_per_dt>:

void control_set_target_ticks_per_dt(int32_t left_ticks, int32_t right_ticks)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
    target_left_ticks_dt = left_ticks;
 8001216:	4a06      	ldr	r2, [pc, #24]	@ (8001230 <control_set_target_ticks_per_dt+0x24>)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6013      	str	r3, [r2, #0]
    target_right_ticks_dt = right_ticks;
 800121c:	4a05      	ldr	r2, [pc, #20]	@ (8001234 <control_set_target_ticks_per_dt+0x28>)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	6013      	str	r3, [r2, #0]
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	2000029c 	.word	0x2000029c
 8001234:	200002a0 	.word	0x200002a0

08001238 <control_sync_encoders>:

void control_sync_encoders(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
    // When another module resets encoder counters, realign our baselines
    // and skip one sample to avoid a large spurious delta fighting the PID.
    last_left_counts = motor_get_left_encoder_counts();
 800123c:	f001 fa54 	bl	80026e8 <motor_get_left_encoder_counts>
 8001240:	4603      	mov	r3, r0
 8001242:	4a06      	ldr	r2, [pc, #24]	@ (800125c <control_sync_encoders+0x24>)
 8001244:	6013      	str	r3, [r2, #0]
    last_right_counts = motor_get_right_encoder_counts();
 8001246:	f001 fa5d 	bl	8002704 <motor_get_right_encoder_counts>
 800124a:	4603      	mov	r3, r0
 800124c:	4a04      	ldr	r2, [pc, #16]	@ (8001260 <control_sync_encoders+0x28>)
 800124e:	6013      	str	r3, [r2, #0]
    first_sample = 1;
 8001250:	4b04      	ldr	r3, [pc, #16]	@ (8001264 <control_sync_encoders+0x2c>)
 8001252:	2201      	movs	r2, #1
 8001254:	701a      	strb	r2, [r3, #0]
}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200002b0 	.word	0x200002b0
 8001260:	200002b4 	.word	0x200002b4
 8001264:	20000000 	.word	0x20000000

08001268 <control_step>:

// Runs at 100 Hz from TIM5 ISR
void control_step(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08a      	sub	sp, #40	@ 0x28
 800126c:	af00      	add	r7, sp, #0
    // Measure delta counts every 10 ms
    int32_t cur_left = motor_get_left_encoder_counts();
 800126e:	f001 fa3b 	bl	80026e8 <motor_get_left_encoder_counts>
 8001272:	6238      	str	r0, [r7, #32]
    int32_t cur_right = motor_get_right_encoder_counts();
 8001274:	f001 fa46 	bl	8002704 <motor_get_right_encoder_counts>
 8001278:	61f8      	str	r0, [r7, #28]

    int32_t dl = cur_left - last_left_counts;
 800127a:	4b59      	ldr	r3, [pc, #356]	@ (80013e0 <control_step+0x178>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	6a3a      	ldr	r2, [r7, #32]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	61bb      	str	r3, [r7, #24]
    int32_t dr = cur_right - last_right_counts;
 8001284:	4b57      	ldr	r3, [pc, #348]	@ (80013e4 <control_step+0x17c>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	69fa      	ldr	r2, [r7, #28]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	617b      	str	r3, [r7, #20]

    last_left_counts = cur_left;
 800128e:	4a54      	ldr	r2, [pc, #336]	@ (80013e0 <control_step+0x178>)
 8001290:	6a3b      	ldr	r3, [r7, #32]
 8001292:	6013      	str	r3, [r2, #0]
    last_right_counts = cur_right;
 8001294:	4a53      	ldr	r2, [pc, #332]	@ (80013e4 <control_step+0x17c>)
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	6013      	str	r3, [r2, #0]

    if (first_sample) {
 800129a:	4b53      	ldr	r3, [pc, #332]	@ (80013e8 <control_step+0x180>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d003      	beq.n	80012aa <control_step+0x42>
        // Skip control on first sample (no valid speed yet)
        first_sample = 0;
 80012a2:	4b51      	ldr	r3, [pc, #324]	@ (80013e8 <control_step+0x180>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
        return;
 80012a8:	e096      	b.n	80013d8 <control_step+0x170>
    }

    // Latch measured values for diagnostics/UI
    meas_left_ticks_dt = dl;
 80012aa:	4a50      	ldr	r2, [pc, #320]	@ (80013ec <control_step+0x184>)
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	6013      	str	r3, [r2, #0]
    meas_right_ticks_dt = dr;
 80012b0:	4a4f      	ldr	r2, [pc, #316]	@ (80013f0 <control_step+0x188>)
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	6013      	str	r3, [r2, #0]

    // If targets are zero, aggressively stop and clear integrators to avoid creep
    if (target_left_ticks_dt == 0 && target_right_ticks_dt == 0) {
 80012b6:	4b4f      	ldr	r3, [pc, #316]	@ (80013f4 <control_step+0x18c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d120      	bne.n	8001300 <control_step+0x98>
 80012be:	4b4e      	ldr	r3, [pc, #312]	@ (80013f8 <control_step+0x190>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d11c      	bne.n	8001300 <control_step+0x98>
        // If measured speed is effectively zero, hold motors off and clear PID
        if ((dl >= -1 && dl <= 1) && (dr >= -1 && dr <= 1)) {
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80012cc:	db18      	blt.n	8001300 <control_step+0x98>
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	dc15      	bgt.n	8001300 <control_step+0x98>
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80012da:	db11      	blt.n	8001300 <control_step+0x98>
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	dc0e      	bgt.n	8001300 <control_step+0x98>
            PID_clear(&pid_left);
 80012e2:	4846      	ldr	r0, [pc, #280]	@ (80013fc <control_step+0x194>)
 80012e4:	f002 f92d 	bl	8003542 <PID_clear>
            PID_clear(&pid_right);
 80012e8:	4845      	ldr	r0, [pc, #276]	@ (8001400 <control_step+0x198>)
 80012ea:	f002 f92a 	bl	8003542 <PID_clear>
            last_cmd_left = 0;
 80012ee:	4b45      	ldr	r3, [pc, #276]	@ (8001404 <control_step+0x19c>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	701a      	strb	r2, [r3, #0]
            last_cmd_right = 0;
 80012f4:	4b44      	ldr	r3, [pc, #272]	@ (8001408 <control_step+0x1a0>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	701a      	strb	r2, [r3, #0]
            motor_stop();
 80012fa:	f001 f99d 	bl	8002638 <motor_stop>
            return;
 80012fe:	e06b      	b.n	80013d8 <control_step+0x170>
        }
        // Otherwise fall through to let PID arrest any residual motion
    }

    // Compute PID outputs (PWM percent)
    float out_l = PID_calc_with_dt(&pid_left, (float)dl, (float)target_left_ticks_dt);
 8001300:	69bb      	ldr	r3, [r7, #24]
 8001302:	ee07 3a90 	vmov	s15, r3
 8001306:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800130a:	4b3a      	ldr	r3, [pc, #232]	@ (80013f4 <control_step+0x18c>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	ee07 3a10 	vmov	s14, r3
 8001312:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001316:	eef0 0a47 	vmov.f32	s1, s14
 800131a:	eeb0 0a67 	vmov.f32	s0, s15
 800131e:	4837      	ldr	r0, [pc, #220]	@ (80013fc <control_step+0x194>)
 8001320:	f002 f812 	bl	8003348 <PID_calc_with_dt>
 8001324:	ed87 0a04 	vstr	s0, [r7, #16]
    float out_r = PID_calc_with_dt(&pid_right, (float)dr, (float)target_right_ticks_dt);
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	ee07 3a90 	vmov	s15, r3
 800132e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001332:	4b31      	ldr	r3, [pc, #196]	@ (80013f8 <control_step+0x190>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	ee07 3a10 	vmov	s14, r3
 800133a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800133e:	eef0 0a47 	vmov.f32	s1, s14
 8001342:	eeb0 0a67 	vmov.f32	s0, s15
 8001346:	482e      	ldr	r0, [pc, #184]	@ (8001400 <control_step+0x198>)
 8001348:	f001 fffe 	bl	8003348 <PID_calc_with_dt>
 800134c:	ed87 0a03 	vstr	s0, [r7, #12]

    // Apply a small deadband so tiny outputs don't map to 54% PWM minimum
    int8_t cmd_l = (int8_t)(out_l);
 8001350:	edd7 7a04 	vldr	s15, [r7, #16]
 8001354:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001358:	edc7 7a01 	vstr	s15, [r7, #4]
 800135c:	793b      	ldrb	r3, [r7, #4]
 800135e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    int8_t cmd_r = (int8_t)(out_r);
 8001362:	edd7 7a03 	vldr	s15, [r7, #12]
 8001366:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800136a:	edc7 7a01 	vstr	s15, [r7, #4]
 800136e:	793b      	ldrb	r3, [r7, #4]
 8001370:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const int8_t pwm_deadband = 5; // percent
 8001374:	2305      	movs	r3, #5
 8001376:	72fb      	strb	r3, [r7, #11]
    if (cmd_l < pwm_deadband && cmd_l > -pwm_deadband) cmd_l = 0;
 8001378:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 800137c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001380:	429a      	cmp	r2, r3
 8001382:	da09      	bge.n	8001398 <control_step+0x130>
 8001384:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8001388:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800138c:	425b      	negs	r3, r3
 800138e:	429a      	cmp	r2, r3
 8001390:	dd02      	ble.n	8001398 <control_step+0x130>
 8001392:	2300      	movs	r3, #0
 8001394:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (cmd_r < pwm_deadband && cmd_r > -pwm_deadband) cmd_r = 0;
 8001398:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 800139c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	da09      	bge.n	80013b8 <control_step+0x150>
 80013a4:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 80013a8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80013ac:	425b      	negs	r3, r3
 80013ae:	429a      	cmp	r2, r3
 80013b0:	dd02      	ble.n	80013b8 <control_step+0x150>
 80013b2:	2300      	movs	r3, #0
 80013b4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    last_cmd_left = cmd_l;
 80013b8:	4a12      	ldr	r2, [pc, #72]	@ (8001404 <control_step+0x19c>)
 80013ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80013be:	7013      	strb	r3, [r2, #0]
    last_cmd_right = cmd_r;
 80013c0:	4a11      	ldr	r2, [pc, #68]	@ (8001408 <control_step+0x1a0>)
 80013c2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80013c6:	7013      	strb	r3, [r2, #0]
    motor_set_speeds(cmd_l, cmd_r);
 80013c8:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 80013cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80013d0:	4611      	mov	r1, r2
 80013d2:	4618      	mov	r0, r3
 80013d4:	f001 f860 	bl	8002498 <motor_set_speeds>
}
 80013d8:	3728      	adds	r7, #40	@ 0x28
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200002b0 	.word	0x200002b0
 80013e4:	200002b4 	.word	0x200002b4
 80013e8:	20000000 	.word	0x20000000
 80013ec:	200002a4 	.word	0x200002a4
 80013f0:	200002a8 	.word	0x200002a8
 80013f4:	2000029c 	.word	0x2000029c
 80013f8:	200002a0 	.word	0x200002a0
 80013fc:	20000204 	.word	0x20000204
 8001400:	20000250 	.word	0x20000250
 8001404:	200002ac 	.word	0x200002ac
 8001408:	200002ad 	.word	0x200002ad

0800140c <HAL_TIM_PeriodElapsedCallback>:

// HAL weak callback override: dispatch TIM5 @ 100 Hz
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5) {
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a05      	ldr	r2, [pc, #20]	@ (8001430 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d102      	bne.n	8001424 <HAL_TIM_PeriodElapsedCallback+0x18>
        control_due = 1;   // signal foreground to run control_step() at 100 Hz
 800141e:	4b05      	ldr	r3, [pc, #20]	@ (8001434 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]
    }
}
 8001424:	bf00      	nop
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	40000c00 	.word	0x40000c00
 8001434:	200002b8 	.word	0x200002b8

08001438 <control_get_target_and_measured>:

void control_get_target_and_measured(int32_t *t_left,
                                     int32_t *t_right,
                                     int32_t *m_left,
                                     int32_t *m_right)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
 8001444:	603b      	str	r3, [r7, #0]
    if (t_left)  *t_left  = target_left_ticks_dt;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d003      	beq.n	8001454 <control_get_target_and_measured+0x1c>
 800144c:	4b0f      	ldr	r3, [pc, #60]	@ (800148c <control_get_target_and_measured+0x54>)
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	601a      	str	r2, [r3, #0]
    if (t_right) *t_right = target_right_ticks_dt;
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d003      	beq.n	8001462 <control_get_target_and_measured+0x2a>
 800145a:	4b0d      	ldr	r3, [pc, #52]	@ (8001490 <control_get_target_and_measured+0x58>)
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	601a      	str	r2, [r3, #0]
    if (m_left)  *m_left  = meas_left_ticks_dt;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d003      	beq.n	8001470 <control_get_target_and_measured+0x38>
 8001468:	4b0a      	ldr	r3, [pc, #40]	@ (8001494 <control_get_target_and_measured+0x5c>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	601a      	str	r2, [r3, #0]
    if (m_right) *m_right = meas_right_ticks_dt;
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d003      	beq.n	800147e <control_get_target_and_measured+0x46>
 8001476:	4b08      	ldr	r3, [pc, #32]	@ (8001498 <control_get_target_and_measured+0x60>)
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	601a      	str	r2, [r3, #0]
}
 800147e:	bf00      	nop
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	2000029c 	.word	0x2000029c
 8001490:	200002a0 	.word	0x200002a0
 8001494:	200002a4 	.word	0x200002a4
 8001498:	200002a8 	.word	0x200002a8

0800149c <wrap180>:

// Small deadband to squash tiny noise (in deg/s) when robot is still
#define GZ_DEADBAND_DPS  0.5f

// Wrap to [-180, 180]
static inline float wrap180(float a){
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	ed87 0a01 	vstr	s0, [r7, #4]
    if (a >  180.0f) a -= 360.0f;
 80014a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80014aa:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001500 <wrap180+0x64>
 80014ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b6:	dd07      	ble.n	80014c8 <wrap180+0x2c>
 80014b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80014bc:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001504 <wrap180+0x68>
 80014c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014c4:	edc7 7a01 	vstr	s15, [r7, #4]
    if (a < -180.0f) a += 360.0f;
 80014c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80014cc:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001508 <wrap180+0x6c>
 80014d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d8:	d507      	bpl.n	80014ea <wrap180+0x4e>
 80014da:	edd7 7a01 	vldr	s15, [r7, #4]
 80014de:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001504 <wrap180+0x68>
 80014e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014e6:	edc7 7a01 	vstr	s15, [r7, #4]
    return a;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	ee07 3a90 	vmov	s15, r3
}
 80014f0:	eeb0 0a67 	vmov.f32	s0, s15
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	43340000 	.word	0x43340000
 8001504:	43b40000 	.word	0x43b40000
 8001508:	c3340000 	.word	0xc3340000

0800150c <imu_calibrate_bias_>:

// -----------------------
// Bias calibration @ 2000 dps
// -----------------------
static void imu_calibrate_bias_(void){
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0
    // ~1 second of samples at ~500 * 2ms = ~1000ms
    const int N = 500;
 8001512:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001516:	60fb      	str	r3, [r7, #12]
    float sum_dps = 0.0f;
 8001518:	f04f 0300 	mov.w	r3, #0
 800151c:	617b      	str	r3, [r7, #20]

    for (int i = 0; i < N; i++){
 800151e:	2300      	movs	r3, #0
 8001520:	613b      	str	r3, [r7, #16]
 8001522:	e025      	b.n	8001570 <imu_calibrate_bias_+0x64>
        int16_t gz_raw = 0;
 8001524:	2300      	movs	r3, #0
 8001526:	807b      	strh	r3, [r7, #2]
        // Read raw Z at 2000 dps scale
        ICM20948_readGyroscope_Z(s_imu_i2c, s_addrSel, GYRO_FULL_SCALE_2000DPS, &gz_raw);
 8001528:	4b1b      	ldr	r3, [pc, #108]	@ (8001598 <imu_calibrate_bias_+0x8c>)
 800152a:	6818      	ldr	r0, [r3, #0]
 800152c:	4b1b      	ldr	r3, [pc, #108]	@ (800159c <imu_calibrate_bias_+0x90>)
 800152e:	7819      	ldrb	r1, [r3, #0]
 8001530:	1cbb      	adds	r3, r7, #2
 8001532:	2206      	movs	r2, #6
 8001534:	f7ff fde4 	bl	8001100 <ICM20948_readGyroscope_Z>

        // Convert raw -> deg/s (use constant for 2000 dps range)
        const float LSB_PER_DPS = (float)GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS; // ~16.4 LSB/(deg/s)
 8001538:	4b19      	ldr	r3, [pc, #100]	@ (80015a0 <imu_calibrate_bias_+0x94>)
 800153a:	60bb      	str	r3, [r7, #8]
        float gz_dps = ((float)gz_raw) / LSB_PER_DPS;
 800153c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001540:	ee07 3a90 	vmov	s15, r3
 8001544:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001548:	ed97 7a02 	vldr	s14, [r7, #8]
 800154c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001550:	edc7 7a01 	vstr	s15, [r7, #4]

        sum_dps += gz_dps;
 8001554:	ed97 7a05 	vldr	s14, [r7, #20]
 8001558:	edd7 7a01 	vldr	s15, [r7, #4]
 800155c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001560:	edc7 7a05 	vstr	s15, [r7, #20]
        HAL_Delay(2);
 8001564:	2002      	movs	r0, #2
 8001566:	f002 fd8b 	bl	8004080 <HAL_Delay>
    for (int i = 0; i < N; i++){
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	3301      	adds	r3, #1
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	429a      	cmp	r2, r3
 8001576:	dbd5      	blt.n	8001524 <imu_calibrate_bias_+0x18>
    }

    s_gyro_bias_z = sum_dps / (float)N; // average bias (deg/s)
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	ee07 3a90 	vmov	s15, r3
 800157e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001582:	edd7 6a05 	vldr	s13, [r7, #20]
 8001586:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800158a:	4b06      	ldr	r3, [pc, #24]	@ (80015a4 <imu_calibrate_bias_+0x98>)
 800158c:	edc3 7a00 	vstr	s15, [r3]
}
 8001590:	bf00      	nop
 8001592:	3718      	adds	r7, #24
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	200002bc 	.word	0x200002bc
 800159c:	200002c0 	.word	0x200002c0
 80015a0:	41833333 	.word	0x41833333
 80015a4:	200002c8 	.word	0x200002c8

080015a8 <imu_init>:

// =======================
// Public API
// =======================

void imu_init(I2C_HandleTypeDef *hi2c, uint8_t *out_addrSel){
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	6039      	str	r1, [r7, #0]
    s_imu_i2c = hi2c;
 80015b2:	4a18      	ldr	r2, [pc, #96]	@ (8001614 <imu_init+0x6c>)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6013      	str	r3, [r2, #0]

    if (ICM20948_isI2cAddress1(hi2c))      s_addrSel = 0;
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f7ff fd11 	bl	8000fe0 <ICM20948_isI2cAddress1>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d003      	beq.n	80015cc <imu_init+0x24>
 80015c4:	4b14      	ldr	r3, [pc, #80]	@ (8001618 <imu_init+0x70>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	701a      	strb	r2, [r3, #0]
 80015ca:	e00b      	b.n	80015e4 <imu_init+0x3c>
    else if (ICM20948_isI2cAddress2(hi2c)) s_addrSel = 1;
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7ff fd1d 	bl	800100c <ICM20948_isI2cAddress2>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d003      	beq.n	80015e0 <imu_init+0x38>
 80015d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001618 <imu_init+0x70>)
 80015da:	2201      	movs	r2, #1
 80015dc:	701a      	strb	r2, [r3, #0]
 80015de:	e001      	b.n	80015e4 <imu_init+0x3c>
    else                                   Error_Handler();
 80015e0:	f000 ff2e 	bl	8002440 <Error_Handler>

    if (out_addrSel) *out_addrSel = s_addrSel;
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d003      	beq.n	80015f2 <imu_init+0x4a>
 80015ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001618 <imu_init+0x70>)
 80015ec:	781a      	ldrb	r2, [r3, #0]
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	701a      	strb	r2, [r3, #0]

    // Configure IMU with 2000 dps full-scale
    ICM20948_init(hi2c, s_addrSel, GYRO_FULL_SCALE_2000DPS);
 80015f2:	4b09      	ldr	r3, [pc, #36]	@ (8001618 <imu_init+0x70>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2206      	movs	r2, #6
 80015f8:	4619      	mov	r1, r3
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7ff fd1c 	bl	8001038 <ICM20948_init>

    // Keep the robot still for ~1s during bias calibration
    imu_calibrate_bias_();
 8001600:	f7ff ff84 	bl	800150c <imu_calibrate_bias_>

    // Start from zero heading
    s_yaw_deg = 0.0f;
 8001604:	4b05      	ldr	r3, [pc, #20]	@ (800161c <imu_init+0x74>)
 8001606:	f04f 0200 	mov.w	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
}
 800160c:	bf00      	nop
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	200002bc 	.word	0x200002bc
 8001618:	200002c0 	.word	0x200002c0
 800161c:	200002c4 	.word	0x200002c4

08001620 <imu_get_yaw>:

float imu_get_yaw(void){
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
    return s_yaw_deg;
 8001624:	4b04      	ldr	r3, [pc, #16]	@ (8001638 <imu_get_yaw+0x18>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	ee07 3a90 	vmov	s15, r3
}
 800162c:	eeb0 0a67 	vmov.f32	s0, s15
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr
 8001638:	200002c4 	.word	0x200002c4

0800163c <imu_zero_yaw>:

// Optional helper: zero current yaw (e.g., when you want "forward" to be current heading)
void imu_zero_yaw(void){
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
    s_yaw_deg = 0.0f;
 8001640:	4b04      	ldr	r3, [pc, #16]	@ (8001654 <imu_zero_yaw+0x18>)
 8001642:	f04f 0200 	mov.w	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	200002c4 	.word	0x200002c4

08001658 <imu_update_yaw_100Hz>:

    *gyroZ_dps = gz_dps;
}

// Call this at 100 Hz (every 10 ms): integrates Z rate into yaw (deg), wraps to [-180,180]
void imu_update_yaw_100Hz(void){
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
    int16_t gz_raw = 0;
 800165e:	2300      	movs	r3, #0
 8001660:	80fb      	strh	r3, [r7, #6]

    // Read raw Z at 2000 dps scale
    ICM20948_readGyroscope_Z(s_imu_i2c, s_addrSel, GYRO_FULL_SCALE_2000DPS, &gz_raw);
 8001662:	4b26      	ldr	r3, [pc, #152]	@ (80016fc <imu_update_yaw_100Hz+0xa4>)
 8001664:	6818      	ldr	r0, [r3, #0]
 8001666:	4b26      	ldr	r3, [pc, #152]	@ (8001700 <imu_update_yaw_100Hz+0xa8>)
 8001668:	7819      	ldrb	r1, [r3, #0]
 800166a:	1dbb      	adds	r3, r7, #6
 800166c:	2206      	movs	r2, #6
 800166e:	f7ff fd47 	bl	8001100 <ICM20948_readGyroscope_Z>

    // Convert raw -> deg/s
    const float LSB_PER_DPS = (float)GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS; // ~16.4
 8001672:	4b24      	ldr	r3, [pc, #144]	@ (8001704 <imu_update_yaw_100Hz+0xac>)
 8001674:	60bb      	str	r3, [r7, #8]
    float yaw_rate_dps = ((float)gz_raw) / LSB_PER_DPS;
 8001676:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800167a:	ee07 3a90 	vmov	s15, r3
 800167e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001682:	ed97 7a02 	vldr	s14, [r7, #8]
 8001686:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800168a:	edc7 7a03 	vstr	s15, [r7, #12]

    // Remove bias
    yaw_rate_dps -= s_gyro_bias_z;
 800168e:	4b1e      	ldr	r3, [pc, #120]	@ (8001708 <imu_update_yaw_100Hz+0xb0>)
 8001690:	edd3 7a00 	vldr	s15, [r3]
 8001694:	ed97 7a03 	vldr	s14, [r7, #12]
 8001698:	ee77 7a67 	vsub.f32	s15, s14, s15
 800169c:	edc7 7a03 	vstr	s15, [r7, #12]

    // Deadband
    if (yaw_rate_dps > -GZ_DEADBAND_DPS && yaw_rate_dps < GZ_DEADBAND_DPS) {
 80016a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80016a4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80016a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b0:	dd0b      	ble.n	80016ca <imu_update_yaw_100Hz+0x72>
 80016b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80016b6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80016ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c2:	d502      	bpl.n	80016ca <imu_update_yaw_100Hz+0x72>
        yaw_rate_dps = 0.0f;
 80016c4:	f04f 0300 	mov.w	r3, #0
 80016c8:	60fb      	str	r3, [r7, #12]
    }

    // Integrate: yaw[k+1] = yaw[k] + rate * dt
    s_yaw_deg = wrap180(s_yaw_deg + yaw_rate_dps * IMU_DT_S);
 80016ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80016ce:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800170c <imu_update_yaw_100Hz+0xb4>
 80016d2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001710 <imu_update_yaw_100Hz+0xb8>)
 80016d8:	edd3 7a00 	vldr	s15, [r3]
 80016dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016e0:	eeb0 0a67 	vmov.f32	s0, s15
 80016e4:	f7ff feda 	bl	800149c <wrap180>
 80016e8:	eef0 7a40 	vmov.f32	s15, s0
 80016ec:	4b08      	ldr	r3, [pc, #32]	@ (8001710 <imu_update_yaw_100Hz+0xb8>)
 80016ee:	edc3 7a00 	vstr	s15, [r3]
}
 80016f2:	bf00      	nop
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	200002bc 	.word	0x200002bc
 8001700:	200002c0 	.word	0x200002c0
 8001704:	41833333 	.word	0x41833333
 8001708:	200002c8 	.word	0x200002c8
 800170c:	3c23d70a 	.word	0x3c23d70a
 8001710:	200002c4 	.word	0x200002c4

08001714 <Servo_Center>:

/** Write servo angle (100 to +100  maps to min..max around center) */
void Servo_WriteAngle(Servo *s, float deg);

/** Reset servo to center position */
static inline void Servo_Center(Servo *s) { Servo_WriteUS(s, s->center_us); }
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	8a5b      	ldrh	r3, [r3, #18]
 8001720:	4619      	mov	r1, r3
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f001 fff4 	bl	8003710 <Servo_WriteUS>
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <main>:
void controlTask(void *argument);
 void servoTask(void *argument);
 void userButtonTask(void *argument);

int main(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
  HAL_Init();
 8001736:	f002 fc31 	bl	8003f9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800173a:	f000 f893 	bl	8001864 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800173e:	f000 fbcf 	bl	8001ee0 <MX_GPIO_Init>
  MX_TIM4_Init();
 8001742:	f000 f9c3 	bl	8001acc <MX_TIM4_Init>
  MX_TIM9_Init();
 8001746:	f000 fb33 	bl	8001db0 <MX_TIM9_Init>
  MX_TIM2_Init();
 800174a:	f000 f917 	bl	800197c <MX_TIM2_Init>
  MX_TIM3_Init();
 800174e:	f000 f969 	bl	8001a24 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001752:	f000 fa3d 	bl	8001bd0 <MX_TIM5_Init>
  MX_TIM8_Init();
 8001756:	f000 fa89 	bl	8001c6c <MX_TIM8_Init>
  MX_I2C2_Init();
 800175a:	f000 f8e1 	bl	8001920 <MX_I2C2_Init>
  MX_USART3_UART_Init();
 800175e:	f000 fb95 	bl	8001e8c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
OLED_Init();
 8001762:	f001 fcff 	bl	8003164 <OLED_Init>
motor_init();          // Initialize motors (PWM + encoders)
 8001766:	f000 fe71 	bl	800244c <motor_init>
control_init();        // Start 100 Hz control loop tick (TIM5 or similar)
 800176a:	f7ff fd05 	bl	8001178 <control_init>

// Initialize IMU (detects 0x68/0x69, sets 2000 dps, calibrates bias)
uint8_t icm_addrSel = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	70fb      	strb	r3, [r7, #3]
imu_init(&hi2c2, &icm_addrSel);
 8001772:	1cfb      	adds	r3, r7, #3
 8001774:	4619      	mov	r1, r3
 8001776:	4825      	ldr	r0, [pc, #148]	@ (800180c <main+0xdc>)
 8001778:	f7ff ff16 	bl	80015a8 <imu_init>

// Arm UART3 RX interrupt and send hello to RPi
HAL_UART_Receive_IT(&huart3, &uart3_rx_byte, 1);   // arm RX
 800177c:	2201      	movs	r2, #1
 800177e:	4924      	ldr	r1, [pc, #144]	@ (8001810 <main+0xe0>)
 8001780:	4824      	ldr	r0, [pc, #144]	@ (8001814 <main+0xe4>)
 8001782:	f006 f858 	bl	8007836 <HAL_UART_Receive_IT>
const char *hello = "USART3 ready with interrupts\r\n";
 8001786:	4b24      	ldr	r3, [pc, #144]	@ (8001818 <main+0xe8>)
 8001788:	607b      	str	r3, [r7, #4]
HAL_UART_Transmit(&huart3, (uint8_t*)hello, strlen(hello), 100);
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	f7fe fd70 	bl	8000270 <strlen>
 8001790:	4603      	mov	r3, r0
 8001792:	b29a      	uxth	r2, r3
 8001794:	2364      	movs	r3, #100	@ 0x64
 8001796:	6879      	ldr	r1, [r7, #4]
 8001798:	481e      	ldr	r0, [pc, #120]	@ (8001814 <main+0xe4>)
 800179a:	f005 ffc1 	bl	8007720 <HAL_UART_Transmit>
// (Optional) show which address was used on OLED/UART

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800179e:	f007 f80f 	bl	80087c0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80017a2:	4a1e      	ldr	r2, [pc, #120]	@ (800181c <main+0xec>)
 80017a4:	2100      	movs	r1, #0
 80017a6:	481e      	ldr	r0, [pc, #120]	@ (8001820 <main+0xf0>)
 80017a8:	f007 f854 	bl	8008854 <osThreadNew>
 80017ac:	4603      	mov	r3, r0
 80017ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001824 <main+0xf4>)
 80017b0:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(motor, NULL, &MotorTask_attributes);
 80017b2:	4a1d      	ldr	r2, [pc, #116]	@ (8001828 <main+0xf8>)
 80017b4:	2100      	movs	r1, #0
 80017b6:	481d      	ldr	r0, [pc, #116]	@ (800182c <main+0xfc>)
 80017b8:	f007 f84c 	bl	8008854 <osThreadNew>
 80017bc:	4603      	mov	r3, r0
 80017be:	4a1c      	ldr	r2, [pc, #112]	@ (8001830 <main+0x100>)
 80017c0:	6013      	str	r3, [r2, #0]

  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(encoder_task, NULL, &encoderTask_attributes);
 80017c2:	4a1c      	ldr	r2, [pc, #112]	@ (8001834 <main+0x104>)
 80017c4:	2100      	movs	r1, #0
 80017c6:	481c      	ldr	r0, [pc, #112]	@ (8001838 <main+0x108>)
 80017c8:	f007 f844 	bl	8008854 <osThreadNew>
 80017cc:	4603      	mov	r3, r0
 80017ce:	4a1b      	ldr	r2, [pc, #108]	@ (800183c <main+0x10c>)
 80017d0:	6013      	str	r3, [r2, #0]

  /* creation of control_Task */
  control_TaskHandle = osThreadNew(controlTask, NULL, &control_Task_attributes);
 80017d2:	4a1b      	ldr	r2, [pc, #108]	@ (8001840 <main+0x110>)
 80017d4:	2100      	movs	r1, #0
 80017d6:	481b      	ldr	r0, [pc, #108]	@ (8001844 <main+0x114>)
 80017d8:	f007 f83c 	bl	8008854 <osThreadNew>
 80017dc:	4603      	mov	r3, r0
 80017de:	4a1a      	ldr	r2, [pc, #104]	@ (8001848 <main+0x118>)
 80017e0:	6013      	str	r3, [r2, #0]

  /* creation of servo_Task */
  servo_TaskHandle = osThreadNew(servoTask, NULL, &servo_Task_attributes);
 80017e2:	4a1a      	ldr	r2, [pc, #104]	@ (800184c <main+0x11c>)
 80017e4:	2100      	movs	r1, #0
 80017e6:	481a      	ldr	r0, [pc, #104]	@ (8001850 <main+0x120>)
 80017e8:	f007 f834 	bl	8008854 <osThreadNew>
 80017ec:	4603      	mov	r3, r0
 80017ee:	4a19      	ldr	r2, [pc, #100]	@ (8001854 <main+0x124>)
 80017f0:	6013      	str	r3, [r2, #0]

  /* creation of userButton_Task */
  userButton_TaskHandle = osThreadNew(userButtonTask, NULL, &userButton_Task_attributes);
 80017f2:	4a19      	ldr	r2, [pc, #100]	@ (8001858 <main+0x128>)
 80017f4:	2100      	movs	r1, #0
 80017f6:	4819      	ldr	r0, [pc, #100]	@ (800185c <main+0x12c>)
 80017f8:	f007 f82c 	bl	8008854 <osThreadNew>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4a18      	ldr	r2, [pc, #96]	@ (8001860 <main+0x130>)
 8001800:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001802:	f007 f801 	bl	8008808 <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 8001806:	bf00      	nop
 8001808:	e7fd      	b.n	8001806 <main+0xd6>
 800180a:	bf00      	nop
 800180c:	200002cc 	.word	0x200002cc
 8001810:	20000548 	.word	0x20000548
 8001814:	200004d0 	.word	0x200004d0
 8001818:	0800dc9c 	.word	0x0800dc9c
 800181c:	0800dd2c 	.word	0x0800dd2c
 8001820:	08002041 	.word	0x08002041
 8001824:	20000518 	.word	0x20000518
 8001828:	0800dd50 	.word	0x0800dd50
 800182c:	08002055 	.word	0x08002055
 8001830:	2000051c 	.word	0x2000051c
 8001834:	0800dd74 	.word	0x0800dd74
 8001838:	080021b9 	.word	0x080021b9
 800183c:	20000520 	.word	0x20000520
 8001840:	0800dd98 	.word	0x0800dd98
 8001844:	080023f9 	.word	0x080023f9
 8001848:	20000524 	.word	0x20000524
 800184c:	0800ddbc 	.word	0x0800ddbc
 8001850:	0800241f 	.word	0x0800241f
 8001854:	20000528 	.word	0x20000528
 8001858:	0800dde0 	.word	0x0800dde0
 800185c:	08002431 	.word	0x08002431
 8001860:	2000052c 	.word	0x2000052c

08001864 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b094      	sub	sp, #80	@ 0x50
 8001868:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800186a:	f107 0320 	add.w	r3, r7, #32
 800186e:	2230      	movs	r2, #48	@ 0x30
 8001870:	2100      	movs	r1, #0
 8001872:	4618      	mov	r0, r3
 8001874:	f00a fa40 	bl	800bcf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001878:	f107 030c 	add.w	r3, r7, #12
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001888:	2300      	movs	r3, #0
 800188a:	60bb      	str	r3, [r7, #8]
 800188c:	4b22      	ldr	r3, [pc, #136]	@ (8001918 <SystemClock_Config+0xb4>)
 800188e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001890:	4a21      	ldr	r2, [pc, #132]	@ (8001918 <SystemClock_Config+0xb4>)
 8001892:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001896:	6413      	str	r3, [r2, #64]	@ 0x40
 8001898:	4b1f      	ldr	r3, [pc, #124]	@ (8001918 <SystemClock_Config+0xb4>)
 800189a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018a0:	60bb      	str	r3, [r7, #8]
 80018a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018a4:	2300      	movs	r3, #0
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	4b1c      	ldr	r3, [pc, #112]	@ (800191c <SystemClock_Config+0xb8>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a1b      	ldr	r2, [pc, #108]	@ (800191c <SystemClock_Config+0xb8>)
 80018ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018b2:	6013      	str	r3, [r2, #0]
 80018b4:	4b19      	ldr	r3, [pc, #100]	@ (800191c <SystemClock_Config+0xb8>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018bc:	607b      	str	r3, [r7, #4]
 80018be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018c0:	2302      	movs	r3, #2
 80018c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018c4:	2301      	movs	r3, #1
 80018c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018c8:	2310      	movs	r3, #16
 80018ca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80018cc:	2300      	movs	r3, #0
 80018ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018d0:	f107 0320 	add.w	r3, r7, #32
 80018d4:	4618      	mov	r0, r3
 80018d6:	f004 f8cb 	bl	8005a70 <HAL_RCC_OscConfig>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80018e0:	f000 fdae 	bl	8002440 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018e4:	230f      	movs	r3, #15
 80018e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80018e8:	2300      	movs	r3, #0
 80018ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ec:	2300      	movs	r3, #0
 80018ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018f4:	2300      	movs	r3, #0
 80018f6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80018f8:	f107 030c 	add.w	r3, r7, #12
 80018fc:	2100      	movs	r1, #0
 80018fe:	4618      	mov	r0, r3
 8001900:	f004 fb2e 	bl	8005f60 <HAL_RCC_ClockConfig>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800190a:	f000 fd99 	bl	8002440 <Error_Handler>
  }
}
 800190e:	bf00      	nop
 8001910:	3750      	adds	r7, #80	@ 0x50
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40023800 	.word	0x40023800
 800191c:	40007000 	.word	0x40007000

08001920 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001924:	4b12      	ldr	r3, [pc, #72]	@ (8001970 <MX_I2C2_Init+0x50>)
 8001926:	4a13      	ldr	r2, [pc, #76]	@ (8001974 <MX_I2C2_Init+0x54>)
 8001928:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800192a:	4b11      	ldr	r3, [pc, #68]	@ (8001970 <MX_I2C2_Init+0x50>)
 800192c:	4a12      	ldr	r2, [pc, #72]	@ (8001978 <MX_I2C2_Init+0x58>)
 800192e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001930:	4b0f      	ldr	r3, [pc, #60]	@ (8001970 <MX_I2C2_Init+0x50>)
 8001932:	2200      	movs	r2, #0
 8001934:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001936:	4b0e      	ldr	r3, [pc, #56]	@ (8001970 <MX_I2C2_Init+0x50>)
 8001938:	2200      	movs	r2, #0
 800193a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800193c:	4b0c      	ldr	r3, [pc, #48]	@ (8001970 <MX_I2C2_Init+0x50>)
 800193e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001942:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001944:	4b0a      	ldr	r3, [pc, #40]	@ (8001970 <MX_I2C2_Init+0x50>)
 8001946:	2200      	movs	r2, #0
 8001948:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800194a:	4b09      	ldr	r3, [pc, #36]	@ (8001970 <MX_I2C2_Init+0x50>)
 800194c:	2200      	movs	r2, #0
 800194e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001950:	4b07      	ldr	r3, [pc, #28]	@ (8001970 <MX_I2C2_Init+0x50>)
 8001952:	2200      	movs	r2, #0
 8001954:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001956:	4b06      	ldr	r3, [pc, #24]	@ (8001970 <MX_I2C2_Init+0x50>)
 8001958:	2200      	movs	r2, #0
 800195a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800195c:	4804      	ldr	r0, [pc, #16]	@ (8001970 <MX_I2C2_Init+0x50>)
 800195e:	f002 ff0d 	bl	800477c <HAL_I2C_Init>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001968:	f000 fd6a 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800196c:	bf00      	nop
 800196e:	bd80      	pop	{r7, pc}
 8001970:	200002cc 	.word	0x200002cc
 8001974:	40005800 	.word	0x40005800
 8001978:	000186a0 	.word	0x000186a0

0800197c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b08c      	sub	sp, #48	@ 0x30
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001982:	f107 030c 	add.w	r3, r7, #12
 8001986:	2224      	movs	r2, #36	@ 0x24
 8001988:	2100      	movs	r1, #0
 800198a:	4618      	mov	r0, r3
 800198c:	f00a f9b4 	bl	800bcf8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001990:	1d3b      	adds	r3, r7, #4
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001998:	4b21      	ldr	r3, [pc, #132]	@ (8001a20 <MX_TIM2_Init+0xa4>)
 800199a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800199e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80019a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001a20 <MX_TIM2_Init+0xa4>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001a20 <MX_TIM2_Init+0xa4>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80019ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001a20 <MX_TIM2_Init+0xa4>)
 80019ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a20 <MX_TIM2_Init+0xa4>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ba:	4b19      	ldr	r3, [pc, #100]	@ (8001a20 <MX_TIM2_Init+0xa4>)
 80019bc:	2200      	movs	r2, #0
 80019be:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80019c0:	2303      	movs	r3, #3
 80019c2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019c4:	2300      	movs	r3, #0
 80019c6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019c8:	2301      	movs	r3, #1
 80019ca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019cc:	2300      	movs	r3, #0
 80019ce:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80019d0:	230a      	movs	r3, #10
 80019d2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019d4:	2300      	movs	r3, #0
 80019d6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019d8:	2301      	movs	r3, #1
 80019da:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019dc:	2300      	movs	r3, #0
 80019de:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80019e0:	230a      	movs	r3, #10
 80019e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80019e4:	f107 030c 	add.w	r3, r7, #12
 80019e8:	4619      	mov	r1, r3
 80019ea:	480d      	ldr	r0, [pc, #52]	@ (8001a20 <MX_TIM2_Init+0xa4>)
 80019ec:	f004 fe7a 	bl	80066e4 <HAL_TIM_Encoder_Init>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80019f6:	f000 fd23 	bl	8002440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019fa:	2300      	movs	r3, #0
 80019fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a02:	1d3b      	adds	r3, r7, #4
 8001a04:	4619      	mov	r1, r3
 8001a06:	4806      	ldr	r0, [pc, #24]	@ (8001a20 <MX_TIM2_Init+0xa4>)
 8001a08:	f005 fd58 	bl	80074bc <HAL_TIMEx_MasterConfigSynchronization>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001a12:	f000 fd15 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a16:	bf00      	nop
 8001a18:	3730      	adds	r7, #48	@ 0x30
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000320 	.word	0x20000320

08001a24 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b08c      	sub	sp, #48	@ 0x30
 8001a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a2a:	f107 030c 	add.w	r3, r7, #12
 8001a2e:	2224      	movs	r2, #36	@ 0x24
 8001a30:	2100      	movs	r1, #0
 8001a32:	4618      	mov	r0, r3
 8001a34:	f00a f960 	bl	800bcf8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a38:	1d3b      	adds	r3, r7, #4
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	601a      	str	r2, [r3, #0]
 8001a3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a40:	4b20      	ldr	r3, [pc, #128]	@ (8001ac4 <MX_TIM3_Init+0xa0>)
 8001a42:	4a21      	ldr	r2, [pc, #132]	@ (8001ac8 <MX_TIM3_Init+0xa4>)
 8001a44:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a46:	4b1f      	ldr	r3, [pc, #124]	@ (8001ac4 <MX_TIM3_Init+0xa0>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac4 <MX_TIM3_Init+0xa0>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a52:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac4 <MX_TIM3_Init+0xa0>)
 8001a54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a58:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac4 <MX_TIM3_Init+0xa0>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a60:	4b18      	ldr	r3, [pc, #96]	@ (8001ac4 <MX_TIM3_Init+0xa0>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a66:	2303      	movs	r3, #3
 8001a68:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a72:	2300      	movs	r3, #0
 8001a74:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001a76:	230a      	movs	r3, #10
 8001a78:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a82:	2300      	movs	r3, #0
 8001a84:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001a86:	230a      	movs	r3, #10
 8001a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001a8a:	f107 030c 	add.w	r3, r7, #12
 8001a8e:	4619      	mov	r1, r3
 8001a90:	480c      	ldr	r0, [pc, #48]	@ (8001ac4 <MX_TIM3_Init+0xa0>)
 8001a92:	f004 fe27 	bl	80066e4 <HAL_TIM_Encoder_Init>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001a9c:	f000 fcd0 	bl	8002440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001aa8:	1d3b      	adds	r3, r7, #4
 8001aaa:	4619      	mov	r1, r3
 8001aac:	4805      	ldr	r0, [pc, #20]	@ (8001ac4 <MX_TIM3_Init+0xa0>)
 8001aae:	f005 fd05 	bl	80074bc <HAL_TIMEx_MasterConfigSynchronization>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001ab8:	f000 fcc2 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001abc:	bf00      	nop
 8001abe:	3730      	adds	r7, #48	@ 0x30
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	20000368 	.word	0x20000368
 8001ac8:	40000400 	.word	0x40000400

08001acc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b08e      	sub	sp, #56	@ 0x38
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ad2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	605a      	str	r2, [r3, #4]
 8001adc:	609a      	str	r2, [r3, #8]
 8001ade:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ae0:	f107 0320 	add.w	r3, r7, #32
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001aea:	1d3b      	adds	r3, r7, #4
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]
 8001af6:	611a      	str	r2, [r3, #16]
 8001af8:	615a      	str	r2, [r3, #20]
 8001afa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001afc:	4b32      	ldr	r3, [pc, #200]	@ (8001bc8 <MX_TIM4_Init+0xfc>)
 8001afe:	4a33      	ldr	r2, [pc, #204]	@ (8001bcc <MX_TIM4_Init+0x100>)
 8001b00:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b02:	4b31      	ldr	r3, [pc, #196]	@ (8001bc8 <MX_TIM4_Init+0xfc>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b08:	4b2f      	ldr	r3, [pc, #188]	@ (8001bc8 <MX_TIM4_Init+0xfc>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 799;
 8001b0e:	4b2e      	ldr	r3, [pc, #184]	@ (8001bc8 <MX_TIM4_Init+0xfc>)
 8001b10:	f240 321f 	movw	r2, #799	@ 0x31f
 8001b14:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b16:	4b2c      	ldr	r3, [pc, #176]	@ (8001bc8 <MX_TIM4_Init+0xfc>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b1c:	4b2a      	ldr	r3, [pc, #168]	@ (8001bc8 <MX_TIM4_Init+0xfc>)
 8001b1e:	2280      	movs	r2, #128	@ 0x80
 8001b20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b22:	4829      	ldr	r0, [pc, #164]	@ (8001bc8 <MX_TIM4_Init+0xfc>)
 8001b24:	f004 fbfc 	bl	8006320 <HAL_TIM_Base_Init>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001b2e:	f000 fc87 	bl	8002440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b36:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001b38:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4822      	ldr	r0, [pc, #136]	@ (8001bc8 <MX_TIM4_Init+0xfc>)
 8001b40:	f005 f8b6 	bl	8006cb0 <HAL_TIM_ConfigClockSource>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001b4a:	f000 fc79 	bl	8002440 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001b4e:	481e      	ldr	r0, [pc, #120]	@ (8001bc8 <MX_TIM4_Init+0xfc>)
 8001b50:	f004 fca6 	bl	80064a0 <HAL_TIM_PWM_Init>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001b5a:	f000 fc71 	bl	8002440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001b5e:	2320      	movs	r3, #32
 8001b60:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b62:	2300      	movs	r3, #0
 8001b64:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b66:	f107 0320 	add.w	r3, r7, #32
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4816      	ldr	r0, [pc, #88]	@ (8001bc8 <MX_TIM4_Init+0xfc>)
 8001b6e:	f005 fca5 	bl	80074bc <HAL_TIMEx_MasterConfigSynchronization>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001b78:	f000 fc62 	bl	8002440 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b7c:	2360      	movs	r3, #96	@ 0x60
 8001b7e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b8c:	1d3b      	adds	r3, r7, #4
 8001b8e:	2208      	movs	r2, #8
 8001b90:	4619      	mov	r1, r3
 8001b92:	480d      	ldr	r0, [pc, #52]	@ (8001bc8 <MX_TIM4_Init+0xfc>)
 8001b94:	f004 ffca 	bl	8006b2c <HAL_TIM_PWM_ConfigChannel>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001b9e:	f000 fc4f 	bl	8002440 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ba2:	1d3b      	adds	r3, r7, #4
 8001ba4:	220c      	movs	r2, #12
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	4807      	ldr	r0, [pc, #28]	@ (8001bc8 <MX_TIM4_Init+0xfc>)
 8001baa:	f004 ffbf 	bl	8006b2c <HAL_TIM_PWM_ConfigChannel>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001bb4:	f000 fc44 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001bb8:	4803      	ldr	r0, [pc, #12]	@ (8001bc8 <MX_TIM4_Init+0xfc>)
 8001bba:	f001 ffd7 	bl	8003b6c <HAL_TIM_MspPostInit>

}
 8001bbe:	bf00      	nop
 8001bc0:	3738      	adds	r7, #56	@ 0x38
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	200003b0 	.word	0x200003b0
 8001bcc:	40000800 	.word	0x40000800

08001bd0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bd6:	f107 0308 	add.w	r3, r7, #8
 8001bda:	2200      	movs	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	605a      	str	r2, [r3, #4]
 8001be0:	609a      	str	r2, [r3, #8]
 8001be2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001be4:	463b      	mov	r3, r7
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001bec:	4b1d      	ldr	r3, [pc, #116]	@ (8001c64 <MX_TIM5_Init+0x94>)
 8001bee:	4a1e      	ldr	r2, [pc, #120]	@ (8001c68 <MX_TIM5_Init+0x98>)
 8001bf0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1599;
 8001bf2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c64 <MX_TIM5_Init+0x94>)
 8001bf4:	f240 623f 	movw	r2, #1599	@ 0x63f
 8001bf8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8001c64 <MX_TIM5_Init+0x94>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 99;
 8001c00:	4b18      	ldr	r3, [pc, #96]	@ (8001c64 <MX_TIM5_Init+0x94>)
 8001c02:	2263      	movs	r2, #99	@ 0x63
 8001c04:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c06:	4b17      	ldr	r3, [pc, #92]	@ (8001c64 <MX_TIM5_Init+0x94>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c0c:	4b15      	ldr	r3, [pc, #84]	@ (8001c64 <MX_TIM5_Init+0x94>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001c12:	4814      	ldr	r0, [pc, #80]	@ (8001c64 <MX_TIM5_Init+0x94>)
 8001c14:	f004 fb84 	bl	8006320 <HAL_TIM_Base_Init>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001c1e:	f000 fc0f 	bl	8002440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c26:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001c28:	f107 0308 	add.w	r3, r7, #8
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	480d      	ldr	r0, [pc, #52]	@ (8001c64 <MX_TIM5_Init+0x94>)
 8001c30:	f005 f83e 	bl	8006cb0 <HAL_TIM_ConfigClockSource>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001c3a:	f000 fc01 	bl	8002440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c42:	2300      	movs	r3, #0
 8001c44:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001c46:	463b      	mov	r3, r7
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4806      	ldr	r0, [pc, #24]	@ (8001c64 <MX_TIM5_Init+0x94>)
 8001c4c:	f005 fc36 	bl	80074bc <HAL_TIMEx_MasterConfigSynchronization>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001c56:	f000 fbf3 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001c5a:	bf00      	nop
 8001c5c:	3718      	adds	r7, #24
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	200003f8 	.word	0x200003f8
 8001c68:	40000c00 	.word	0x40000c00

08001c6c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b096      	sub	sp, #88	@ 0x58
 8001c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c72:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	605a      	str	r2, [r3, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
 8001c7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c80:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]
 8001c94:	609a      	str	r2, [r3, #8]
 8001c96:	60da      	str	r2, [r3, #12]
 8001c98:	611a      	str	r2, [r3, #16]
 8001c9a:	615a      	str	r2, [r3, #20]
 8001c9c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c9e:	1d3b      	adds	r3, r7, #4
 8001ca0:	2220      	movs	r2, #32
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f00a f827 	bl	800bcf8 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001caa:	4b3f      	ldr	r3, [pc, #252]	@ (8001da8 <MX_TIM8_Init+0x13c>)
 8001cac:	4a3f      	ldr	r2, [pc, #252]	@ (8001dac <MX_TIM8_Init+0x140>)
 8001cae:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 319;
 8001cb0:	4b3d      	ldr	r3, [pc, #244]	@ (8001da8 <MX_TIM8_Init+0x13c>)
 8001cb2:	f240 123f 	movw	r2, #319	@ 0x13f
 8001cb6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb8:	4b3b      	ldr	r3, [pc, #236]	@ (8001da8 <MX_TIM8_Init+0x13c>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8001cbe:	4b3a      	ldr	r3, [pc, #232]	@ (8001da8 <MX_TIM8_Init+0x13c>)
 8001cc0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001cc4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc6:	4b38      	ldr	r3, [pc, #224]	@ (8001da8 <MX_TIM8_Init+0x13c>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001ccc:	4b36      	ldr	r3, [pc, #216]	@ (8001da8 <MX_TIM8_Init+0x13c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cd2:	4b35      	ldr	r3, [pc, #212]	@ (8001da8 <MX_TIM8_Init+0x13c>)
 8001cd4:	2280      	movs	r2, #128	@ 0x80
 8001cd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001cd8:	4833      	ldr	r0, [pc, #204]	@ (8001da8 <MX_TIM8_Init+0x13c>)
 8001cda:	f004 fb21 	bl	8006320 <HAL_TIM_Base_Init>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8001ce4:	f000 fbac 	bl	8002440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ce8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cec:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001cee:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	482c      	ldr	r0, [pc, #176]	@ (8001da8 <MX_TIM8_Init+0x13c>)
 8001cf6:	f004 ffdb 	bl	8006cb0 <HAL_TIM_ConfigClockSource>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8001d00:	f000 fb9e 	bl	8002440 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001d04:	4828      	ldr	r0, [pc, #160]	@ (8001da8 <MX_TIM8_Init+0x13c>)
 8001d06:	f004 fbcb 	bl	80064a0 <HAL_TIM_PWM_Init>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001d10:	f000 fb96 	bl	8002440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d14:	2300      	movs	r3, #0
 8001d16:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001d1c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001d20:	4619      	mov	r1, r3
 8001d22:	4821      	ldr	r0, [pc, #132]	@ (8001da8 <MX_TIM8_Init+0x13c>)
 8001d24:	f005 fbca 	bl	80074bc <HAL_TIMEx_MasterConfigSynchronization>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 8001d2e:	f000 fb87 	bl	8002440 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d32:	2360      	movs	r3, #96	@ 0x60
 8001d34:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001d36:	2300      	movs	r3, #0
 8001d38:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d42:	2300      	movs	r3, #0
 8001d44:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d46:	2300      	movs	r3, #0
 8001d48:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d52:	2200      	movs	r2, #0
 8001d54:	4619      	mov	r1, r3
 8001d56:	4814      	ldr	r0, [pc, #80]	@ (8001da8 <MX_TIM8_Init+0x13c>)
 8001d58:	f004 fee8 	bl	8006b2c <HAL_TIM_PWM_ConfigChannel>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8001d62:	f000 fb6d 	bl	8002440 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d66:	2300      	movs	r3, #0
 8001d68:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d72:	2300      	movs	r3, #0
 8001d74:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d76:	2300      	movs	r3, #0
 8001d78:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d7e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d80:	2300      	movs	r3, #0
 8001d82:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001d84:	1d3b      	adds	r3, r7, #4
 8001d86:	4619      	mov	r1, r3
 8001d88:	4807      	ldr	r0, [pc, #28]	@ (8001da8 <MX_TIM8_Init+0x13c>)
 8001d8a:	f005 fc13 	bl	80075b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_TIM8_Init+0x12c>
  {
    Error_Handler();
 8001d94:	f000 fb54 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001d98:	4803      	ldr	r0, [pc, #12]	@ (8001da8 <MX_TIM8_Init+0x13c>)
 8001d9a:	f001 fee7 	bl	8003b6c <HAL_TIM_MspPostInit>

}
 8001d9e:	bf00      	nop
 8001da0:	3758      	adds	r7, #88	@ 0x58
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000440 	.word	0x20000440
 8001dac:	40010400 	.word	0x40010400

08001db0 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b08c      	sub	sp, #48	@ 0x30
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001db6:	f107 0320 	add.w	r3, r7, #32
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	605a      	str	r2, [r3, #4]
 8001dc0:	609a      	str	r2, [r3, #8]
 8001dc2:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dc4:	1d3b      	adds	r3, r7, #4
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]
 8001dca:	605a      	str	r2, [r3, #4]
 8001dcc:	609a      	str	r2, [r3, #8]
 8001dce:	60da      	str	r2, [r3, #12]
 8001dd0:	611a      	str	r2, [r3, #16]
 8001dd2:	615a      	str	r2, [r3, #20]
 8001dd4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001dd6:	4b2b      	ldr	r3, [pc, #172]	@ (8001e84 <MX_TIM9_Init+0xd4>)
 8001dd8:	4a2b      	ldr	r2, [pc, #172]	@ (8001e88 <MX_TIM9_Init+0xd8>)
 8001dda:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001ddc:	4b29      	ldr	r3, [pc, #164]	@ (8001e84 <MX_TIM9_Init+0xd4>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001de2:	4b28      	ldr	r3, [pc, #160]	@ (8001e84 <MX_TIM9_Init+0xd4>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 799;
 8001de8:	4b26      	ldr	r3, [pc, #152]	@ (8001e84 <MX_TIM9_Init+0xd4>)
 8001dea:	f240 321f 	movw	r2, #799	@ 0x31f
 8001dee:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df0:	4b24      	ldr	r3, [pc, #144]	@ (8001e84 <MX_TIM9_Init+0xd4>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001df6:	4b23      	ldr	r3, [pc, #140]	@ (8001e84 <MX_TIM9_Init+0xd4>)
 8001df8:	2280      	movs	r2, #128	@ 0x80
 8001dfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001dfc:	4821      	ldr	r0, [pc, #132]	@ (8001e84 <MX_TIM9_Init+0xd4>)
 8001dfe:	f004 fa8f 	bl	8006320 <HAL_TIM_Base_Init>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001e08:	f000 fb1a 	bl	8002440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e10:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001e12:	f107 0320 	add.w	r3, r7, #32
 8001e16:	4619      	mov	r1, r3
 8001e18:	481a      	ldr	r0, [pc, #104]	@ (8001e84 <MX_TIM9_Init+0xd4>)
 8001e1a:	f004 ff49 	bl	8006cb0 <HAL_TIM_ConfigClockSource>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001e24:	f000 fb0c 	bl	8002440 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001e28:	4816      	ldr	r0, [pc, #88]	@ (8001e84 <MX_TIM9_Init+0xd4>)
 8001e2a:	f004 fb39 	bl	80064a0 <HAL_TIM_PWM_Init>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001e34:	f000 fb04 	bl	8002440 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e38:	2360      	movs	r3, #96	@ 0x60
 8001e3a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e40:	2300      	movs	r3, #0
 8001e42:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e44:	2300      	movs	r3, #0
 8001e46:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e48:	1d3b      	adds	r3, r7, #4
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	480d      	ldr	r0, [pc, #52]	@ (8001e84 <MX_TIM9_Init+0xd4>)
 8001e50:	f004 fe6c 	bl	8006b2c <HAL_TIM_PWM_ConfigChannel>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8001e5a:	f000 faf1 	bl	8002440 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e5e:	1d3b      	adds	r3, r7, #4
 8001e60:	2204      	movs	r2, #4
 8001e62:	4619      	mov	r1, r3
 8001e64:	4807      	ldr	r0, [pc, #28]	@ (8001e84 <MX_TIM9_Init+0xd4>)
 8001e66:	f004 fe61 	bl	8006b2c <HAL_TIM_PWM_ConfigChannel>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8001e70:	f000 fae6 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001e74:	4803      	ldr	r0, [pc, #12]	@ (8001e84 <MX_TIM9_Init+0xd4>)
 8001e76:	f001 fe79 	bl	8003b6c <HAL_TIM_MspPostInit>

}
 8001e7a:	bf00      	nop
 8001e7c:	3730      	adds	r7, #48	@ 0x30
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20000488 	.word	0x20000488
 8001e88:	40014000 	.word	0x40014000

08001e8c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e90:	4b11      	ldr	r3, [pc, #68]	@ (8001ed8 <MX_USART3_UART_Init+0x4c>)
 8001e92:	4a12      	ldr	r2, [pc, #72]	@ (8001edc <MX_USART3_UART_Init+0x50>)
 8001e94:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e96:	4b10      	ldr	r3, [pc, #64]	@ (8001ed8 <MX_USART3_UART_Init+0x4c>)
 8001e98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e9c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed8 <MX_USART3_UART_Init+0x4c>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed8 <MX_USART3_UART_Init+0x4c>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed8 <MX_USART3_UART_Init+0x4c>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001eb0:	4b09      	ldr	r3, [pc, #36]	@ (8001ed8 <MX_USART3_UART_Init+0x4c>)
 8001eb2:	220c      	movs	r2, #12
 8001eb4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eb6:	4b08      	ldr	r3, [pc, #32]	@ (8001ed8 <MX_USART3_UART_Init+0x4c>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ebc:	4b06      	ldr	r3, [pc, #24]	@ (8001ed8 <MX_USART3_UART_Init+0x4c>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001ec2:	4805      	ldr	r0, [pc, #20]	@ (8001ed8 <MX_USART3_UART_Init+0x4c>)
 8001ec4:	f005 fbdc 	bl	8007680 <HAL_UART_Init>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001ece:	f000 fab7 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	200004d0 	.word	0x200004d0
 8001edc:	40004800 	.word	0x40004800

08001ee0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08a      	sub	sp, #40	@ 0x28
 8001ee4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee6:	f107 0314 	add.w	r3, r7, #20
 8001eea:	2200      	movs	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
 8001eee:	605a      	str	r2, [r3, #4]
 8001ef0:	609a      	str	r2, [r3, #8]
 8001ef2:	60da      	str	r2, [r3, #12]
 8001ef4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	613b      	str	r3, [r7, #16]
 8001efa:	4b3f      	ldr	r3, [pc, #252]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efe:	4a3e      	ldr	r2, [pc, #248]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001f00:	f043 0310 	orr.w	r3, r3, #16
 8001f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f06:	4b3c      	ldr	r3, [pc, #240]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	f003 0310 	and.w	r3, r3, #16
 8001f0e:	613b      	str	r3, [r7, #16]
 8001f10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	60fb      	str	r3, [r7, #12]
 8001f16:	4b38      	ldr	r3, [pc, #224]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1a:	4a37      	ldr	r2, [pc, #220]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001f1c:	f043 0302 	orr.w	r3, r3, #2
 8001f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f22:	4b35      	ldr	r3, [pc, #212]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	60fb      	str	r3, [r7, #12]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	60bb      	str	r3, [r7, #8]
 8001f32:	4b31      	ldr	r3, [pc, #196]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f36:	4a30      	ldr	r2, [pc, #192]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001f38:	f043 0308 	orr.w	r3, r3, #8
 8001f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f3e:	4b2e      	ldr	r3, [pc, #184]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f42:	f003 0308 	and.w	r3, r3, #8
 8001f46:	60bb      	str	r3, [r7, #8]
 8001f48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	607b      	str	r3, [r7, #4]
 8001f4e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	4a29      	ldr	r2, [pc, #164]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001f54:	f043 0304 	orr.w	r3, r3, #4
 8001f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5a:	4b27      	ldr	r3, [pc, #156]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5e:	f003 0304 	and.w	r3, r3, #4
 8001f62:	607b      	str	r3, [r7, #4]
 8001f64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f66:	2300      	movs	r3, #0
 8001f68:	603b      	str	r3, [r7, #0]
 8001f6a:	4b23      	ldr	r3, [pc, #140]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6e:	4a22      	ldr	r2, [pc, #136]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001f70:	f043 0301 	orr.w	r3, r3, #1
 8001f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f76:	4b20      	ldr	r3, [pc, #128]	@ (8001ff8 <MX_GPIO_Init+0x118>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	603b      	str	r3, [r7, #0]
 8001f80:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001f82:	2200      	movs	r2, #0
 8001f84:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f88:	481c      	ldr	r0, [pc, #112]	@ (8001ffc <MX_GPIO_Init+0x11c>)
 8001f8a:	f002 fbdd 	bl	8004748 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin, GPIO_PIN_RESET);
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 8001f94:	481a      	ldr	r0, [pc, #104]	@ (8002000 <MX_GPIO_Init+0x120>)
 8001f96:	f002 fbd7 	bl	8004748 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 8001f9a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4812      	ldr	r0, [pc, #72]	@ (8001ffc <MX_GPIO_Init+0x11c>)
 8001fb4:	f002 fa2c 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin OLED_RES_Pin OLED_SDA_Pin OLED_SCL_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin;
 8001fb8:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8001fbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fca:	f107 0314 	add.w	r3, r7, #20
 8001fce:	4619      	mov	r1, r3
 8001fd0:	480b      	ldr	r0, [pc, #44]	@ (8002000 <MX_GPIO_Init+0x120>)
 8001fd2:	f002 fa1d 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001fe2:	f107 0314 	add.w	r3, r7, #20
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4804      	ldr	r0, [pc, #16]	@ (8001ffc <MX_GPIO_Init+0x11c>)
 8001fea:	f002 fa11 	bl	8004410 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001fee:	bf00      	nop
 8001ff0:	3728      	adds	r7, #40	@ 0x28
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	40021000 	.word	0x40021000
 8002000:	40020c00 	.word	0x40020c00

08002004 <HAL_UART_RxCpltCallback>:
/* USER CODE END PV */
/* USER CODE END 4 */

/* USER CODE BEGIN 4 UART */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a08      	ldr	r2, [pc, #32]	@ (8002034 <HAL_UART_RxCpltCallback+0x30>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d10a      	bne.n	800202c <HAL_UART_RxCpltCallback+0x28>
  {
    // Echo received byte back to Pi
    HAL_UART_Transmit(&huart3, &uart3_rx_byte, 1, 10);
 8002016:	230a      	movs	r3, #10
 8002018:	2201      	movs	r2, #1
 800201a:	4907      	ldr	r1, [pc, #28]	@ (8002038 <HAL_UART_RxCpltCallback+0x34>)
 800201c:	4807      	ldr	r0, [pc, #28]	@ (800203c <HAL_UART_RxCpltCallback+0x38>)
 800201e:	f005 fb7f 	bl	8007720 <HAL_UART_Transmit>

    // Re-arm receive for next byte
    HAL_UART_Receive_IT(&huart3, &uart3_rx_byte, 1);
 8002022:	2201      	movs	r2, #1
 8002024:	4904      	ldr	r1, [pc, #16]	@ (8002038 <HAL_UART_RxCpltCallback+0x34>)
 8002026:	4805      	ldr	r0, [pc, #20]	@ (800203c <HAL_UART_RxCpltCallback+0x38>)
 8002028:	f005 fc05 	bl	8007836 <HAL_UART_Receive_IT>
  }
}
 800202c:	bf00      	nop
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	40004800 	.word	0x40004800
 8002038:	20000548 	.word	0x20000548
 800203c:	200004d0 	.word	0x200004d0

08002040 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  // Idle: default task unused per request
  for(;;) { osDelay(1000); }
 8002048:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800204c:	f006 fc94 	bl	8008978 <osDelay>
 8002050:	e7fa      	b.n	8002048 <StartDefaultTask+0x8>
	...

08002054 <motor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motor */
void motor(void *argument)
{
 8002054:	b5b0      	push	{r4, r5, r7, lr}
 8002056:	b098      	sub	sp, #96	@ 0x60
 8002058:	af02      	add	r7, sp, #8
 800205a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN motor */

// Initialize servo on TIM8 CH1. Compute tick_us from current timer clock and prescaler.
{
  uint32_t pclk2 = HAL_RCC_GetPCLK2Freq();
 800205c:	f004 f94c 	bl	80062f8 <HAL_RCC_GetPCLK2Freq>
 8002060:	6538      	str	r0, [r7, #80]	@ 0x50
  // On STM32F4, timer clock on APB2 is doubled when APB2 prescaler > 1.
  // HAL doesn't expose current divider easily; assume standard Cube defaults where APB2 prescaler == 1.
  // If you change APB2 prescaler later, update this to reflect doubling.
  uint32_t timclk = pclk2; // adjust to pclk2*2 if APB2 prescaler > 1
 8002062:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002064:	64fb      	str	r3, [r7, #76]	@ 0x4c
  float tick_us = ((float)(htim8.Init.Prescaler + 1U)) * (1000000.0f / (float)timclk);
 8002066:	4b4f      	ldr	r3, [pc, #316]	@ (80021a4 <motor+0x150>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	3301      	adds	r3, #1
 800206c:	ee07 3a90 	vmov	s15, r3
 8002070:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002074:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002076:	ee07 3a90 	vmov	s15, r3
 800207a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800207e:	ed9f 6a4a 	vldr	s12, [pc, #296]	@ 80021a8 <motor+0x154>
 8002082:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800208a:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
  // Example with HSI=16MHz, APB2=16MHz, PSC=319 => tick_us ~ 20.0, ARR=999 => 50 Hz PWM
  Servo_Attach(&global_steer, &htim8, TIM_CHANNEL_1, tick_us, 1000, 1500, 2000);
 800208e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002092:	9301      	str	r3, [sp, #4]
 8002094:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8002098:	9300      	str	r3, [sp, #0]
 800209a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800209e:	ed97 0a12 	vldr	s0, [r7, #72]	@ 0x48
 80020a2:	2200      	movs	r2, #0
 80020a4:	493f      	ldr	r1, [pc, #252]	@ (80021a4 <motor+0x150>)
 80020a6:	4841      	ldr	r0, [pc, #260]	@ (80021ac <motor+0x158>)
 80020a8:	f001 fae5 	bl	8003676 <Servo_Attach>
}

  if (Servo_Start(&global_steer) != HAL_OK) {
 80020ac:	483f      	ldr	r0, [pc, #252]	@ (80021ac <motor+0x158>)
 80020ae:	f001 fb0b 	bl	80036c8 <Servo_Start>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d004      	beq.n	80020c2 <motor+0x6e>
    for(;;) { osDelay(1000); }
 80020b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020bc:	f006 fc5c 	bl	8008978 <osDelay>
 80020c0:	e7fa      	b.n	80020b8 <motor+0x64>
  }
  Servo_Center(&global_steer);
 80020c2:	483a      	ldr	r0, [pc, #232]	@ (80021ac <motor+0x158>)
 80020c4:	f7ff fb26 	bl	8001714 <Servo_Center>

  // Execute instruction list once: [[S,20],[L,0],[s,10]]
  // Define instructions
  typedef struct { char dir; float dist_cm; } instr_t;
  const instr_t program[] = {{'S',20.0f}, {'L',0.0f}, {'R',0.0f}, {'R',0.0f}, {'L',0.0f}, {'s',155.0f}};
 80020c8:	4b39      	ldr	r3, [pc, #228]	@ (80021b0 <motor+0x15c>)
 80020ca:	f107 040c 	add.w	r4, r7, #12
 80020ce:	461d      	mov	r5, r3
 80020d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020d8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80020dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  //const instr_t program[] = {{'S',120.0f}};
  const int program_len = sizeof(program)/sizeof(program[0]);
 80020e0:	2306      	movs	r3, #6
 80020e2:	647b      	str	r3, [r7, #68]	@ 0x44

  for (int i = 0; i < program_len; ++i) {
 80020e4:	2300      	movs	r3, #0
 80020e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80020e8:	e04d      	b.n	8002186 <motor+0x132>
    char d = program[i].dir;
 80020ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	3358      	adds	r3, #88	@ 0x58
 80020f0:	443b      	add	r3, r7
 80020f2:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 80020f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    float cm = program[i].dist_cm;
 80020fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020fc:	00db      	lsls	r3, r3, #3
 80020fe:	3358      	adds	r3, #88	@ 0x58
 8002100:	443b      	add	r3, r7
 8002102:	3b48      	subs	r3, #72	@ 0x48
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	63fb      	str	r3, [r7, #60]	@ 0x3c

  g_current_instr = d; // publish current instruction for OLED
 8002108:	4a2a      	ldr	r2, [pc, #168]	@ (80021b4 <motor+0x160>)
 800210a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800210e:	7013      	strb	r3, [r2, #0]
  if (d == 'S') {
 8002110:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002114:	2b53      	cmp	r3, #83	@ 0x53
 8002116:	d104      	bne.n	8002122 <motor+0xce>
      move_start_straight(cm);
 8002118:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 800211c:	f000 fb46 	bl	80027ac <move_start_straight>
 8002120:	e029      	b.n	8002176 <motor+0x122>
    } else if (d == 's') {
 8002122:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002126:	2b73      	cmp	r3, #115	@ 0x73
 8002128:	d108      	bne.n	800213c <motor+0xe8>
      move_start_straight(-cm);
 800212a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800212e:	eef1 7a67 	vneg.f32	s15, s15
 8002132:	eeb0 0a67 	vmov.f32	s0, s15
 8002136:	f000 fb39 	bl	80027ac <move_start_straight>
 800213a:	e01c      	b.n	8002176 <motor+0x122>
    } else if (d == 'L' || d == 'R' || d == 'l' || d == 'r') {
 800213c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002140:	2b4c      	cmp	r3, #76	@ 0x4c
 8002142:	d00b      	beq.n	800215c <motor+0x108>
 8002144:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002148:	2b52      	cmp	r3, #82	@ 0x52
 800214a:	d007      	beq.n	800215c <motor+0x108>
 800214c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002150:	2b6c      	cmp	r3, #108	@ 0x6c
 8002152:	d003      	beq.n	800215c <motor+0x108>
 8002154:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002158:	2b72      	cmp	r3, #114	@ 0x72
 800215a:	d105      	bne.n	8002168 <motor+0x114>
      move_start_turn(d);
 800215c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002160:	4618      	mov	r0, r3
 8002162:	f000 fbc5 	bl	80028f0 <move_start_turn>
 8002166:	e002      	b.n	800216e <motor+0x11a>
    } else {
      // Unknown directive: stop and break
      move_abort();
 8002168:	f000 fb08 	bl	800277c <move_abort>
      break;
 800216c:	e00f      	b.n	800218e <motor+0x13a>
    }

    // Wait until current movement completes
  while (move_is_active()) {
 800216e:	e002      	b.n	8002176 <motor+0x122>
      osDelay(5);
 8002170:	2005      	movs	r0, #5
 8002172:	f006 fc01 	bl	8008978 <osDelay>
  while (move_is_active()) {
 8002176:	f000 faf5 	bl	8002764 <move_is_active>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d1f7      	bne.n	8002170 <motor+0x11c>
  for (int i = 0; i < program_len; ++i) {
 8002180:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002182:	3301      	adds	r3, #1
 8002184:	657b      	str	r3, [r7, #84]	@ 0x54
 8002186:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002188:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800218a:	429a      	cmp	r2, r3
 800218c:	dbad      	blt.n	80020ea <motor+0x96>

  // Immediately continue to next instruction
  }

  // Program complete: ensure motors are stopped
  move_abort();
 800218e:	f000 faf5 	bl	800277c <move_abort>
  g_current_instr = '-';
 8002192:	4b08      	ldr	r3, [pc, #32]	@ (80021b4 <motor+0x160>)
 8002194:	222d      	movs	r2, #45	@ 0x2d
 8002196:	701a      	strb	r2, [r3, #0]
  for(;;) { osDelay(1000); }
 8002198:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800219c:	f006 fbec 	bl	8008978 <osDelay>
 80021a0:	e7fa      	b.n	8002198 <motor+0x144>
 80021a2:	bf00      	nop
 80021a4:	20000440 	.word	0x20000440
 80021a8:	49742400 	.word	0x49742400
 80021ac:	20000530 	.word	0x20000530
 80021b0:	0800dcbc 	.word	0x0800dcbc
 80021b4:	20000001 	.word	0x20000001

080021b8 <encoder_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder_task */
void encoder_task(void *argument)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b090      	sub	sp, #64	@ 0x40
 80021bc:	af02      	add	r7, sp, #8
 80021be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder_task */
  // Update OLED at ~5 Hz; initialize static layout once, then update dynamic values only
  uint32_t last_tick = HAL_GetTick();
 80021c0:	f001 ff52 	bl	8004068 <HAL_GetTick>
 80021c4:	6378      	str	r0, [r7, #52]	@ 0x34

  // Static layout (draw once)
  OLED_Clear();
 80021c6:	f000 fe1f 	bl	8002e08 <OLED_Clear>
  OLED_ShowString(0, 0, (uint8_t*)"Yaw: ");
 80021ca:	4a83      	ldr	r2, [pc, #524]	@ (80023d8 <encoder_task+0x220>)
 80021cc:	2100      	movs	r1, #0
 80021ce:	2000      	movs	r0, #0
 80021d0:	f000 ff96 	bl	8003100 <OLED_ShowString>
  OLED_ShowString(88, 0, (uint8_t*)" deg");
 80021d4:	4a81      	ldr	r2, [pc, #516]	@ (80023dc <encoder_task+0x224>)
 80021d6:	2100      	movs	r1, #0
 80021d8:	2058      	movs	r0, #88	@ 0x58
 80021da:	f000 ff91 	bl	8003100 <OLED_ShowString>
  OLED_ShowString(0, 16, (uint8_t*)"Instr: ");
 80021de:	4a80      	ldr	r2, [pc, #512]	@ (80023e0 <encoder_task+0x228>)
 80021e0:	2110      	movs	r1, #16
 80021e2:	2000      	movs	r0, #0
 80021e4:	f000 ff8c 	bl	8003100 <OLED_ShowString>
  OLED_ShowString(0, 32, (uint8_t*)"T:");
 80021e8:	4a7e      	ldr	r2, [pc, #504]	@ (80023e4 <encoder_task+0x22c>)
 80021ea:	2120      	movs	r1, #32
 80021ec:	2000      	movs	r0, #0
 80021ee:	f000 ff87 	bl	8003100 <OLED_ShowString>
  OLED_ShowChar(48, 32, ',', 12, 1);
 80021f2:	2301      	movs	r3, #1
 80021f4:	9300      	str	r3, [sp, #0]
 80021f6:	230c      	movs	r3, #12
 80021f8:	222c      	movs	r2, #44	@ 0x2c
 80021fa:	2120      	movs	r1, #32
 80021fc:	2030      	movs	r0, #48	@ 0x30
 80021fe:	f000 fe83 	bl	8002f08 <OLED_ShowChar>
  OLED_ShowString(0, 48, (uint8_t*)"M:");
 8002202:	4a79      	ldr	r2, [pc, #484]	@ (80023e8 <encoder_task+0x230>)
 8002204:	2130      	movs	r1, #48	@ 0x30
 8002206:	2000      	movs	r0, #0
 8002208:	f000 ff7a 	bl	8003100 <OLED_ShowString>
  OLED_ShowChar(48, 48, ',', 12, 1);
 800220c:	2301      	movs	r3, #1
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	230c      	movs	r3, #12
 8002212:	222c      	movs	r2, #44	@ 0x2c
 8002214:	2130      	movs	r1, #48	@ 0x30
 8002216:	2030      	movs	r0, #48	@ 0x30
 8002218:	f000 fe76 	bl	8002f08 <OLED_ShowChar>
  OLED_Refresh_Gram();
 800221c:	f000 fd6e 	bl	8002cfc <OLED_Refresh_Gram>

  for(;;)
  {
    uint32_t now = HAL_GetTick();
 8002220:	f001 ff22 	bl	8004068 <HAL_GetTick>
 8002224:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (now - last_tick >= 200) {
 8002226:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2bc7      	cmp	r3, #199	@ 0xc7
 800222e:	f240 80cf 	bls.w	80023d0 <encoder_task+0x218>
      last_tick = now;
 8002232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002234:	637b      	str	r3, [r7, #52]	@ 0x34

      float yawf = imu_get_yaw();
 8002236:	f7ff f9f3 	bl	8001620 <imu_get_yaw>
 800223a:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
      int32_t tL=0,tR=0,mL=0,mR=0;
 800223e:	2300      	movs	r3, #0
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	2300      	movs	r3, #0
 8002244:	613b      	str	r3, [r7, #16]
 8002246:	2300      	movs	r3, #0
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	2300      	movs	r3, #0
 800224c:	60bb      	str	r3, [r7, #8]
      control_get_target_and_measured(&tL, &tR, &mL, &mR);
 800224e:	f107 0308 	add.w	r3, r7, #8
 8002252:	f107 020c 	add.w	r2, r7, #12
 8002256:	f107 0110 	add.w	r1, r7, #16
 800225a:	f107 0014 	add.w	r0, r7, #20
 800225e:	f7ff f8eb 	bl	8001438 <control_get_target_and_measured>
      char instr = g_current_instr ? g_current_instr : '-';
 8002262:	4b62      	ldr	r3, [pc, #392]	@ (80023ec <encoder_task+0x234>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	b2db      	uxtb	r3, r3
 8002268:	2b00      	cmp	r3, #0
 800226a:	d003      	beq.n	8002274 <encoder_task+0xbc>
 800226c:	4b5f      	ldr	r3, [pc, #380]	@ (80023ec <encoder_task+0x234>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	b2db      	uxtb	r3, r3
 8002272:	e000      	b.n	8002276 <encoder_task+0xbe>
 8002274:	232d      	movs	r3, #45	@ 0x2d
 8002276:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

      // Lightweight rounding to avoid libm dependency
      int yaw10 = (int)(yawf * 10.0f + (yawf >= 0.0f ? 0.5f : -0.5f));
 800227a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800227e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002282:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002286:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800228a:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800228e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002292:	db02      	blt.n	800229a <encoder_task+0xe2>
 8002294:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002298:	e001      	b.n	800229e <encoder_task+0xe6>
 800229a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800229e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022a6:	ee17 3a90 	vmov	r3, s15
 80022aa:	633b      	str	r3, [r7, #48]	@ 0x30
      int sign = (yaw10 < 0) ? -1 : 1;
 80022ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	da02      	bge.n	80022b8 <encoder_task+0x100>
 80022b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022b6:	e000      	b.n	80022ba <encoder_task+0x102>
 80022b8:	2301      	movs	r3, #1
 80022ba:	623b      	str	r3, [r7, #32]
      if (yaw10 < 0) yaw10 = -yaw10;
 80022bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022be:	2b00      	cmp	r3, #0
 80022c0:	da02      	bge.n	80022c8 <encoder_task+0x110>
 80022c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022c4:	425b      	negs	r3, r3
 80022c6:	633b      	str	r3, [r7, #48]	@ 0x30
      int yaw_deg = yaw10 / 10;
 80022c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ca:	4a49      	ldr	r2, [pc, #292]	@ (80023f0 <encoder_task+0x238>)
 80022cc:	fb82 1203 	smull	r1, r2, r2, r3
 80022d0:	1092      	asrs	r2, r2, #2
 80022d2:	17db      	asrs	r3, r3, #31
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	61fb      	str	r3, [r7, #28]
      int yaw_tenth = yaw10 % 10;
 80022d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022da:	4b45      	ldr	r3, [pc, #276]	@ (80023f0 <encoder_task+0x238>)
 80022dc:	fb83 1302 	smull	r1, r3, r3, r2
 80022e0:	1099      	asrs	r1, r3, #2
 80022e2:	17d3      	asrs	r3, r2, #31
 80022e4:	1ac9      	subs	r1, r1, r3
 80022e6:	460b      	mov	r3, r1
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	440b      	add	r3, r1
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	61bb      	str	r3, [r7, #24]

      // Dynamic updates only (no full clear)
      // Yaw
      OLED_ShowChar(40, 0, (sign < 0) ? '-' : ' ', 12, 1);
 80022f2:	6a3b      	ldr	r3, [r7, #32]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	da01      	bge.n	80022fc <encoder_task+0x144>
 80022f8:	222d      	movs	r2, #45	@ 0x2d
 80022fa:	e000      	b.n	80022fe <encoder_task+0x146>
 80022fc:	2220      	movs	r2, #32
 80022fe:	2301      	movs	r3, #1
 8002300:	9300      	str	r3, [sp, #0]
 8002302:	230c      	movs	r3, #12
 8002304:	2100      	movs	r1, #0
 8002306:	2028      	movs	r0, #40	@ 0x28
 8002308:	f000 fdfe 	bl	8002f08 <OLED_ShowChar>
      OLED_ShowNumber(48, 0, (uint32_t)yaw_deg, 3, 12);
 800230c:	69fa      	ldr	r2, [r7, #28]
 800230e:	230c      	movs	r3, #12
 8002310:	9300      	str	r3, [sp, #0]
 8002312:	2303      	movs	r3, #3
 8002314:	2100      	movs	r1, #0
 8002316:	2030      	movs	r0, #48	@ 0x30
 8002318:	f000 fe84 	bl	8003024 <OLED_ShowNumber>
      OLED_ShowChar(72, 0, '.', 12, 1);
 800231c:	2301      	movs	r3, #1
 800231e:	9300      	str	r3, [sp, #0]
 8002320:	230c      	movs	r3, #12
 8002322:	222e      	movs	r2, #46	@ 0x2e
 8002324:	2100      	movs	r1, #0
 8002326:	2048      	movs	r0, #72	@ 0x48
 8002328:	f000 fdee 	bl	8002f08 <OLED_ShowChar>
      OLED_ShowChar(80, 0, (char)('0' + yaw_tenth), 12, 1);
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	b2db      	uxtb	r3, r3
 8002330:	3330      	adds	r3, #48	@ 0x30
 8002332:	b2da      	uxtb	r2, r3
 8002334:	2301      	movs	r3, #1
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	230c      	movs	r3, #12
 800233a:	2100      	movs	r1, #0
 800233c:	2050      	movs	r0, #80	@ 0x50
 800233e:	f000 fde3 	bl	8002f08 <OLED_ShowChar>

      // Instruction
      OLED_ShowChar(48, 16, instr, 12, 1);
 8002342:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002346:	2301      	movs	r3, #1
 8002348:	9300      	str	r3, [sp, #0]
 800234a:	230c      	movs	r3, #12
 800234c:	2110      	movs	r1, #16
 800234e:	2030      	movs	r0, #48	@ 0x30
 8002350:	f000 fdda 	bl	8002f08 <OLED_ShowChar>

  // Targets: clear small areas first to avoid ghosting, then draw
  OLED_ShowString(16, 32, (uint8_t*)"    ");
 8002354:	4a27      	ldr	r2, [pc, #156]	@ (80023f4 <encoder_task+0x23c>)
 8002356:	2120      	movs	r1, #32
 8002358:	2010      	movs	r0, #16
 800235a:	f000 fed1 	bl	8003100 <OLED_ShowString>
  OLED_ShowString(56, 32, (uint8_t*)"    ");
 800235e:	4a25      	ldr	r2, [pc, #148]	@ (80023f4 <encoder_task+0x23c>)
 8002360:	2120      	movs	r1, #32
 8002362:	2038      	movs	r0, #56	@ 0x38
 8002364:	f000 fecc 	bl	8003100 <OLED_ShowString>
      OLED_ShowNumber(16, 32, (uint32_t)(tL & 0x7FFFFFFF), 4, 12);
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800236e:	230c      	movs	r3, #12
 8002370:	9300      	str	r3, [sp, #0]
 8002372:	2304      	movs	r3, #4
 8002374:	2120      	movs	r1, #32
 8002376:	2010      	movs	r0, #16
 8002378:	f000 fe54 	bl	8003024 <OLED_ShowNumber>
      OLED_ShowNumber(56, 32, (uint32_t)(tR & 0x7FFFFFFF), 4, 12);
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002382:	230c      	movs	r3, #12
 8002384:	9300      	str	r3, [sp, #0]
 8002386:	2304      	movs	r3, #4
 8002388:	2120      	movs	r1, #32
 800238a:	2038      	movs	r0, #56	@ 0x38
 800238c:	f000 fe4a 	bl	8003024 <OLED_ShowNumber>

  // Measured: clear small areas first to avoid ghosting, then draw
  OLED_ShowString(16, 48, (uint8_t*)"    ");
 8002390:	4a18      	ldr	r2, [pc, #96]	@ (80023f4 <encoder_task+0x23c>)
 8002392:	2130      	movs	r1, #48	@ 0x30
 8002394:	2010      	movs	r0, #16
 8002396:	f000 feb3 	bl	8003100 <OLED_ShowString>
  OLED_ShowString(56, 48, (uint8_t*)"    ");
 800239a:	4a16      	ldr	r2, [pc, #88]	@ (80023f4 <encoder_task+0x23c>)
 800239c:	2130      	movs	r1, #48	@ 0x30
 800239e:	2038      	movs	r0, #56	@ 0x38
 80023a0:	f000 feae 	bl	8003100 <OLED_ShowString>
      OLED_ShowNumber(16, 48, (uint32_t)(mL & 0x7FFFFFFF), 4, 12);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80023aa:	230c      	movs	r3, #12
 80023ac:	9300      	str	r3, [sp, #0]
 80023ae:	2304      	movs	r3, #4
 80023b0:	2130      	movs	r1, #48	@ 0x30
 80023b2:	2010      	movs	r0, #16
 80023b4:	f000 fe36 	bl	8003024 <OLED_ShowNumber>
      OLED_ShowNumber(56, 48, (uint32_t)(mR & 0x7FFFFFFF), 4, 12);
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80023be:	230c      	movs	r3, #12
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	2304      	movs	r3, #4
 80023c4:	2130      	movs	r1, #48	@ 0x30
 80023c6:	2038      	movs	r0, #56	@ 0x38
 80023c8:	f000 fe2c 	bl	8003024 <OLED_ShowNumber>

      // Refresh
      OLED_Refresh_Gram();
 80023cc:	f000 fc96 	bl	8002cfc <OLED_Refresh_Gram>
    }
    osDelay(5);
 80023d0:	2005      	movs	r0, #5
 80023d2:	f006 fad1 	bl	8008978 <osDelay>
  {
 80023d6:	e723      	b.n	8002220 <encoder_task+0x68>
 80023d8:	0800dcec 	.word	0x0800dcec
 80023dc:	0800dcf4 	.word	0x0800dcf4
 80023e0:	0800dcfc 	.word	0x0800dcfc
 80023e4:	0800dd04 	.word	0x0800dd04
 80023e8:	0800dd08 	.word	0x0800dd08
 80023ec:	20000001 	.word	0x20000001
 80023f0:	66666667 	.word	0x66666667
 80023f4:	0800dd0c 	.word	0x0800dd0c

080023f8 <controlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_controlTask */
void controlTask(void *argument)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN controlTask */
  // Run the 100 Hz speed control loop when due
  for(;;) {
    if (control_is_due()) {
 8002400:	f7fe fea2 	bl	8001148 <control_is_due>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d005      	beq.n	8002416 <controlTask+0x1e>
      control_step();
 800240a:	f7fe ff2d 	bl	8001268 <control_step>
  // Tick movement planner at the same 100 Hz cadence
  move_tick_100Hz();
 800240e:	f000 faf9 	bl	8002a04 <move_tick_100Hz>
      control_clear_due();
 8002412:	f7fe fea5 	bl	8001160 <control_clear_due>
    }
    osDelay(1);
 8002416:	2001      	movs	r0, #1
 8002418:	f006 faae 	bl	8008978 <osDelay>
    if (control_is_due()) {
 800241c:	e7f0      	b.n	8002400 <controlTask+0x8>

0800241e <servoTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_servoTask */
void servoTask(void *argument)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b082      	sub	sp, #8
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN servoTask */
  // Unused. Servo is controlled from MotorTask for this simple scenario.
  for(;;) { osDelay(1000); }
 8002426:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800242a:	f006 faa5 	bl	8008978 <osDelay>
 800242e:	e7fa      	b.n	8002426 <servoTask+0x8>

08002430 <userButtonTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_userButtonTask */
void userButtonTask(void *argument)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN userButtonTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002438:	2001      	movs	r0, #1
 800243a:	f006 fa9d 	bl	8008978 <osDelay>
 800243e:	e7fb      	b.n	8002438 <userButtonTask+0x8>

08002440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002444:	b672      	cpsid	i
}
 8002446:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002448:	bf00      	nop
 800244a:	e7fd      	b.n	8002448 <Error_Handler+0x8>

0800244c <motor_init>:
extern TIM_HandleTypeDef htim9; // Motor B (Right) PWM on PE5, PE6

// --- Constants ---
#define MIN_MOTOR_SPEED_PERCENT 54.0f

void motor_init(void) {
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // Motor A IN1 (PB9)
 8002450:	210c      	movs	r1, #12
 8002452:	480d      	ldr	r0, [pc, #52]	@ (8002488 <motor_init+0x3c>)
 8002454:	f004 f87e 	bl	8006554 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); // Motor A IN2 (PB8)
 8002458:	2108      	movs	r1, #8
 800245a:	480b      	ldr	r0, [pc, #44]	@ (8002488 <motor_init+0x3c>)
 800245c:	f004 f87a 	bl	8006554 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // Motor B IN1 (PE5)
 8002460:	2100      	movs	r1, #0
 8002462:	480a      	ldr	r0, [pc, #40]	@ (800248c <motor_init+0x40>)
 8002464:	f004 f876 	bl	8006554 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); // Motor B IN2 (PE6)
 8002468:	2104      	movs	r1, #4
 800246a:	4808      	ldr	r0, [pc, #32]	@ (800248c <motor_init+0x40>)
 800246c:	f004 f872 	bl	8006554 <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Motor A (Left)
 8002470:	213c      	movs	r1, #60	@ 0x3c
 8002472:	4807      	ldr	r0, [pc, #28]	@ (8002490 <motor_init+0x44>)
 8002474:	f004 f9dc 	bl	8006830 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Motor B (Right)
 8002478:	213c      	movs	r1, #60	@ 0x3c
 800247a:	4806      	ldr	r0, [pc, #24]	@ (8002494 <motor_init+0x48>)
 800247c:	f004 f9d8 	bl	8006830 <HAL_TIM_Encoder_Start>

    motor_stop();
 8002480:	f000 f8da 	bl	8002638 <motor_stop>
}
 8002484:	bf00      	nop
 8002486:	bd80      	pop	{r7, pc}
 8002488:	200003b0 	.word	0x200003b0
 800248c:	20000488 	.word	0x20000488
 8002490:	20000320 	.word	0x20000320
 8002494:	20000368 	.word	0x20000368

08002498 <motor_set_speeds>:

void motor_set_speeds(int8_t left_speed_percent, int8_t right_speed_percent) {
 8002498:	b480      	push	{r7}
 800249a:	b089      	sub	sp, #36	@ 0x24
 800249c:	af00      	add	r7, sp, #0
 800249e:	4603      	mov	r3, r0
 80024a0:	460a      	mov	r2, r1
 80024a2:	71fb      	strb	r3, [r7, #7]
 80024a4:	4613      	mov	r3, r2
 80024a6:	71bb      	strb	r3, [r7, #6]
    float scaled_speedL;
    float scaled_speedR;
    uint32_t pulseL;
    uint32_t pulseR;

    if (left_speed_percent > 100)  left_speed_percent  = 100;
 80024a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ac:	2b64      	cmp	r3, #100	@ 0x64
 80024ae:	dd01      	ble.n	80024b4 <motor_set_speeds+0x1c>
 80024b0:	2364      	movs	r3, #100	@ 0x64
 80024b2:	71fb      	strb	r3, [r7, #7]
    if (left_speed_percent < -100) left_speed_percent  = -100;
 80024b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b8:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 80024bc:	da01      	bge.n	80024c2 <motor_set_speeds+0x2a>
 80024be:	239c      	movs	r3, #156	@ 0x9c
 80024c0:	71fb      	strb	r3, [r7, #7]
    if (right_speed_percent > 100) right_speed_percent = 100;
 80024c2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80024c6:	2b64      	cmp	r3, #100	@ 0x64
 80024c8:	dd01      	ble.n	80024ce <motor_set_speeds+0x36>
 80024ca:	2364      	movs	r3, #100	@ 0x64
 80024cc:	71bb      	strb	r3, [r7, #6]
    if (right_speed_percent < -100)right_speed_percent = -100;
 80024ce:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80024d2:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 80024d6:	da01      	bge.n	80024dc <motor_set_speeds+0x44>
 80024d8:	239c      	movs	r3, #156	@ 0x9c
 80024da:	71bb      	strb	r3, [r7, #6]

    // Use each timer's own ARR
    arrL = __HAL_TIM_GET_AUTORELOAD(&htim4); // TIM4 (Left)
 80024dc:	4b51      	ldr	r3, [pc, #324]	@ (8002624 <motor_set_speeds+0x18c>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e2:	61fb      	str	r3, [r7, #28]
    arrR = __HAL_TIM_GET_AUTORELOAD(&htim9); // TIM9 (Right)
 80024e4:	4b50      	ldr	r3, [pc, #320]	@ (8002628 <motor_set_speeds+0x190>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ea:	61bb      	str	r3, [r7, #24]

    // --- Left Motor (TIM4) ---
    if (left_speed_percent == 0) {
 80024ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d108      	bne.n	8002506 <motor_set_speeds+0x6e>
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 80024f4:	4b4b      	ldr	r3, [pc, #300]	@ (8002624 <motor_set_speeds+0x18c>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2200      	movs	r2, #0
 80024fa:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80024fc:	4b49      	ldr	r3, [pc, #292]	@ (8002624 <motor_set_speeds+0x18c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2200      	movs	r2, #0
 8002502:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002504:	e03d      	b.n	8002582 <motor_set_speeds+0xea>
    } else {
        scaled_speedL = MIN_MOTOR_SPEED_PERCENT + (fabsf((float)left_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	ee07 3a90 	vmov	s15, r3
 800250e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002512:	eeb0 7ae7 	vabs.f32	s14, s15
 8002516:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800262c <motor_set_speeds+0x194>
 800251a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800251e:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8002630 <motor_set_speeds+0x198>
 8002522:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002526:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8002634 <motor_set_speeds+0x19c>
 800252a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800252e:	edc7 7a05 	vstr	s15, [r7, #20]
        pulseL = (uint32_t)((scaled_speedL * (float)(arrL + 1)) / 100.0f);
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	3301      	adds	r3, #1
 8002536:	ee07 3a90 	vmov	s15, r3
 800253a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800253e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002542:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002546:	eddf 6a39 	vldr	s13, [pc, #228]	@ 800262c <motor_set_speeds+0x194>
 800254a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800254e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002552:	ee17 3a90 	vmov	r3, s15
 8002556:	613b      	str	r3, [r7, #16]

        if (left_speed_percent > 0) {           // Forward
 8002558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255c:	2b00      	cmp	r3, #0
 800255e:	dd08      	ble.n	8002572 <motor_set_speeds+0xda>
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, pulseL); // IN1 = PWM
 8002560:	4b30      	ldr	r3, [pc, #192]	@ (8002624 <motor_set_speeds+0x18c>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);      // IN2 = 0
 8002568:	4b2e      	ldr	r3, [pc, #184]	@ (8002624 <motor_set_speeds+0x18c>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2200      	movs	r2, #0
 800256e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002570:	e007      	b.n	8002582 <motor_set_speeds+0xea>
        } else {                                  // Reverse
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);      // IN1 = 0
 8002572:	4b2c      	ldr	r3, [pc, #176]	@ (8002624 <motor_set_speeds+0x18c>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2200      	movs	r2, #0
 8002578:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, pulseL); // IN2 = PWM
 800257a:	4b2a      	ldr	r3, [pc, #168]	@ (8002624 <motor_set_speeds+0x18c>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
    }

    // --- Right Motor (TIM9) ---
    if (right_speed_percent == 0) {
 8002582:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d108      	bne.n	800259c <motor_set_speeds+0x104>
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 800258a:	4b27      	ldr	r3, [pc, #156]	@ (8002628 <motor_set_speeds+0x190>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2200      	movs	r2, #0
 8002590:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8002592:	4b25      	ldr	r3, [pc, #148]	@ (8002628 <motor_set_speeds+0x190>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2200      	movs	r2, #0
 8002598:	639a      	str	r2, [r3, #56]	@ 0x38
        } else {                                   // Reverse
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulseR); // IN1 = PWM
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // IN2 = 0
        }
    }
}
 800259a:	e03d      	b.n	8002618 <motor_set_speeds+0x180>
        scaled_speedR = MIN_MOTOR_SPEED_PERCENT + (fabsf((float)right_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 800259c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80025a0:	ee07 3a90 	vmov	s15, r3
 80025a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025a8:	eeb0 7ae7 	vabs.f32	s14, s15
 80025ac:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 800262c <motor_set_speeds+0x194>
 80025b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025b4:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002630 <motor_set_speeds+0x198>
 80025b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025bc:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002634 <motor_set_speeds+0x19c>
 80025c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80025c4:	edc7 7a03 	vstr	s15, [r7, #12]
        pulseR = (uint32_t)((scaled_speedR * (float)(arrR + 1)) / 100.0f);
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	3301      	adds	r3, #1
 80025cc:	ee07 3a90 	vmov	s15, r3
 80025d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80025d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025dc:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800262c <motor_set_speeds+0x194>
 80025e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025e8:	ee17 3a90 	vmov	r3, s15
 80025ec:	60bb      	str	r3, [r7, #8]
        if (right_speed_percent > 0) {            // Forward
 80025ee:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	dd08      	ble.n	8002608 <motor_set_speeds+0x170>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);      // IN1 = 0
 80025f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002628 <motor_set_speeds+0x190>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2200      	movs	r2, #0
 80025fc:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, pulseR); // IN2 = PWM
 80025fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002628 <motor_set_speeds+0x190>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68ba      	ldr	r2, [r7, #8]
 8002604:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002606:	e007      	b.n	8002618 <motor_set_speeds+0x180>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulseR); // IN1 = PWM
 8002608:	4b07      	ldr	r3, [pc, #28]	@ (8002628 <motor_set_speeds+0x190>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68ba      	ldr	r2, [r7, #8]
 800260e:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // IN2 = 0
 8002610:	4b05      	ldr	r3, [pc, #20]	@ (8002628 <motor_set_speeds+0x190>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2200      	movs	r2, #0
 8002616:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002618:	bf00      	nop
 800261a:	3724      	adds	r7, #36	@ 0x24
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr
 8002624:	200003b0 	.word	0x200003b0
 8002628:	20000488 	.word	0x20000488
 800262c:	42c80000 	.word	0x42c80000
 8002630:	42380000 	.word	0x42380000
 8002634:	42580000 	.word	0x42580000

08002638 <motor_stop>:


void motor_stop(void) {
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 800263c:	4b0a      	ldr	r3, [pc, #40]	@ (8002668 <motor_stop+0x30>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2200      	movs	r2, #0
 8002642:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8002644:	4b08      	ldr	r3, [pc, #32]	@ (8002668 <motor_stop+0x30>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2200      	movs	r2, #0
 800264a:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 800264c:	4b07      	ldr	r3, [pc, #28]	@ (800266c <motor_stop+0x34>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2200      	movs	r2, #0
 8002652:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8002654:	4b05      	ldr	r3, [pc, #20]	@ (800266c <motor_stop+0x34>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2200      	movs	r2, #0
 800265a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800265c:	bf00      	nop
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	200003b0 	.word	0x200003b0
 800266c:	20000488 	.word	0x20000488

08002670 <motor_brake_ms>:

void motor_brake_ms(uint16_t ms) {
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	4603      	mov	r3, r0
 8002678:	80fb      	strh	r3, [r7, #6]
    // Set both inputs HIGH on each H-bridge to short-brake
    uint32_t arrL = __HAL_TIM_GET_AUTORELOAD(&htim4);
 800267a:	4b19      	ldr	r3, [pc, #100]	@ (80026e0 <motor_brake_ms+0x70>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002680:	60fb      	str	r3, [r7, #12]
    uint32_t arrR = __HAL_TIM_GET_AUTORELOAD(&htim9);
 8002682:	4b18      	ldr	r3, [pc, #96]	@ (80026e4 <motor_brake_ms+0x74>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002688:	60bb      	str	r3, [r7, #8]

    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, arrL); // IN1 = 100%
 800268a:	4b15      	ldr	r3, [pc, #84]	@ (80026e0 <motor_brake_ms+0x70>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, arrL); // IN2 = 100%
 8002692:	4b13      	ldr	r3, [pc, #76]	@ (80026e0 <motor_brake_ms+0x70>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	68fa      	ldr	r2, [r7, #12]
 8002698:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, arrR); // IN1 = 100%
 800269a:	4b12      	ldr	r3, [pc, #72]	@ (80026e4 <motor_brake_ms+0x74>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	68ba      	ldr	r2, [r7, #8]
 80026a0:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, arrR); // IN2 = 100%
 80026a2:	4b10      	ldr	r3, [pc, #64]	@ (80026e4 <motor_brake_ms+0x74>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	68ba      	ldr	r2, [r7, #8]
 80026a8:	639a      	str	r2, [r3, #56]	@ 0x38

    if (ms > 0) {
 80026aa:	88fb      	ldrh	r3, [r7, #6]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d003      	beq.n	80026b8 <motor_brake_ms+0x48>
        HAL_Delay(ms);
 80026b0:	88fb      	ldrh	r3, [r7, #6]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f001 fce4 	bl	8004080 <HAL_Delay>
    }

    // Release to zero to avoid heating the bridge
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80026b8:	4b09      	ldr	r3, [pc, #36]	@ (80026e0 <motor_brake_ms+0x70>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2200      	movs	r2, #0
 80026be:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 80026c0:	4b07      	ldr	r3, [pc, #28]	@ (80026e0 <motor_brake_ms+0x70>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2200      	movs	r2, #0
 80026c6:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 80026c8:	4b06      	ldr	r3, [pc, #24]	@ (80026e4 <motor_brake_ms+0x74>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2200      	movs	r2, #0
 80026ce:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 80026d0:	4b04      	ldr	r3, [pc, #16]	@ (80026e4 <motor_brake_ms+0x74>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2200      	movs	r2, #0
 80026d6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80026d8:	bf00      	nop
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	200003b0 	.word	0x200003b0
 80026e4:	20000488 	.word	0x20000488

080026e8 <motor_get_left_encoder_counts>:

int32_t motor_get_left_encoder_counts(void) {
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
    return (int16_t)__HAL_TIM_GET_COUNTER(&htim2);
 80026ec:	4b04      	ldr	r3, [pc, #16]	@ (8002700 <motor_get_left_encoder_counts+0x18>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f2:	b21b      	sxth	r3, r3
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	20000320 	.word	0x20000320

08002704 <motor_get_right_encoder_counts>:

// Right motor is reversed, so return the negative.
int32_t motor_get_right_encoder_counts(void) {
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
	return -((int16_t)__HAL_TIM_GET_COUNTER(&htim3));
 8002708:	4b04      	ldr	r3, [pc, #16]	@ (800271c <motor_get_right_encoder_counts+0x18>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800270e:	b21b      	sxth	r3, r3
 8002710:	425b      	negs	r3, r3
}
 8002712:	4618      	mov	r0, r3
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	20000368 	.word	0x20000368

08002720 <motor_reset_encoders>:

void motor_reset_encoders(void) {
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8002724:	4b06      	ldr	r3, [pc, #24]	@ (8002740 <motor_reset_encoders+0x20>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2200      	movs	r2, #0
 800272a:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 800272c:	4b05      	ldr	r3, [pc, #20]	@ (8002744 <motor_reset_encoders+0x24>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2200      	movs	r2, #0
 8002732:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002734:	bf00      	nop
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	20000320 	.word	0x20000320
 8002744:	20000368 	.word	0x20000368

08002748 <Servo_Center>:
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	8a5b      	ldrh	r3, [r3, #18]
 8002754:	4619      	mov	r1, r3
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 ffda 	bl	8003710 <Servo_WriteUS>
 800275c:	bf00      	nop
 800275e:	3708      	adds	r7, #8
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}

08002764 <move_is_active>:

// =================================================================================
// P U B L I C   A P I
// =================================================================================

uint8_t move_is_active(void) {
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  return ms.active;
 8002768:	4b03      	ldr	r3, [pc, #12]	@ (8002778 <move_is_active+0x14>)
 800276a:	781b      	ldrb	r3, [r3, #0]
}
 800276c:	4618      	mov	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	2000054c 	.word	0x2000054c

0800277c <move_abort>:

void move_abort(void) {
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  if (!ms.active) return;
 8002780:	4b09      	ldr	r3, [pc, #36]	@ (80027a8 <move_abort+0x2c>)
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d00c      	beq.n	80027a2 <move_abort+0x26>
  ms.active = 0;
 8002788:	4b07      	ldr	r3, [pc, #28]	@ (80027a8 <move_abort+0x2c>)
 800278a:	2200      	movs	r2, #0
 800278c:	701a      	strb	r2, [r3, #0]
  ms.mode = MOVE_IDLE;
 800278e:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <move_abort+0x2c>)
 8002790:	2200      	movs	r2, #0
 8002792:	705a      	strb	r2, [r3, #1]
  control_set_target_ticks_per_dt(0, 0);
 8002794:	2100      	movs	r1, #0
 8002796:	2000      	movs	r0, #0
 8002798:	f7fe fd38 	bl	800120c <control_set_target_ticks_per_dt>
  motor_stop();
 800279c:	f7ff ff4c 	bl	8002638 <motor_stop>
 80027a0:	e000      	b.n	80027a4 <move_abort+0x28>
  if (!ms.active) return;
 80027a2:	bf00      	nop
}
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	2000054c 	.word	0x2000054c

080027ac <move_start_straight>:

void move_start_straight(float distance_cm) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	ed87 0a01 	vstr	s0, [r7, #4]
  // 1. Reset hardware and state
  motor_reset_encoders();
 80027b6:	f7ff ffb3 	bl	8002720 <motor_reset_encoders>
  control_sync_encoders();
 80027ba:	f7fe fd3d 	bl	8001238 <control_sync_encoders>
  imu_zero_yaw(); // Ensure we start with a target heading of 0 degrees
 80027be:	f7fe ff3d 	bl	800163c <imu_zero_yaw>
  ms.active = 1;
 80027c2:	4b46      	ldr	r3, [pc, #280]	@ (80028dc <move_start_straight+0x130>)
 80027c4:	2201      	movs	r2, #1
 80027c6:	701a      	strb	r2, [r3, #0]
  ms.mode = MOVE_STRAIGHT;
 80027c8:	4b44      	ldr	r3, [pc, #272]	@ (80028dc <move_start_straight+0x130>)
 80027ca:	2201      	movs	r2, #1
 80027cc:	705a      	strb	r2, [r3, #1]
  ms.dir = (distance_cm >= 0.0f) ? 1 : -1;
 80027ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80027d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027da:	db01      	blt.n	80027e0 <move_start_straight+0x34>
 80027dc:	2201      	movs	r2, #1
 80027de:	e001      	b.n	80027e4 <move_start_straight+0x38>
 80027e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027e4:	4b3d      	ldr	r3, [pc, #244]	@ (80028dc <move_start_straight+0x130>)
 80027e6:	709a      	strb	r2, [r3, #2]

  // Center steering for straight driving
  Servo_Center(&global_steer);
 80027e8:	483d      	ldr	r0, [pc, #244]	@ (80028e0 <move_start_straight+0x134>)
 80027ea:	f7ff ffad 	bl	8002748 <Servo_Center>

  // 2. Calculate target distances in encoder ticks
  ms.total_ticks_abs = (int32_t)lroundf(fabsf(distance_cm) * TICKS_PER_CM);
 80027ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80027f2:	eef0 7ae7 	vabs.f32	s15, s15
 80027f6:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80028e4 <move_start_straight+0x138>
 80027fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002802:	f00b f9e1 	bl	800dbc8 <lroundf>
 8002806:	4603      	mov	r3, r0
 8002808:	4a34      	ldr	r2, [pc, #208]	@ (80028dc <move_start_straight+0x130>)
 800280a:	6053      	str	r3, [r2, #4]
  if (ms.total_ticks_abs < 10) { // Avoid trivial movements
 800280c:	4b33      	ldr	r3, [pc, #204]	@ (80028dc <move_start_straight+0x130>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	2b09      	cmp	r3, #9
 8002812:	dc03      	bgt.n	800281c <move_start_straight+0x70>
    ms.active = 0;
 8002814:	4b31      	ldr	r3, [pc, #196]	@ (80028dc <move_start_straight+0x130>)
 8002816:	2200      	movs	r2, #0
 8002818:	701a      	strb	r2, [r3, #0]
    return;
 800281a:	e05c      	b.n	80028d6 <move_start_straight+0x12a>
  }

  // 3. Define the motion profile key points using fixed distances (in cm)
  float accel_cm = (g_accel_dist_cm < 0.0f) ? 0.0f : g_accel_dist_cm;
 800281c:	4b32      	ldr	r3, [pc, #200]	@ (80028e8 <move_start_straight+0x13c>)
 800281e:	edd3 7a00 	vldr	s15, [r3]
 8002822:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800282a:	d502      	bpl.n	8002832 <move_start_straight+0x86>
 800282c:	f04f 0300 	mov.w	r3, #0
 8002830:	e001      	b.n	8002836 <move_start_straight+0x8a>
 8002832:	4b2d      	ldr	r3, [pc, #180]	@ (80028e8 <move_start_straight+0x13c>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	60fb      	str	r3, [r7, #12]
  float decel_cm = (g_decel_dist_cm < 0.0f) ? 0.0f : g_decel_dist_cm;
 8002838:	4b2c      	ldr	r3, [pc, #176]	@ (80028ec <move_start_straight+0x140>)
 800283a:	edd3 7a00 	vldr	s15, [r3]
 800283e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002846:	d502      	bpl.n	800284e <move_start_straight+0xa2>
 8002848:	f04f 0300 	mov.w	r3, #0
 800284c:	e001      	b.n	8002852 <move_start_straight+0xa6>
 800284e:	4b27      	ldr	r3, [pc, #156]	@ (80028ec <move_start_straight+0x140>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	60bb      	str	r3, [r7, #8]
  int32_t accel_ticks = (int32_t)lroundf(accel_cm * TICKS_PER_CM);
 8002854:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80028e4 <move_start_straight+0x138>
 8002858:	edd7 7a03 	vldr	s15, [r7, #12]
 800285c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002860:	eeb0 0a67 	vmov.f32	s0, s15
 8002864:	f00b f9b0 	bl	800dbc8 <lroundf>
 8002868:	6178      	str	r0, [r7, #20]
  int32_t decel_ticks = (int32_t)lroundf(decel_cm * TICKS_PER_CM);
 800286a:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80028e4 <move_start_straight+0x138>
 800286e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002876:	eeb0 0a67 	vmov.f32	s0, s15
 800287a:	f00b f9a5 	bl	800dbc8 <lroundf>
 800287e:	6138      	str	r0, [r7, #16]
  if (accel_ticks < 0) accel_ticks = 0;
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	2b00      	cmp	r3, #0
 8002884:	da01      	bge.n	800288a <move_start_straight+0xde>
 8002886:	2300      	movs	r3, #0
 8002888:	617b      	str	r3, [r7, #20]
  if (decel_ticks < 0) decel_ticks = 0;
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	2b00      	cmp	r3, #0
 800288e:	da01      	bge.n	8002894 <move_start_straight+0xe8>
 8002890:	2300      	movs	r3, #0
 8002892:	613b      	str	r3, [r7, #16]

  // If total distance is too short, use a symmetric triangle (accel then decel)
  if (ms.total_ticks_abs <= (accel_ticks + decel_ticks)) {
 8002894:	4b11      	ldr	r3, [pc, #68]	@ (80028dc <move_start_straight+0x130>)
 8002896:	685a      	ldr	r2, [r3, #4]
 8002898:	6979      	ldr	r1, [r7, #20]
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	440b      	add	r3, r1
 800289e:	429a      	cmp	r2, r3
 80028a0:	dc0c      	bgt.n	80028bc <move_start_straight+0x110>
    ms.accel_end_ticks   = ms.total_ticks_abs / 2;
 80028a2:	4b0e      	ldr	r3, [pc, #56]	@ (80028dc <move_start_straight+0x130>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	0fda      	lsrs	r2, r3, #31
 80028a8:	4413      	add	r3, r2
 80028aa:	105b      	asrs	r3, r3, #1
 80028ac:	461a      	mov	r2, r3
 80028ae:	4b0b      	ldr	r3, [pc, #44]	@ (80028dc <move_start_straight+0x130>)
 80028b0:	609a      	str	r2, [r3, #8]
    ms.decel_start_ticks = ms.accel_end_ticks;
 80028b2:	4b0a      	ldr	r3, [pc, #40]	@ (80028dc <move_start_straight+0x130>)
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	4a09      	ldr	r2, [pc, #36]	@ (80028dc <move_start_straight+0x130>)
 80028b8:	60d3      	str	r3, [r2, #12]
 80028ba:	e008      	b.n	80028ce <move_start_straight+0x122>
  } else {
    ms.accel_end_ticks   = accel_ticks;
 80028bc:	4a07      	ldr	r2, [pc, #28]	@ (80028dc <move_start_straight+0x130>)
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	6093      	str	r3, [r2, #8]
    ms.decel_start_ticks = ms.total_ticks_abs - decel_ticks;
 80028c2:	4b06      	ldr	r3, [pc, #24]	@ (80028dc <move_start_straight+0x130>)
 80028c4:	685a      	ldr	r2, [r3, #4]
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	4a04      	ldr	r2, [pc, #16]	@ (80028dc <move_start_straight+0x130>)
 80028cc:	60d3      	str	r3, [r2, #12]
  }

  // 4. Set initial speed target (zero, the tick function will handle the rest)
  control_set_target_ticks_per_dt(0, 0);
 80028ce:	2100      	movs	r1, #0
 80028d0:	2000      	movs	r0, #0
 80028d2:	f7fe fc9b 	bl	800120c <control_set_target_ticks_per_dt>
}
 80028d6:	3718      	adds	r7, #24
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	2000054c 	.word	0x2000054c
 80028e0:	20000530 	.word	0x20000530
 80028e4:	42967949 	.word	0x42967949
 80028e8:	20000004 	.word	0x20000004
 80028ec:	20000008 	.word	0x20000008

080028f0 <move_start_turn>:

void move_start_turn(char dir_char)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	71fb      	strb	r3, [r7, #7]
  // Prepare state
  motor_reset_encoders();   // not strictly needed for turn, but keeps odom clean
 80028fa:	f7ff ff11 	bl	8002720 <motor_reset_encoders>
  control_sync_encoders();
 80028fe:	f7fe fc9b 	bl	8001238 <control_sync_encoders>
  imu_zero_yaw();           // measure delta from current heading
 8002902:	f7fe fe9b 	bl	800163c <imu_zero_yaw>
  ms.active = 1;
 8002906:	4b3a      	ldr	r3, [pc, #232]	@ (80029f0 <move_start_turn+0x100>)
 8002908:	2201      	movs	r2, #1
 800290a:	701a      	strb	r2, [r3, #0]
  ms.mode = MOVE_TURN;
 800290c:	4b38      	ldr	r3, [pc, #224]	@ (80029f0 <move_start_turn+0x100>)
 800290e:	2202      	movs	r2, #2
 8002910:	705a      	strb	r2, [r3, #1]
  // Determine turn side and drive direction
  if (dir_char == 'L') {
 8002912:	79fb      	ldrb	r3, [r7, #7]
 8002914:	2b4c      	cmp	r3, #76	@ 0x4c
 8002916:	d106      	bne.n	8002926 <move_start_turn+0x36>
    ms.turn_sign = +1; // left
 8002918:	4b35      	ldr	r3, [pc, #212]	@ (80029f0 <move_start_turn+0x100>)
 800291a:	2201      	movs	r2, #1
 800291c:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = +1; // forward
 800291e:	4b34      	ldr	r3, [pc, #208]	@ (80029f0 <move_start_turn+0x100>)
 8002920:	2201      	movs	r2, #1
 8002922:	745a      	strb	r2, [r3, #17]
 8002924:	e019      	b.n	800295a <move_start_turn+0x6a>
  } else if (dir_char == 'R') {
 8002926:	79fb      	ldrb	r3, [r7, #7]
 8002928:	2b52      	cmp	r3, #82	@ 0x52
 800292a:	d106      	bne.n	800293a <move_start_turn+0x4a>
    ms.turn_sign = -1; // right
 800292c:	4b30      	ldr	r3, [pc, #192]	@ (80029f0 <move_start_turn+0x100>)
 800292e:	22ff      	movs	r2, #255	@ 0xff
 8002930:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = +1; // forward
 8002932:	4b2f      	ldr	r3, [pc, #188]	@ (80029f0 <move_start_turn+0x100>)
 8002934:	2201      	movs	r2, #1
 8002936:	745a      	strb	r2, [r3, #17]
 8002938:	e00f      	b.n	800295a <move_start_turn+0x6a>
  } else if (dir_char == 'l') {
 800293a:	79fb      	ldrb	r3, [r7, #7]
 800293c:	2b6c      	cmp	r3, #108	@ 0x6c
 800293e:	d106      	bne.n	800294e <move_start_turn+0x5e>
    ms.turn_sign = +1; // left yaw target
 8002940:	4b2b      	ldr	r3, [pc, #172]	@ (80029f0 <move_start_turn+0x100>)
 8002942:	2201      	movs	r2, #1
 8002944:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = -1; // backward motion
 8002946:	4b2a      	ldr	r3, [pc, #168]	@ (80029f0 <move_start_turn+0x100>)
 8002948:	22ff      	movs	r2, #255	@ 0xff
 800294a:	745a      	strb	r2, [r3, #17]
 800294c:	e005      	b.n	800295a <move_start_turn+0x6a>
  } else { // 'r'
    ms.turn_sign = -1; // right yaw target
 800294e:	4b28      	ldr	r3, [pc, #160]	@ (80029f0 <move_start_turn+0x100>)
 8002950:	22ff      	movs	r2, #255	@ 0xff
 8002952:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = -1; // backward motion
 8002954:	4b26      	ldr	r3, [pc, #152]	@ (80029f0 <move_start_turn+0x100>)
 8002956:	22ff      	movs	r2, #255	@ 0xff
 8002958:	745a      	strb	r2, [r3, #17]
  }
  ms.yaw_target_deg = TURN_YAW_TARGET_DEG * (float)ms.turn_sign;
 800295a:	4b25      	ldr	r3, [pc, #148]	@ (80029f0 <move_start_turn+0x100>)
 800295c:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8002960:	ee07 3a90 	vmov	s15, r3
 8002964:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002968:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80029f4 <move_start_turn+0x104>
 800296c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002970:	4b1f      	ldr	r3, [pc, #124]	@ (80029f0 <move_start_turn+0x100>)
 8002972:	edc3 7a05 	vstr	s15, [r3, #20]

  // Set steering angle for Ackermann turn
  float steer_angle = (ms.turn_sign > 0) ? -STEER_ANGLE_MAG : +STEER_ANGLE_MAG; // negative=left
 8002976:	4b1e      	ldr	r3, [pc, #120]	@ (80029f0 <move_start_turn+0x100>)
 8002978:	f993 3010 	ldrsb.w	r3, [r3, #16]
 800297c:	2b00      	cmp	r3, #0
 800297e:	dd01      	ble.n	8002984 <move_start_turn+0x94>
 8002980:	4b1d      	ldr	r3, [pc, #116]	@ (80029f8 <move_start_turn+0x108>)
 8002982:	e000      	b.n	8002986 <move_start_turn+0x96>
 8002984:	4b1d      	ldr	r3, [pc, #116]	@ (80029fc <move_start_turn+0x10c>)
 8002986:	60fb      	str	r3, [r7, #12]
  // When reversing, to achieve the same yaw direction, steering must be opposite
  if (ms.drive_sign < 0) steer_angle = -steer_angle;
 8002988:	4b19      	ldr	r3, [pc, #100]	@ (80029f0 <move_start_turn+0x100>)
 800298a:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800298e:	2b00      	cmp	r3, #0
 8002990:	da05      	bge.n	800299e <move_start_turn+0xae>
 8002992:	edd7 7a03 	vldr	s15, [r7, #12]
 8002996:	eef1 7a67 	vneg.f32	s15, s15
 800299a:	edc7 7a03 	vstr	s15, [r7, #12]
  Servo_WriteAngle(&global_steer, steer_angle);
 800299e:	ed97 0a03 	vldr	s0, [r7, #12]
 80029a2:	4817      	ldr	r0, [pc, #92]	@ (8002a00 <move_start_turn+0x110>)
 80029a4:	f000 ff00 	bl	80037a8 <Servo_WriteAngle>

  // Initial wheel targets: both wheels same sign (Ackermann forward/backward arc)
  control_set_target_ticks_per_dt(TURN_BASE_TICKS_PER_DT * ms.drive_sign,
 80029a8:	4b11      	ldr	r3, [pc, #68]	@ (80029f0 <move_start_turn+0x100>)
 80029aa:	f993 3011 	ldrsb.w	r3, [r3, #17]
 80029ae:	ee07 3a90 	vmov	s15, r3
 80029b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029b6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80029ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029be:	eefd 6ae7 	vcvt.s32.f32	s13, s15
                                  TURN_BASE_TICKS_PER_DT * ms.drive_sign);
 80029c2:	4b0b      	ldr	r3, [pc, #44]	@ (80029f0 <move_start_turn+0x100>)
 80029c4:	f993 3011 	ldrsb.w	r3, [r3, #17]
 80029c8:	ee07 3a90 	vmov	s15, r3
 80029cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029d0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80029d4:	ee67 7a87 	vmul.f32	s15, s15, s14
  control_set_target_ticks_per_dt(TURN_BASE_TICKS_PER_DT * ms.drive_sign,
 80029d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029dc:	ee17 1a90 	vmov	r1, s15
 80029e0:	ee16 0a90 	vmov	r0, s13
 80029e4:	f7fe fc12 	bl	800120c <control_set_target_ticks_per_dt>
}
 80029e8:	bf00      	nop
 80029ea:	3710      	adds	r7, #16
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	2000054c 	.word	0x2000054c
 80029f4:	42b40000 	.word	0x42b40000
 80029f8:	c2c80000 	.word	0xc2c80000
 80029fc:	42c80000 	.word	0x42c80000
 8002a00:	20000530 	.word	0x20000530

08002a04 <move_tick_100Hz>:


// Call this function at exactly 100 Hz (every 10ms)
void move_tick_100Hz(void) {
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b094      	sub	sp, #80	@ 0x50
 8002a08:	af00      	add	r7, sp, #0
  if (!ms.active) return;
 8002a0a:	4bb8      	ldr	r3, [pc, #736]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f000 8167 	beq.w	8002ce2 <move_tick_100Hz+0x2de>

  // 1. Update IMU yaw at 100 Hz for both modes
  imu_update_yaw_100Hz();
 8002a14:	f7fe fe20 	bl	8001658 <imu_update_yaw_100Hz>
  float current_yaw = imu_get_yaw();
 8002a18:	f7fe fe02 	bl	8001620 <imu_get_yaw>
 8002a1c:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34

  // Branch by mode
  if (ms.mode == MOVE_TURN) {
 8002a20:	4bb2      	ldr	r3, [pc, #712]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002a22:	785b      	ldrb	r3, [r3, #1]
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d16f      	bne.n	8002b08 <move_tick_100Hz+0x104>
    // Compute remaining angle to target
    float err = ms.yaw_target_deg - current_yaw; // degrees
 8002a28:	4bb0      	ldr	r3, [pc, #704]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002a2a:	ed93 7a05 	vldr	s14, [r3, #20]
 8002a2e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002a32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a36:	edc7 7a05 	vstr	s15, [r7, #20]

    // If within tolerance, stop
    if (fabsf(err) <= TURN_YAW_TOLERANCE_DEG) {
 8002a3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a3e:	eef0 7ae7 	vabs.f32	s15, s15
 8002a42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002a46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a4e:	d812      	bhi.n	8002a76 <move_tick_100Hz+0x72>
      ms.active = 0;
 8002a50:	4ba6      	ldr	r3, [pc, #664]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	701a      	strb	r2, [r3, #0]
      ms.mode = MOVE_IDLE;
 8002a56:	4ba5      	ldr	r3, [pc, #660]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	705a      	strb	r2, [r3, #1]
      control_set_target_ticks_per_dt(0, 0);
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	2000      	movs	r0, #0
 8002a60:	f7fe fbd4 	bl	800120c <control_set_target_ticks_per_dt>
      // Center steering on completion
      Servo_Center(&global_steer);
 8002a64:	48a2      	ldr	r0, [pc, #648]	@ (8002cf0 <move_tick_100Hz+0x2ec>)
 8002a66:	f7ff fe6f 	bl	8002748 <Servo_Center>
      motor_brake_ms(50);
 8002a6a:	2032      	movs	r0, #50	@ 0x32
 8002a6c:	f7ff fe00 	bl	8002670 <motor_brake_ms>
      motor_stop();
 8002a70:	f7ff fde2 	bl	8002638 <motor_stop>
      return;
 8002a74:	e136      	b.n	8002ce4 <move_tick_100Hz+0x2e0>
    }

    // Scale per-wheel ticks as we approach target for smooth stop
    int32_t base = TURN_BASE_TICKS_PER_DT;
 8002a76:	230a      	movs	r3, #10
 8002a78:	64fb      	str	r3, [r7, #76]	@ 0x4c
    float aerr = fabsf(err);
 8002a7a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a7e:	eef0 7ae7 	vabs.f32	s15, s15
 8002a82:	edc7 7a04 	vstr	s15, [r7, #16]
    if (aerr < TURN_YAW_SLOW_BAND_DEG) {
 8002a86:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a8a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002a8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a96:	d522      	bpl.n	8002ade <move_tick_100Hz+0xda>
      float scale = aerr / TURN_YAW_SLOW_BAND_DEG; // 1 -> 0 as we approach
 8002a98:	ed97 7a04 	vldr	s14, [r7, #16]
 8002a9c:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002aa0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002aa4:	edc7 7a03 	vstr	s15, [r7, #12]
      int32_t slow = (int32_t)lroundf((float)TURN_BASE_TICKS_PER_DT * scale);
 8002aa8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002aac:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002ab0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ab4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ab8:	f00b f886 	bl	800dbc8 <lroundf>
 8002abc:	64b8      	str	r0, [r7, #72]	@ 0x48
      if (slow < TURN_MIN_TICKS_PER_DT) slow = TURN_MIN_TICKS_PER_DT;
 8002abe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ac0:	ee07 3a90 	vmov	s15, r3
 8002ac4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ac8:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8002acc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad4:	d501      	bpl.n	8002ada <move_tick_100Hz+0xd6>
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	64bb      	str	r3, [r7, #72]	@ 0x48
      base = slow;
 8002ada:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002adc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    int32_t left  = base * ms.drive_sign;
 8002ade:	4b83      	ldr	r3, [pc, #524]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002ae0:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ae8:	fb02 f303 	mul.w	r3, r2, r3
 8002aec:	60bb      	str	r3, [r7, #8]
    int32_t right = base * ms.drive_sign;
 8002aee:	4b7f      	ldr	r3, [pc, #508]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002af0:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8002af4:	461a      	mov	r2, r3
 8002af6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002af8:	fb02 f303 	mul.w	r3, r2, r3
 8002afc:	607b      	str	r3, [r7, #4]
    control_set_target_ticks_per_dt(left, right);
 8002afe:	6879      	ldr	r1, [r7, #4]
 8002b00:	68b8      	ldr	r0, [r7, #8]
 8002b02:	f7fe fb83 	bl	800120c <control_set_target_ticks_per_dt>
    return;
 8002b06:	e0ed      	b.n	8002ce4 <move_tick_100Hz+0x2e0>
  }

  // --- Straight mode ---
  // Use the average of both encoders for a robust distance measurement
  int32_t left_ticks = motor_get_left_encoder_counts();
 8002b08:	f7ff fdee 	bl	80026e8 <motor_get_left_encoder_counts>
 8002b0c:	6338      	str	r0, [r7, #48]	@ 0x30
  int32_t right_ticks = motor_get_right_encoder_counts();
 8002b0e:	f7ff fdf9 	bl	8002704 <motor_get_right_encoder_counts>
 8002b12:	62f8      	str	r0, [r7, #44]	@ 0x2c
  int32_t distance_travelled_ticks = (abs(left_ticks) + abs(right_ticks)) / 2;
 8002b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b16:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002b1a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	bfb8      	it	lt
 8002b24:	425b      	neglt	r3, r3
 8002b26:	4413      	add	r3, r2
 8002b28:	0fda      	lsrs	r2, r3, #31
 8002b2a:	4413      	add	r3, r2
 8002b2c:	105b      	asrs	r3, r3, #1
 8002b2e:	62bb      	str	r3, [r7, #40]	@ 0x28

  // 2. Check for completion
  if (distance_travelled_ticks >= ms.total_ticks_abs) {
 8002b30:	4b6e      	ldr	r3, [pc, #440]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b36:	429a      	cmp	r2, r3
 8002b38:	db0c      	blt.n	8002b54 <move_tick_100Hz+0x150>
    ms.active = 0;
 8002b3a:	4b6c      	ldr	r3, [pc, #432]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	701a      	strb	r2, [r3, #0]
    control_set_target_ticks_per_dt(0, 0);
 8002b40:	2100      	movs	r1, #0
 8002b42:	2000      	movs	r0, #0
 8002b44:	f7fe fb62 	bl	800120c <control_set_target_ticks_per_dt>
    motor_brake_ms(80); // Apply a short active brake for a crisp stop
 8002b48:	2050      	movs	r0, #80	@ 0x50
 8002b4a:	f7ff fd91 	bl	8002670 <motor_brake_ms>
    motor_stop();       // Ensure H-bridge is off after braking
 8002b4e:	f7ff fd73 	bl	8002638 <motor_stop>
    return;
 8002b52:	e0c7      	b.n	8002ce4 <move_tick_100Hz+0x2e0>
  }

  // 3. Determine target base speed based on position in the trapezoidal profile
  float target_base_speed_ticks;

  if (distance_travelled_ticks < ms.accel_end_ticks) {
 8002b54:	4b65      	ldr	r3, [pc, #404]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	da1b      	bge.n	8002b96 <move_tick_100Hz+0x192>
    // --- ACCELERATION PHASE ---
    float progress = (float)distance_travelled_ticks / (float)ms.accel_end_ticks;
 8002b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b60:	ee07 3a90 	vmov	s15, r3
 8002b64:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002b68:	4b60      	ldr	r3, [pc, #384]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	ee07 3a90 	vmov	s15, r3
 8002b70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b78:	edc7 7a08 	vstr	s15, [r7, #32]
    target_base_speed_ticks = V_MIN_TICKS_PER_DT + (V_MAX_TICKS_PER_DT - V_MIN_TICKS_PER_DT) * progress;
 8002b7c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b80:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8002b84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b88:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002b8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b90:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 8002b94:	e028      	b.n	8002be8 <move_tick_100Hz+0x1e4>
  }
  else if (distance_travelled_ticks > ms.decel_start_ticks) {
 8002b96:	4b55      	ldr	r3, [pc, #340]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	dd21      	ble.n	8002be4 <move_tick_100Hz+0x1e0>
    // --- DECELERATION PHASE ---
    float progress = (float)(ms.total_ticks_abs - distance_travelled_ticks) / (float)(ms.total_ticks_abs - ms.decel_start_ticks);
 8002ba0:	4b52      	ldr	r3, [pc, #328]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002ba2:	685a      	ldr	r2, [r3, #4]
 8002ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	ee07 3a90 	vmov	s15, r3
 8002bac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002bb0:	4b4e      	ldr	r3, [pc, #312]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	4b4d      	ldr	r3, [pc, #308]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	ee07 3a90 	vmov	s15, r3
 8002bbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bc6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    target_base_speed_ticks = V_MIN_TICKS_PER_DT + (V_MAX_TICKS_PER_DT - V_MIN_TICKS_PER_DT) * progress;
 8002bca:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002bce:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8002bd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bd6:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002bda:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002bde:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 8002be2:	e001      	b.n	8002be8 <move_tick_100Hz+0x1e4>
  }
  else {
    // --- CRUISE PHASE ---
    target_base_speed_ticks = V_MAX_TICKS_PER_DT;
 8002be4:	4b43      	ldr	r3, [pc, #268]	@ (8002cf4 <move_tick_100Hz+0x2f0>)
 8002be6:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  // Ensure speed never drops below minimum while moving
  if (target_base_speed_ticks < V_MIN_TICKS_PER_DT) {
 8002be8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002bec:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002bf0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bf8:	d501      	bpl.n	8002bfe <move_tick_100Hz+0x1fa>
    target_base_speed_ticks = V_MIN_TICKS_PER_DT;
 8002bfa:	4b3f      	ldr	r3, [pc, #252]	@ (8002cf8 <move_tick_100Hz+0x2f4>)
 8002bfc:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  // 4) Respect remaining distance so we don't command more ticks than available
  int32_t remaining_ticks = ms.total_ticks_abs - distance_travelled_ticks;
 8002bfe:	4b3b      	ldr	r3, [pc, #236]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	643b      	str	r3, [r7, #64]	@ 0x40
  if (remaining_ticks < 0) remaining_ticks = 0;
 8002c08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	da01      	bge.n	8002c12 <move_tick_100Hz+0x20e>
 8002c0e:	2300      	movs	r3, #0
 8002c10:	643b      	str	r3, [r7, #64]	@ 0x40
  int32_t base_ticks = (int32_t)lroundf(target_base_speed_ticks);
 8002c12:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8002c16:	f00a ffd7 	bl	800dbc8 <lroundf>
 8002c1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if (base_ticks > remaining_ticks) base_ticks = remaining_ticks;
 8002c1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002c1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c20:	429a      	cmp	r2, r3
 8002c22:	dd01      	ble.n	8002c28 <move_tick_100Hz+0x224>
 8002c24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (base_ticks < 0) base_ticks = 0;
 8002c28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	da01      	bge.n	8002c32 <move_tick_100Hz+0x22e>
 8002c2e:	2300      	movs	r3, #0
 8002c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (base_ticks == 0 && remaining_ticks > 0) base_ticks = 1; // ensure progress
 8002c32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d104      	bne.n	8002c42 <move_tick_100Hz+0x23e>
 8002c38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	dd01      	ble.n	8002c42 <move_tick_100Hz+0x23e>
 8002c3e:	2301      	movs	r3, #1
 8002c40:	63fb      	str	r3, [r7, #60]	@ 0x3c

  // 5) Calculate yaw correction, clamp so both sides remain non-negative
  // Invert sign so that positive yaw (left of target) reduces right speed and increases left
  int32_t yaw_bias = -(int32_t)lroundf(current_yaw * YAW_KP_TICKS_PER_DEG);
 8002c42:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002c46:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8002c4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c4e:	eeb0 0a67 	vmov.f32	s0, s15
 8002c52:	f00a ffb9 	bl	800dbc8 <lroundf>
 8002c56:	4603      	mov	r3, r0
 8002c58:	425b      	negs	r3, r3
 8002c5a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (yaw_bias > base_ticks/2) yaw_bias = base_ticks/2;
 8002c5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c5e:	0fda      	lsrs	r2, r3, #31
 8002c60:	4413      	add	r3, r2
 8002c62:	105b      	asrs	r3, r3, #1
 8002c64:	461a      	mov	r2, r3
 8002c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	dd04      	ble.n	8002c76 <move_tick_100Hz+0x272>
 8002c6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c6e:	0fda      	lsrs	r2, r3, #31
 8002c70:	4413      	add	r3, r2
 8002c72:	105b      	asrs	r3, r3, #1
 8002c74:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (yaw_bias < -(base_ticks/2)) yaw_bias = -(base_ticks/2);
 8002c76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c78:	0fda      	lsrs	r2, r3, #31
 8002c7a:	4413      	add	r3, r2
 8002c7c:	105b      	asrs	r3, r3, #1
 8002c7e:	425b      	negs	r3, r3
 8002c80:	461a      	mov	r2, r3
 8002c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c84:	4293      	cmp	r3, r2
 8002c86:	da05      	bge.n	8002c94 <move_tick_100Hz+0x290>
 8002c88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c8a:	0fda      	lsrs	r2, r3, #31
 8002c8c:	4413      	add	r3, r2
 8002c8e:	105b      	asrs	r3, r3, #1
 8002c90:	425b      	negs	r3, r3
 8002c92:	63bb      	str	r3, [r7, #56]	@ 0x38
  
  // 6) Combine base and yaw correction
  int32_t left_target_ticks  = base_ticks - (yaw_bias * ms.dir);
 8002c94:	4b15      	ldr	r3, [pc, #84]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002c96:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ca2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	61fb      	str	r3, [r7, #28]
  int32_t right_target_ticks = base_ticks + (yaw_bias * ms.dir);
 8002ca8:	4b10      	ldr	r3, [pc, #64]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002caa:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002cae:	461a      	mov	r2, r3
 8002cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cb2:	fb02 f303 	mul.w	r3, r2, r3
 8002cb6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002cb8:	4413      	add	r3, r2
 8002cba:	61bb      	str	r3, [r7, #24]

  // 6. Set the targets for the low-level PID speed controllers
  control_set_target_ticks_per_dt(left_target_ticks * ms.dir, right_target_ticks * ms.dir);
 8002cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002cbe:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	fb03 f202 	mul.w	r2, r3, r2
 8002cca:	4b08      	ldr	r3, [pc, #32]	@ (8002cec <move_tick_100Hz+0x2e8>)
 8002ccc:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002cd0:	4619      	mov	r1, r3
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	fb01 f303 	mul.w	r3, r1, r3
 8002cd8:	4619      	mov	r1, r3
 8002cda:	4610      	mov	r0, r2
 8002cdc:	f7fe fa96 	bl	800120c <control_set_target_ticks_per_dt>
 8002ce0:	e000      	b.n	8002ce4 <move_tick_100Hz+0x2e0>
  if (!ms.active) return;
 8002ce2:	bf00      	nop
}
 8002ce4:	3750      	adds	r7, #80	@ 0x50
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	2000054c 	.word	0x2000054c
 8002cf0:	20000530 	.word	0x20000530
 8002cf4:	41a00000 	.word	0x41a00000
 8002cf8:	40a00000 	.word	0x40a00000

08002cfc <OLED_Refresh_Gram>:

#include "../Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8002d02:	2300      	movs	r3, #0
 8002d04:	71fb      	strb	r3, [r7, #7]
 8002d06:	e026      	b.n	8002d56 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 8002d08:	79fb      	ldrb	r3, [r7, #7]
 8002d0a:	3b50      	subs	r3, #80	@ 0x50
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2100      	movs	r1, #0
 8002d10:	4618      	mov	r0, r3
 8002d12:	f000 f82b 	bl	8002d6c <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 8002d16:	2100      	movs	r1, #0
 8002d18:	2000      	movs	r0, #0
 8002d1a:	f000 f827 	bl	8002d6c <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 8002d1e:	2100      	movs	r1, #0
 8002d20:	2010      	movs	r0, #16
 8002d22:	f000 f823 	bl	8002d6c <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 8002d26:	2300      	movs	r3, #0
 8002d28:	71bb      	strb	r3, [r7, #6]
 8002d2a:	e00d      	b.n	8002d48 <OLED_Refresh_Gram+0x4c>
 8002d2c:	79ba      	ldrb	r2, [r7, #6]
 8002d2e:	79fb      	ldrb	r3, [r7, #7]
 8002d30:	490d      	ldr	r1, [pc, #52]	@ (8002d68 <OLED_Refresh_Gram+0x6c>)
 8002d32:	00d2      	lsls	r2, r2, #3
 8002d34:	440a      	add	r2, r1
 8002d36:	4413      	add	r3, r2
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f000 f815 	bl	8002d6c <OLED_WR_Byte>
 8002d42:	79bb      	ldrb	r3, [r7, #6]
 8002d44:	3301      	adds	r3, #1
 8002d46:	71bb      	strb	r3, [r7, #6]
 8002d48:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	daed      	bge.n	8002d2c <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8002d50:	79fb      	ldrb	r3, [r7, #7]
 8002d52:	3301      	adds	r3, #1
 8002d54:	71fb      	strb	r3, [r7, #7]
 8002d56:	79fb      	ldrb	r3, [r7, #7]
 8002d58:	2b07      	cmp	r3, #7
 8002d5a:	d9d5      	bls.n	8002d08 <OLED_Refresh_Gram+0xc>
	}   
}
 8002d5c:	bf00      	nop
 8002d5e:	bf00      	nop
 8002d60:	3708      	adds	r7, #8
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	20000564 	.word	0x20000564

08002d6c <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	460a      	mov	r2, r1
 8002d76:	71fb      	strb	r3, [r7, #7]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8002d7c:	79bb      	ldrb	r3, [r7, #6]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d006      	beq.n	8002d90 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8002d82:	2201      	movs	r2, #1
 8002d84:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002d88:	481e      	ldr	r0, [pc, #120]	@ (8002e04 <OLED_WR_Byte+0x98>)
 8002d8a:	f001 fcdd 	bl	8004748 <HAL_GPIO_WritePin>
 8002d8e:	e005      	b.n	8002d9c <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8002d90:	2200      	movs	r2, #0
 8002d92:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002d96:	481b      	ldr	r0, [pc, #108]	@ (8002e04 <OLED_WR_Byte+0x98>)
 8002d98:	f001 fcd6 	bl	8004748 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	73fb      	strb	r3, [r7, #15]
 8002da0:	e022      	b.n	8002de8 <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 8002da2:	2200      	movs	r2, #0
 8002da4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002da8:	4816      	ldr	r0, [pc, #88]	@ (8002e04 <OLED_WR_Byte+0x98>)
 8002daa:	f001 fccd 	bl	8004748 <HAL_GPIO_WritePin>
		if(dat&0x80)
 8002dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	da06      	bge.n	8002dc4 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8002db6:	2201      	movs	r2, #1
 8002db8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002dbc:	4811      	ldr	r0, [pc, #68]	@ (8002e04 <OLED_WR_Byte+0x98>)
 8002dbe:	f001 fcc3 	bl	8004748 <HAL_GPIO_WritePin>
 8002dc2:	e005      	b.n	8002dd0 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002dca:	480e      	ldr	r0, [pc, #56]	@ (8002e04 <OLED_WR_Byte+0x98>)
 8002dcc:	f001 fcbc 	bl	8004748 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002dd6:	480b      	ldr	r0, [pc, #44]	@ (8002e04 <OLED_WR_Byte+0x98>)
 8002dd8:	f001 fcb6 	bl	8004748 <HAL_GPIO_WritePin>
		dat<<=1;   
 8002ddc:	79fb      	ldrb	r3, [r7, #7]
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8002de2:	7bfb      	ldrb	r3, [r7, #15]
 8002de4:	3301      	adds	r3, #1
 8002de6:	73fb      	strb	r3, [r7, #15]
 8002de8:	7bfb      	ldrb	r3, [r7, #15]
 8002dea:	2b07      	cmp	r3, #7
 8002dec:	d9d9      	bls.n	8002da2 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 8002dee:	2201      	movs	r2, #1
 8002df0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002df4:	4803      	ldr	r0, [pc, #12]	@ (8002e04 <OLED_WR_Byte+0x98>)
 8002df6:	f001 fca7 	bl	8004748 <HAL_GPIO_WritePin>
} 
 8002dfa:	bf00      	nop
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	40020c00 	.word	0x40020c00

08002e08 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8002e0e:	2300      	movs	r3, #0
 8002e10:	71fb      	strb	r3, [r7, #7]
 8002e12:	e014      	b.n	8002e3e <OLED_Clear+0x36>
 8002e14:	2300      	movs	r3, #0
 8002e16:	71bb      	strb	r3, [r7, #6]
 8002e18:	e00a      	b.n	8002e30 <OLED_Clear+0x28>
 8002e1a:	79ba      	ldrb	r2, [r7, #6]
 8002e1c:	79fb      	ldrb	r3, [r7, #7]
 8002e1e:	490c      	ldr	r1, [pc, #48]	@ (8002e50 <OLED_Clear+0x48>)
 8002e20:	00d2      	lsls	r2, r2, #3
 8002e22:	440a      	add	r2, r1
 8002e24:	4413      	add	r3, r2
 8002e26:	2200      	movs	r2, #0
 8002e28:	701a      	strb	r2, [r3, #0]
 8002e2a:	79bb      	ldrb	r3, [r7, #6]
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	71bb      	strb	r3, [r7, #6]
 8002e30:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	daf0      	bge.n	8002e1a <OLED_Clear+0x12>
 8002e38:	79fb      	ldrb	r3, [r7, #7]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	71fb      	strb	r3, [r7, #7]
 8002e3e:	79fb      	ldrb	r3, [r7, #7]
 8002e40:	2b07      	cmp	r3, #7
 8002e42:	d9e7      	bls.n	8002e14 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8002e44:	f7ff ff5a 	bl	8002cfc <OLED_Refresh_Gram>
}
 8002e48:	bf00      	nop
 8002e4a:	3708      	adds	r7, #8
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	20000564 	.word	0x20000564

08002e54 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	71fb      	strb	r3, [r7, #7]
 8002e5e:	460b      	mov	r3, r1
 8002e60:	71bb      	strb	r3, [r7, #6]
 8002e62:	4613      	mov	r3, r2
 8002e64:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8002e66:	2300      	movs	r3, #0
 8002e68:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8002e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	db41      	blt.n	8002ef6 <OLED_DrawPoint+0xa2>
 8002e72:	79bb      	ldrb	r3, [r7, #6]
 8002e74:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e76:	d83e      	bhi.n	8002ef6 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8002e78:	79bb      	ldrb	r3, [r7, #6]
 8002e7a:	08db      	lsrs	r3, r3, #3
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	f1c3 0307 	rsb	r3, r3, #7
 8002e82:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8002e84:	79bb      	ldrb	r3, [r7, #6]
 8002e86:	f003 0307 	and.w	r3, r3, #7
 8002e8a:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8002e8c:	7b7b      	ldrb	r3, [r7, #13]
 8002e8e:	f1c3 0307 	rsb	r3, r3, #7
 8002e92:	2201      	movs	r2, #1
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8002e9a:	797b      	ldrb	r3, [r7, #5]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d012      	beq.n	8002ec6 <OLED_DrawPoint+0x72>
 8002ea0:	79fa      	ldrb	r2, [r7, #7]
 8002ea2:	7bbb      	ldrb	r3, [r7, #14]
 8002ea4:	4917      	ldr	r1, [pc, #92]	@ (8002f04 <OLED_DrawPoint+0xb0>)
 8002ea6:	00d2      	lsls	r2, r2, #3
 8002ea8:	440a      	add	r2, r1
 8002eaa:	4413      	add	r3, r2
 8002eac:	7818      	ldrb	r0, [r3, #0]
 8002eae:	79fa      	ldrb	r2, [r7, #7]
 8002eb0:	7bbb      	ldrb	r3, [r7, #14]
 8002eb2:	7bf9      	ldrb	r1, [r7, #15]
 8002eb4:	4301      	orrs	r1, r0
 8002eb6:	b2c8      	uxtb	r0, r1
 8002eb8:	4912      	ldr	r1, [pc, #72]	@ (8002f04 <OLED_DrawPoint+0xb0>)
 8002eba:	00d2      	lsls	r2, r2, #3
 8002ebc:	440a      	add	r2, r1
 8002ebe:	4413      	add	r3, r2
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	701a      	strb	r2, [r3, #0]
 8002ec4:	e018      	b.n	8002ef8 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8002ec6:	79fa      	ldrb	r2, [r7, #7]
 8002ec8:	7bbb      	ldrb	r3, [r7, #14]
 8002eca:	490e      	ldr	r1, [pc, #56]	@ (8002f04 <OLED_DrawPoint+0xb0>)
 8002ecc:	00d2      	lsls	r2, r2, #3
 8002ece:	440a      	add	r2, r1
 8002ed0:	4413      	add	r3, r2
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	b25a      	sxtb	r2, r3
 8002ed6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eda:	43db      	mvns	r3, r3
 8002edc:	b25b      	sxtb	r3, r3
 8002ede:	4013      	ands	r3, r2
 8002ee0:	b259      	sxtb	r1, r3
 8002ee2:	79fa      	ldrb	r2, [r7, #7]
 8002ee4:	7bbb      	ldrb	r3, [r7, #14]
 8002ee6:	b2c8      	uxtb	r0, r1
 8002ee8:	4906      	ldr	r1, [pc, #24]	@ (8002f04 <OLED_DrawPoint+0xb0>)
 8002eea:	00d2      	lsls	r2, r2, #3
 8002eec:	440a      	add	r2, r1
 8002eee:	4413      	add	r3, r2
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	701a      	strb	r2, [r3, #0]
 8002ef4:	e000      	b.n	8002ef8 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8002ef6:	bf00      	nop
}
 8002ef8:	3714      	adds	r7, #20
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	20000564 	.word	0x20000564

08002f08 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8002f08:	b590      	push	{r4, r7, lr}
 8002f0a:	b085      	sub	sp, #20
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	4604      	mov	r4, r0
 8002f10:	4608      	mov	r0, r1
 8002f12:	4611      	mov	r1, r2
 8002f14:	461a      	mov	r2, r3
 8002f16:	4623      	mov	r3, r4
 8002f18:	71fb      	strb	r3, [r7, #7]
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	71bb      	strb	r3, [r7, #6]
 8002f1e:	460b      	mov	r3, r1
 8002f20:	717b      	strb	r3, [r7, #5]
 8002f22:	4613      	mov	r3, r2
 8002f24:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8002f26:	79bb      	ldrb	r3, [r7, #6]
 8002f28:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8002f2a:	797b      	ldrb	r3, [r7, #5]
 8002f2c:	3b20      	subs	r3, #32
 8002f2e:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8002f30:	2300      	movs	r3, #0
 8002f32:	73bb      	strb	r3, [r7, #14]
 8002f34:	e04d      	b.n	8002fd2 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8002f36:	793b      	ldrb	r3, [r7, #4]
 8002f38:	2b0c      	cmp	r3, #12
 8002f3a:	d10b      	bne.n	8002f54 <OLED_ShowChar+0x4c>
 8002f3c:	797a      	ldrb	r2, [r7, #5]
 8002f3e:	7bb9      	ldrb	r1, [r7, #14]
 8002f40:	4828      	ldr	r0, [pc, #160]	@ (8002fe4 <OLED_ShowChar+0xdc>)
 8002f42:	4613      	mov	r3, r2
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	4413      	add	r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	4403      	add	r3, r0
 8002f4c:	440b      	add	r3, r1
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	73fb      	strb	r3, [r7, #15]
 8002f52:	e007      	b.n	8002f64 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8002f54:	797a      	ldrb	r2, [r7, #5]
 8002f56:	7bbb      	ldrb	r3, [r7, #14]
 8002f58:	4923      	ldr	r1, [pc, #140]	@ (8002fe8 <OLED_ShowChar+0xe0>)
 8002f5a:	0112      	lsls	r2, r2, #4
 8002f5c:	440a      	add	r2, r1
 8002f5e:	4413      	add	r3, r2
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8002f64:	2300      	movs	r3, #0
 8002f66:	737b      	strb	r3, [r7, #13]
 8002f68:	e02d      	b.n	8002fc6 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8002f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	da07      	bge.n	8002f82 <OLED_ShowChar+0x7a>
 8002f72:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002f76:	79b9      	ldrb	r1, [r7, #6]
 8002f78:	79fb      	ldrb	r3, [r7, #7]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7ff ff6a 	bl	8002e54 <OLED_DrawPoint>
 8002f80:	e00c      	b.n	8002f9c <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8002f82:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	bf0c      	ite	eq
 8002f8a:	2301      	moveq	r3, #1
 8002f8c:	2300      	movne	r3, #0
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	461a      	mov	r2, r3
 8002f92:	79b9      	ldrb	r1, [r7, #6]
 8002f94:	79fb      	ldrb	r3, [r7, #7]
 8002f96:	4618      	mov	r0, r3
 8002f98:	f7ff ff5c 	bl	8002e54 <OLED_DrawPoint>
			temp<<=1;
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
 8002f9e:	005b      	lsls	r3, r3, #1
 8002fa0:	73fb      	strb	r3, [r7, #15]
			y++;
 8002fa2:	79bb      	ldrb	r3, [r7, #6]
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8002fa8:	79ba      	ldrb	r2, [r7, #6]
 8002faa:	7b3b      	ldrb	r3, [r7, #12]
 8002fac:	1ad2      	subs	r2, r2, r3
 8002fae:	793b      	ldrb	r3, [r7, #4]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d105      	bne.n	8002fc0 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8002fb4:	7b3b      	ldrb	r3, [r7, #12]
 8002fb6:	71bb      	strb	r3, [r7, #6]
				x++;
 8002fb8:	79fb      	ldrb	r3, [r7, #7]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	71fb      	strb	r3, [r7, #7]
				break;
 8002fbe:	e005      	b.n	8002fcc <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8002fc0:	7b7b      	ldrb	r3, [r7, #13]
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	737b      	strb	r3, [r7, #13]
 8002fc6:	7b7b      	ldrb	r3, [r7, #13]
 8002fc8:	2b07      	cmp	r3, #7
 8002fca:	d9ce      	bls.n	8002f6a <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8002fcc:	7bbb      	ldrb	r3, [r7, #14]
 8002fce:	3301      	adds	r3, #1
 8002fd0:	73bb      	strb	r3, [r7, #14]
 8002fd2:	7bba      	ldrb	r2, [r7, #14]
 8002fd4:	793b      	ldrb	r3, [r7, #4]
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d3ad      	bcc.n	8002f36 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8002fda:	bf00      	nop
 8002fdc:	bf00      	nop
 8002fde:	3714      	adds	r7, #20
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd90      	pop	{r4, r7, pc}
 8002fe4:	0800de04 	.word	0x0800de04
 8002fe8:	0800e278 	.word	0x0800e278

08002fec <oled_pow>:

uint32_t oled_pow(uint8_t m,uint8_t n)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	460a      	mov	r2, r1
 8002ff6:	71fb      	strb	r3, [r7, #7]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;	 
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;    
 8003000:	e004      	b.n	800300c <oled_pow+0x20>
 8003002:	79fa      	ldrb	r2, [r7, #7]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	fb02 f303 	mul.w	r3, r2, r3
 800300a:	60fb      	str	r3, [r7, #12]
 800300c:	79bb      	ldrb	r3, [r7, #6]
 800300e:	1e5a      	subs	r2, r3, #1
 8003010:	71ba      	strb	r2, [r7, #6]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d1f5      	bne.n	8003002 <oled_pow+0x16>
	return result;
 8003016:	68fb      	ldr	r3, [r7, #12]
}
 8003018:	4618      	mov	r0, r3
 800301a:	3714      	adds	r7, #20
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <OLED_ShowNumber>:

/**************************************************************************
Show Two Number
**************************************************************************/
void OLED_ShowNumber(uint8_t x,uint8_t y,uint32_t num,uint8_t len,uint8_t size)
{         	
 8003024:	b590      	push	{r4, r7, lr}
 8003026:	b087      	sub	sp, #28
 8003028:	af02      	add	r7, sp, #8
 800302a:	603a      	str	r2, [r7, #0]
 800302c:	461a      	mov	r2, r3
 800302e:	4603      	mov	r3, r0
 8003030:	71fb      	strb	r3, [r7, #7]
 8003032:	460b      	mov	r3, r1
 8003034:	71bb      	strb	r3, [r7, #6]
 8003036:	4613      	mov	r3, r2
 8003038:	717b      	strb	r3, [r7, #5]
	uint8_t t,temp;
	uint8_t enshow=0;						   
 800303a:	2300      	movs	r3, #0
 800303c:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<len;t++)
 800303e:	2300      	movs	r3, #0
 8003040:	73fb      	strb	r3, [r7, #15]
 8003042:	e051      	b.n	80030e8 <OLED_ShowNumber+0xc4>
	{
		temp=(num/oled_pow(10,len-t-1))%10;
 8003044:	797a      	ldrb	r2, [r7, #5]
 8003046:	7bfb      	ldrb	r3, [r7, #15]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	b2db      	uxtb	r3, r3
 800304c:	3b01      	subs	r3, #1
 800304e:	b2db      	uxtb	r3, r3
 8003050:	4619      	mov	r1, r3
 8003052:	200a      	movs	r0, #10
 8003054:	f7ff ffca 	bl	8002fec <oled_pow>
 8003058:	4602      	mov	r2, r0
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003060:	4b26      	ldr	r3, [pc, #152]	@ (80030fc <OLED_ShowNumber+0xd8>)
 8003062:	fba3 2301 	umull	r2, r3, r3, r1
 8003066:	08da      	lsrs	r2, r3, #3
 8003068:	4613      	mov	r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	4413      	add	r3, r2
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	1aca      	subs	r2, r1, r3
 8003072:	4613      	mov	r3, r2
 8003074:	737b      	strb	r3, [r7, #13]
		if(enshow==0&&t<(len-1))
 8003076:	7bbb      	ldrb	r3, [r7, #14]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d11d      	bne.n	80030b8 <OLED_ShowNumber+0x94>
 800307c:	7bfa      	ldrb	r2, [r7, #15]
 800307e:	797b      	ldrb	r3, [r7, #5]
 8003080:	3b01      	subs	r3, #1
 8003082:	429a      	cmp	r2, r3
 8003084:	da18      	bge.n	80030b8 <OLED_ShowNumber+0x94>
		{
			if(temp==0)
 8003086:	7b7b      	ldrb	r3, [r7, #13]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d113      	bne.n	80030b4 <OLED_ShowNumber+0x90>
			{
				OLED_ShowChar(x+(size/2)*t,y,' ',size,1);
 800308c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003090:	085b      	lsrs	r3, r3, #1
 8003092:	b2db      	uxtb	r3, r3
 8003094:	7bfa      	ldrb	r2, [r7, #15]
 8003096:	fb12 f303 	smulbb	r3, r2, r3
 800309a:	b2da      	uxtb	r2, r3
 800309c:	79fb      	ldrb	r3, [r7, #7]
 800309e:	4413      	add	r3, r2
 80030a0:	b2d8      	uxtb	r0, r3
 80030a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80030a6:	79b9      	ldrb	r1, [r7, #6]
 80030a8:	2201      	movs	r2, #1
 80030aa:	9200      	str	r2, [sp, #0]
 80030ac:	2220      	movs	r2, #32
 80030ae:	f7ff ff2b 	bl	8002f08 <OLED_ShowChar>
				continue;
 80030b2:	e016      	b.n	80030e2 <OLED_ShowNumber+0xbe>
			}else enshow=1; 
 80030b4:	2301      	movs	r3, #1
 80030b6:	73bb      	strb	r3, [r7, #14]
		 	 
		}
	 	OLED_ShowChar(x+(size/2)*t,y,temp+'0',size,1); 
 80030b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80030bc:	085b      	lsrs	r3, r3, #1
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	7bfa      	ldrb	r2, [r7, #15]
 80030c2:	fb12 f303 	smulbb	r3, r2, r3
 80030c6:	b2da      	uxtb	r2, r3
 80030c8:	79fb      	ldrb	r3, [r7, #7]
 80030ca:	4413      	add	r3, r2
 80030cc:	b2d8      	uxtb	r0, r3
 80030ce:	7b7b      	ldrb	r3, [r7, #13]
 80030d0:	3330      	adds	r3, #48	@ 0x30
 80030d2:	b2da      	uxtb	r2, r3
 80030d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80030d8:	79b9      	ldrb	r1, [r7, #6]
 80030da:	2401      	movs	r4, #1
 80030dc:	9400      	str	r4, [sp, #0]
 80030de:	f7ff ff13 	bl	8002f08 <OLED_ShowChar>
	for(t=0;t<len;t++)
 80030e2:	7bfb      	ldrb	r3, [r7, #15]
 80030e4:	3301      	adds	r3, #1
 80030e6:	73fb      	strb	r3, [r7, #15]
 80030e8:	7bfa      	ldrb	r2, [r7, #15]
 80030ea:	797b      	ldrb	r3, [r7, #5]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d3a9      	bcc.n	8003044 <OLED_ShowNumber+0x20>
	}
} 
 80030f0:	bf00      	nop
 80030f2:	bf00      	nop
 80030f4:	3714      	adds	r7, #20
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd90      	pop	{r4, r7, pc}
 80030fa:	bf00      	nop
 80030fc:	cccccccd 	.word	0xcccccccd

08003100 <OLED_ShowString>:
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af02      	add	r7, sp, #8
 8003106:	4603      	mov	r3, r0
 8003108:	603a      	str	r2, [r7, #0]
 800310a:	71fb      	strb	r3, [r7, #7]
 800310c:	460b      	mov	r3, r1
 800310e:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8003110:	e01f      	b.n	8003152 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8003112:	79fb      	ldrb	r3, [r7, #7]
 8003114:	2b7a      	cmp	r3, #122	@ 0x7a
 8003116:	d904      	bls.n	8003122 <OLED_ShowString+0x22>
 8003118:	2300      	movs	r3, #0
 800311a:	71fb      	strb	r3, [r7, #7]
 800311c:	79bb      	ldrb	r3, [r7, #6]
 800311e:	3310      	adds	r3, #16
 8003120:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8003122:	79bb      	ldrb	r3, [r7, #6]
 8003124:	2b3a      	cmp	r3, #58	@ 0x3a
 8003126:	d905      	bls.n	8003134 <OLED_ShowString+0x34>
 8003128:	2300      	movs	r3, #0
 800312a:	71fb      	strb	r3, [r7, #7]
 800312c:	79fb      	ldrb	r3, [r7, #7]
 800312e:	71bb      	strb	r3, [r7, #6]
 8003130:	f7ff fe6a 	bl	8002e08 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	781a      	ldrb	r2, [r3, #0]
 8003138:	79b9      	ldrb	r1, [r7, #6]
 800313a:	79f8      	ldrb	r0, [r7, #7]
 800313c:	2301      	movs	r3, #1
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	230c      	movs	r3, #12
 8003142:	f7ff fee1 	bl	8002f08 <OLED_ShowChar>
        x+=8;
 8003146:	79fb      	ldrb	r3, [r7, #7]
 8003148:	3308      	adds	r3, #8
 800314a:	71fb      	strb	r3, [r7, #7]
        p++;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	3301      	adds	r3, #1
 8003150:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	781b      	ldrb	r3, [r3, #0]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1db      	bne.n	8003112 <OLED_ShowString+0x12>
    }  
}	 
 800315a:	bf00      	nop
 800315c:	bf00      	nop
 800315e:	3708      	adds	r7, #8
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <OLED_Init>:

void OLED_Init(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8003168:	f002 fc5a 	bl	8005a20 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 800316c:	4b42      	ldr	r3, [pc, #264]	@ (8003278 <OLED_Init+0x114>)
 800316e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003170:	4a41      	ldr	r2, [pc, #260]	@ (8003278 <OLED_Init+0x114>)
 8003172:	f023 0301 	bic.w	r3, r3, #1
 8003176:	6713      	str	r3, [r2, #112]	@ 0x70
 8003178:	4b3f      	ldr	r3, [pc, #252]	@ (8003278 <OLED_Init+0x114>)
 800317a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800317c:	4a3e      	ldr	r2, [pc, #248]	@ (8003278 <OLED_Init+0x114>)
 800317e:	f023 0304 	bic.w	r3, r3, #4
 8003182:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8003184:	f002 fc60 	bl	8005a48 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8003188:	2200      	movs	r2, #0
 800318a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800318e:	483b      	ldr	r0, [pc, #236]	@ (800327c <OLED_Init+0x118>)
 8003190:	f001 fada 	bl	8004748 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003194:	2064      	movs	r0, #100	@ 0x64
 8003196:	f000 ff73 	bl	8004080 <HAL_Delay>
	OLED_RST_Set();
 800319a:	2201      	movs	r2, #1
 800319c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80031a0:	4836      	ldr	r0, [pc, #216]	@ (800327c <OLED_Init+0x118>)
 80031a2:	f001 fad1 	bl	8004748 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 80031a6:	2100      	movs	r1, #0
 80031a8:	20ae      	movs	r0, #174	@ 0xae
 80031aa:	f7ff fddf 	bl	8002d6c <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 80031ae:	2100      	movs	r1, #0
 80031b0:	20d5      	movs	r0, #213	@ 0xd5
 80031b2:	f7ff fddb 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 80031b6:	2100      	movs	r1, #0
 80031b8:	2050      	movs	r0, #80	@ 0x50
 80031ba:	f7ff fdd7 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 80031be:	2100      	movs	r1, #0
 80031c0:	20a8      	movs	r0, #168	@ 0xa8
 80031c2:	f7ff fdd3 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 80031c6:	2100      	movs	r1, #0
 80031c8:	203f      	movs	r0, #63	@ 0x3f
 80031ca:	f7ff fdcf 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 80031ce:	2100      	movs	r1, #0
 80031d0:	20d3      	movs	r0, #211	@ 0xd3
 80031d2:	f7ff fdcb 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 80031d6:	2100      	movs	r1, #0
 80031d8:	2000      	movs	r0, #0
 80031da:	f7ff fdc7 	bl	8002d6c <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 80031de:	2100      	movs	r1, #0
 80031e0:	2040      	movs	r0, #64	@ 0x40
 80031e2:	f7ff fdc3 	bl	8002d6c <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 80031e6:	2100      	movs	r1, #0
 80031e8:	208d      	movs	r0, #141	@ 0x8d
 80031ea:	f7ff fdbf 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 80031ee:	2100      	movs	r1, #0
 80031f0:	2014      	movs	r0, #20
 80031f2:	f7ff fdbb 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 80031f6:	2100      	movs	r1, #0
 80031f8:	2020      	movs	r0, #32
 80031fa:	f7ff fdb7 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 80031fe:	2100      	movs	r1, #0
 8003200:	2002      	movs	r0, #2
 8003202:	f7ff fdb3 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8003206:	2100      	movs	r1, #0
 8003208:	20a1      	movs	r0, #161	@ 0xa1
 800320a:	f7ff fdaf 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800320e:	2100      	movs	r1, #0
 8003210:	20c0      	movs	r0, #192	@ 0xc0
 8003212:	f7ff fdab 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8003216:	2100      	movs	r1, #0
 8003218:	20da      	movs	r0, #218	@ 0xda
 800321a:	f7ff fda7 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800321e:	2100      	movs	r1, #0
 8003220:	2012      	movs	r0, #18
 8003222:	f7ff fda3 	bl	8002d6c <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8003226:	2100      	movs	r1, #0
 8003228:	2081      	movs	r0, #129	@ 0x81
 800322a:	f7ff fd9f 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 800322e:	2100      	movs	r1, #0
 8003230:	20ef      	movs	r0, #239	@ 0xef
 8003232:	f7ff fd9b 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8003236:	2100      	movs	r1, #0
 8003238:	20d9      	movs	r0, #217	@ 0xd9
 800323a:	f7ff fd97 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800323e:	2100      	movs	r1, #0
 8003240:	20f1      	movs	r0, #241	@ 0xf1
 8003242:	f7ff fd93 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8003246:	2100      	movs	r1, #0
 8003248:	20db      	movs	r0, #219	@ 0xdb
 800324a:	f7ff fd8f 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800324e:	2100      	movs	r1, #0
 8003250:	2030      	movs	r0, #48	@ 0x30
 8003252:	f7ff fd8b 	bl	8002d6c <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8003256:	2100      	movs	r1, #0
 8003258:	20a4      	movs	r0, #164	@ 0xa4
 800325a:	f7ff fd87 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 800325e:	2100      	movs	r1, #0
 8003260:	20a6      	movs	r0, #166	@ 0xa6
 8003262:	f7ff fd83 	bl	8002d6c <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8003266:	2100      	movs	r1, #0
 8003268:	20af      	movs	r0, #175	@ 0xaf
 800326a:	f7ff fd7f 	bl	8002d6c <OLED_WR_Byte>
	OLED_Clear(); 
 800326e:	f7ff fdcb 	bl	8002e08 <OLED_Clear>
}
 8003272:	bf00      	nop
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	40023800 	.word	0x40023800
 800327c:	40020c00 	.word	0x40020c00

08003280 <PID_init_with_dt>:
                      const fp32 PID[3],
                      fp32 max_out,
                      fp32 max_iout,
                      fp32 max_dout,
                      fp32 dT)
{
 8003280:	b480      	push	{r7}
 8003282:	b087      	sub	sp, #28
 8003284:	af00      	add	r7, sp, #0
 8003286:	6178      	str	r0, [r7, #20]
 8003288:	6139      	str	r1, [r7, #16]
 800328a:	ed87 0a03 	vstr	s0, [r7, #12]
 800328e:	edc7 0a02 	vstr	s1, [r7, #8]
 8003292:	ed87 1a01 	vstr	s2, [r7, #4]
 8003296:	edc7 1a00 	vstr	s3, [r7]
    if (!pid || !PID) return;
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d04d      	beq.n	800333c <PID_init_with_dt+0xbc>
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d04a      	beq.n	800333c <PID_init_with_dt+0xbc>

    pid->Kp = PID[0];
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	601a      	str	r2, [r3, #0]
    pid->Ki = PID[1];
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	3304      	adds	r3, #4
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	605a      	str	r2, [r3, #4]
    pid->Kd = PID[2];
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	3308      	adds	r3, #8
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	609a      	str	r2, [r3, #8]

    pid->max_out = max_out;
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	68fa      	ldr	r2, [r7, #12]
 80032c6:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->max_iout = max_iout;
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->max_dout = max_dout;
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	62da      	str	r2, [r3, #44]	@ 0x2c
    pid->dT = dT;
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	683a      	ldr	r2, [r7, #0]
 80032d8:	631a      	str	r2, [r3, #48]	@ 0x30

    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	f04f 0200 	mov.w	r2, #0
 80032e0:	649a      	str	r2, [r3, #72]	@ 0x48
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	645a      	str	r2, [r3, #68]	@ 0x44
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->error[0] = pid->error[1] = pid->error[2] = 0.0f;
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	f04f 0200 	mov.w	r2, #0
 80032f8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	639a      	str	r2, [r3, #56]	@ 0x38
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	635a      	str	r2, [r3, #52]	@ 0x34
    pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	f04f 0200 	mov.w	r2, #0
 8003310:	615a      	str	r2, [r3, #20]
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	695a      	ldr	r2, [r3, #20]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	621a      	str	r2, [r3, #32]
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	6a1a      	ldr	r2, [r3, #32]
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	61da      	str	r2, [r3, #28]
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	69da      	ldr	r2, [r3, #28]
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	619a      	str	r2, [r3, #24]
    pid->set = pid->fdb = 0.0f;
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	f04f 0200 	mov.w	r2, #0
 8003330:	611a      	str	r2, [r3, #16]
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	691a      	ldr	r2, [r3, #16]
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	60da      	str	r2, [r3, #12]
 800333a:	e000      	b.n	800333e <PID_init_with_dt+0xbe>
    if (!pid || !PID) return;
 800333c:	bf00      	nop
}
 800333e:	371c      	adds	r7, #28
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <PID_calc_with_dt>:

fp32 PID_calc_with_dt(pid_type_def *pid, fp32 input, fp32 target)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	ed87 0a02 	vstr	s0, [r7, #8]
 8003354:	edc7 0a01 	vstr	s1, [r7, #4]
    if (!pid) return 0.0f;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d102      	bne.n	8003364 <PID_calc_with_dt+0x1c>
 800335e:	f04f 0300 	mov.w	r3, #0
 8003362:	e0e5      	b.n	8003530 <PID_calc_with_dt+0x1e8>

    pid->error[2] = pid->error[1];
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	63da      	str	r2, [r3, #60]	@ 0x3c
    pid->error[1] = pid->error[0];
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	639a      	str	r2, [r3, #56]	@ 0x38
    pid->set = target;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	60da      	str	r2, [r3, #12]
    pid->fdb = input;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	68ba      	ldr	r2, [r7, #8]
 800337e:	611a      	str	r2, [r3, #16]
    pid->error[0] = target - input;
 8003380:	ed97 7a01 	vldr	s14, [r7, #4]
 8003384:	edd7 7a02 	vldr	s15, [r7, #8]
 8003388:	ee77 7a67 	vsub.f32	s15, s14, s15
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    // Proportional
    pid->Pout = pid->Kp * pid->error[0];
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	ed93 7a00 	vldr	s14, [r3]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800339e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	edc3 7a06 	vstr	s15, [r3, #24]

    // Integral (scaled by dt)
    pid->Iout += pid->Ki * pid->error[0] * pid->dT;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	ed93 7a07 	vldr	s14, [r3, #28]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	edd3 6a01 	vldr	s13, [r3, #4]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80033ba:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80033c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	edc3 7a07 	vstr	s15, [r3, #28]
    CLAMP_ABS(pid->Iout, pid->max_iout);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	ed93 7a07 	vldr	s14, [r3, #28]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80033de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e6:	dd04      	ble.n	80033f2 <PID_calc_with_dt+0xaa>
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	61da      	str	r2, [r3, #28]
 80033f0:	e014      	b.n	800341c <PID_calc_with_dt+0xd4>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	ed93 7a07 	vldr	s14, [r3, #28]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80033fe:	eef1 7a67 	vneg.f32	s15, s15
 8003402:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800340a:	d507      	bpl.n	800341c <PID_calc_with_dt+0xd4>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003412:	eef1 7a67 	vneg.f32	s15, s15
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	edc3 7a07 	vstr	s15, [r3, #28]

    // Derivative based on error difference (scaled by dt)
    pid->Dbuf[2] = pid->Dbuf[1];
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	649a      	str	r2, [r3, #72]	@ 0x48
    pid->Dbuf[1] = pid->Dbuf[0];
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	645a      	str	r2, [r3, #68]	@ 0x44
    pid->Dbuf[0] = pid->error[0] - pid->error[1];
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003438:	ee77 7a67 	vsub.f32	s15, s14, s15
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    pid->Dout = pid->Kd * (pid->Dbuf[0] / (pid->dT > 0.0f ? pid->dT : 1.0f));
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	edd3 6a02 	vldr	s13, [r3, #8]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	ed93 6a10 	vldr	s12, [r3, #64]	@ 0x40
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003454:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800345c:	dd03      	ble.n	8003466 <PID_calc_with_dt+0x11e>
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003464:	e001      	b.n	800346a <PID_calc_with_dt+0x122>
 8003466:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800346a:	ee86 7a27 	vdiv.f32	s14, s12, s15
 800346e:	ee66 7a87 	vmul.f32	s15, s13, s14
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	edc3 7a08 	vstr	s15, [r3, #32]
    CLAMP_ABS(pid->Dout, pid->max_dout);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	ed93 7a08 	vldr	s14, [r3, #32]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003484:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800348c:	dd04      	ble.n	8003498 <PID_calc_with_dt+0x150>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	621a      	str	r2, [r3, #32]
 8003496:	e014      	b.n	80034c2 <PID_calc_with_dt+0x17a>
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	ed93 7a08 	vldr	s14, [r3, #32]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80034a4:	eef1 7a67 	vneg.f32	s15, s15
 80034a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034b0:	d507      	bpl.n	80034c2 <PID_calc_with_dt+0x17a>
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80034b8:	eef1 7a67 	vneg.f32	s15, s15
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	edc3 7a08 	vstr	s15, [r3, #32]

    // Sum and clamp
    pid->out = pid->Pout + pid->Iout + pid->Dout;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	ed93 7a06 	vldr	s14, [r3, #24]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	edd3 7a07 	vldr	s15, [r3, #28]
 80034ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	edd3 7a08 	vldr	s15, [r3, #32]
 80034d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	edc3 7a05 	vstr	s15, [r3, #20]
    CLAMP_ABS(pid->out, pid->max_out);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	ed93 7a05 	vldr	s14, [r3, #20]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80034ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034f6:	dd04      	ble.n	8003502 <PID_calc_with_dt+0x1ba>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	615a      	str	r2, [r3, #20]
 8003500:	e014      	b.n	800352c <PID_calc_with_dt+0x1e4>
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	ed93 7a05 	vldr	s14, [r3, #20]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800350e:	eef1 7a67 	vneg.f32	s15, s15
 8003512:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800351a:	d507      	bpl.n	800352c <PID_calc_with_dt+0x1e4>
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003522:	eef1 7a67 	vneg.f32	s15, s15
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	edc3 7a05 	vstr	s15, [r3, #20]

    return pid->out;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	695b      	ldr	r3, [r3, #20]
}
 8003530:	ee07 3a90 	vmov	s15, r3
 8003534:	eeb0 0a67 	vmov.f32	s0, s15
 8003538:	3714      	adds	r7, #20
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr

08003542 <PID_clear>:

void PID_clear(pid_type_def *pid)
{
 8003542:	b480      	push	{r7}
 8003544:	b083      	sub	sp, #12
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
    if (!pid) return;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d030      	beq.n	80035b2 <PID_clear+0x70>
    pid->error[0] = pid->error[1] = pid->error[2] = 0.0f;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f04f 0200 	mov.w	r2, #0
 8003556:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	639a      	str	r2, [r3, #56]	@ 0x38
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	635a      	str	r2, [r3, #52]	@ 0x34
    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f04f 0200 	mov.w	r2, #0
 800356e:	649a      	str	r2, [r3, #72]	@ 0x48
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	645a      	str	r2, [r3, #68]	@ 0x44
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->out = pid->Pout = pid->Iout = pid->Dout = 0.0f;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f04f 0200 	mov.w	r2, #0
 8003586:	621a      	str	r2, [r3, #32]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a1a      	ldr	r2, [r3, #32]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	61da      	str	r2, [r3, #28]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	69da      	ldr	r2, [r3, #28]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	619a      	str	r2, [r3, #24]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	699a      	ldr	r2, [r3, #24]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	615a      	str	r2, [r3, #20]
    pid->fdb = pid->set = 0.0f;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f04f 0200 	mov.w	r2, #0
 80035a6:	60da      	str	r2, [r3, #12]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	68da      	ldr	r2, [r3, #12]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	611a      	str	r2, [r3, #16]
 80035b0:	e000      	b.n	80035b4 <PID_clear+0x72>
    if (!pid) return;
 80035b2:	bf00      	nop
}
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr

080035be <Servo_Center>:
 80035be:	b580      	push	{r7, lr}
 80035c0:	b082      	sub	sp, #8
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	8a5b      	ldrh	r3, [r3, #18]
 80035ca:	4619      	mov	r1, r3
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 f89f 	bl	8003710 <Servo_WriteUS>
 80035d2:	bf00      	nop
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}

080035da <Servo_US2CCR>:
    if (ccr_counts > s->arr) ccr_counts = s->arr;
    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ccr_counts);
}

/** Convert s  CCR counts */
static inline uint32_t Servo_US2CCR(const Servo *s, uint16_t us) {
 80035da:	b480      	push	{r7}
 80035dc:	b085      	sub	sp, #20
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
 80035e2:	460b      	mov	r3, r1
 80035e4:	807b      	strh	r3, [r7, #2]
    float c = us / s->tick_us;
 80035e6:	887b      	ldrh	r3, [r7, #2]
 80035e8:	ee07 3a90 	vmov	s15, r3
 80035ec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	ed93 7a02 	vldr	s14, [r3, #8]
 80035f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035fa:	edc7 7a03 	vstr	s15, [r7, #12]
    if (c < 0) c = 0;
 80035fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8003602:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800360a:	d502      	bpl.n	8003612 <Servo_US2CCR+0x38>
 800360c:	f04f 0300 	mov.w	r3, #0
 8003610:	60fb      	str	r3, [r7, #12]
    if (c > (float)s->arr) c = (float)s->arr;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	ee07 3a90 	vmov	s15, r3
 800361a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800361e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003622:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800362a:	dd07      	ble.n	800363c <Servo_US2CCR+0x62>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	ee07 3a90 	vmov	s15, r3
 8003634:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003638:	edc7 7a03 	vstr	s15, [r7, #12]
    return (uint32_t)(c + 0.5f);
 800363c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003640:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003644:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003648:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800364c:	ee17 3a90 	vmov	r3, s15
}
 8003650:	4618      	mov	r0, r3
 8003652:	3714      	adds	r7, #20
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <_get_arr>:
#include "servo.h"

static inline uint32_t _get_arr(TIM_HandleTypeDef *htim) {
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
    return __HAL_TIM_GET_AUTORELOAD(htim);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 800366a:	4618      	mov	r0, r3
 800366c:	370c      	adds	r7, #12
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr

08003676 <Servo_Attach>:
                  TIM_HandleTypeDef *htim,
                  uint32_t channel,
                  float tick_us,
                  uint16_t min_us,
                  uint16_t center_us,
                  uint16_t max_us) {
 8003676:	b580      	push	{r7, lr}
 8003678:	b086      	sub	sp, #24
 800367a:	af00      	add	r7, sp, #0
 800367c:	6178      	str	r0, [r7, #20]
 800367e:	6139      	str	r1, [r7, #16]
 8003680:	60fa      	str	r2, [r7, #12]
 8003682:	ed87 0a02 	vstr	s0, [r7, #8]
 8003686:	80fb      	strh	r3, [r7, #6]
    if (!s) return;
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d018      	beq.n	80036c0 <Servo_Attach+0x4a>
    s->htim       = htim;
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	693a      	ldr	r2, [r7, #16]
 8003692:	601a      	str	r2, [r3, #0]
    s->channel    = channel;
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	68fa      	ldr	r2, [r7, #12]
 8003698:	605a      	str	r2, [r3, #4]
    s->tick_us    = tick_us;
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	68ba      	ldr	r2, [r7, #8]
 800369e:	609a      	str	r2, [r3, #8]
    s->arr        = _get_arr(htim);
 80036a0:	6938      	ldr	r0, [r7, #16]
 80036a2:	f7ff ffdb 	bl	800365c <_get_arr>
 80036a6:	4602      	mov	r2, r0
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	60da      	str	r2, [r3, #12]
    s->min_us     = min_us;
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	88fa      	ldrh	r2, [r7, #6]
 80036b0:	821a      	strh	r2, [r3, #16]
    s->center_us  = center_us;
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	8c3a      	ldrh	r2, [r7, #32]
 80036b6:	825a      	strh	r2, [r3, #18]
    s->max_us     = max_us;
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80036bc:	829a      	strh	r2, [r3, #20]
 80036be:	e000      	b.n	80036c2 <Servo_Attach+0x4c>
    if (!s) return;
 80036c0:	bf00      	nop
}
 80036c2:	3718      	adds	r7, #24
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <Servo_Start>:

HAL_StatusTypeDef Servo_Start(Servo *s) {
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
    if (!s || !s->htim) return HAL_ERROR;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d003      	beq.n	80036de <Servo_Start+0x16>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <Servo_Start+0x1a>
 80036de:	2301      	movs	r3, #1
 80036e0:	e012      	b.n	8003708 <Servo_Start+0x40>
    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(s->htim, s->channel);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	4619      	mov	r1, r3
 80036ec:	4610      	mov	r0, r2
 80036ee:	f002 ff31 	bl	8006554 <HAL_TIM_PWM_Start>
 80036f2:	4603      	mov	r3, r0
 80036f4:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 80036f6:	7bfb      	ldrb	r3, [r7, #15]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d001      	beq.n	8003700 <Servo_Start+0x38>
 80036fc:	7bfb      	ldrb	r3, [r7, #15]
 80036fe:	e003      	b.n	8003708 <Servo_Start+0x40>
    Servo_Center(s); // snap to center on start
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f7ff ff5c 	bl	80035be <Servo_Center>
    return HAL_OK;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <Servo_WriteUS>:
HAL_StatusTypeDef Servo_Stop(Servo *s) {
    if (!s || !s->htim) return HAL_ERROR;
    return HAL_TIM_PWM_Stop(s->htim, s->channel);
}

void Servo_WriteUS(Servo *s, uint16_t pulse_us) {
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	460b      	mov	r3, r1
 800371a:	807b      	strh	r3, [r7, #2]
    if (!s || !s->htim) return;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d03d      	beq.n	800379e <Servo_WriteUS+0x8e>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d039      	beq.n	800379e <Servo_WriteUS+0x8e>
    // clamp to limits
    if (pulse_us < s->min_us) pulse_us = s->min_us;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	8a1b      	ldrh	r3, [r3, #16]
 800372e:	887a      	ldrh	r2, [r7, #2]
 8003730:	429a      	cmp	r2, r3
 8003732:	d202      	bcs.n	800373a <Servo_WriteUS+0x2a>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	8a1b      	ldrh	r3, [r3, #16]
 8003738:	807b      	strh	r3, [r7, #2]
    if (pulse_us > s->max_us) pulse_us = s->max_us;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	8a9b      	ldrh	r3, [r3, #20]
 800373e:	887a      	ldrh	r2, [r7, #2]
 8003740:	429a      	cmp	r2, r3
 8003742:	d902      	bls.n	800374a <Servo_WriteUS+0x3a>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	8a9b      	ldrh	r3, [r3, #20]
 8003748:	807b      	strh	r3, [r7, #2]
    uint32_t ccr = Servo_US2CCR(s, pulse_us);
 800374a:	887b      	ldrh	r3, [r7, #2]
 800374c:	4619      	mov	r1, r3
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7ff ff43 	bl	80035da <Servo_US2CCR>
 8003754:	60f8      	str	r0, [r7, #12]
    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ccr);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d105      	bne.n	800376a <Servo_WriteUS+0x5a>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68fa      	ldr	r2, [r7, #12]
 8003766:	635a      	str	r2, [r3, #52]	@ 0x34
 8003768:	e01a      	b.n	80037a0 <Servo_WriteUS+0x90>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	2b04      	cmp	r3, #4
 8003770:	d105      	bne.n	800377e <Servo_WriteUS+0x6e>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6393      	str	r3, [r2, #56]	@ 0x38
 800377c:	e010      	b.n	80037a0 <Servo_WriteUS+0x90>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	2b08      	cmp	r3, #8
 8003784:	d105      	bne.n	8003792 <Servo_WriteUS+0x82>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003790:	e006      	b.n	80037a0 <Servo_WriteUS+0x90>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6413      	str	r3, [r2, #64]	@ 0x40
 800379c:	e000      	b.n	80037a0 <Servo_WriteUS+0x90>
    if (!s || !s->htim) return;
 800379e:	bf00      	nop
}
 80037a0:	3710      	adds	r7, #16
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
	...

080037a8 <Servo_WriteAngle>:

void Servo_WriteAngle(Servo *s, float deg) {
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	ed87 0a00 	vstr	s0, [r7]
    if (!s) return;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d058      	beq.n	800386c <Servo_WriteAngle+0xc4>
    if (deg < 0) {
 80037ba:	edd7 7a00 	vldr	s15, [r7]
 80037be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80037c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037c6:	d528      	bpl.n	800381a <Servo_WriteAngle+0x72>
        // map [100..0]  [min_us..center_us]
        float t = deg / -100.0f; // 0..1
 80037c8:	ed97 7a00 	vldr	s14, [r7]
 80037cc:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8003874 <Servo_WriteAngle+0xcc>
 80037d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037d4:	edc7 7a03 	vstr	s15, [r7, #12]
        uint16_t us = (uint16_t)((float)s->center_us - t * (s->center_us - s->min_us));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	8a5b      	ldrh	r3, [r3, #18]
 80037dc:	ee07 3a90 	vmov	s15, r3
 80037e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	8a5b      	ldrh	r3, [r3, #18]
 80037e8:	461a      	mov	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	8a1b      	ldrh	r3, [r3, #16]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	ee07 3a90 	vmov	s15, r3
 80037f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80037f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80037fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003800:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003804:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003808:	ee17 3a90 	vmov	r3, s15
 800380c:	817b      	strh	r3, [r7, #10]
        Servo_WriteUS(s, us);
 800380e:	897b      	ldrh	r3, [r7, #10]
 8003810:	4619      	mov	r1, r3
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f7ff ff7c 	bl	8003710 <Servo_WriteUS>
 8003818:	e029      	b.n	800386e <Servo_WriteAngle+0xc6>
    } else {
        // map [0..+100]  [center_us..max_us]
        float t = deg / 100.0f; // 0..1
 800381a:	ed97 7a00 	vldr	s14, [r7]
 800381e:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8003878 <Servo_WriteAngle+0xd0>
 8003822:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003826:	edc7 7a05 	vstr	s15, [r7, #20]
        uint16_t us = (uint16_t)((float)s->center_us + t * (s->max_us - s->center_us));
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	8a5b      	ldrh	r3, [r3, #18]
 800382e:	ee07 3a90 	vmov	s15, r3
 8003832:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	8a9b      	ldrh	r3, [r3, #20]
 800383a:	461a      	mov	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	8a5b      	ldrh	r3, [r3, #18]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	ee07 3a90 	vmov	s15, r3
 8003846:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800384a:	edd7 7a05 	vldr	s15, [r7, #20]
 800384e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003852:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003856:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800385a:	ee17 3a90 	vmov	r3, s15
 800385e:	827b      	strh	r3, [r7, #18]
        Servo_WriteUS(s, us);
 8003860:	8a7b      	ldrh	r3, [r7, #18]
 8003862:	4619      	mov	r1, r3
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f7ff ff53 	bl	8003710 <Servo_WriteUS>
 800386a:	e000      	b.n	800386e <Servo_WriteAngle+0xc6>
    if (!s) return;
 800386c:	bf00      	nop
    }
}
 800386e:	3718      	adds	r7, #24
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	c2c80000 	.word	0xc2c80000
 8003878:	42c80000 	.word	0x42c80000

0800387c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003882:	2300      	movs	r3, #0
 8003884:	607b      	str	r3, [r7, #4]
 8003886:	4b12      	ldr	r3, [pc, #72]	@ (80038d0 <HAL_MspInit+0x54>)
 8003888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800388a:	4a11      	ldr	r2, [pc, #68]	@ (80038d0 <HAL_MspInit+0x54>)
 800388c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003890:	6453      	str	r3, [r2, #68]	@ 0x44
 8003892:	4b0f      	ldr	r3, [pc, #60]	@ (80038d0 <HAL_MspInit+0x54>)
 8003894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003896:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800389a:	607b      	str	r3, [r7, #4]
 800389c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800389e:	2300      	movs	r3, #0
 80038a0:	603b      	str	r3, [r7, #0]
 80038a2:	4b0b      	ldr	r3, [pc, #44]	@ (80038d0 <HAL_MspInit+0x54>)
 80038a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a6:	4a0a      	ldr	r2, [pc, #40]	@ (80038d0 <HAL_MspInit+0x54>)
 80038a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80038ae:	4b08      	ldr	r3, [pc, #32]	@ (80038d0 <HAL_MspInit+0x54>)
 80038b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b6:	603b      	str	r3, [r7, #0]
 80038b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80038ba:	2200      	movs	r2, #0
 80038bc:	210f      	movs	r1, #15
 80038be:	f06f 0001 	mvn.w	r0, #1
 80038c2:	f000 fcdc 	bl	800427e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038c6:	bf00      	nop
 80038c8:	3708      	adds	r7, #8
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	40023800 	.word	0x40023800

080038d4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b08a      	sub	sp, #40	@ 0x28
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038dc:	f107 0314 	add.w	r3, r7, #20
 80038e0:	2200      	movs	r2, #0
 80038e2:	601a      	str	r2, [r3, #0]
 80038e4:	605a      	str	r2, [r3, #4]
 80038e6:	609a      	str	r2, [r3, #8]
 80038e8:	60da      	str	r2, [r3, #12]
 80038ea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a19      	ldr	r2, [pc, #100]	@ (8003958 <HAL_I2C_MspInit+0x84>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d12c      	bne.n	8003950 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038f6:	2300      	movs	r3, #0
 80038f8:	613b      	str	r3, [r7, #16]
 80038fa:	4b18      	ldr	r3, [pc, #96]	@ (800395c <HAL_I2C_MspInit+0x88>)
 80038fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038fe:	4a17      	ldr	r2, [pc, #92]	@ (800395c <HAL_I2C_MspInit+0x88>)
 8003900:	f043 0302 	orr.w	r3, r3, #2
 8003904:	6313      	str	r3, [r2, #48]	@ 0x30
 8003906:	4b15      	ldr	r3, [pc, #84]	@ (800395c <HAL_I2C_MspInit+0x88>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	613b      	str	r3, [r7, #16]
 8003910:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|GPIO_PIN_11;
 8003912:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003916:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003918:	2312      	movs	r3, #18
 800391a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800391c:	2300      	movs	r3, #0
 800391e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003920:	2303      	movs	r3, #3
 8003922:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003924:	2304      	movs	r3, #4
 8003926:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003928:	f107 0314 	add.w	r3, r7, #20
 800392c:	4619      	mov	r1, r3
 800392e:	480c      	ldr	r0, [pc, #48]	@ (8003960 <HAL_I2C_MspInit+0x8c>)
 8003930:	f000 fd6e 	bl	8004410 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003934:	2300      	movs	r3, #0
 8003936:	60fb      	str	r3, [r7, #12]
 8003938:	4b08      	ldr	r3, [pc, #32]	@ (800395c <HAL_I2C_MspInit+0x88>)
 800393a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393c:	4a07      	ldr	r2, [pc, #28]	@ (800395c <HAL_I2C_MspInit+0x88>)
 800393e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003942:	6413      	str	r3, [r2, #64]	@ 0x40
 8003944:	4b05      	ldr	r3, [pc, #20]	@ (800395c <HAL_I2C_MspInit+0x88>)
 8003946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003948:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800394c:	60fb      	str	r3, [r7, #12]
 800394e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8003950:	bf00      	nop
 8003952:	3728      	adds	r7, #40	@ 0x28
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	40005800 	.word	0x40005800
 800395c:	40023800 	.word	0x40023800
 8003960:	40020400 	.word	0x40020400

08003964 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b08c      	sub	sp, #48	@ 0x30
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800396c:	f107 031c 	add.w	r3, r7, #28
 8003970:	2200      	movs	r2, #0
 8003972:	601a      	str	r2, [r3, #0]
 8003974:	605a      	str	r2, [r3, #4]
 8003976:	609a      	str	r2, [r3, #8]
 8003978:	60da      	str	r2, [r3, #12]
 800397a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003984:	d14b      	bne.n	8003a1e <HAL_TIM_Encoder_MspInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003986:	2300      	movs	r3, #0
 8003988:	61bb      	str	r3, [r7, #24]
 800398a:	4b3f      	ldr	r3, [pc, #252]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 800398c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398e:	4a3e      	ldr	r2, [pc, #248]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 8003990:	f043 0301 	orr.w	r3, r3, #1
 8003994:	6413      	str	r3, [r2, #64]	@ 0x40
 8003996:	4b3c      	ldr	r3, [pc, #240]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 8003998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	61bb      	str	r3, [r7, #24]
 80039a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039a2:	2300      	movs	r3, #0
 80039a4:	617b      	str	r3, [r7, #20]
 80039a6:	4b38      	ldr	r3, [pc, #224]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 80039a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039aa:	4a37      	ldr	r2, [pc, #220]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 80039ac:	f043 0301 	orr.w	r3, r3, #1
 80039b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80039b2:	4b35      	ldr	r3, [pc, #212]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 80039b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	617b      	str	r3, [r7, #20]
 80039bc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039be:	2300      	movs	r3, #0
 80039c0:	613b      	str	r3, [r7, #16]
 80039c2:	4b31      	ldr	r3, [pc, #196]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 80039c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c6:	4a30      	ldr	r2, [pc, #192]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 80039c8:	f043 0302 	orr.w	r3, r3, #2
 80039cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80039ce:	4b2e      	ldr	r3, [pc, #184]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 80039d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039d2:	f003 0302 	and.w	r3, r3, #2
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A1_Pin;
 80039da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039e0:	2302      	movs	r3, #2
 80039e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e4:	2300      	movs	r3, #0
 80039e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039e8:	2300      	movs	r3, #0
 80039ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80039ec:	2301      	movs	r3, #1
 80039ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A1_GPIO_Port, &GPIO_InitStruct);
 80039f0:	f107 031c 	add.w	r3, r7, #28
 80039f4:	4619      	mov	r1, r3
 80039f6:	4825      	ldr	r0, [pc, #148]	@ (8003a8c <HAL_TIM_Encoder_MspInit+0x128>)
 80039f8:	f000 fd0a 	bl	8004410 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_A2_Pin;
 80039fc:	2308      	movs	r3, #8
 80039fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a00:	2302      	movs	r3, #2
 8003a02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a04:	2300      	movs	r3, #0
 8003a06:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A2_GPIO_Port, &GPIO_InitStruct);
 8003a10:	f107 031c 	add.w	r3, r7, #28
 8003a14:	4619      	mov	r1, r3
 8003a16:	481e      	ldr	r0, [pc, #120]	@ (8003a90 <HAL_TIM_Encoder_MspInit+0x12c>)
 8003a18:	f000 fcfa 	bl	8004410 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003a1c:	e030      	b.n	8003a80 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a1c      	ldr	r2, [pc, #112]	@ (8003a94 <HAL_TIM_Encoder_MspInit+0x130>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d12b      	bne.n	8003a80 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a28:	2300      	movs	r3, #0
 8003a2a:	60fb      	str	r3, [r7, #12]
 8003a2c:	4b16      	ldr	r3, [pc, #88]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 8003a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a30:	4a15      	ldr	r2, [pc, #84]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 8003a32:	f043 0302 	orr.w	r3, r3, #2
 8003a36:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a38:	4b13      	ldr	r3, [pc, #76]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3c:	f003 0302 	and.w	r3, r3, #2
 8003a40:	60fb      	str	r3, [r7, #12]
 8003a42:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a44:	2300      	movs	r3, #0
 8003a46:	60bb      	str	r3, [r7, #8]
 8003a48:	4b0f      	ldr	r3, [pc, #60]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 8003a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a4c:	4a0e      	ldr	r2, [pc, #56]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 8003a4e:	f043 0302 	orr.w	r3, r3, #2
 8003a52:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a54:	4b0c      	ldr	r3, [pc, #48]	@ (8003a88 <HAL_TIM_Encoder_MspInit+0x124>)
 8003a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	60bb      	str	r3, [r7, #8]
 8003a5e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_B1_Pin|ENCODER_B2_Pin;
 8003a60:	2330      	movs	r3, #48	@ 0x30
 8003a62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a64:	2302      	movs	r3, #2
 8003a66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003a70:	2302      	movs	r3, #2
 8003a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a74:	f107 031c 	add.w	r3, r7, #28
 8003a78:	4619      	mov	r1, r3
 8003a7a:	4805      	ldr	r0, [pc, #20]	@ (8003a90 <HAL_TIM_Encoder_MspInit+0x12c>)
 8003a7c:	f000 fcc8 	bl	8004410 <HAL_GPIO_Init>
}
 8003a80:	bf00      	nop
 8003a82:	3730      	adds	r7, #48	@ 0x30
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	40023800 	.word	0x40023800
 8003a8c:	40020000 	.word	0x40020000
 8003a90:	40020400 	.word	0x40020400
 8003a94:	40000400 	.word	0x40000400

08003a98 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b086      	sub	sp, #24
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a2c      	ldr	r2, [pc, #176]	@ (8003b58 <HAL_TIM_Base_MspInit+0xc0>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d10e      	bne.n	8003ac8 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003aaa:	2300      	movs	r3, #0
 8003aac:	617b      	str	r3, [r7, #20]
 8003aae:	4b2b      	ldr	r3, [pc, #172]	@ (8003b5c <HAL_TIM_Base_MspInit+0xc4>)
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab2:	4a2a      	ldr	r2, [pc, #168]	@ (8003b5c <HAL_TIM_Base_MspInit+0xc4>)
 8003ab4:	f043 0304 	orr.w	r3, r3, #4
 8003ab8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003aba:	4b28      	ldr	r3, [pc, #160]	@ (8003b5c <HAL_TIM_Base_MspInit+0xc4>)
 8003abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003abe:	f003 0304 	and.w	r3, r3, #4
 8003ac2:	617b      	str	r3, [r7, #20]
 8003ac4:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8003ac6:	e042      	b.n	8003b4e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM5)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a24      	ldr	r2, [pc, #144]	@ (8003b60 <HAL_TIM_Base_MspInit+0xc8>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d116      	bne.n	8003b00 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	613b      	str	r3, [r7, #16]
 8003ad6:	4b21      	ldr	r3, [pc, #132]	@ (8003b5c <HAL_TIM_Base_MspInit+0xc4>)
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ada:	4a20      	ldr	r2, [pc, #128]	@ (8003b5c <HAL_TIM_Base_MspInit+0xc4>)
 8003adc:	f043 0308 	orr.w	r3, r3, #8
 8003ae0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ae2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b5c <HAL_TIM_Base_MspInit+0xc4>)
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae6:	f003 0308 	and.w	r3, r3, #8
 8003aea:	613b      	str	r3, [r7, #16]
 8003aec:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8003aee:	2200      	movs	r2, #0
 8003af0:	2105      	movs	r1, #5
 8003af2:	2032      	movs	r0, #50	@ 0x32
 8003af4:	f000 fbc3 	bl	800427e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003af8:	2032      	movs	r0, #50	@ 0x32
 8003afa:	f000 fbdc 	bl	80042b6 <HAL_NVIC_EnableIRQ>
}
 8003afe:	e026      	b.n	8003b4e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM8)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a17      	ldr	r2, [pc, #92]	@ (8003b64 <HAL_TIM_Base_MspInit+0xcc>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d10e      	bne.n	8003b28 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	60fb      	str	r3, [r7, #12]
 8003b0e:	4b13      	ldr	r3, [pc, #76]	@ (8003b5c <HAL_TIM_Base_MspInit+0xc4>)
 8003b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b12:	4a12      	ldr	r2, [pc, #72]	@ (8003b5c <HAL_TIM_Base_MspInit+0xc4>)
 8003b14:	f043 0302 	orr.w	r3, r3, #2
 8003b18:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b1a:	4b10      	ldr	r3, [pc, #64]	@ (8003b5c <HAL_TIM_Base_MspInit+0xc4>)
 8003b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b1e:	f003 0302 	and.w	r3, r3, #2
 8003b22:	60fb      	str	r3, [r7, #12]
 8003b24:	68fb      	ldr	r3, [r7, #12]
}
 8003b26:	e012      	b.n	8003b4e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM9)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a0e      	ldr	r2, [pc, #56]	@ (8003b68 <HAL_TIM_Base_MspInit+0xd0>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d10d      	bne.n	8003b4e <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003b32:	2300      	movs	r3, #0
 8003b34:	60bb      	str	r3, [r7, #8]
 8003b36:	4b09      	ldr	r3, [pc, #36]	@ (8003b5c <HAL_TIM_Base_MspInit+0xc4>)
 8003b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b3a:	4a08      	ldr	r2, [pc, #32]	@ (8003b5c <HAL_TIM_Base_MspInit+0xc4>)
 8003b3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b40:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b42:	4b06      	ldr	r3, [pc, #24]	@ (8003b5c <HAL_TIM_Base_MspInit+0xc4>)
 8003b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b4a:	60bb      	str	r3, [r7, #8]
 8003b4c:	68bb      	ldr	r3, [r7, #8]
}
 8003b4e:	bf00      	nop
 8003b50:	3718      	adds	r7, #24
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	40000800 	.word	0x40000800
 8003b5c:	40023800 	.word	0x40023800
 8003b60:	40000c00 	.word	0x40000c00
 8003b64:	40010400 	.word	0x40010400
 8003b68:	40014000 	.word	0x40014000

08003b6c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b08a      	sub	sp, #40	@ 0x28
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b74:	f107 0314 	add.w	r3, r7, #20
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]
 8003b7c:	605a      	str	r2, [r3, #4]
 8003b7e:	609a      	str	r2, [r3, #8]
 8003b80:	60da      	str	r2, [r3, #12]
 8003b82:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a36      	ldr	r2, [pc, #216]	@ (8003c64 <HAL_TIM_MspPostInit+0xf8>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d11f      	bne.n	8003bce <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b8e:	2300      	movs	r3, #0
 8003b90:	613b      	str	r3, [r7, #16]
 8003b92:	4b35      	ldr	r3, [pc, #212]	@ (8003c68 <HAL_TIM_MspPostInit+0xfc>)
 8003b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b96:	4a34      	ldr	r2, [pc, #208]	@ (8003c68 <HAL_TIM_MspPostInit+0xfc>)
 8003b98:	f043 0302 	orr.w	r3, r3, #2
 8003b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b9e:	4b32      	ldr	r3, [pc, #200]	@ (8003c68 <HAL_TIM_MspPostInit+0xfc>)
 8003ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	613b      	str	r3, [r7, #16]
 8003ba8:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_AIN2_Pin|MOTOR_AIN1_Pin;
 8003baa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003bae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bc0:	f107 0314 	add.w	r3, r7, #20
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	4829      	ldr	r0, [pc, #164]	@ (8003c6c <HAL_TIM_MspPostInit+0x100>)
 8003bc8:	f000 fc22 	bl	8004410 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8003bcc:	e046      	b.n	8003c5c <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM8)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a27      	ldr	r2, [pc, #156]	@ (8003c70 <HAL_TIM_MspPostInit+0x104>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d11e      	bne.n	8003c16 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bd8:	2300      	movs	r3, #0
 8003bda:	60fb      	str	r3, [r7, #12]
 8003bdc:	4b22      	ldr	r3, [pc, #136]	@ (8003c68 <HAL_TIM_MspPostInit+0xfc>)
 8003bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be0:	4a21      	ldr	r2, [pc, #132]	@ (8003c68 <HAL_TIM_MspPostInit+0xfc>)
 8003be2:	f043 0304 	orr.w	r3, r3, #4
 8003be6:	6313      	str	r3, [r2, #48]	@ 0x30
 8003be8:	4b1f      	ldr	r3, [pc, #124]	@ (8003c68 <HAL_TIM_MspPostInit+0xfc>)
 8003bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bec:	f003 0304 	and.w	r3, r3, #4
 8003bf0:	60fb      	str	r3, [r7, #12]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_Pin;
 8003bf4:	2340      	movs	r3, #64	@ 0x40
 8003bf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c00:	2302      	movs	r3, #2
 8003c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003c04:	2303      	movs	r3, #3
 8003c06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 8003c08:	f107 0314 	add.w	r3, r7, #20
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	4819      	ldr	r0, [pc, #100]	@ (8003c74 <HAL_TIM_MspPostInit+0x108>)
 8003c10:	f000 fbfe 	bl	8004410 <HAL_GPIO_Init>
}
 8003c14:	e022      	b.n	8003c5c <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM9)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a17      	ldr	r2, [pc, #92]	@ (8003c78 <HAL_TIM_MspPostInit+0x10c>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d11d      	bne.n	8003c5c <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c20:	2300      	movs	r3, #0
 8003c22:	60bb      	str	r3, [r7, #8]
 8003c24:	4b10      	ldr	r3, [pc, #64]	@ (8003c68 <HAL_TIM_MspPostInit+0xfc>)
 8003c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c28:	4a0f      	ldr	r2, [pc, #60]	@ (8003c68 <HAL_TIM_MspPostInit+0xfc>)
 8003c2a:	f043 0310 	orr.w	r3, r3, #16
 8003c2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c30:	4b0d      	ldr	r3, [pc, #52]	@ (8003c68 <HAL_TIM_MspPostInit+0xfc>)
 8003c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c34:	f003 0310 	and.w	r3, r3, #16
 8003c38:	60bb      	str	r3, [r7, #8]
 8003c3a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_BIN1_Pin|MOTOR_BIN2_Pin;
 8003c3c:	2360      	movs	r3, #96	@ 0x60
 8003c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c40:	2302      	movs	r3, #2
 8003c42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c44:	2300      	movs	r3, #0
 8003c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c50:	f107 0314 	add.w	r3, r7, #20
 8003c54:	4619      	mov	r1, r3
 8003c56:	4809      	ldr	r0, [pc, #36]	@ (8003c7c <HAL_TIM_MspPostInit+0x110>)
 8003c58:	f000 fbda 	bl	8004410 <HAL_GPIO_Init>
}
 8003c5c:	bf00      	nop
 8003c5e:	3728      	adds	r7, #40	@ 0x28
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	40000800 	.word	0x40000800
 8003c68:	40023800 	.word	0x40023800
 8003c6c:	40020400 	.word	0x40020400
 8003c70:	40010400 	.word	0x40010400
 8003c74:	40020800 	.word	0x40020800
 8003c78:	40014000 	.word	0x40014000
 8003c7c:	40021000 	.word	0x40021000

08003c80 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b08a      	sub	sp, #40	@ 0x28
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c88:	f107 0314 	add.w	r3, r7, #20
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	601a      	str	r2, [r3, #0]
 8003c90:	605a      	str	r2, [r3, #4]
 8003c92:	609a      	str	r2, [r3, #8]
 8003c94:	60da      	str	r2, [r3, #12]
 8003c96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a1d      	ldr	r2, [pc, #116]	@ (8003d14 <HAL_UART_MspInit+0x94>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d134      	bne.n	8003d0c <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	613b      	str	r3, [r7, #16]
 8003ca6:	4b1c      	ldr	r3, [pc, #112]	@ (8003d18 <HAL_UART_MspInit+0x98>)
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003caa:	4a1b      	ldr	r2, [pc, #108]	@ (8003d18 <HAL_UART_MspInit+0x98>)
 8003cac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cb2:	4b19      	ldr	r3, [pc, #100]	@ (8003d18 <HAL_UART_MspInit+0x98>)
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cba:	613b      	str	r3, [r7, #16]
 8003cbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	60fb      	str	r3, [r7, #12]
 8003cc2:	4b15      	ldr	r3, [pc, #84]	@ (8003d18 <HAL_UART_MspInit+0x98>)
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc6:	4a14      	ldr	r2, [pc, #80]	@ (8003d18 <HAL_UART_MspInit+0x98>)
 8003cc8:	f043 0308 	orr.w	r3, r3, #8
 8003ccc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cce:	4b12      	ldr	r3, [pc, #72]	@ (8003d18 <HAL_UART_MspInit+0x98>)
 8003cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd2:	f003 0308 	and.w	r3, r3, #8
 8003cd6:	60fb      	str	r3, [r7, #12]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003cda:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003cde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ce0:	2302      	movs	r3, #2
 8003ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003cec:	2307      	movs	r3, #7
 8003cee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003cf0:	f107 0314 	add.w	r3, r7, #20
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	4809      	ldr	r0, [pc, #36]	@ (8003d1c <HAL_UART_MspInit+0x9c>)
 8003cf8:	f000 fb8a 	bl	8004410 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	2105      	movs	r1, #5
 8003d00:	2027      	movs	r0, #39	@ 0x27
 8003d02:	f000 fabc 	bl	800427e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003d06:	2027      	movs	r0, #39	@ 0x27
 8003d08:	f000 fad5 	bl	80042b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8003d0c:	bf00      	nop
 8003d0e:	3728      	adds	r7, #40	@ 0x28
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	40004800 	.word	0x40004800
 8003d18:	40023800 	.word	0x40023800
 8003d1c:	40020c00 	.word	0x40020c00

08003d20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d20:	b480      	push	{r7}
 8003d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003d24:	bf00      	nop
 8003d26:	e7fd      	b.n	8003d24 <NMI_Handler+0x4>

08003d28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d2c:	bf00      	nop
 8003d2e:	e7fd      	b.n	8003d2c <HardFault_Handler+0x4>

08003d30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d30:	b480      	push	{r7}
 8003d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d34:	bf00      	nop
 8003d36:	e7fd      	b.n	8003d34 <MemManage_Handler+0x4>

08003d38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d3c:	bf00      	nop
 8003d3e:	e7fd      	b.n	8003d3c <BusFault_Handler+0x4>

08003d40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d40:	b480      	push	{r7}
 8003d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d44:	bf00      	nop
 8003d46:	e7fd      	b.n	8003d44 <UsageFault_Handler+0x4>

08003d48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d4c:	bf00      	nop
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr

08003d56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d56:	b580      	push	{r7, lr}
 8003d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d5a:	f000 f971 	bl	8004040 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003d5e:	f006 fa33 	bl	800a1c8 <xTaskGetSchedulerState>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d001      	beq.n	8003d6c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003d68:	f007 f82e 	bl	800adc8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d6c:	bf00      	nop
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003d74:	4802      	ldr	r0, [pc, #8]	@ (8003d80 <USART3_IRQHandler+0x10>)
 8003d76:	f003 fd83 	bl	8007880 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003d7a:	bf00      	nop
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	200004d0 	.word	0x200004d0

08003d84 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
  // no-op
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003d88:	4802      	ldr	r0, [pc, #8]	@ (8003d94 <TIM5_IRQHandler+0x10>)
 8003d8a:	f002 fddf 	bl	800694c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003d8e:	bf00      	nop
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	200003f8 	.word	0x200003f8

08003d98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	af00      	add	r7, sp, #0
  return 1;
 8003d9c:	2301      	movs	r3, #1
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <_kill>:

int _kill(int pid, int sig)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003db2:	f007 ffa9 	bl	800bd08 <__errno>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2216      	movs	r2, #22
 8003dba:	601a      	str	r2, [r3, #0]
  return -1;
 8003dbc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <_exit>:

void _exit (int status)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003dd0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f7ff ffe7 	bl	8003da8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003dda:	bf00      	nop
 8003ddc:	e7fd      	b.n	8003dda <_exit+0x12>

08003dde <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003dde:	b580      	push	{r7, lr}
 8003de0:	b086      	sub	sp, #24
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	60f8      	str	r0, [r7, #12]
 8003de6:	60b9      	str	r1, [r7, #8]
 8003de8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dea:	2300      	movs	r3, #0
 8003dec:	617b      	str	r3, [r7, #20]
 8003dee:	e00a      	b.n	8003e06 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003df0:	f3af 8000 	nop.w
 8003df4:	4601      	mov	r1, r0
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	1c5a      	adds	r2, r3, #1
 8003dfa:	60ba      	str	r2, [r7, #8]
 8003dfc:	b2ca      	uxtb	r2, r1
 8003dfe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	3301      	adds	r3, #1
 8003e04:	617b      	str	r3, [r7, #20]
 8003e06:	697a      	ldr	r2, [r7, #20]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	dbf0      	blt.n	8003df0 <_read+0x12>
  }

  return len;
 8003e0e:	687b      	ldr	r3, [r7, #4]
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3718      	adds	r7, #24
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e24:	2300      	movs	r3, #0
 8003e26:	617b      	str	r3, [r7, #20]
 8003e28:	e009      	b.n	8003e3e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	1c5a      	adds	r2, r3, #1
 8003e2e:	60ba      	str	r2, [r7, #8]
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	4618      	mov	r0, r3
 8003e34:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	617b      	str	r3, [r7, #20]
 8003e3e:	697a      	ldr	r2, [r7, #20]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	429a      	cmp	r2, r3
 8003e44:	dbf1      	blt.n	8003e2a <_write+0x12>
  }
  return len;
 8003e46:	687b      	ldr	r3, [r7, #4]
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3718      	adds	r7, #24
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <_close>:

int _close(int file)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003e58:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr

08003e68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e78:	605a      	str	r2, [r3, #4]
  return 0;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <_isatty>:

int _isatty(int file)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003e90:	2301      	movs	r3, #1
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr

08003e9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b085      	sub	sp, #20
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	60f8      	str	r0, [r7, #12]
 8003ea6:	60b9      	str	r1, [r7, #8]
 8003ea8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003eaa:	2300      	movs	r3, #0
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3714      	adds	r7, #20
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b086      	sub	sp, #24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ec0:	4a14      	ldr	r2, [pc, #80]	@ (8003f14 <_sbrk+0x5c>)
 8003ec2:	4b15      	ldr	r3, [pc, #84]	@ (8003f18 <_sbrk+0x60>)
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ecc:	4b13      	ldr	r3, [pc, #76]	@ (8003f1c <_sbrk+0x64>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d102      	bne.n	8003eda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ed4:	4b11      	ldr	r3, [pc, #68]	@ (8003f1c <_sbrk+0x64>)
 8003ed6:	4a12      	ldr	r2, [pc, #72]	@ (8003f20 <_sbrk+0x68>)
 8003ed8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003eda:	4b10      	ldr	r3, [pc, #64]	@ (8003f1c <_sbrk+0x64>)
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4413      	add	r3, r2
 8003ee2:	693a      	ldr	r2, [r7, #16]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d207      	bcs.n	8003ef8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ee8:	f007 ff0e 	bl	800bd08 <__errno>
 8003eec:	4603      	mov	r3, r0
 8003eee:	220c      	movs	r2, #12
 8003ef0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003ef2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003ef6:	e009      	b.n	8003f0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ef8:	4b08      	ldr	r3, [pc, #32]	@ (8003f1c <_sbrk+0x64>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003efe:	4b07      	ldr	r3, [pc, #28]	@ (8003f1c <_sbrk+0x64>)
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4413      	add	r3, r2
 8003f06:	4a05      	ldr	r2, [pc, #20]	@ (8003f1c <_sbrk+0x64>)
 8003f08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3718      	adds	r7, #24
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	20020000 	.word	0x20020000
 8003f18:	00000400 	.word	0x00000400
 8003f1c:	20000964 	.word	0x20000964
 8003f20:	20005408 	.word	0x20005408

08003f24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003f24:	b480      	push	{r7}
 8003f26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003f28:	4b06      	ldr	r3, [pc, #24]	@ (8003f44 <SystemInit+0x20>)
 8003f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f2e:	4a05      	ldr	r2, [pc, #20]	@ (8003f44 <SystemInit+0x20>)
 8003f30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003f34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f38:	bf00      	nop
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop
 8003f44:	e000ed00 	.word	0xe000ed00

08003f48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003f48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003f80 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003f4c:	f7ff ffea 	bl	8003f24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003f50:	480c      	ldr	r0, [pc, #48]	@ (8003f84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003f52:	490d      	ldr	r1, [pc, #52]	@ (8003f88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003f54:	4a0d      	ldr	r2, [pc, #52]	@ (8003f8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003f56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f58:	e002      	b.n	8003f60 <LoopCopyDataInit>

08003f5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f5e:	3304      	adds	r3, #4

08003f60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f64:	d3f9      	bcc.n	8003f5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f66:	4a0a      	ldr	r2, [pc, #40]	@ (8003f90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003f68:	4c0a      	ldr	r4, [pc, #40]	@ (8003f94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003f6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f6c:	e001      	b.n	8003f72 <LoopFillZerobss>

08003f6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f70:	3204      	adds	r2, #4

08003f72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f74:	d3fb      	bcc.n	8003f6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003f76:	f007 fecd 	bl	800bd14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f7a:	f7fd fbd9 	bl	8001730 <main>
  bx  lr    
 8003f7e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003f80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003f84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f88:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8003f8c:	0800ec04 	.word	0x0800ec04
  ldr r2, =_sbss
 8003f90:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8003f94:	20005408 	.word	0x20005408

08003f98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f98:	e7fe      	b.n	8003f98 <ADC_IRQHandler>
	...

08003f9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8003fdc <HAL_Init+0x40>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a0d      	ldr	r2, [pc, #52]	@ (8003fdc <HAL_Init+0x40>)
 8003fa6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003faa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003fac:	4b0b      	ldr	r3, [pc, #44]	@ (8003fdc <HAL_Init+0x40>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a0a      	ldr	r2, [pc, #40]	@ (8003fdc <HAL_Init+0x40>)
 8003fb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003fb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003fb8:	4b08      	ldr	r3, [pc, #32]	@ (8003fdc <HAL_Init+0x40>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a07      	ldr	r2, [pc, #28]	@ (8003fdc <HAL_Init+0x40>)
 8003fbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003fc4:	2003      	movs	r0, #3
 8003fc6:	f000 f94f 	bl	8004268 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003fca:	200f      	movs	r0, #15
 8003fcc:	f000 f808 	bl	8003fe0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003fd0:	f7ff fc54 	bl	800387c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	40023c00 	.word	0x40023c00

08003fe0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003fe8:	4b12      	ldr	r3, [pc, #72]	@ (8004034 <HAL_InitTick+0x54>)
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	4b12      	ldr	r3, [pc, #72]	@ (8004038 <HAL_InitTick+0x58>)
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ff6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ffe:	4618      	mov	r0, r3
 8004000:	f000 f967 	bl	80042d2 <HAL_SYSTICK_Config>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d001      	beq.n	800400e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e00e      	b.n	800402c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2b0f      	cmp	r3, #15
 8004012:	d80a      	bhi.n	800402a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004014:	2200      	movs	r2, #0
 8004016:	6879      	ldr	r1, [r7, #4]
 8004018:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800401c:	f000 f92f 	bl	800427e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004020:	4a06      	ldr	r2, [pc, #24]	@ (800403c <HAL_InitTick+0x5c>)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004026:	2300      	movs	r3, #0
 8004028:	e000      	b.n	800402c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
}
 800402c:	4618      	mov	r0, r3
 800402e:	3708      	adds	r7, #8
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}
 8004034:	2000000c 	.word	0x2000000c
 8004038:	20000014 	.word	0x20000014
 800403c:	20000010 	.word	0x20000010

08004040 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004040:	b480      	push	{r7}
 8004042:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004044:	4b06      	ldr	r3, [pc, #24]	@ (8004060 <HAL_IncTick+0x20>)
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	461a      	mov	r2, r3
 800404a:	4b06      	ldr	r3, [pc, #24]	@ (8004064 <HAL_IncTick+0x24>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4413      	add	r3, r2
 8004050:	4a04      	ldr	r2, [pc, #16]	@ (8004064 <HAL_IncTick+0x24>)
 8004052:	6013      	str	r3, [r2, #0]
}
 8004054:	bf00      	nop
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	20000014 	.word	0x20000014
 8004064:	20000968 	.word	0x20000968

08004068 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004068:	b480      	push	{r7}
 800406a:	af00      	add	r7, sp, #0
  return uwTick;
 800406c:	4b03      	ldr	r3, [pc, #12]	@ (800407c <HAL_GetTick+0x14>)
 800406e:	681b      	ldr	r3, [r3, #0]
}
 8004070:	4618      	mov	r0, r3
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	20000968 	.word	0x20000968

08004080 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004088:	f7ff ffee 	bl	8004068 <HAL_GetTick>
 800408c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004098:	d005      	beq.n	80040a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800409a:	4b0a      	ldr	r3, [pc, #40]	@ (80040c4 <HAL_Delay+0x44>)
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	461a      	mov	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	4413      	add	r3, r2
 80040a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80040a6:	bf00      	nop
 80040a8:	f7ff ffde 	bl	8004068 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	68fa      	ldr	r2, [r7, #12]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d8f7      	bhi.n	80040a8 <HAL_Delay+0x28>
  {
  }
}
 80040b8:	bf00      	nop
 80040ba:	bf00      	nop
 80040bc:	3710      	adds	r7, #16
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	20000014 	.word	0x20000014

080040c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f003 0307 	and.w	r3, r3, #7
 80040d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040d8:	4b0c      	ldr	r3, [pc, #48]	@ (800410c <__NVIC_SetPriorityGrouping+0x44>)
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040de:	68ba      	ldr	r2, [r7, #8]
 80040e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80040e4:	4013      	ands	r3, r2
 80040e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80040f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040fa:	4a04      	ldr	r2, [pc, #16]	@ (800410c <__NVIC_SetPriorityGrouping+0x44>)
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	60d3      	str	r3, [r2, #12]
}
 8004100:	bf00      	nop
 8004102:	3714      	adds	r7, #20
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr
 800410c:	e000ed00 	.word	0xe000ed00

08004110 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004110:	b480      	push	{r7}
 8004112:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004114:	4b04      	ldr	r3, [pc, #16]	@ (8004128 <__NVIC_GetPriorityGrouping+0x18>)
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	0a1b      	lsrs	r3, r3, #8
 800411a:	f003 0307 	and.w	r3, r3, #7
}
 800411e:	4618      	mov	r0, r3
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr
 8004128:	e000ed00 	.word	0xe000ed00

0800412c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	4603      	mov	r3, r0
 8004134:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800413a:	2b00      	cmp	r3, #0
 800413c:	db0b      	blt.n	8004156 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800413e:	79fb      	ldrb	r3, [r7, #7]
 8004140:	f003 021f 	and.w	r2, r3, #31
 8004144:	4907      	ldr	r1, [pc, #28]	@ (8004164 <__NVIC_EnableIRQ+0x38>)
 8004146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800414a:	095b      	lsrs	r3, r3, #5
 800414c:	2001      	movs	r0, #1
 800414e:	fa00 f202 	lsl.w	r2, r0, r2
 8004152:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004156:	bf00      	nop
 8004158:	370c      	adds	r7, #12
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	e000e100 	.word	0xe000e100

08004168 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	4603      	mov	r3, r0
 8004170:	6039      	str	r1, [r7, #0]
 8004172:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004178:	2b00      	cmp	r3, #0
 800417a:	db0a      	blt.n	8004192 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	b2da      	uxtb	r2, r3
 8004180:	490c      	ldr	r1, [pc, #48]	@ (80041b4 <__NVIC_SetPriority+0x4c>)
 8004182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004186:	0112      	lsls	r2, r2, #4
 8004188:	b2d2      	uxtb	r2, r2
 800418a:	440b      	add	r3, r1
 800418c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004190:	e00a      	b.n	80041a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	b2da      	uxtb	r2, r3
 8004196:	4908      	ldr	r1, [pc, #32]	@ (80041b8 <__NVIC_SetPriority+0x50>)
 8004198:	79fb      	ldrb	r3, [r7, #7]
 800419a:	f003 030f 	and.w	r3, r3, #15
 800419e:	3b04      	subs	r3, #4
 80041a0:	0112      	lsls	r2, r2, #4
 80041a2:	b2d2      	uxtb	r2, r2
 80041a4:	440b      	add	r3, r1
 80041a6:	761a      	strb	r2, [r3, #24]
}
 80041a8:	bf00      	nop
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr
 80041b4:	e000e100 	.word	0xe000e100
 80041b8:	e000ed00 	.word	0xe000ed00

080041bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041bc:	b480      	push	{r7}
 80041be:	b089      	sub	sp, #36	@ 0x24
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f003 0307 	and.w	r3, r3, #7
 80041ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	f1c3 0307 	rsb	r3, r3, #7
 80041d6:	2b04      	cmp	r3, #4
 80041d8:	bf28      	it	cs
 80041da:	2304      	movcs	r3, #4
 80041dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	3304      	adds	r3, #4
 80041e2:	2b06      	cmp	r3, #6
 80041e4:	d902      	bls.n	80041ec <NVIC_EncodePriority+0x30>
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	3b03      	subs	r3, #3
 80041ea:	e000      	b.n	80041ee <NVIC_EncodePriority+0x32>
 80041ec:	2300      	movs	r3, #0
 80041ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80041f4:	69bb      	ldr	r3, [r7, #24]
 80041f6:	fa02 f303 	lsl.w	r3, r2, r3
 80041fa:	43da      	mvns	r2, r3
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	401a      	ands	r2, r3
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004204:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	fa01 f303 	lsl.w	r3, r1, r3
 800420e:	43d9      	mvns	r1, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004214:	4313      	orrs	r3, r2
         );
}
 8004216:	4618      	mov	r0, r3
 8004218:	3724      	adds	r7, #36	@ 0x24
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
	...

08004224 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	3b01      	subs	r3, #1
 8004230:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004234:	d301      	bcc.n	800423a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004236:	2301      	movs	r3, #1
 8004238:	e00f      	b.n	800425a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800423a:	4a0a      	ldr	r2, [pc, #40]	@ (8004264 <SysTick_Config+0x40>)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	3b01      	subs	r3, #1
 8004240:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004242:	210f      	movs	r1, #15
 8004244:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004248:	f7ff ff8e 	bl	8004168 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800424c:	4b05      	ldr	r3, [pc, #20]	@ (8004264 <SysTick_Config+0x40>)
 800424e:	2200      	movs	r2, #0
 8004250:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004252:	4b04      	ldr	r3, [pc, #16]	@ (8004264 <SysTick_Config+0x40>)
 8004254:	2207      	movs	r2, #7
 8004256:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3708      	adds	r7, #8
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	e000e010 	.word	0xe000e010

08004268 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b082      	sub	sp, #8
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f7ff ff29 	bl	80040c8 <__NVIC_SetPriorityGrouping>
}
 8004276:	bf00      	nop
 8004278:	3708      	adds	r7, #8
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}

0800427e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800427e:	b580      	push	{r7, lr}
 8004280:	b086      	sub	sp, #24
 8004282:	af00      	add	r7, sp, #0
 8004284:	4603      	mov	r3, r0
 8004286:	60b9      	str	r1, [r7, #8]
 8004288:	607a      	str	r2, [r7, #4]
 800428a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800428c:	2300      	movs	r3, #0
 800428e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004290:	f7ff ff3e 	bl	8004110 <__NVIC_GetPriorityGrouping>
 8004294:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	68b9      	ldr	r1, [r7, #8]
 800429a:	6978      	ldr	r0, [r7, #20]
 800429c:	f7ff ff8e 	bl	80041bc <NVIC_EncodePriority>
 80042a0:	4602      	mov	r2, r0
 80042a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042a6:	4611      	mov	r1, r2
 80042a8:	4618      	mov	r0, r3
 80042aa:	f7ff ff5d 	bl	8004168 <__NVIC_SetPriority>
}
 80042ae:	bf00      	nop
 80042b0:	3718      	adds	r7, #24
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}

080042b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b082      	sub	sp, #8
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	4603      	mov	r3, r0
 80042be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042c4:	4618      	mov	r0, r3
 80042c6:	f7ff ff31 	bl	800412c <__NVIC_EnableIRQ>
}
 80042ca:	bf00      	nop
 80042cc:	3708      	adds	r7, #8
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b082      	sub	sp, #8
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f7ff ffa2 	bl	8004224 <SysTick_Config>
 80042e0:	4603      	mov	r3, r0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3708      	adds	r7, #8
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}

080042ea <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80042ea:	b580      	push	{r7, lr}
 80042ec:	b084      	sub	sp, #16
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042f6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80042f8:	f7ff feb6 	bl	8004068 <HAL_GetTick>
 80042fc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b02      	cmp	r3, #2
 8004308:	d008      	beq.n	800431c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2280      	movs	r2, #128	@ 0x80
 800430e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e052      	b.n	80043c2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 0216 	bic.w	r2, r2, #22
 800432a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	695a      	ldr	r2, [r3, #20]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800433a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004340:	2b00      	cmp	r3, #0
 8004342:	d103      	bne.n	800434c <HAL_DMA_Abort+0x62>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004348:	2b00      	cmp	r3, #0
 800434a:	d007      	beq.n	800435c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f022 0208 	bic.w	r2, r2, #8
 800435a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f022 0201 	bic.w	r2, r2, #1
 800436a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800436c:	e013      	b.n	8004396 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800436e:	f7ff fe7b 	bl	8004068 <HAL_GetTick>
 8004372:	4602      	mov	r2, r0
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	2b05      	cmp	r3, #5
 800437a:	d90c      	bls.n	8004396 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2220      	movs	r2, #32
 8004380:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2203      	movs	r2, #3
 8004386:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e015      	b.n	80043c2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0301 	and.w	r3, r3, #1
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1e4      	bne.n	800436e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a8:	223f      	movs	r2, #63	@ 0x3f
 80043aa:	409a      	lsls	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80043c0:	2300      	movs	r3, #0
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}

080043ca <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80043ca:	b480      	push	{r7}
 80043cc:	b083      	sub	sp, #12
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d004      	beq.n	80043e8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2280      	movs	r2, #128	@ 0x80
 80043e2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e00c      	b.n	8004402 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2205      	movs	r2, #5
 80043ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f022 0201 	bic.w	r2, r2, #1
 80043fe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004400:	2300      	movs	r3, #0
}
 8004402:	4618      	mov	r0, r3
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr
	...

08004410 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004410:	b480      	push	{r7}
 8004412:	b089      	sub	sp, #36	@ 0x24
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800441a:	2300      	movs	r3, #0
 800441c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800441e:	2300      	movs	r3, #0
 8004420:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004422:	2300      	movs	r3, #0
 8004424:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004426:	2300      	movs	r3, #0
 8004428:	61fb      	str	r3, [r7, #28]
 800442a:	e16b      	b.n	8004704 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800442c:	2201      	movs	r2, #1
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	fa02 f303 	lsl.w	r3, r2, r3
 8004434:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	697a      	ldr	r2, [r7, #20]
 800443c:	4013      	ands	r3, r2
 800443e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004440:	693a      	ldr	r2, [r7, #16]
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	429a      	cmp	r2, r3
 8004446:	f040 815a 	bne.w	80046fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f003 0303 	and.w	r3, r3, #3
 8004452:	2b01      	cmp	r3, #1
 8004454:	d005      	beq.n	8004462 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800445e:	2b02      	cmp	r3, #2
 8004460:	d130      	bne.n	80044c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	2203      	movs	r2, #3
 800446e:	fa02 f303 	lsl.w	r3, r2, r3
 8004472:	43db      	mvns	r3, r3
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	4013      	ands	r3, r2
 8004478:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	68da      	ldr	r2, [r3, #12]
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	005b      	lsls	r3, r3, #1
 8004482:	fa02 f303 	lsl.w	r3, r2, r3
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	4313      	orrs	r3, r2
 800448a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	69ba      	ldr	r2, [r7, #24]
 8004490:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004498:	2201      	movs	r2, #1
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	fa02 f303 	lsl.w	r3, r2, r3
 80044a0:	43db      	mvns	r3, r3
 80044a2:	69ba      	ldr	r2, [r7, #24]
 80044a4:	4013      	ands	r3, r2
 80044a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	091b      	lsrs	r3, r3, #4
 80044ae:	f003 0201 	and.w	r2, r3, #1
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	fa02 f303 	lsl.w	r3, r2, r3
 80044b8:	69ba      	ldr	r2, [r7, #24]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	69ba      	ldr	r2, [r7, #24]
 80044c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f003 0303 	and.w	r3, r3, #3
 80044cc:	2b03      	cmp	r3, #3
 80044ce:	d017      	beq.n	8004500 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044d6:	69fb      	ldr	r3, [r7, #28]
 80044d8:	005b      	lsls	r3, r3, #1
 80044da:	2203      	movs	r2, #3
 80044dc:	fa02 f303 	lsl.w	r3, r2, r3
 80044e0:	43db      	mvns	r3, r3
 80044e2:	69ba      	ldr	r2, [r7, #24]
 80044e4:	4013      	ands	r3, r2
 80044e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	689a      	ldr	r2, [r3, #8]
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	005b      	lsls	r3, r3, #1
 80044f0:	fa02 f303 	lsl.w	r3, r2, r3
 80044f4:	69ba      	ldr	r2, [r7, #24]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	69ba      	ldr	r2, [r7, #24]
 80044fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f003 0303 	and.w	r3, r3, #3
 8004508:	2b02      	cmp	r3, #2
 800450a:	d123      	bne.n	8004554 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	08da      	lsrs	r2, r3, #3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	3208      	adds	r2, #8
 8004514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004518:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	f003 0307 	and.w	r3, r3, #7
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	220f      	movs	r2, #15
 8004524:	fa02 f303 	lsl.w	r3, r2, r3
 8004528:	43db      	mvns	r3, r3
 800452a:	69ba      	ldr	r2, [r7, #24]
 800452c:	4013      	ands	r3, r2
 800452e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	691a      	ldr	r2, [r3, #16]
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	f003 0307 	and.w	r3, r3, #7
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	fa02 f303 	lsl.w	r3, r2, r3
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	4313      	orrs	r3, r2
 8004544:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	08da      	lsrs	r2, r3, #3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	3208      	adds	r2, #8
 800454e:	69b9      	ldr	r1, [r7, #24]
 8004550:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	005b      	lsls	r3, r3, #1
 800455e:	2203      	movs	r2, #3
 8004560:	fa02 f303 	lsl.w	r3, r2, r3
 8004564:	43db      	mvns	r3, r3
 8004566:	69ba      	ldr	r2, [r7, #24]
 8004568:	4013      	ands	r3, r2
 800456a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	f003 0203 	and.w	r2, r3, #3
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	005b      	lsls	r3, r3, #1
 8004578:	fa02 f303 	lsl.w	r3, r2, r3
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	4313      	orrs	r3, r2
 8004580:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004590:	2b00      	cmp	r3, #0
 8004592:	f000 80b4 	beq.w	80046fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004596:	2300      	movs	r3, #0
 8004598:	60fb      	str	r3, [r7, #12]
 800459a:	4b60      	ldr	r3, [pc, #384]	@ (800471c <HAL_GPIO_Init+0x30c>)
 800459c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800459e:	4a5f      	ldr	r2, [pc, #380]	@ (800471c <HAL_GPIO_Init+0x30c>)
 80045a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80045a6:	4b5d      	ldr	r3, [pc, #372]	@ (800471c <HAL_GPIO_Init+0x30c>)
 80045a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045ae:	60fb      	str	r3, [r7, #12]
 80045b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045b2:	4a5b      	ldr	r2, [pc, #364]	@ (8004720 <HAL_GPIO_Init+0x310>)
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	089b      	lsrs	r3, r3, #2
 80045b8:	3302      	adds	r3, #2
 80045ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	f003 0303 	and.w	r3, r3, #3
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	220f      	movs	r2, #15
 80045ca:	fa02 f303 	lsl.w	r3, r2, r3
 80045ce:	43db      	mvns	r3, r3
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	4013      	ands	r3, r2
 80045d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a52      	ldr	r2, [pc, #328]	@ (8004724 <HAL_GPIO_Init+0x314>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d02b      	beq.n	8004636 <HAL_GPIO_Init+0x226>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a51      	ldr	r2, [pc, #324]	@ (8004728 <HAL_GPIO_Init+0x318>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d025      	beq.n	8004632 <HAL_GPIO_Init+0x222>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a50      	ldr	r2, [pc, #320]	@ (800472c <HAL_GPIO_Init+0x31c>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d01f      	beq.n	800462e <HAL_GPIO_Init+0x21e>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a4f      	ldr	r2, [pc, #316]	@ (8004730 <HAL_GPIO_Init+0x320>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d019      	beq.n	800462a <HAL_GPIO_Init+0x21a>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a4e      	ldr	r2, [pc, #312]	@ (8004734 <HAL_GPIO_Init+0x324>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d013      	beq.n	8004626 <HAL_GPIO_Init+0x216>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a4d      	ldr	r2, [pc, #308]	@ (8004738 <HAL_GPIO_Init+0x328>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d00d      	beq.n	8004622 <HAL_GPIO_Init+0x212>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a4c      	ldr	r2, [pc, #304]	@ (800473c <HAL_GPIO_Init+0x32c>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d007      	beq.n	800461e <HAL_GPIO_Init+0x20e>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a4b      	ldr	r2, [pc, #300]	@ (8004740 <HAL_GPIO_Init+0x330>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d101      	bne.n	800461a <HAL_GPIO_Init+0x20a>
 8004616:	2307      	movs	r3, #7
 8004618:	e00e      	b.n	8004638 <HAL_GPIO_Init+0x228>
 800461a:	2308      	movs	r3, #8
 800461c:	e00c      	b.n	8004638 <HAL_GPIO_Init+0x228>
 800461e:	2306      	movs	r3, #6
 8004620:	e00a      	b.n	8004638 <HAL_GPIO_Init+0x228>
 8004622:	2305      	movs	r3, #5
 8004624:	e008      	b.n	8004638 <HAL_GPIO_Init+0x228>
 8004626:	2304      	movs	r3, #4
 8004628:	e006      	b.n	8004638 <HAL_GPIO_Init+0x228>
 800462a:	2303      	movs	r3, #3
 800462c:	e004      	b.n	8004638 <HAL_GPIO_Init+0x228>
 800462e:	2302      	movs	r3, #2
 8004630:	e002      	b.n	8004638 <HAL_GPIO_Init+0x228>
 8004632:	2301      	movs	r3, #1
 8004634:	e000      	b.n	8004638 <HAL_GPIO_Init+0x228>
 8004636:	2300      	movs	r3, #0
 8004638:	69fa      	ldr	r2, [r7, #28]
 800463a:	f002 0203 	and.w	r2, r2, #3
 800463e:	0092      	lsls	r2, r2, #2
 8004640:	4093      	lsls	r3, r2
 8004642:	69ba      	ldr	r2, [r7, #24]
 8004644:	4313      	orrs	r3, r2
 8004646:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004648:	4935      	ldr	r1, [pc, #212]	@ (8004720 <HAL_GPIO_Init+0x310>)
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	089b      	lsrs	r3, r3, #2
 800464e:	3302      	adds	r3, #2
 8004650:	69ba      	ldr	r2, [r7, #24]
 8004652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004656:	4b3b      	ldr	r3, [pc, #236]	@ (8004744 <HAL_GPIO_Init+0x334>)
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	43db      	mvns	r3, r3
 8004660:	69ba      	ldr	r2, [r7, #24]
 8004662:	4013      	ands	r3, r2
 8004664:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d003      	beq.n	800467a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004672:	69ba      	ldr	r2, [r7, #24]
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	4313      	orrs	r3, r2
 8004678:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800467a:	4a32      	ldr	r2, [pc, #200]	@ (8004744 <HAL_GPIO_Init+0x334>)
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004680:	4b30      	ldr	r3, [pc, #192]	@ (8004744 <HAL_GPIO_Init+0x334>)
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	43db      	mvns	r3, r3
 800468a:	69ba      	ldr	r2, [r7, #24]
 800468c:	4013      	ands	r3, r2
 800468e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d003      	beq.n	80046a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800469c:	69ba      	ldr	r2, [r7, #24]
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046a4:	4a27      	ldr	r2, [pc, #156]	@ (8004744 <HAL_GPIO_Init+0x334>)
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80046aa:	4b26      	ldr	r3, [pc, #152]	@ (8004744 <HAL_GPIO_Init+0x334>)
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	43db      	mvns	r3, r3
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	4013      	ands	r3, r2
 80046b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d003      	beq.n	80046ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80046c6:	69ba      	ldr	r2, [r7, #24]
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80046ce:	4a1d      	ldr	r2, [pc, #116]	@ (8004744 <HAL_GPIO_Init+0x334>)
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004744 <HAL_GPIO_Init+0x334>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	43db      	mvns	r3, r3
 80046de:	69ba      	ldr	r2, [r7, #24]
 80046e0:	4013      	ands	r3, r2
 80046e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d003      	beq.n	80046f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80046f0:	69ba      	ldr	r2, [r7, #24]
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80046f8:	4a12      	ldr	r2, [pc, #72]	@ (8004744 <HAL_GPIO_Init+0x334>)
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	3301      	adds	r3, #1
 8004702:	61fb      	str	r3, [r7, #28]
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	2b0f      	cmp	r3, #15
 8004708:	f67f ae90 	bls.w	800442c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800470c:	bf00      	nop
 800470e:	bf00      	nop
 8004710:	3724      	adds	r7, #36	@ 0x24
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	40023800 	.word	0x40023800
 8004720:	40013800 	.word	0x40013800
 8004724:	40020000 	.word	0x40020000
 8004728:	40020400 	.word	0x40020400
 800472c:	40020800 	.word	0x40020800
 8004730:	40020c00 	.word	0x40020c00
 8004734:	40021000 	.word	0x40021000
 8004738:	40021400 	.word	0x40021400
 800473c:	40021800 	.word	0x40021800
 8004740:	40021c00 	.word	0x40021c00
 8004744:	40013c00 	.word	0x40013c00

08004748 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	460b      	mov	r3, r1
 8004752:	807b      	strh	r3, [r7, #2]
 8004754:	4613      	mov	r3, r2
 8004756:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004758:	787b      	ldrb	r3, [r7, #1]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d003      	beq.n	8004766 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800475e:	887a      	ldrh	r2, [r7, #2]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004764:	e003      	b.n	800476e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004766:	887b      	ldrh	r3, [r7, #2]
 8004768:	041a      	lsls	r2, r3, #16
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	619a      	str	r2, [r3, #24]
}
 800476e:	bf00      	nop
 8004770:	370c      	adds	r7, #12
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
	...

0800477c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d101      	bne.n	800478e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e12b      	b.n	80049e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004794:	b2db      	uxtb	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	d106      	bne.n	80047a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f7ff f896 	bl	80038d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2224      	movs	r2, #36	@ 0x24
 80047ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f022 0201 	bic.w	r2, r2, #1
 80047be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80047ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80047de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80047e0:	f001 fd76 	bl	80062d0 <HAL_RCC_GetPCLK1Freq>
 80047e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	4a81      	ldr	r2, [pc, #516]	@ (80049f0 <HAL_I2C_Init+0x274>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d807      	bhi.n	8004800 <HAL_I2C_Init+0x84>
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	4a80      	ldr	r2, [pc, #512]	@ (80049f4 <HAL_I2C_Init+0x278>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	bf94      	ite	ls
 80047f8:	2301      	movls	r3, #1
 80047fa:	2300      	movhi	r3, #0
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	e006      	b.n	800480e <HAL_I2C_Init+0x92>
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	4a7d      	ldr	r2, [pc, #500]	@ (80049f8 <HAL_I2C_Init+0x27c>)
 8004804:	4293      	cmp	r3, r2
 8004806:	bf94      	ite	ls
 8004808:	2301      	movls	r3, #1
 800480a:	2300      	movhi	r3, #0
 800480c:	b2db      	uxtb	r3, r3
 800480e:	2b00      	cmp	r3, #0
 8004810:	d001      	beq.n	8004816 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e0e7      	b.n	80049e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	4a78      	ldr	r2, [pc, #480]	@ (80049fc <HAL_I2C_Init+0x280>)
 800481a:	fba2 2303 	umull	r2, r3, r2, r3
 800481e:	0c9b      	lsrs	r3, r3, #18
 8004820:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	430a      	orrs	r2, r1
 8004834:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	6a1b      	ldr	r3, [r3, #32]
 800483c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	4a6a      	ldr	r2, [pc, #424]	@ (80049f0 <HAL_I2C_Init+0x274>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d802      	bhi.n	8004850 <HAL_I2C_Init+0xd4>
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	3301      	adds	r3, #1
 800484e:	e009      	b.n	8004864 <HAL_I2C_Init+0xe8>
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004856:	fb02 f303 	mul.w	r3, r2, r3
 800485a:	4a69      	ldr	r2, [pc, #420]	@ (8004a00 <HAL_I2C_Init+0x284>)
 800485c:	fba2 2303 	umull	r2, r3, r2, r3
 8004860:	099b      	lsrs	r3, r3, #6
 8004862:	3301      	adds	r3, #1
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	6812      	ldr	r2, [r2, #0]
 8004868:	430b      	orrs	r3, r1
 800486a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	69db      	ldr	r3, [r3, #28]
 8004872:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004876:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	495c      	ldr	r1, [pc, #368]	@ (80049f0 <HAL_I2C_Init+0x274>)
 8004880:	428b      	cmp	r3, r1
 8004882:	d819      	bhi.n	80048b8 <HAL_I2C_Init+0x13c>
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	1e59      	subs	r1, r3, #1
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	005b      	lsls	r3, r3, #1
 800488e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004892:	1c59      	adds	r1, r3, #1
 8004894:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004898:	400b      	ands	r3, r1
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00a      	beq.n	80048b4 <HAL_I2C_Init+0x138>
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	1e59      	subs	r1, r3, #1
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	005b      	lsls	r3, r3, #1
 80048a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80048ac:	3301      	adds	r3, #1
 80048ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048b2:	e051      	b.n	8004958 <HAL_I2C_Init+0x1dc>
 80048b4:	2304      	movs	r3, #4
 80048b6:	e04f      	b.n	8004958 <HAL_I2C_Init+0x1dc>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d111      	bne.n	80048e4 <HAL_I2C_Init+0x168>
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	1e58      	subs	r0, r3, #1
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6859      	ldr	r1, [r3, #4]
 80048c8:	460b      	mov	r3, r1
 80048ca:	005b      	lsls	r3, r3, #1
 80048cc:	440b      	add	r3, r1
 80048ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80048d2:	3301      	adds	r3, #1
 80048d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048d8:	2b00      	cmp	r3, #0
 80048da:	bf0c      	ite	eq
 80048dc:	2301      	moveq	r3, #1
 80048de:	2300      	movne	r3, #0
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	e012      	b.n	800490a <HAL_I2C_Init+0x18e>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	1e58      	subs	r0, r3, #1
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6859      	ldr	r1, [r3, #4]
 80048ec:	460b      	mov	r3, r1
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	440b      	add	r3, r1
 80048f2:	0099      	lsls	r1, r3, #2
 80048f4:	440b      	add	r3, r1
 80048f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80048fa:	3301      	adds	r3, #1
 80048fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004900:	2b00      	cmp	r3, #0
 8004902:	bf0c      	ite	eq
 8004904:	2301      	moveq	r3, #1
 8004906:	2300      	movne	r3, #0
 8004908:	b2db      	uxtb	r3, r3
 800490a:	2b00      	cmp	r3, #0
 800490c:	d001      	beq.n	8004912 <HAL_I2C_Init+0x196>
 800490e:	2301      	movs	r3, #1
 8004910:	e022      	b.n	8004958 <HAL_I2C_Init+0x1dc>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d10e      	bne.n	8004938 <HAL_I2C_Init+0x1bc>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	1e58      	subs	r0, r3, #1
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6859      	ldr	r1, [r3, #4]
 8004922:	460b      	mov	r3, r1
 8004924:	005b      	lsls	r3, r3, #1
 8004926:	440b      	add	r3, r1
 8004928:	fbb0 f3f3 	udiv	r3, r0, r3
 800492c:	3301      	adds	r3, #1
 800492e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004932:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004936:	e00f      	b.n	8004958 <HAL_I2C_Init+0x1dc>
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	1e58      	subs	r0, r3, #1
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6859      	ldr	r1, [r3, #4]
 8004940:	460b      	mov	r3, r1
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	440b      	add	r3, r1
 8004946:	0099      	lsls	r1, r3, #2
 8004948:	440b      	add	r3, r1
 800494a:	fbb0 f3f3 	udiv	r3, r0, r3
 800494e:	3301      	adds	r3, #1
 8004950:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004954:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004958:	6879      	ldr	r1, [r7, #4]
 800495a:	6809      	ldr	r1, [r1, #0]
 800495c:	4313      	orrs	r3, r2
 800495e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	69da      	ldr	r2, [r3, #28]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	431a      	orrs	r2, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	430a      	orrs	r2, r1
 800497a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004986:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	6911      	ldr	r1, [r2, #16]
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	68d2      	ldr	r2, [r2, #12]
 8004992:	4311      	orrs	r1, r2
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	6812      	ldr	r2, [r2, #0]
 8004998:	430b      	orrs	r3, r1
 800499a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	695a      	ldr	r2, [r3, #20]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	431a      	orrs	r2, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	430a      	orrs	r2, r1
 80049b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f042 0201 	orr.w	r2, r2, #1
 80049c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2220      	movs	r2, #32
 80049d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80049e4:	2300      	movs	r3, #0
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	000186a0 	.word	0x000186a0
 80049f4:	001e847f 	.word	0x001e847f
 80049f8:	003d08ff 	.word	0x003d08ff
 80049fc:	431bde83 	.word	0x431bde83
 8004a00:	10624dd3 	.word	0x10624dd3

08004a04 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b088      	sub	sp, #32
 8004a08:	af02      	add	r7, sp, #8
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	4608      	mov	r0, r1
 8004a0e:	4611      	mov	r1, r2
 8004a10:	461a      	mov	r2, r3
 8004a12:	4603      	mov	r3, r0
 8004a14:	817b      	strh	r3, [r7, #10]
 8004a16:	460b      	mov	r3, r1
 8004a18:	813b      	strh	r3, [r7, #8]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a1e:	f7ff fb23 	bl	8004068 <HAL_GetTick>
 8004a22:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	2b20      	cmp	r3, #32
 8004a2e:	f040 80d9 	bne.w	8004be4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	9300      	str	r3, [sp, #0]
 8004a36:	2319      	movs	r3, #25
 8004a38:	2201      	movs	r2, #1
 8004a3a:	496d      	ldr	r1, [pc, #436]	@ (8004bf0 <HAL_I2C_Mem_Write+0x1ec>)
 8004a3c:	68f8      	ldr	r0, [r7, #12]
 8004a3e:	f000 fdb9 	bl	80055b4 <I2C_WaitOnFlagUntilTimeout>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d001      	beq.n	8004a4c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004a48:	2302      	movs	r3, #2
 8004a4a:	e0cc      	b.n	8004be6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d101      	bne.n	8004a5a <HAL_I2C_Mem_Write+0x56>
 8004a56:	2302      	movs	r3, #2
 8004a58:	e0c5      	b.n	8004be6 <HAL_I2C_Mem_Write+0x1e2>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0301 	and.w	r3, r3, #1
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d007      	beq.n	8004a80 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f042 0201 	orr.w	r2, r2, #1
 8004a7e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a8e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2221      	movs	r2, #33	@ 0x21
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2240      	movs	r2, #64	@ 0x40
 8004a9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6a3a      	ldr	r2, [r7, #32]
 8004aaa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004ab0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	4a4d      	ldr	r2, [pc, #308]	@ (8004bf4 <HAL_I2C_Mem_Write+0x1f0>)
 8004ac0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ac2:	88f8      	ldrh	r0, [r7, #6]
 8004ac4:	893a      	ldrh	r2, [r7, #8]
 8004ac6:	8979      	ldrh	r1, [r7, #10]
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	9301      	str	r3, [sp, #4]
 8004acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ace:	9300      	str	r3, [sp, #0]
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	68f8      	ldr	r0, [r7, #12]
 8004ad4:	f000 fbf0 	bl	80052b8 <I2C_RequestMemoryWrite>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d052      	beq.n	8004b84 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e081      	b.n	8004be6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f000 fe7e 	bl	80057e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00d      	beq.n	8004b0e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af6:	2b04      	cmp	r3, #4
 8004af8:	d107      	bne.n	8004b0a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b08:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e06b      	b.n	8004be6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b12:	781a      	ldrb	r2, [r3, #0]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1e:	1c5a      	adds	r2, r3, #1
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	3b01      	subs	r3, #1
 8004b38:	b29a      	uxth	r2, r3
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	f003 0304 	and.w	r3, r3, #4
 8004b48:	2b04      	cmp	r3, #4
 8004b4a:	d11b      	bne.n	8004b84 <HAL_I2C_Mem_Write+0x180>
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d017      	beq.n	8004b84 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b58:	781a      	ldrb	r2, [r3, #0]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b64:	1c5a      	adds	r2, r3, #1
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	b29a      	uxth	r2, r3
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	b29a      	uxth	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d1aa      	bne.n	8004ae2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b8c:	697a      	ldr	r2, [r7, #20]
 8004b8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b90:	68f8      	ldr	r0, [r7, #12]
 8004b92:	f000 fe71 	bl	8005878 <I2C_WaitOnBTFFlagUntilTimeout>
 8004b96:	4603      	mov	r3, r0
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00d      	beq.n	8004bb8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba0:	2b04      	cmp	r3, #4
 8004ba2:	d107      	bne.n	8004bb4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bb2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	e016      	b.n	8004be6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2220      	movs	r2, #32
 8004bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004be0:	2300      	movs	r3, #0
 8004be2:	e000      	b.n	8004be6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004be4:	2302      	movs	r3, #2
  }
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3718      	adds	r7, #24
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	00100002 	.word	0x00100002
 8004bf4:	ffff0000 	.word	0xffff0000

08004bf8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b08c      	sub	sp, #48	@ 0x30
 8004bfc:	af02      	add	r7, sp, #8
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	4608      	mov	r0, r1
 8004c02:	4611      	mov	r1, r2
 8004c04:	461a      	mov	r2, r3
 8004c06:	4603      	mov	r3, r0
 8004c08:	817b      	strh	r3, [r7, #10]
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	813b      	strh	r3, [r7, #8]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c12:	f7ff fa29 	bl	8004068 <HAL_GetTick>
 8004c16:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	2b20      	cmp	r3, #32
 8004c22:	f040 8214 	bne.w	800504e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c28:	9300      	str	r3, [sp, #0]
 8004c2a:	2319      	movs	r3, #25
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	497b      	ldr	r1, [pc, #492]	@ (8004e1c <HAL_I2C_Mem_Read+0x224>)
 8004c30:	68f8      	ldr	r0, [r7, #12]
 8004c32:	f000 fcbf 	bl	80055b4 <I2C_WaitOnFlagUntilTimeout>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d001      	beq.n	8004c40 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e207      	b.n	8005050 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d101      	bne.n	8004c4e <HAL_I2C_Mem_Read+0x56>
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	e200      	b.n	8005050 <HAL_I2C_Mem_Read+0x458>
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0301 	and.w	r3, r3, #1
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d007      	beq.n	8004c74 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f042 0201 	orr.w	r2, r2, #1
 8004c72:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c82:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2222      	movs	r2, #34	@ 0x22
 8004c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2240      	movs	r2, #64	@ 0x40
 8004c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2200      	movs	r2, #0
 8004c98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c9e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004ca4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004caa:	b29a      	uxth	r2, r3
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	4a5b      	ldr	r2, [pc, #364]	@ (8004e20 <HAL_I2C_Mem_Read+0x228>)
 8004cb4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004cb6:	88f8      	ldrh	r0, [r7, #6]
 8004cb8:	893a      	ldrh	r2, [r7, #8]
 8004cba:	8979      	ldrh	r1, [r7, #10]
 8004cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cbe:	9301      	str	r3, [sp, #4]
 8004cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cc2:	9300      	str	r3, [sp, #0]
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	68f8      	ldr	r0, [r7, #12]
 8004cc8:	f000 fb8c 	bl	80053e4 <I2C_RequestMemoryRead>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d001      	beq.n	8004cd6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e1bc      	b.n	8005050 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d113      	bne.n	8004d06 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cde:	2300      	movs	r3, #0
 8004ce0:	623b      	str	r3, [r7, #32]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	695b      	ldr	r3, [r3, #20]
 8004ce8:	623b      	str	r3, [r7, #32]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	623b      	str	r3, [r7, #32]
 8004cf2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d02:	601a      	str	r2, [r3, #0]
 8004d04:	e190      	b.n	8005028 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d11b      	bne.n	8004d46 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d1e:	2300      	movs	r3, #0
 8004d20:	61fb      	str	r3, [r7, #28]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	695b      	ldr	r3, [r3, #20]
 8004d28:	61fb      	str	r3, [r7, #28]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	61fb      	str	r3, [r7, #28]
 8004d32:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d42:	601a      	str	r2, [r3, #0]
 8004d44:	e170      	b.n	8005028 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d11b      	bne.n	8004d86 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d5c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d6c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d6e:	2300      	movs	r3, #0
 8004d70:	61bb      	str	r3, [r7, #24]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	695b      	ldr	r3, [r3, #20]
 8004d78:	61bb      	str	r3, [r7, #24]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	699b      	ldr	r3, [r3, #24]
 8004d80:	61bb      	str	r3, [r7, #24]
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	e150      	b.n	8005028 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d86:	2300      	movs	r3, #0
 8004d88:	617b      	str	r3, [r7, #20]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	695b      	ldr	r3, [r3, #20]
 8004d90:	617b      	str	r3, [r7, #20]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	617b      	str	r3, [r7, #20]
 8004d9a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004d9c:	e144      	b.n	8005028 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004da2:	2b03      	cmp	r3, #3
 8004da4:	f200 80f1 	bhi.w	8004f8a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d123      	bne.n	8004df8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004db0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004db2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004db4:	68f8      	ldr	r0, [r7, #12]
 8004db6:	f000 fda7 	bl	8005908 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d001      	beq.n	8004dc4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e145      	b.n	8005050 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	691a      	ldr	r2, [r3, #16]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dce:	b2d2      	uxtb	r2, r2
 8004dd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd6:	1c5a      	adds	r2, r3, #1
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004de0:	3b01      	subs	r3, #1
 8004de2:	b29a      	uxth	r2, r3
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	3b01      	subs	r3, #1
 8004df0:	b29a      	uxth	r2, r3
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004df6:	e117      	b.n	8005028 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dfc:	2b02      	cmp	r3, #2
 8004dfe:	d14e      	bne.n	8004e9e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e02:	9300      	str	r3, [sp, #0]
 8004e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e06:	2200      	movs	r2, #0
 8004e08:	4906      	ldr	r1, [pc, #24]	@ (8004e24 <HAL_I2C_Mem_Read+0x22c>)
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f000 fbd2 	bl	80055b4 <I2C_WaitOnFlagUntilTimeout>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d008      	beq.n	8004e28 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e11a      	b.n	8005050 <HAL_I2C_Mem_Read+0x458>
 8004e1a:	bf00      	nop
 8004e1c:	00100002 	.word	0x00100002
 8004e20:	ffff0000 	.word	0xffff0000
 8004e24:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	691a      	ldr	r2, [r3, #16]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e42:	b2d2      	uxtb	r2, r2
 8004e44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4a:	1c5a      	adds	r2, r3, #1
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e54:	3b01      	subs	r3, #1
 8004e56:	b29a      	uxth	r2, r3
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	3b01      	subs	r3, #1
 8004e64:	b29a      	uxth	r2, r3
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	691a      	ldr	r2, [r3, #16]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e74:	b2d2      	uxtb	r2, r2
 8004e76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e7c:	1c5a      	adds	r2, r3, #1
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e86:	3b01      	subs	r3, #1
 8004e88:	b29a      	uxth	r2, r3
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	3b01      	subs	r3, #1
 8004e96:	b29a      	uxth	r2, r3
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004e9c:	e0c4      	b.n	8005028 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea0:	9300      	str	r3, [sp, #0]
 8004ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	496c      	ldr	r1, [pc, #432]	@ (8005058 <HAL_I2C_Mem_Read+0x460>)
 8004ea8:	68f8      	ldr	r0, [r7, #12]
 8004eaa:	f000 fb83 	bl	80055b4 <I2C_WaitOnFlagUntilTimeout>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e0cb      	b.n	8005050 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ec6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	691a      	ldr	r2, [r3, #16]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed2:	b2d2      	uxtb	r2, r2
 8004ed4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eda:	1c5a      	adds	r2, r3, #1
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee4:	3b01      	subs	r3, #1
 8004ee6:	b29a      	uxth	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	b29a      	uxth	r2, r3
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f00:	2200      	movs	r2, #0
 8004f02:	4955      	ldr	r1, [pc, #340]	@ (8005058 <HAL_I2C_Mem_Read+0x460>)
 8004f04:	68f8      	ldr	r0, [r7, #12]
 8004f06:	f000 fb55 	bl	80055b4 <I2C_WaitOnFlagUntilTimeout>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d001      	beq.n	8004f14 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e09d      	b.n	8005050 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	691a      	ldr	r2, [r3, #16]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f2e:	b2d2      	uxtb	r2, r2
 8004f30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f36:	1c5a      	adds	r2, r3, #1
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f40:	3b01      	subs	r3, #1
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	3b01      	subs	r3, #1
 8004f50:	b29a      	uxth	r2, r3
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	691a      	ldr	r2, [r3, #16]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f60:	b2d2      	uxtb	r2, r2
 8004f62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f68:	1c5a      	adds	r2, r3, #1
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f72:	3b01      	subs	r3, #1
 8004f74:	b29a      	uxth	r2, r3
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	3b01      	subs	r3, #1
 8004f82:	b29a      	uxth	r2, r3
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f88:	e04e      	b.n	8005028 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f8c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004f8e:	68f8      	ldr	r0, [r7, #12]
 8004f90:	f000 fcba 	bl	8005908 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d001      	beq.n	8004f9e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e058      	b.n	8005050 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	691a      	ldr	r2, [r3, #16]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa8:	b2d2      	uxtb	r2, r2
 8004faa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb0:	1c5a      	adds	r2, r3, #1
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	b29a      	uxth	r2, r3
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	b29a      	uxth	r2, r3
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	695b      	ldr	r3, [r3, #20]
 8004fd6:	f003 0304 	and.w	r3, r3, #4
 8004fda:	2b04      	cmp	r3, #4
 8004fdc:	d124      	bne.n	8005028 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fe2:	2b03      	cmp	r3, #3
 8004fe4:	d107      	bne.n	8004ff6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ff4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	691a      	ldr	r2, [r3, #16]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005000:	b2d2      	uxtb	r2, r2
 8005002:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005008:	1c5a      	adds	r2, r3, #1
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005012:	3b01      	subs	r3, #1
 8005014:	b29a      	uxth	r2, r3
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800501e:	b29b      	uxth	r3, r3
 8005020:	3b01      	subs	r3, #1
 8005022:	b29a      	uxth	r2, r3
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800502c:	2b00      	cmp	r3, #0
 800502e:	f47f aeb6 	bne.w	8004d9e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2220      	movs	r2, #32
 8005036:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2200      	movs	r2, #0
 800503e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800504a:	2300      	movs	r3, #0
 800504c:	e000      	b.n	8005050 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800504e:	2302      	movs	r3, #2
  }
}
 8005050:	4618      	mov	r0, r3
 8005052:	3728      	adds	r7, #40	@ 0x28
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	00010004 	.word	0x00010004

0800505c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b08a      	sub	sp, #40	@ 0x28
 8005060:	af02      	add	r7, sp, #8
 8005062:	60f8      	str	r0, [r7, #12]
 8005064:	607a      	str	r2, [r7, #4]
 8005066:	603b      	str	r3, [r7, #0]
 8005068:	460b      	mov	r3, r1
 800506a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800506c:	f7fe fffc 	bl	8004068 <HAL_GetTick>
 8005070:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005072:	2300      	movs	r3, #0
 8005074:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b20      	cmp	r3, #32
 8005080:	f040 8111 	bne.w	80052a6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	9300      	str	r3, [sp, #0]
 8005088:	2319      	movs	r3, #25
 800508a:	2201      	movs	r2, #1
 800508c:	4988      	ldr	r1, [pc, #544]	@ (80052b0 <HAL_I2C_IsDeviceReady+0x254>)
 800508e:	68f8      	ldr	r0, [r7, #12]
 8005090:	f000 fa90 	bl	80055b4 <I2C_WaitOnFlagUntilTimeout>
 8005094:	4603      	mov	r3, r0
 8005096:	2b00      	cmp	r3, #0
 8005098:	d001      	beq.n	800509e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800509a:	2302      	movs	r3, #2
 800509c:	e104      	b.n	80052a8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d101      	bne.n	80050ac <HAL_I2C_IsDeviceReady+0x50>
 80050a8:	2302      	movs	r3, #2
 80050aa:	e0fd      	b.n	80052a8 <HAL_I2C_IsDeviceReady+0x24c>
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0301 	and.w	r3, r3, #1
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d007      	beq.n	80050d2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f042 0201 	orr.w	r2, r2, #1
 80050d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050e0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2224      	movs	r2, #36	@ 0x24
 80050e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2200      	movs	r2, #0
 80050ee:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	4a70      	ldr	r2, [pc, #448]	@ (80052b4 <HAL_I2C_IsDeviceReady+0x258>)
 80050f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005104:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	9300      	str	r3, [sp, #0]
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	2200      	movs	r2, #0
 800510e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005112:	68f8      	ldr	r0, [r7, #12]
 8005114:	f000 fa4e 	bl	80055b4 <I2C_WaitOnFlagUntilTimeout>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00d      	beq.n	800513a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005128:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800512c:	d103      	bne.n	8005136 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005134:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e0b6      	b.n	80052a8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800513a:	897b      	ldrh	r3, [r7, #10]
 800513c:	b2db      	uxtb	r3, r3
 800513e:	461a      	mov	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005148:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800514a:	f7fe ff8d 	bl	8004068 <HAL_GetTick>
 800514e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	695b      	ldr	r3, [r3, #20]
 8005156:	f003 0302 	and.w	r3, r3, #2
 800515a:	2b02      	cmp	r3, #2
 800515c:	bf0c      	ite	eq
 800515e:	2301      	moveq	r3, #1
 8005160:	2300      	movne	r3, #0
 8005162:	b2db      	uxtb	r3, r3
 8005164:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005170:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005174:	bf0c      	ite	eq
 8005176:	2301      	moveq	r3, #1
 8005178:	2300      	movne	r3, #0
 800517a:	b2db      	uxtb	r3, r3
 800517c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800517e:	e025      	b.n	80051cc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005180:	f7fe ff72 	bl	8004068 <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	683a      	ldr	r2, [r7, #0]
 800518c:	429a      	cmp	r2, r3
 800518e:	d302      	bcc.n	8005196 <HAL_I2C_IsDeviceReady+0x13a>
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d103      	bne.n	800519e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	22a0      	movs	r2, #160	@ 0xa0
 800519a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	695b      	ldr	r3, [r3, #20]
 80051a4:	f003 0302 	and.w	r3, r3, #2
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	bf0c      	ite	eq
 80051ac:	2301      	moveq	r3, #1
 80051ae:	2300      	movne	r3, #0
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	695b      	ldr	r3, [r3, #20]
 80051ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051c2:	bf0c      	ite	eq
 80051c4:	2301      	moveq	r3, #1
 80051c6:	2300      	movne	r3, #0
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	2ba0      	cmp	r3, #160	@ 0xa0
 80051d6:	d005      	beq.n	80051e4 <HAL_I2C_IsDeviceReady+0x188>
 80051d8:	7dfb      	ldrb	r3, [r7, #23]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d102      	bne.n	80051e4 <HAL_I2C_IsDeviceReady+0x188>
 80051de:	7dbb      	ldrb	r3, [r7, #22]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d0cd      	beq.n	8005180 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2220      	movs	r2, #32
 80051e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	695b      	ldr	r3, [r3, #20]
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d129      	bne.n	800524e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005208:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800520a:	2300      	movs	r3, #0
 800520c:	613b      	str	r3, [r7, #16]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	695b      	ldr	r3, [r3, #20]
 8005214:	613b      	str	r3, [r7, #16]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	699b      	ldr	r3, [r3, #24]
 800521c:	613b      	str	r3, [r7, #16]
 800521e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	9300      	str	r3, [sp, #0]
 8005224:	2319      	movs	r3, #25
 8005226:	2201      	movs	r2, #1
 8005228:	4921      	ldr	r1, [pc, #132]	@ (80052b0 <HAL_I2C_IsDeviceReady+0x254>)
 800522a:	68f8      	ldr	r0, [r7, #12]
 800522c:	f000 f9c2 	bl	80055b4 <I2C_WaitOnFlagUntilTimeout>
 8005230:	4603      	mov	r3, r0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d001      	beq.n	800523a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e036      	b.n	80052a8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2220      	movs	r2, #32
 800523e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800524a:	2300      	movs	r3, #0
 800524c:	e02c      	b.n	80052a8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800525c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005266:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005268:	69fb      	ldr	r3, [r7, #28]
 800526a:	9300      	str	r3, [sp, #0]
 800526c:	2319      	movs	r3, #25
 800526e:	2201      	movs	r2, #1
 8005270:	490f      	ldr	r1, [pc, #60]	@ (80052b0 <HAL_I2C_IsDeviceReady+0x254>)
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f000 f99e 	bl	80055b4 <I2C_WaitOnFlagUntilTimeout>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d001      	beq.n	8005282 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e012      	b.n	80052a8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005282:	69bb      	ldr	r3, [r7, #24]
 8005284:	3301      	adds	r3, #1
 8005286:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005288:	69ba      	ldr	r2, [r7, #24]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	429a      	cmp	r2, r3
 800528e:	f4ff af32 	bcc.w	80050f6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2220      	movs	r2, #32
 8005296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e000      	b.n	80052a8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80052a6:	2302      	movs	r3, #2
  }
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3720      	adds	r7, #32
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	00100002 	.word	0x00100002
 80052b4:	ffff0000 	.word	0xffff0000

080052b8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b088      	sub	sp, #32
 80052bc:	af02      	add	r7, sp, #8
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	4608      	mov	r0, r1
 80052c2:	4611      	mov	r1, r2
 80052c4:	461a      	mov	r2, r3
 80052c6:	4603      	mov	r3, r0
 80052c8:	817b      	strh	r3, [r7, #10]
 80052ca:	460b      	mov	r3, r1
 80052cc:	813b      	strh	r3, [r7, #8]
 80052ce:	4613      	mov	r3, r2
 80052d0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052e0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e4:	9300      	str	r3, [sp, #0]
 80052e6:	6a3b      	ldr	r3, [r7, #32]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f000 f960 	bl	80055b4 <I2C_WaitOnFlagUntilTimeout>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00d      	beq.n	8005316 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005304:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005308:	d103      	bne.n	8005312 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005310:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e05f      	b.n	80053d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005316:	897b      	ldrh	r3, [r7, #10]
 8005318:	b2db      	uxtb	r3, r3
 800531a:	461a      	mov	r2, r3
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005324:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005328:	6a3a      	ldr	r2, [r7, #32]
 800532a:	492d      	ldr	r1, [pc, #180]	@ (80053e0 <I2C_RequestMemoryWrite+0x128>)
 800532c:	68f8      	ldr	r0, [r7, #12]
 800532e:	f000 f9bb 	bl	80056a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d001      	beq.n	800533c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e04c      	b.n	80053d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800533c:	2300      	movs	r3, #0
 800533e:	617b      	str	r3, [r7, #20]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	695b      	ldr	r3, [r3, #20]
 8005346:	617b      	str	r3, [r7, #20]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	617b      	str	r3, [r7, #20]
 8005350:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005352:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005354:	6a39      	ldr	r1, [r7, #32]
 8005356:	68f8      	ldr	r0, [r7, #12]
 8005358:	f000 fa46 	bl	80057e8 <I2C_WaitOnTXEFlagUntilTimeout>
 800535c:	4603      	mov	r3, r0
 800535e:	2b00      	cmp	r3, #0
 8005360:	d00d      	beq.n	800537e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005366:	2b04      	cmp	r3, #4
 8005368:	d107      	bne.n	800537a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005378:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	e02b      	b.n	80053d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800537e:	88fb      	ldrh	r3, [r7, #6]
 8005380:	2b01      	cmp	r3, #1
 8005382:	d105      	bne.n	8005390 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005384:	893b      	ldrh	r3, [r7, #8]
 8005386:	b2da      	uxtb	r2, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	611a      	str	r2, [r3, #16]
 800538e:	e021      	b.n	80053d4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005390:	893b      	ldrh	r3, [r7, #8]
 8005392:	0a1b      	lsrs	r3, r3, #8
 8005394:	b29b      	uxth	r3, r3
 8005396:	b2da      	uxtb	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800539e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053a0:	6a39      	ldr	r1, [r7, #32]
 80053a2:	68f8      	ldr	r0, [r7, #12]
 80053a4:	f000 fa20 	bl	80057e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80053a8:	4603      	mov	r3, r0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00d      	beq.n	80053ca <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b2:	2b04      	cmp	r3, #4
 80053b4:	d107      	bne.n	80053c6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053c4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e005      	b.n	80053d6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053ca:	893b      	ldrh	r3, [r7, #8]
 80053cc:	b2da      	uxtb	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3718      	adds	r7, #24
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	00010002 	.word	0x00010002

080053e4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b088      	sub	sp, #32
 80053e8:	af02      	add	r7, sp, #8
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	4608      	mov	r0, r1
 80053ee:	4611      	mov	r1, r2
 80053f0:	461a      	mov	r2, r3
 80053f2:	4603      	mov	r3, r0
 80053f4:	817b      	strh	r3, [r7, #10]
 80053f6:	460b      	mov	r3, r1
 80053f8:	813b      	strh	r3, [r7, #8]
 80053fa:	4613      	mov	r3, r2
 80053fc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800540c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800541c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800541e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005420:	9300      	str	r3, [sp, #0]
 8005422:	6a3b      	ldr	r3, [r7, #32]
 8005424:	2200      	movs	r2, #0
 8005426:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800542a:	68f8      	ldr	r0, [r7, #12]
 800542c:	f000 f8c2 	bl	80055b4 <I2C_WaitOnFlagUntilTimeout>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00d      	beq.n	8005452 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005440:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005444:	d103      	bne.n	800544e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800544c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e0aa      	b.n	80055a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005452:	897b      	ldrh	r3, [r7, #10]
 8005454:	b2db      	uxtb	r3, r3
 8005456:	461a      	mov	r2, r3
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005460:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005464:	6a3a      	ldr	r2, [r7, #32]
 8005466:	4952      	ldr	r1, [pc, #328]	@ (80055b0 <I2C_RequestMemoryRead+0x1cc>)
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f000 f91d 	bl	80056a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800546e:	4603      	mov	r3, r0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d001      	beq.n	8005478 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e097      	b.n	80055a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005478:	2300      	movs	r3, #0
 800547a:	617b      	str	r3, [r7, #20]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	617b      	str	r3, [r7, #20]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	617b      	str	r3, [r7, #20]
 800548c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800548e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005490:	6a39      	ldr	r1, [r7, #32]
 8005492:	68f8      	ldr	r0, [r7, #12]
 8005494:	f000 f9a8 	bl	80057e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00d      	beq.n	80054ba <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a2:	2b04      	cmp	r3, #4
 80054a4:	d107      	bne.n	80054b6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054b4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e076      	b.n	80055a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80054ba:	88fb      	ldrh	r3, [r7, #6]
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d105      	bne.n	80054cc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054c0:	893b      	ldrh	r3, [r7, #8]
 80054c2:	b2da      	uxtb	r2, r3
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	611a      	str	r2, [r3, #16]
 80054ca:	e021      	b.n	8005510 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80054cc:	893b      	ldrh	r3, [r7, #8]
 80054ce:	0a1b      	lsrs	r3, r3, #8
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	b2da      	uxtb	r2, r3
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054dc:	6a39      	ldr	r1, [r7, #32]
 80054de:	68f8      	ldr	r0, [r7, #12]
 80054e0:	f000 f982 	bl	80057e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00d      	beq.n	8005506 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ee:	2b04      	cmp	r3, #4
 80054f0:	d107      	bne.n	8005502 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005500:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e050      	b.n	80055a8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005506:	893b      	ldrh	r3, [r7, #8]
 8005508:	b2da      	uxtb	r2, r3
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005512:	6a39      	ldr	r1, [r7, #32]
 8005514:	68f8      	ldr	r0, [r7, #12]
 8005516:	f000 f967 	bl	80057e8 <I2C_WaitOnTXEFlagUntilTimeout>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d00d      	beq.n	800553c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005524:	2b04      	cmp	r3, #4
 8005526:	d107      	bne.n	8005538 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005536:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e035      	b.n	80055a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800554a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800554c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800554e:	9300      	str	r3, [sp, #0]
 8005550:	6a3b      	ldr	r3, [r7, #32]
 8005552:	2200      	movs	r2, #0
 8005554:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005558:	68f8      	ldr	r0, [r7, #12]
 800555a:	f000 f82b 	bl	80055b4 <I2C_WaitOnFlagUntilTimeout>
 800555e:	4603      	mov	r3, r0
 8005560:	2b00      	cmp	r3, #0
 8005562:	d00d      	beq.n	8005580 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800556e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005572:	d103      	bne.n	800557c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800557a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800557c:	2303      	movs	r3, #3
 800557e:	e013      	b.n	80055a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005580:	897b      	ldrh	r3, [r7, #10]
 8005582:	b2db      	uxtb	r3, r3
 8005584:	f043 0301 	orr.w	r3, r3, #1
 8005588:	b2da      	uxtb	r2, r3
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005592:	6a3a      	ldr	r2, [r7, #32]
 8005594:	4906      	ldr	r1, [pc, #24]	@ (80055b0 <I2C_RequestMemoryRead+0x1cc>)
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f000 f886 	bl	80056a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e000      	b.n	80055a8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80055a6:	2300      	movs	r3, #0
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3718      	adds	r7, #24
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}
 80055b0:	00010002 	.word	0x00010002

080055b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	60b9      	str	r1, [r7, #8]
 80055be:	603b      	str	r3, [r7, #0]
 80055c0:	4613      	mov	r3, r2
 80055c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055c4:	e048      	b.n	8005658 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80055cc:	d044      	beq.n	8005658 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055ce:	f7fe fd4b 	bl	8004068 <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	683a      	ldr	r2, [r7, #0]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d302      	bcc.n	80055e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d139      	bne.n	8005658 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	0c1b      	lsrs	r3, r3, #16
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d10d      	bne.n	800560a <I2C_WaitOnFlagUntilTimeout+0x56>
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	695b      	ldr	r3, [r3, #20]
 80055f4:	43da      	mvns	r2, r3
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	4013      	ands	r3, r2
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	bf0c      	ite	eq
 8005600:	2301      	moveq	r3, #1
 8005602:	2300      	movne	r3, #0
 8005604:	b2db      	uxtb	r3, r3
 8005606:	461a      	mov	r2, r3
 8005608:	e00c      	b.n	8005624 <I2C_WaitOnFlagUntilTimeout+0x70>
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	699b      	ldr	r3, [r3, #24]
 8005610:	43da      	mvns	r2, r3
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	4013      	ands	r3, r2
 8005616:	b29b      	uxth	r3, r3
 8005618:	2b00      	cmp	r3, #0
 800561a:	bf0c      	ite	eq
 800561c:	2301      	moveq	r3, #1
 800561e:	2300      	movne	r3, #0
 8005620:	b2db      	uxtb	r3, r3
 8005622:	461a      	mov	r2, r3
 8005624:	79fb      	ldrb	r3, [r7, #7]
 8005626:	429a      	cmp	r2, r3
 8005628:	d116      	bne.n	8005658 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2220      	movs	r2, #32
 8005634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2200      	movs	r2, #0
 800563c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005644:	f043 0220 	orr.w	r2, r3, #32
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2200      	movs	r2, #0
 8005650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e023      	b.n	80056a0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	0c1b      	lsrs	r3, r3, #16
 800565c:	b2db      	uxtb	r3, r3
 800565e:	2b01      	cmp	r3, #1
 8005660:	d10d      	bne.n	800567e <I2C_WaitOnFlagUntilTimeout+0xca>
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	695b      	ldr	r3, [r3, #20]
 8005668:	43da      	mvns	r2, r3
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	4013      	ands	r3, r2
 800566e:	b29b      	uxth	r3, r3
 8005670:	2b00      	cmp	r3, #0
 8005672:	bf0c      	ite	eq
 8005674:	2301      	moveq	r3, #1
 8005676:	2300      	movne	r3, #0
 8005678:	b2db      	uxtb	r3, r3
 800567a:	461a      	mov	r2, r3
 800567c:	e00c      	b.n	8005698 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	699b      	ldr	r3, [r3, #24]
 8005684:	43da      	mvns	r2, r3
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	4013      	ands	r3, r2
 800568a:	b29b      	uxth	r3, r3
 800568c:	2b00      	cmp	r3, #0
 800568e:	bf0c      	ite	eq
 8005690:	2301      	moveq	r3, #1
 8005692:	2300      	movne	r3, #0
 8005694:	b2db      	uxtb	r3, r3
 8005696:	461a      	mov	r2, r3
 8005698:	79fb      	ldrb	r3, [r7, #7]
 800569a:	429a      	cmp	r2, r3
 800569c:	d093      	beq.n	80055c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3710      	adds	r7, #16
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	607a      	str	r2, [r7, #4]
 80056b4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80056b6:	e071      	b.n	800579c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	695b      	ldr	r3, [r3, #20]
 80056be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056c6:	d123      	bne.n	8005710 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056d6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80056e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056fc:	f043 0204 	orr.w	r2, r3, #4
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2200      	movs	r2, #0
 8005708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e067      	b.n	80057e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005716:	d041      	beq.n	800579c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005718:	f7fe fca6 	bl	8004068 <HAL_GetTick>
 800571c:	4602      	mov	r2, r0
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	1ad3      	subs	r3, r2, r3
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	429a      	cmp	r2, r3
 8005726:	d302      	bcc.n	800572e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d136      	bne.n	800579c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	0c1b      	lsrs	r3, r3, #16
 8005732:	b2db      	uxtb	r3, r3
 8005734:	2b01      	cmp	r3, #1
 8005736:	d10c      	bne.n	8005752 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	695b      	ldr	r3, [r3, #20]
 800573e:	43da      	mvns	r2, r3
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	4013      	ands	r3, r2
 8005744:	b29b      	uxth	r3, r3
 8005746:	2b00      	cmp	r3, #0
 8005748:	bf14      	ite	ne
 800574a:	2301      	movne	r3, #1
 800574c:	2300      	moveq	r3, #0
 800574e:	b2db      	uxtb	r3, r3
 8005750:	e00b      	b.n	800576a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	699b      	ldr	r3, [r3, #24]
 8005758:	43da      	mvns	r2, r3
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	4013      	ands	r3, r2
 800575e:	b29b      	uxth	r3, r3
 8005760:	2b00      	cmp	r3, #0
 8005762:	bf14      	ite	ne
 8005764:	2301      	movne	r3, #1
 8005766:	2300      	moveq	r3, #0
 8005768:	b2db      	uxtb	r3, r3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d016      	beq.n	800579c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2220      	movs	r2, #32
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005788:	f043 0220 	orr.w	r2, r3, #32
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2200      	movs	r2, #0
 8005794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e021      	b.n	80057e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	0c1b      	lsrs	r3, r3, #16
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d10c      	bne.n	80057c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	695b      	ldr	r3, [r3, #20]
 80057ac:	43da      	mvns	r2, r3
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	4013      	ands	r3, r2
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	bf14      	ite	ne
 80057b8:	2301      	movne	r3, #1
 80057ba:	2300      	moveq	r3, #0
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	e00b      	b.n	80057d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	699b      	ldr	r3, [r3, #24]
 80057c6:	43da      	mvns	r2, r3
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	4013      	ands	r3, r2
 80057cc:	b29b      	uxth	r3, r3
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	bf14      	ite	ne
 80057d2:	2301      	movne	r3, #1
 80057d4:	2300      	moveq	r3, #0
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	2b00      	cmp	r3, #0
 80057da:	f47f af6d 	bne.w	80056b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	60b9      	str	r1, [r7, #8]
 80057f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057f4:	e034      	b.n	8005860 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80057f6:	68f8      	ldr	r0, [r7, #12]
 80057f8:	f000 f8e3 	bl	80059c2 <I2C_IsAcknowledgeFailed>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d001      	beq.n	8005806 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e034      	b.n	8005870 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800580c:	d028      	beq.n	8005860 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800580e:	f7fe fc2b 	bl	8004068 <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	68ba      	ldr	r2, [r7, #8]
 800581a:	429a      	cmp	r2, r3
 800581c:	d302      	bcc.n	8005824 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d11d      	bne.n	8005860 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800582e:	2b80      	cmp	r3, #128	@ 0x80
 8005830:	d016      	beq.n	8005860 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2220      	movs	r2, #32
 800583c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800584c:	f043 0220 	orr.w	r2, r3, #32
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2200      	movs	r2, #0
 8005858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e007      	b.n	8005870 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	695b      	ldr	r3, [r3, #20]
 8005866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800586a:	2b80      	cmp	r3, #128	@ 0x80
 800586c:	d1c3      	bne.n	80057f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800586e:	2300      	movs	r3, #0
}
 8005870:	4618      	mov	r0, r3
 8005872:	3710      	adds	r7, #16
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005884:	e034      	b.n	80058f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005886:	68f8      	ldr	r0, [r7, #12]
 8005888:	f000 f89b 	bl	80059c2 <I2C_IsAcknowledgeFailed>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d001      	beq.n	8005896 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e034      	b.n	8005900 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800589c:	d028      	beq.n	80058f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800589e:	f7fe fbe3 	bl	8004068 <HAL_GetTick>
 80058a2:	4602      	mov	r2, r0
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	1ad3      	subs	r3, r2, r3
 80058a8:	68ba      	ldr	r2, [r7, #8]
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d302      	bcc.n	80058b4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d11d      	bne.n	80058f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	f003 0304 	and.w	r3, r3, #4
 80058be:	2b04      	cmp	r3, #4
 80058c0:	d016      	beq.n	80058f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2200      	movs	r2, #0
 80058c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2220      	movs	r2, #32
 80058cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058dc:	f043 0220 	orr.w	r2, r3, #32
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e007      	b.n	8005900 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	f003 0304 	and.w	r3, r3, #4
 80058fa:	2b04      	cmp	r3, #4
 80058fc:	d1c3      	bne.n	8005886 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80058fe:	2300      	movs	r3, #0
}
 8005900:	4618      	mov	r0, r3
 8005902:	3710      	adds	r7, #16
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}

08005908 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	60f8      	str	r0, [r7, #12]
 8005910:	60b9      	str	r1, [r7, #8]
 8005912:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005914:	e049      	b.n	80059aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	695b      	ldr	r3, [r3, #20]
 800591c:	f003 0310 	and.w	r3, r3, #16
 8005920:	2b10      	cmp	r3, #16
 8005922:	d119      	bne.n	8005958 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f06f 0210 	mvn.w	r2, #16
 800592c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2220      	movs	r2, #32
 8005938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2200      	movs	r2, #0
 8005940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2200      	movs	r2, #0
 8005950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e030      	b.n	80059ba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005958:	f7fe fb86 	bl	8004068 <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	68ba      	ldr	r2, [r7, #8]
 8005964:	429a      	cmp	r2, r3
 8005966:	d302      	bcc.n	800596e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d11d      	bne.n	80059aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	695b      	ldr	r3, [r3, #20]
 8005974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005978:	2b40      	cmp	r3, #64	@ 0x40
 800597a:	d016      	beq.n	80059aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2200      	movs	r2, #0
 8005980:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2220      	movs	r2, #32
 8005986:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005996:	f043 0220 	orr.w	r2, r3, #32
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e007      	b.n	80059ba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059b4:	2b40      	cmp	r3, #64	@ 0x40
 80059b6:	d1ae      	bne.n	8005916 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3710      	adds	r7, #16
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b083      	sub	sp, #12
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	695b      	ldr	r3, [r3, #20]
 80059d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059d8:	d11b      	bne.n	8005a12 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80059e2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2220      	movs	r2, #32
 80059ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fe:	f043 0204 	orr.w	r2, r3, #4
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e000      	b.n	8005a14 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005a12:	2300      	movs	r3, #0
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	370c      	adds	r7, #12
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8005a26:	4b06      	ldr	r3, [pc, #24]	@ (8005a40 <HAL_PWR_EnableBkUpAccess+0x20>)
 8005a28:	2201      	movs	r2, #1
 8005a2a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005a2c:	4b05      	ldr	r3, [pc, #20]	@ (8005a44 <HAL_PWR_EnableBkUpAccess+0x24>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8005a32:	687b      	ldr	r3, [r7, #4]
}
 8005a34:	bf00      	nop
 8005a36:	370c      	adds	r7, #12
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr
 8005a40:	420e0020 	.word	0x420e0020
 8005a44:	40007000 	.word	0x40007000

08005a48 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8005a4e:	4b06      	ldr	r3, [pc, #24]	@ (8005a68 <HAL_PWR_DisableBkUpAccess+0x20>)
 8005a50:	2200      	movs	r2, #0
 8005a52:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005a54:	4b05      	ldr	r3, [pc, #20]	@ (8005a6c <HAL_PWR_DisableBkUpAccess+0x24>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8005a5a:	687b      	ldr	r3, [r7, #4]
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr
 8005a68:	420e0020 	.word	0x420e0020
 8005a6c:	40007000 	.word	0x40007000

08005a70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b086      	sub	sp, #24
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d101      	bne.n	8005a82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e267      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f003 0301 	and.w	r3, r3, #1
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d075      	beq.n	8005b7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005a8e:	4b88      	ldr	r3, [pc, #544]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f003 030c 	and.w	r3, r3, #12
 8005a96:	2b04      	cmp	r3, #4
 8005a98:	d00c      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a9a:	4b85      	ldr	r3, [pc, #532]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005aa2:	2b08      	cmp	r3, #8
 8005aa4:	d112      	bne.n	8005acc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005aa6:	4b82      	ldr	r3, [pc, #520]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005aae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ab2:	d10b      	bne.n	8005acc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ab4:	4b7e      	ldr	r3, [pc, #504]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d05b      	beq.n	8005b78 <HAL_RCC_OscConfig+0x108>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d157      	bne.n	8005b78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e242      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ad4:	d106      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x74>
 8005ad6:	4b76      	ldr	r3, [pc, #472]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a75      	ldr	r2, [pc, #468]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ae0:	6013      	str	r3, [r2, #0]
 8005ae2:	e01d      	b.n	8005b20 <HAL_RCC_OscConfig+0xb0>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005aec:	d10c      	bne.n	8005b08 <HAL_RCC_OscConfig+0x98>
 8005aee:	4b70      	ldr	r3, [pc, #448]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a6f      	ldr	r2, [pc, #444]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005af4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005af8:	6013      	str	r3, [r2, #0]
 8005afa:	4b6d      	ldr	r3, [pc, #436]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a6c      	ldr	r2, [pc, #432]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b04:	6013      	str	r3, [r2, #0]
 8005b06:	e00b      	b.n	8005b20 <HAL_RCC_OscConfig+0xb0>
 8005b08:	4b69      	ldr	r3, [pc, #420]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a68      	ldr	r2, [pc, #416]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b12:	6013      	str	r3, [r2, #0]
 8005b14:	4b66      	ldr	r3, [pc, #408]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a65      	ldr	r2, [pc, #404]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d013      	beq.n	8005b50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b28:	f7fe fa9e 	bl	8004068 <HAL_GetTick>
 8005b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b2e:	e008      	b.n	8005b42 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b30:	f7fe fa9a 	bl	8004068 <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	2b64      	cmp	r3, #100	@ 0x64
 8005b3c:	d901      	bls.n	8005b42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e207      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b42:	4b5b      	ldr	r3, [pc, #364]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d0f0      	beq.n	8005b30 <HAL_RCC_OscConfig+0xc0>
 8005b4e:	e014      	b.n	8005b7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b50:	f7fe fa8a 	bl	8004068 <HAL_GetTick>
 8005b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b56:	e008      	b.n	8005b6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b58:	f7fe fa86 	bl	8004068 <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	2b64      	cmp	r3, #100	@ 0x64
 8005b64:	d901      	bls.n	8005b6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b66:	2303      	movs	r3, #3
 8005b68:	e1f3      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b6a:	4b51      	ldr	r3, [pc, #324]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1f0      	bne.n	8005b58 <HAL_RCC_OscConfig+0xe8>
 8005b76:	e000      	b.n	8005b7a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d063      	beq.n	8005c4e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005b86:	4b4a      	ldr	r3, [pc, #296]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f003 030c 	and.w	r3, r3, #12
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d00b      	beq.n	8005baa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b92:	4b47      	ldr	r3, [pc, #284]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005b9a:	2b08      	cmp	r3, #8
 8005b9c:	d11c      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b9e:	4b44      	ldr	r3, [pc, #272]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d116      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005baa:	4b41      	ldr	r3, [pc, #260]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0302 	and.w	r3, r3, #2
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d005      	beq.n	8005bc2 <HAL_RCC_OscConfig+0x152>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d001      	beq.n	8005bc2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e1c7      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bc2:	4b3b      	ldr	r3, [pc, #236]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	691b      	ldr	r3, [r3, #16]
 8005bce:	00db      	lsls	r3, r3, #3
 8005bd0:	4937      	ldr	r1, [pc, #220]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bd6:	e03a      	b.n	8005c4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d020      	beq.n	8005c22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005be0:	4b34      	ldr	r3, [pc, #208]	@ (8005cb4 <HAL_RCC_OscConfig+0x244>)
 8005be2:	2201      	movs	r2, #1
 8005be4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005be6:	f7fe fa3f 	bl	8004068 <HAL_GetTick>
 8005bea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bec:	e008      	b.n	8005c00 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bee:	f7fe fa3b 	bl	8004068 <HAL_GetTick>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	1ad3      	subs	r3, r2, r3
 8005bf8:	2b02      	cmp	r3, #2
 8005bfa:	d901      	bls.n	8005c00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005bfc:	2303      	movs	r3, #3
 8005bfe:	e1a8      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c00:	4b2b      	ldr	r3, [pc, #172]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0302 	and.w	r3, r3, #2
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d0f0      	beq.n	8005bee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c0c:	4b28      	ldr	r3, [pc, #160]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	691b      	ldr	r3, [r3, #16]
 8005c18:	00db      	lsls	r3, r3, #3
 8005c1a:	4925      	ldr	r1, [pc, #148]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	600b      	str	r3, [r1, #0]
 8005c20:	e015      	b.n	8005c4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c22:	4b24      	ldr	r3, [pc, #144]	@ (8005cb4 <HAL_RCC_OscConfig+0x244>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c28:	f7fe fa1e 	bl	8004068 <HAL_GetTick>
 8005c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c2e:	e008      	b.n	8005c42 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c30:	f7fe fa1a 	bl	8004068 <HAL_GetTick>
 8005c34:	4602      	mov	r2, r0
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	1ad3      	subs	r3, r2, r3
 8005c3a:	2b02      	cmp	r3, #2
 8005c3c:	d901      	bls.n	8005c42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e187      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c42:	4b1b      	ldr	r3, [pc, #108]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 0302 	and.w	r3, r3, #2
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1f0      	bne.n	8005c30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0308 	and.w	r3, r3, #8
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d036      	beq.n	8005cc8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	695b      	ldr	r3, [r3, #20]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d016      	beq.n	8005c90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c62:	4b15      	ldr	r3, [pc, #84]	@ (8005cb8 <HAL_RCC_OscConfig+0x248>)
 8005c64:	2201      	movs	r2, #1
 8005c66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c68:	f7fe f9fe 	bl	8004068 <HAL_GetTick>
 8005c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c6e:	e008      	b.n	8005c82 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c70:	f7fe f9fa 	bl	8004068 <HAL_GetTick>
 8005c74:	4602      	mov	r2, r0
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d901      	bls.n	8005c82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	e167      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c82:	4b0b      	ldr	r3, [pc, #44]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c86:	f003 0302 	and.w	r3, r3, #2
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d0f0      	beq.n	8005c70 <HAL_RCC_OscConfig+0x200>
 8005c8e:	e01b      	b.n	8005cc8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c90:	4b09      	ldr	r3, [pc, #36]	@ (8005cb8 <HAL_RCC_OscConfig+0x248>)
 8005c92:	2200      	movs	r2, #0
 8005c94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c96:	f7fe f9e7 	bl	8004068 <HAL_GetTick>
 8005c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c9c:	e00e      	b.n	8005cbc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c9e:	f7fe f9e3 	bl	8004068 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	2b02      	cmp	r3, #2
 8005caa:	d907      	bls.n	8005cbc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e150      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
 8005cb0:	40023800 	.word	0x40023800
 8005cb4:	42470000 	.word	0x42470000
 8005cb8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cbc:	4b88      	ldr	r3, [pc, #544]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cc0:	f003 0302 	and.w	r3, r3, #2
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d1ea      	bne.n	8005c9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0304 	and.w	r3, r3, #4
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f000 8097 	beq.w	8005e04 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cda:	4b81      	ldr	r3, [pc, #516]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d10f      	bne.n	8005d06 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	60bb      	str	r3, [r7, #8]
 8005cea:	4b7d      	ldr	r3, [pc, #500]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cee:	4a7c      	ldr	r2, [pc, #496]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cf4:	6413      	str	r3, [r2, #64]	@ 0x40
 8005cf6:	4b7a      	ldr	r3, [pc, #488]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cfe:	60bb      	str	r3, [r7, #8]
 8005d00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d02:	2301      	movs	r3, #1
 8005d04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d06:	4b77      	ldr	r3, [pc, #476]	@ (8005ee4 <HAL_RCC_OscConfig+0x474>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d118      	bne.n	8005d44 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d12:	4b74      	ldr	r3, [pc, #464]	@ (8005ee4 <HAL_RCC_OscConfig+0x474>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a73      	ldr	r2, [pc, #460]	@ (8005ee4 <HAL_RCC_OscConfig+0x474>)
 8005d18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d1e:	f7fe f9a3 	bl	8004068 <HAL_GetTick>
 8005d22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d24:	e008      	b.n	8005d38 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d26:	f7fe f99f 	bl	8004068 <HAL_GetTick>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	1ad3      	subs	r3, r2, r3
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d901      	bls.n	8005d38 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005d34:	2303      	movs	r3, #3
 8005d36:	e10c      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d38:	4b6a      	ldr	r3, [pc, #424]	@ (8005ee4 <HAL_RCC_OscConfig+0x474>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d0f0      	beq.n	8005d26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d106      	bne.n	8005d5a <HAL_RCC_OscConfig+0x2ea>
 8005d4c:	4b64      	ldr	r3, [pc, #400]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d50:	4a63      	ldr	r2, [pc, #396]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d52:	f043 0301 	orr.w	r3, r3, #1
 8005d56:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d58:	e01c      	b.n	8005d94 <HAL_RCC_OscConfig+0x324>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	2b05      	cmp	r3, #5
 8005d60:	d10c      	bne.n	8005d7c <HAL_RCC_OscConfig+0x30c>
 8005d62:	4b5f      	ldr	r3, [pc, #380]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d66:	4a5e      	ldr	r2, [pc, #376]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d68:	f043 0304 	orr.w	r3, r3, #4
 8005d6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d6e:	4b5c      	ldr	r3, [pc, #368]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d72:	4a5b      	ldr	r2, [pc, #364]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d74:	f043 0301 	orr.w	r3, r3, #1
 8005d78:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d7a:	e00b      	b.n	8005d94 <HAL_RCC_OscConfig+0x324>
 8005d7c:	4b58      	ldr	r3, [pc, #352]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d80:	4a57      	ldr	r2, [pc, #348]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d82:	f023 0301 	bic.w	r3, r3, #1
 8005d86:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d88:	4b55      	ldr	r3, [pc, #340]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d8c:	4a54      	ldr	r2, [pc, #336]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d8e:	f023 0304 	bic.w	r3, r3, #4
 8005d92:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d015      	beq.n	8005dc8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d9c:	f7fe f964 	bl	8004068 <HAL_GetTick>
 8005da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005da2:	e00a      	b.n	8005dba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005da4:	f7fe f960 	bl	8004068 <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d901      	bls.n	8005dba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005db6:	2303      	movs	r3, #3
 8005db8:	e0cb      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dba:	4b49      	ldr	r3, [pc, #292]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dbe:	f003 0302 	and.w	r3, r3, #2
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d0ee      	beq.n	8005da4 <HAL_RCC_OscConfig+0x334>
 8005dc6:	e014      	b.n	8005df2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dc8:	f7fe f94e 	bl	8004068 <HAL_GetTick>
 8005dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dce:	e00a      	b.n	8005de6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dd0:	f7fe f94a 	bl	8004068 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d901      	bls.n	8005de6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005de2:	2303      	movs	r3, #3
 8005de4:	e0b5      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005de6:	4b3e      	ldr	r3, [pc, #248]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d1ee      	bne.n	8005dd0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005df2:	7dfb      	ldrb	r3, [r7, #23]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d105      	bne.n	8005e04 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005df8:	4b39      	ldr	r3, [pc, #228]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfc:	4a38      	ldr	r2, [pc, #224]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005dfe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e02:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	f000 80a1 	beq.w	8005f50 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e0e:	4b34      	ldr	r3, [pc, #208]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f003 030c 	and.w	r3, r3, #12
 8005e16:	2b08      	cmp	r3, #8
 8005e18:	d05c      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	699b      	ldr	r3, [r3, #24]
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	d141      	bne.n	8005ea6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e22:	4b31      	ldr	r3, [pc, #196]	@ (8005ee8 <HAL_RCC_OscConfig+0x478>)
 8005e24:	2200      	movs	r2, #0
 8005e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e28:	f7fe f91e 	bl	8004068 <HAL_GetTick>
 8005e2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e2e:	e008      	b.n	8005e42 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e30:	f7fe f91a 	bl	8004068 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d901      	bls.n	8005e42 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e087      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e42:	4b27      	ldr	r3, [pc, #156]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d1f0      	bne.n	8005e30 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	69da      	ldr	r2, [r3, #28]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	431a      	orrs	r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5c:	019b      	lsls	r3, r3, #6
 8005e5e:	431a      	orrs	r2, r3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e64:	085b      	lsrs	r3, r3, #1
 8005e66:	3b01      	subs	r3, #1
 8005e68:	041b      	lsls	r3, r3, #16
 8005e6a:	431a      	orrs	r2, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e70:	061b      	lsls	r3, r3, #24
 8005e72:	491b      	ldr	r1, [pc, #108]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e78:	4b1b      	ldr	r3, [pc, #108]	@ (8005ee8 <HAL_RCC_OscConfig+0x478>)
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e7e:	f7fe f8f3 	bl	8004068 <HAL_GetTick>
 8005e82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e84:	e008      	b.n	8005e98 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e86:	f7fe f8ef 	bl	8004068 <HAL_GetTick>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	2b02      	cmp	r3, #2
 8005e92:	d901      	bls.n	8005e98 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e94:	2303      	movs	r3, #3
 8005e96:	e05c      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e98:	4b11      	ldr	r3, [pc, #68]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d0f0      	beq.n	8005e86 <HAL_RCC_OscConfig+0x416>
 8005ea4:	e054      	b.n	8005f50 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ea6:	4b10      	ldr	r3, [pc, #64]	@ (8005ee8 <HAL_RCC_OscConfig+0x478>)
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005eac:	f7fe f8dc 	bl	8004068 <HAL_GetTick>
 8005eb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eb2:	e008      	b.n	8005ec6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005eb4:	f7fe f8d8 	bl	8004068 <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d901      	bls.n	8005ec6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e045      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ec6:	4b06      	ldr	r3, [pc, #24]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1f0      	bne.n	8005eb4 <HAL_RCC_OscConfig+0x444>
 8005ed2:	e03d      	b.n	8005f50 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	699b      	ldr	r3, [r3, #24]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d107      	bne.n	8005eec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e038      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
 8005ee0:	40023800 	.word	0x40023800
 8005ee4:	40007000 	.word	0x40007000
 8005ee8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005eec:	4b1b      	ldr	r3, [pc, #108]	@ (8005f5c <HAL_RCC_OscConfig+0x4ec>)
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d028      	beq.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d121      	bne.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d11a      	bne.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f16:	68fa      	ldr	r2, [r7, #12]
 8005f18:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005f1c:	4013      	ands	r3, r2
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f22:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d111      	bne.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f32:	085b      	lsrs	r3, r3, #1
 8005f34:	3b01      	subs	r3, #1
 8005f36:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d107      	bne.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f46:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d001      	beq.n	8005f50 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e000      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3718      	adds	r7, #24
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	40023800 	.word	0x40023800

08005f60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d101      	bne.n	8005f74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e0cc      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f74:	4b68      	ldr	r3, [pc, #416]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 0307 	and.w	r3, r3, #7
 8005f7c:	683a      	ldr	r2, [r7, #0]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d90c      	bls.n	8005f9c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f82:	4b65      	ldr	r3, [pc, #404]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8005f84:	683a      	ldr	r2, [r7, #0]
 8005f86:	b2d2      	uxtb	r2, r2
 8005f88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f8a:	4b63      	ldr	r3, [pc, #396]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0307 	and.w	r3, r3, #7
 8005f92:	683a      	ldr	r2, [r7, #0]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d001      	beq.n	8005f9c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e0b8      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0302 	and.w	r3, r3, #2
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d020      	beq.n	8005fea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 0304 	and.w	r3, r3, #4
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d005      	beq.n	8005fc0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005fb4:	4b59      	ldr	r3, [pc, #356]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	4a58      	ldr	r2, [pc, #352]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005fbe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0308 	and.w	r3, r3, #8
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d005      	beq.n	8005fd8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005fcc:	4b53      	ldr	r3, [pc, #332]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	4a52      	ldr	r2, [pc, #328]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fd2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005fd6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fd8:	4b50      	ldr	r3, [pc, #320]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	494d      	ldr	r1, [pc, #308]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 0301 	and.w	r3, r3, #1
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d044      	beq.n	8006080 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d107      	bne.n	800600e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ffe:	4b47      	ldr	r3, [pc, #284]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d119      	bne.n	800603e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e07f      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	2b02      	cmp	r3, #2
 8006014:	d003      	beq.n	800601e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800601a:	2b03      	cmp	r3, #3
 800601c:	d107      	bne.n	800602e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800601e:	4b3f      	ldr	r3, [pc, #252]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006026:	2b00      	cmp	r3, #0
 8006028:	d109      	bne.n	800603e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e06f      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800602e:	4b3b      	ldr	r3, [pc, #236]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0302 	and.w	r3, r3, #2
 8006036:	2b00      	cmp	r3, #0
 8006038:	d101      	bne.n	800603e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e067      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800603e:	4b37      	ldr	r3, [pc, #220]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	f023 0203 	bic.w	r2, r3, #3
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	4934      	ldr	r1, [pc, #208]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 800604c:	4313      	orrs	r3, r2
 800604e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006050:	f7fe f80a 	bl	8004068 <HAL_GetTick>
 8006054:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006056:	e00a      	b.n	800606e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006058:	f7fe f806 	bl	8004068 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006066:	4293      	cmp	r3, r2
 8006068:	d901      	bls.n	800606e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800606a:	2303      	movs	r3, #3
 800606c:	e04f      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800606e:	4b2b      	ldr	r3, [pc, #172]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f003 020c 	and.w	r2, r3, #12
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	009b      	lsls	r3, r3, #2
 800607c:	429a      	cmp	r2, r3
 800607e:	d1eb      	bne.n	8006058 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006080:	4b25      	ldr	r3, [pc, #148]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f003 0307 	and.w	r3, r3, #7
 8006088:	683a      	ldr	r2, [r7, #0]
 800608a:	429a      	cmp	r2, r3
 800608c:	d20c      	bcs.n	80060a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800608e:	4b22      	ldr	r3, [pc, #136]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8006090:	683a      	ldr	r2, [r7, #0]
 8006092:	b2d2      	uxtb	r2, r2
 8006094:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006096:	4b20      	ldr	r3, [pc, #128]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f003 0307 	and.w	r3, r3, #7
 800609e:	683a      	ldr	r2, [r7, #0]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d001      	beq.n	80060a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e032      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f003 0304 	and.w	r3, r3, #4
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d008      	beq.n	80060c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060b4:	4b19      	ldr	r3, [pc, #100]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	4916      	ldr	r1, [pc, #88]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060c2:	4313      	orrs	r3, r2
 80060c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 0308 	and.w	r3, r3, #8
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d009      	beq.n	80060e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060d2:	4b12      	ldr	r3, [pc, #72]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	691b      	ldr	r3, [r3, #16]
 80060de:	00db      	lsls	r3, r3, #3
 80060e0:	490e      	ldr	r1, [pc, #56]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060e2:	4313      	orrs	r3, r2
 80060e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80060e6:	f000 f821 	bl	800612c <HAL_RCC_GetSysClockFreq>
 80060ea:	4602      	mov	r2, r0
 80060ec:	4b0b      	ldr	r3, [pc, #44]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	091b      	lsrs	r3, r3, #4
 80060f2:	f003 030f 	and.w	r3, r3, #15
 80060f6:	490a      	ldr	r1, [pc, #40]	@ (8006120 <HAL_RCC_ClockConfig+0x1c0>)
 80060f8:	5ccb      	ldrb	r3, [r1, r3]
 80060fa:	fa22 f303 	lsr.w	r3, r2, r3
 80060fe:	4a09      	ldr	r2, [pc, #36]	@ (8006124 <HAL_RCC_ClockConfig+0x1c4>)
 8006100:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006102:	4b09      	ldr	r3, [pc, #36]	@ (8006128 <HAL_RCC_ClockConfig+0x1c8>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4618      	mov	r0, r3
 8006108:	f7fd ff6a 	bl	8003fe0 <HAL_InitTick>

  return HAL_OK;
 800610c:	2300      	movs	r3, #0
}
 800610e:	4618      	mov	r0, r3
 8006110:	3710      	adds	r7, #16
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	40023c00 	.word	0x40023c00
 800611c:	40023800 	.word	0x40023800
 8006120:	0800e868 	.word	0x0800e868
 8006124:	2000000c 	.word	0x2000000c
 8006128:	20000010 	.word	0x20000010

0800612c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800612c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006130:	b090      	sub	sp, #64	@ 0x40
 8006132:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006134:	2300      	movs	r3, #0
 8006136:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006138:	2300      	movs	r3, #0
 800613a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800613c:	2300      	movs	r3, #0
 800613e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006140:	2300      	movs	r3, #0
 8006142:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006144:	4b59      	ldr	r3, [pc, #356]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x180>)
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	f003 030c 	and.w	r3, r3, #12
 800614c:	2b08      	cmp	r3, #8
 800614e:	d00d      	beq.n	800616c <HAL_RCC_GetSysClockFreq+0x40>
 8006150:	2b08      	cmp	r3, #8
 8006152:	f200 80a1 	bhi.w	8006298 <HAL_RCC_GetSysClockFreq+0x16c>
 8006156:	2b00      	cmp	r3, #0
 8006158:	d002      	beq.n	8006160 <HAL_RCC_GetSysClockFreq+0x34>
 800615a:	2b04      	cmp	r3, #4
 800615c:	d003      	beq.n	8006166 <HAL_RCC_GetSysClockFreq+0x3a>
 800615e:	e09b      	b.n	8006298 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006160:	4b53      	ldr	r3, [pc, #332]	@ (80062b0 <HAL_RCC_GetSysClockFreq+0x184>)
 8006162:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006164:	e09b      	b.n	800629e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006166:	4b53      	ldr	r3, [pc, #332]	@ (80062b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006168:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800616a:	e098      	b.n	800629e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800616c:	4b4f      	ldr	r3, [pc, #316]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x180>)
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006174:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006176:	4b4d      	ldr	r3, [pc, #308]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x180>)
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800617e:	2b00      	cmp	r3, #0
 8006180:	d028      	beq.n	80061d4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006182:	4b4a      	ldr	r3, [pc, #296]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x180>)
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	099b      	lsrs	r3, r3, #6
 8006188:	2200      	movs	r2, #0
 800618a:	623b      	str	r3, [r7, #32]
 800618c:	627a      	str	r2, [r7, #36]	@ 0x24
 800618e:	6a3b      	ldr	r3, [r7, #32]
 8006190:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006194:	2100      	movs	r1, #0
 8006196:	4b47      	ldr	r3, [pc, #284]	@ (80062b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006198:	fb03 f201 	mul.w	r2, r3, r1
 800619c:	2300      	movs	r3, #0
 800619e:	fb00 f303 	mul.w	r3, r0, r3
 80061a2:	4413      	add	r3, r2
 80061a4:	4a43      	ldr	r2, [pc, #268]	@ (80062b4 <HAL_RCC_GetSysClockFreq+0x188>)
 80061a6:	fba0 1202 	umull	r1, r2, r0, r2
 80061aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061ac:	460a      	mov	r2, r1
 80061ae:	62ba      	str	r2, [r7, #40]	@ 0x28
 80061b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061b2:	4413      	add	r3, r2
 80061b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061b8:	2200      	movs	r2, #0
 80061ba:	61bb      	str	r3, [r7, #24]
 80061bc:	61fa      	str	r2, [r7, #28]
 80061be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061c2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80061c6:	f7fa fcef 	bl	8000ba8 <__aeabi_uldivmod>
 80061ca:	4602      	mov	r2, r0
 80061cc:	460b      	mov	r3, r1
 80061ce:	4613      	mov	r3, r2
 80061d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061d2:	e053      	b.n	800627c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061d4:	4b35      	ldr	r3, [pc, #212]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x180>)
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	099b      	lsrs	r3, r3, #6
 80061da:	2200      	movs	r2, #0
 80061dc:	613b      	str	r3, [r7, #16]
 80061de:	617a      	str	r2, [r7, #20]
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80061e6:	f04f 0b00 	mov.w	fp, #0
 80061ea:	4652      	mov	r2, sl
 80061ec:	465b      	mov	r3, fp
 80061ee:	f04f 0000 	mov.w	r0, #0
 80061f2:	f04f 0100 	mov.w	r1, #0
 80061f6:	0159      	lsls	r1, r3, #5
 80061f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061fc:	0150      	lsls	r0, r2, #5
 80061fe:	4602      	mov	r2, r0
 8006200:	460b      	mov	r3, r1
 8006202:	ebb2 080a 	subs.w	r8, r2, sl
 8006206:	eb63 090b 	sbc.w	r9, r3, fp
 800620a:	f04f 0200 	mov.w	r2, #0
 800620e:	f04f 0300 	mov.w	r3, #0
 8006212:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006216:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800621a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800621e:	ebb2 0408 	subs.w	r4, r2, r8
 8006222:	eb63 0509 	sbc.w	r5, r3, r9
 8006226:	f04f 0200 	mov.w	r2, #0
 800622a:	f04f 0300 	mov.w	r3, #0
 800622e:	00eb      	lsls	r3, r5, #3
 8006230:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006234:	00e2      	lsls	r2, r4, #3
 8006236:	4614      	mov	r4, r2
 8006238:	461d      	mov	r5, r3
 800623a:	eb14 030a 	adds.w	r3, r4, sl
 800623e:	603b      	str	r3, [r7, #0]
 8006240:	eb45 030b 	adc.w	r3, r5, fp
 8006244:	607b      	str	r3, [r7, #4]
 8006246:	f04f 0200 	mov.w	r2, #0
 800624a:	f04f 0300 	mov.w	r3, #0
 800624e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006252:	4629      	mov	r1, r5
 8006254:	028b      	lsls	r3, r1, #10
 8006256:	4621      	mov	r1, r4
 8006258:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800625c:	4621      	mov	r1, r4
 800625e:	028a      	lsls	r2, r1, #10
 8006260:	4610      	mov	r0, r2
 8006262:	4619      	mov	r1, r3
 8006264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006266:	2200      	movs	r2, #0
 8006268:	60bb      	str	r3, [r7, #8]
 800626a:	60fa      	str	r2, [r7, #12]
 800626c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006270:	f7fa fc9a 	bl	8000ba8 <__aeabi_uldivmod>
 8006274:	4602      	mov	r2, r0
 8006276:	460b      	mov	r3, r1
 8006278:	4613      	mov	r3, r2
 800627a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800627c:	4b0b      	ldr	r3, [pc, #44]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x180>)
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	0c1b      	lsrs	r3, r3, #16
 8006282:	f003 0303 	and.w	r3, r3, #3
 8006286:	3301      	adds	r3, #1
 8006288:	005b      	lsls	r3, r3, #1
 800628a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800628c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800628e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006290:	fbb2 f3f3 	udiv	r3, r2, r3
 8006294:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006296:	e002      	b.n	800629e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006298:	4b05      	ldr	r3, [pc, #20]	@ (80062b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800629a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800629c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800629e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3740      	adds	r7, #64	@ 0x40
 80062a4:	46bd      	mov	sp, r7
 80062a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062aa:	bf00      	nop
 80062ac:	40023800 	.word	0x40023800
 80062b0:	00f42400 	.word	0x00f42400
 80062b4:	017d7840 	.word	0x017d7840

080062b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062b8:	b480      	push	{r7}
 80062ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062bc:	4b03      	ldr	r3, [pc, #12]	@ (80062cc <HAL_RCC_GetHCLKFreq+0x14>)
 80062be:	681b      	ldr	r3, [r3, #0]
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	46bd      	mov	sp, r7
 80062c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c8:	4770      	bx	lr
 80062ca:	bf00      	nop
 80062cc:	2000000c 	.word	0x2000000c

080062d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80062d4:	f7ff fff0 	bl	80062b8 <HAL_RCC_GetHCLKFreq>
 80062d8:	4602      	mov	r2, r0
 80062da:	4b05      	ldr	r3, [pc, #20]	@ (80062f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	0a9b      	lsrs	r3, r3, #10
 80062e0:	f003 0307 	and.w	r3, r3, #7
 80062e4:	4903      	ldr	r1, [pc, #12]	@ (80062f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80062e6:	5ccb      	ldrb	r3, [r1, r3]
 80062e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	40023800 	.word	0x40023800
 80062f4:	0800e878 	.word	0x0800e878

080062f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80062fc:	f7ff ffdc 	bl	80062b8 <HAL_RCC_GetHCLKFreq>
 8006300:	4602      	mov	r2, r0
 8006302:	4b05      	ldr	r3, [pc, #20]	@ (8006318 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	0b5b      	lsrs	r3, r3, #13
 8006308:	f003 0307 	and.w	r3, r3, #7
 800630c:	4903      	ldr	r1, [pc, #12]	@ (800631c <HAL_RCC_GetPCLK2Freq+0x24>)
 800630e:	5ccb      	ldrb	r3, [r1, r3]
 8006310:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006314:	4618      	mov	r0, r3
 8006316:	bd80      	pop	{r7, pc}
 8006318:	40023800 	.word	0x40023800
 800631c:	0800e878 	.word	0x0800e878

08006320 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b082      	sub	sp, #8
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d101      	bne.n	8006332 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	e041      	b.n	80063b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006338:	b2db      	uxtb	r3, r3
 800633a:	2b00      	cmp	r3, #0
 800633c:	d106      	bne.n	800634c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f7fd fba6 	bl	8003a98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2202      	movs	r2, #2
 8006350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	3304      	adds	r3, #4
 800635c:	4619      	mov	r1, r3
 800635e:	4610      	mov	r0, r2
 8006360:	f000 fd96 	bl	8006e90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2201      	movs	r2, #1
 8006378:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2201      	movs	r2, #1
 8006380:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2201      	movs	r2, #1
 8006388:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80063b4:	2300      	movs	r3, #0
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3708      	adds	r7, #8
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
	...

080063c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80063c0:	b480      	push	{r7}
 80063c2:	b085      	sub	sp, #20
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d001      	beq.n	80063d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80063d4:	2301      	movs	r3, #1
 80063d6:	e04e      	b.n	8006476 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2202      	movs	r2, #2
 80063dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	68da      	ldr	r2, [r3, #12]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f042 0201 	orr.w	r2, r2, #1
 80063ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a23      	ldr	r2, [pc, #140]	@ (8006484 <HAL_TIM_Base_Start_IT+0xc4>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d022      	beq.n	8006440 <HAL_TIM_Base_Start_IT+0x80>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006402:	d01d      	beq.n	8006440 <HAL_TIM_Base_Start_IT+0x80>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a1f      	ldr	r2, [pc, #124]	@ (8006488 <HAL_TIM_Base_Start_IT+0xc8>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d018      	beq.n	8006440 <HAL_TIM_Base_Start_IT+0x80>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a1e      	ldr	r2, [pc, #120]	@ (800648c <HAL_TIM_Base_Start_IT+0xcc>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d013      	beq.n	8006440 <HAL_TIM_Base_Start_IT+0x80>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a1c      	ldr	r2, [pc, #112]	@ (8006490 <HAL_TIM_Base_Start_IT+0xd0>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d00e      	beq.n	8006440 <HAL_TIM_Base_Start_IT+0x80>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a1b      	ldr	r2, [pc, #108]	@ (8006494 <HAL_TIM_Base_Start_IT+0xd4>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d009      	beq.n	8006440 <HAL_TIM_Base_Start_IT+0x80>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a19      	ldr	r2, [pc, #100]	@ (8006498 <HAL_TIM_Base_Start_IT+0xd8>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d004      	beq.n	8006440 <HAL_TIM_Base_Start_IT+0x80>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a18      	ldr	r2, [pc, #96]	@ (800649c <HAL_TIM_Base_Start_IT+0xdc>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d111      	bne.n	8006464 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	f003 0307 	and.w	r3, r3, #7
 800644a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2b06      	cmp	r3, #6
 8006450:	d010      	beq.n	8006474 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f042 0201 	orr.w	r2, r2, #1
 8006460:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006462:	e007      	b.n	8006474 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f042 0201 	orr.w	r2, r2, #1
 8006472:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006474:	2300      	movs	r3, #0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3714      	adds	r7, #20
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	40010000 	.word	0x40010000
 8006488:	40000400 	.word	0x40000400
 800648c:	40000800 	.word	0x40000800
 8006490:	40000c00 	.word	0x40000c00
 8006494:	40010400 	.word	0x40010400
 8006498:	40014000 	.word	0x40014000
 800649c:	40001800 	.word	0x40001800

080064a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d101      	bne.n	80064b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e041      	b.n	8006536 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d106      	bne.n	80064cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2200      	movs	r2, #0
 80064c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 f839 	bl	800653e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2202      	movs	r2, #2
 80064d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	3304      	adds	r3, #4
 80064dc:	4619      	mov	r1, r3
 80064de:	4610      	mov	r0, r2
 80064e0:	f000 fcd6 	bl	8006e90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006534:	2300      	movs	r3, #0
}
 8006536:	4618      	mov	r0, r3
 8006538:	3708      	adds	r7, #8
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}

0800653e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800653e:	b480      	push	{r7}
 8006540:	b083      	sub	sp, #12
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006546:	bf00      	nop
 8006548:	370c      	adds	r7, #12
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
	...

08006554 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d109      	bne.n	8006578 <HAL_TIM_PWM_Start+0x24>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800656a:	b2db      	uxtb	r3, r3
 800656c:	2b01      	cmp	r3, #1
 800656e:	bf14      	ite	ne
 8006570:	2301      	movne	r3, #1
 8006572:	2300      	moveq	r3, #0
 8006574:	b2db      	uxtb	r3, r3
 8006576:	e022      	b.n	80065be <HAL_TIM_PWM_Start+0x6a>
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	2b04      	cmp	r3, #4
 800657c:	d109      	bne.n	8006592 <HAL_TIM_PWM_Start+0x3e>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006584:	b2db      	uxtb	r3, r3
 8006586:	2b01      	cmp	r3, #1
 8006588:	bf14      	ite	ne
 800658a:	2301      	movne	r3, #1
 800658c:	2300      	moveq	r3, #0
 800658e:	b2db      	uxtb	r3, r3
 8006590:	e015      	b.n	80065be <HAL_TIM_PWM_Start+0x6a>
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	2b08      	cmp	r3, #8
 8006596:	d109      	bne.n	80065ac <HAL_TIM_PWM_Start+0x58>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	bf14      	ite	ne
 80065a4:	2301      	movne	r3, #1
 80065a6:	2300      	moveq	r3, #0
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	e008      	b.n	80065be <HAL_TIM_PWM_Start+0x6a>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065b2:	b2db      	uxtb	r3, r3
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	bf14      	ite	ne
 80065b8:	2301      	movne	r3, #1
 80065ba:	2300      	moveq	r3, #0
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d001      	beq.n	80065c6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	e07c      	b.n	80066c0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d104      	bne.n	80065d6 <HAL_TIM_PWM_Start+0x82>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2202      	movs	r2, #2
 80065d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065d4:	e013      	b.n	80065fe <HAL_TIM_PWM_Start+0xaa>
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	2b04      	cmp	r3, #4
 80065da:	d104      	bne.n	80065e6 <HAL_TIM_PWM_Start+0x92>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2202      	movs	r2, #2
 80065e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065e4:	e00b      	b.n	80065fe <HAL_TIM_PWM_Start+0xaa>
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	2b08      	cmp	r3, #8
 80065ea:	d104      	bne.n	80065f6 <HAL_TIM_PWM_Start+0xa2>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2202      	movs	r2, #2
 80065f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065f4:	e003      	b.n	80065fe <HAL_TIM_PWM_Start+0xaa>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2202      	movs	r2, #2
 80065fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2201      	movs	r2, #1
 8006604:	6839      	ldr	r1, [r7, #0]
 8006606:	4618      	mov	r0, r3
 8006608:	f000 ff32 	bl	8007470 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a2d      	ldr	r2, [pc, #180]	@ (80066c8 <HAL_TIM_PWM_Start+0x174>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d004      	beq.n	8006620 <HAL_TIM_PWM_Start+0xcc>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a2c      	ldr	r2, [pc, #176]	@ (80066cc <HAL_TIM_PWM_Start+0x178>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d101      	bne.n	8006624 <HAL_TIM_PWM_Start+0xd0>
 8006620:	2301      	movs	r3, #1
 8006622:	e000      	b.n	8006626 <HAL_TIM_PWM_Start+0xd2>
 8006624:	2300      	movs	r3, #0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d007      	beq.n	800663a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006638:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a22      	ldr	r2, [pc, #136]	@ (80066c8 <HAL_TIM_PWM_Start+0x174>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d022      	beq.n	800668a <HAL_TIM_PWM_Start+0x136>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800664c:	d01d      	beq.n	800668a <HAL_TIM_PWM_Start+0x136>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a1f      	ldr	r2, [pc, #124]	@ (80066d0 <HAL_TIM_PWM_Start+0x17c>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d018      	beq.n	800668a <HAL_TIM_PWM_Start+0x136>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a1d      	ldr	r2, [pc, #116]	@ (80066d4 <HAL_TIM_PWM_Start+0x180>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d013      	beq.n	800668a <HAL_TIM_PWM_Start+0x136>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a1c      	ldr	r2, [pc, #112]	@ (80066d8 <HAL_TIM_PWM_Start+0x184>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d00e      	beq.n	800668a <HAL_TIM_PWM_Start+0x136>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a16      	ldr	r2, [pc, #88]	@ (80066cc <HAL_TIM_PWM_Start+0x178>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d009      	beq.n	800668a <HAL_TIM_PWM_Start+0x136>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a18      	ldr	r2, [pc, #96]	@ (80066dc <HAL_TIM_PWM_Start+0x188>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d004      	beq.n	800668a <HAL_TIM_PWM_Start+0x136>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a16      	ldr	r2, [pc, #88]	@ (80066e0 <HAL_TIM_PWM_Start+0x18c>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d111      	bne.n	80066ae <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	f003 0307 	and.w	r3, r3, #7
 8006694:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2b06      	cmp	r3, #6
 800669a:	d010      	beq.n	80066be <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f042 0201 	orr.w	r2, r2, #1
 80066aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066ac:	e007      	b.n	80066be <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f042 0201 	orr.w	r2, r2, #1
 80066bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80066be:	2300      	movs	r3, #0
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3710      	adds	r7, #16
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}
 80066c8:	40010000 	.word	0x40010000
 80066cc:	40010400 	.word	0x40010400
 80066d0:	40000400 	.word	0x40000400
 80066d4:	40000800 	.word	0x40000800
 80066d8:	40000c00 	.word	0x40000c00
 80066dc:	40014000 	.word	0x40014000
 80066e0:	40001800 	.word	0x40001800

080066e4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b086      	sub	sp, #24
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d101      	bne.n	80066f8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	e097      	b.n	8006828 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066fe:	b2db      	uxtb	r3, r3
 8006700:	2b00      	cmp	r3, #0
 8006702:	d106      	bne.n	8006712 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f7fd f929 	bl	8003964 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2202      	movs	r2, #2
 8006716:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	6812      	ldr	r2, [r2, #0]
 8006724:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006728:	f023 0307 	bic.w	r3, r3, #7
 800672c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	3304      	adds	r3, #4
 8006736:	4619      	mov	r1, r3
 8006738:	4610      	mov	r0, r2
 800673a:	f000 fba9 	bl	8006e90 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	699b      	ldr	r3, [r3, #24]
 800674c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	6a1b      	ldr	r3, [r3, #32]
 8006754:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	697a      	ldr	r2, [r7, #20]
 800675c:	4313      	orrs	r3, r2
 800675e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006766:	f023 0303 	bic.w	r3, r3, #3
 800676a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	689a      	ldr	r2, [r3, #8]
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	699b      	ldr	r3, [r3, #24]
 8006774:	021b      	lsls	r3, r3, #8
 8006776:	4313      	orrs	r3, r2
 8006778:	693a      	ldr	r2, [r7, #16]
 800677a:	4313      	orrs	r3, r2
 800677c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006784:	f023 030c 	bic.w	r3, r3, #12
 8006788:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006790:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006794:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	68da      	ldr	r2, [r3, #12]
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	69db      	ldr	r3, [r3, #28]
 800679e:	021b      	lsls	r3, r3, #8
 80067a0:	4313      	orrs	r3, r2
 80067a2:	693a      	ldr	r2, [r7, #16]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	011a      	lsls	r2, r3, #4
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	6a1b      	ldr	r3, [r3, #32]
 80067b2:	031b      	lsls	r3, r3, #12
 80067b4:	4313      	orrs	r3, r2
 80067b6:	693a      	ldr	r2, [r7, #16]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80067c2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80067ca:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	685a      	ldr	r2, [r3, #4]
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	695b      	ldr	r3, [r3, #20]
 80067d4:	011b      	lsls	r3, r3, #4
 80067d6:	4313      	orrs	r3, r2
 80067d8:	68fa      	ldr	r2, [r7, #12]
 80067da:	4313      	orrs	r3, r2
 80067dc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	697a      	ldr	r2, [r7, #20]
 80067e4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	693a      	ldr	r2, [r7, #16]
 80067ec:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	68fa      	ldr	r2, [r7, #12]
 80067f4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2201      	movs	r2, #1
 80067fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2201      	movs	r2, #1
 8006802:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2201      	movs	r2, #1
 800680a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2201      	movs	r2, #1
 8006812:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2201      	movs	r2, #1
 800681a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2201      	movs	r2, #1
 8006822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006826:	2300      	movs	r3, #0
}
 8006828:	4618      	mov	r0, r3
 800682a:	3718      	adds	r7, #24
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}

08006830 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b084      	sub	sp, #16
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006840:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006848:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006850:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006858:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d110      	bne.n	8006882 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006860:	7bfb      	ldrb	r3, [r7, #15]
 8006862:	2b01      	cmp	r3, #1
 8006864:	d102      	bne.n	800686c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006866:	7b7b      	ldrb	r3, [r7, #13]
 8006868:	2b01      	cmp	r3, #1
 800686a:	d001      	beq.n	8006870 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800686c:	2301      	movs	r3, #1
 800686e:	e069      	b.n	8006944 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2202      	movs	r2, #2
 8006874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2202      	movs	r2, #2
 800687c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006880:	e031      	b.n	80068e6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	2b04      	cmp	r3, #4
 8006886:	d110      	bne.n	80068aa <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006888:	7bbb      	ldrb	r3, [r7, #14]
 800688a:	2b01      	cmp	r3, #1
 800688c:	d102      	bne.n	8006894 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800688e:	7b3b      	ldrb	r3, [r7, #12]
 8006890:	2b01      	cmp	r3, #1
 8006892:	d001      	beq.n	8006898 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	e055      	b.n	8006944 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2202      	movs	r2, #2
 800689c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2202      	movs	r2, #2
 80068a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80068a8:	e01d      	b.n	80068e6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80068aa:	7bfb      	ldrb	r3, [r7, #15]
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d108      	bne.n	80068c2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80068b0:	7bbb      	ldrb	r3, [r7, #14]
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d105      	bne.n	80068c2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80068b6:	7b7b      	ldrb	r3, [r7, #13]
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d102      	bne.n	80068c2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80068bc:	7b3b      	ldrb	r3, [r7, #12]
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d001      	beq.n	80068c6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e03e      	b.n	8006944 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2202      	movs	r2, #2
 80068ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2202      	movs	r2, #2
 80068d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2202      	movs	r2, #2
 80068da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2202      	movs	r2, #2
 80068e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d003      	beq.n	80068f4 <HAL_TIM_Encoder_Start+0xc4>
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	2b04      	cmp	r3, #4
 80068f0:	d008      	beq.n	8006904 <HAL_TIM_Encoder_Start+0xd4>
 80068f2:	e00f      	b.n	8006914 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2201      	movs	r2, #1
 80068fa:	2100      	movs	r1, #0
 80068fc:	4618      	mov	r0, r3
 80068fe:	f000 fdb7 	bl	8007470 <TIM_CCxChannelCmd>
      break;
 8006902:	e016      	b.n	8006932 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	2201      	movs	r2, #1
 800690a:	2104      	movs	r1, #4
 800690c:	4618      	mov	r0, r3
 800690e:	f000 fdaf 	bl	8007470 <TIM_CCxChannelCmd>
      break;
 8006912:	e00e      	b.n	8006932 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2201      	movs	r2, #1
 800691a:	2100      	movs	r1, #0
 800691c:	4618      	mov	r0, r3
 800691e:	f000 fda7 	bl	8007470 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2201      	movs	r2, #1
 8006928:	2104      	movs	r1, #4
 800692a:	4618      	mov	r0, r3
 800692c:	f000 fda0 	bl	8007470 <TIM_CCxChannelCmd>
      break;
 8006930:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f042 0201 	orr.w	r2, r2, #1
 8006940:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006942:	2300      	movs	r3, #0
}
 8006944:	4618      	mov	r0, r3
 8006946:	3710      	adds	r7, #16
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	691b      	ldr	r3, [r3, #16]
 8006962:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	f003 0302 	and.w	r3, r3, #2
 800696a:	2b00      	cmp	r3, #0
 800696c:	d020      	beq.n	80069b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f003 0302 	and.w	r3, r3, #2
 8006974:	2b00      	cmp	r3, #0
 8006976:	d01b      	beq.n	80069b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f06f 0202 	mvn.w	r2, #2
 8006980:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2201      	movs	r2, #1
 8006986:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	699b      	ldr	r3, [r3, #24]
 800698e:	f003 0303 	and.w	r3, r3, #3
 8006992:	2b00      	cmp	r3, #0
 8006994:	d003      	beq.n	800699e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 fa5b 	bl	8006e52 <HAL_TIM_IC_CaptureCallback>
 800699c:	e005      	b.n	80069aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 fa4d 	bl	8006e3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 fa5e 	bl	8006e66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	f003 0304 	and.w	r3, r3, #4
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d020      	beq.n	80069fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f003 0304 	and.w	r3, r3, #4
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d01b      	beq.n	80069fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f06f 0204 	mvn.w	r2, #4
 80069cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2202      	movs	r2, #2
 80069d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	699b      	ldr	r3, [r3, #24]
 80069da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d003      	beq.n	80069ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 fa35 	bl	8006e52 <HAL_TIM_IC_CaptureCallback>
 80069e8:	e005      	b.n	80069f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f000 fa27 	bl	8006e3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f000 fa38 	bl	8006e66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	f003 0308 	and.w	r3, r3, #8
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d020      	beq.n	8006a48 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f003 0308 	and.w	r3, r3, #8
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d01b      	beq.n	8006a48 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f06f 0208 	mvn.w	r2, #8
 8006a18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2204      	movs	r2, #4
 8006a1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	69db      	ldr	r3, [r3, #28]
 8006a26:	f003 0303 	and.w	r3, r3, #3
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d003      	beq.n	8006a36 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 fa0f 	bl	8006e52 <HAL_TIM_IC_CaptureCallback>
 8006a34:	e005      	b.n	8006a42 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f000 fa01 	bl	8006e3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f000 fa12 	bl	8006e66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	f003 0310 	and.w	r3, r3, #16
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d020      	beq.n	8006a94 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f003 0310 	and.w	r3, r3, #16
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d01b      	beq.n	8006a94 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f06f 0210 	mvn.w	r2, #16
 8006a64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2208      	movs	r2, #8
 8006a6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	69db      	ldr	r3, [r3, #28]
 8006a72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d003      	beq.n	8006a82 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 f9e9 	bl	8006e52 <HAL_TIM_IC_CaptureCallback>
 8006a80:	e005      	b.n	8006a8e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f000 f9db 	bl	8006e3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 f9ec 	bl	8006e66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d00c      	beq.n	8006ab8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f003 0301 	and.w	r3, r3, #1
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d007      	beq.n	8006ab8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f06f 0201 	mvn.w	r2, #1
 8006ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f7fa fcaa 	bl	800140c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d00c      	beq.n	8006adc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d007      	beq.n	8006adc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006ad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f000 fdc8 	bl	800766c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00c      	beq.n	8006b00 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d007      	beq.n	8006b00 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006af8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f000 f9bd 	bl	8006e7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	f003 0320 	and.w	r3, r3, #32
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d00c      	beq.n	8006b24 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f003 0320 	and.w	r3, r3, #32
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d007      	beq.n	8006b24 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f06f 0220 	mvn.w	r2, #32
 8006b1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f000 fd9a 	bl	8007658 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b24:	bf00      	nop
 8006b26:	3710      	adds	r7, #16
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b086      	sub	sp, #24
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	60f8      	str	r0, [r7, #12]
 8006b34:	60b9      	str	r1, [r7, #8]
 8006b36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d101      	bne.n	8006b4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006b46:	2302      	movs	r3, #2
 8006b48:	e0ae      	b.n	8006ca8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2b0c      	cmp	r3, #12
 8006b56:	f200 809f 	bhi.w	8006c98 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006b5a:	a201      	add	r2, pc, #4	@ (adr r2, 8006b60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b60:	08006b95 	.word	0x08006b95
 8006b64:	08006c99 	.word	0x08006c99
 8006b68:	08006c99 	.word	0x08006c99
 8006b6c:	08006c99 	.word	0x08006c99
 8006b70:	08006bd5 	.word	0x08006bd5
 8006b74:	08006c99 	.word	0x08006c99
 8006b78:	08006c99 	.word	0x08006c99
 8006b7c:	08006c99 	.word	0x08006c99
 8006b80:	08006c17 	.word	0x08006c17
 8006b84:	08006c99 	.word	0x08006c99
 8006b88:	08006c99 	.word	0x08006c99
 8006b8c:	08006c99 	.word	0x08006c99
 8006b90:	08006c57 	.word	0x08006c57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	68b9      	ldr	r1, [r7, #8]
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f000 fa1e 	bl	8006fdc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	699a      	ldr	r2, [r3, #24]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f042 0208 	orr.w	r2, r2, #8
 8006bae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	699a      	ldr	r2, [r3, #24]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f022 0204 	bic.w	r2, r2, #4
 8006bbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	6999      	ldr	r1, [r3, #24]
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	691a      	ldr	r2, [r3, #16]
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	430a      	orrs	r2, r1
 8006bd0:	619a      	str	r2, [r3, #24]
      break;
 8006bd2:	e064      	b.n	8006c9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	68b9      	ldr	r1, [r7, #8]
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f000 fa6e 	bl	80070bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	699a      	ldr	r2, [r3, #24]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006bee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	699a      	ldr	r2, [r3, #24]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006bfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	6999      	ldr	r1, [r3, #24]
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	691b      	ldr	r3, [r3, #16]
 8006c0a:	021a      	lsls	r2, r3, #8
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	430a      	orrs	r2, r1
 8006c12:	619a      	str	r2, [r3, #24]
      break;
 8006c14:	e043      	b.n	8006c9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	68b9      	ldr	r1, [r7, #8]
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f000 fac3 	bl	80071a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	69da      	ldr	r2, [r3, #28]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f042 0208 	orr.w	r2, r2, #8
 8006c30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	69da      	ldr	r2, [r3, #28]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f022 0204 	bic.w	r2, r2, #4
 8006c40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	69d9      	ldr	r1, [r3, #28]
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	691a      	ldr	r2, [r3, #16]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	430a      	orrs	r2, r1
 8006c52:	61da      	str	r2, [r3, #28]
      break;
 8006c54:	e023      	b.n	8006c9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	68b9      	ldr	r1, [r7, #8]
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	f000 fb17 	bl	8007290 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	69da      	ldr	r2, [r3, #28]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	69da      	ldr	r2, [r3, #28]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	69d9      	ldr	r1, [r3, #28]
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	691b      	ldr	r3, [r3, #16]
 8006c8c:	021a      	lsls	r2, r3, #8
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	430a      	orrs	r2, r1
 8006c94:	61da      	str	r2, [r3, #28]
      break;
 8006c96:	e002      	b.n	8006c9e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	75fb      	strb	r3, [r7, #23]
      break;
 8006c9c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006ca6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3718      	adds	r7, #24
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}

08006cb0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b084      	sub	sp, #16
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d101      	bne.n	8006ccc <HAL_TIM_ConfigClockSource+0x1c>
 8006cc8:	2302      	movs	r3, #2
 8006cca:	e0b4      	b.n	8006e36 <HAL_TIM_ConfigClockSource+0x186>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2202      	movs	r2, #2
 8006cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006cea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006cf2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	68ba      	ldr	r2, [r7, #8]
 8006cfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d04:	d03e      	beq.n	8006d84 <HAL_TIM_ConfigClockSource+0xd4>
 8006d06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d0a:	f200 8087 	bhi.w	8006e1c <HAL_TIM_ConfigClockSource+0x16c>
 8006d0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d12:	f000 8086 	beq.w	8006e22 <HAL_TIM_ConfigClockSource+0x172>
 8006d16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d1a:	d87f      	bhi.n	8006e1c <HAL_TIM_ConfigClockSource+0x16c>
 8006d1c:	2b70      	cmp	r3, #112	@ 0x70
 8006d1e:	d01a      	beq.n	8006d56 <HAL_TIM_ConfigClockSource+0xa6>
 8006d20:	2b70      	cmp	r3, #112	@ 0x70
 8006d22:	d87b      	bhi.n	8006e1c <HAL_TIM_ConfigClockSource+0x16c>
 8006d24:	2b60      	cmp	r3, #96	@ 0x60
 8006d26:	d050      	beq.n	8006dca <HAL_TIM_ConfigClockSource+0x11a>
 8006d28:	2b60      	cmp	r3, #96	@ 0x60
 8006d2a:	d877      	bhi.n	8006e1c <HAL_TIM_ConfigClockSource+0x16c>
 8006d2c:	2b50      	cmp	r3, #80	@ 0x50
 8006d2e:	d03c      	beq.n	8006daa <HAL_TIM_ConfigClockSource+0xfa>
 8006d30:	2b50      	cmp	r3, #80	@ 0x50
 8006d32:	d873      	bhi.n	8006e1c <HAL_TIM_ConfigClockSource+0x16c>
 8006d34:	2b40      	cmp	r3, #64	@ 0x40
 8006d36:	d058      	beq.n	8006dea <HAL_TIM_ConfigClockSource+0x13a>
 8006d38:	2b40      	cmp	r3, #64	@ 0x40
 8006d3a:	d86f      	bhi.n	8006e1c <HAL_TIM_ConfigClockSource+0x16c>
 8006d3c:	2b30      	cmp	r3, #48	@ 0x30
 8006d3e:	d064      	beq.n	8006e0a <HAL_TIM_ConfigClockSource+0x15a>
 8006d40:	2b30      	cmp	r3, #48	@ 0x30
 8006d42:	d86b      	bhi.n	8006e1c <HAL_TIM_ConfigClockSource+0x16c>
 8006d44:	2b20      	cmp	r3, #32
 8006d46:	d060      	beq.n	8006e0a <HAL_TIM_ConfigClockSource+0x15a>
 8006d48:	2b20      	cmp	r3, #32
 8006d4a:	d867      	bhi.n	8006e1c <HAL_TIM_ConfigClockSource+0x16c>
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d05c      	beq.n	8006e0a <HAL_TIM_ConfigClockSource+0x15a>
 8006d50:	2b10      	cmp	r3, #16
 8006d52:	d05a      	beq.n	8006e0a <HAL_TIM_ConfigClockSource+0x15a>
 8006d54:	e062      	b.n	8006e1c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d66:	f000 fb63 	bl	8007430 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006d78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	68ba      	ldr	r2, [r7, #8]
 8006d80:	609a      	str	r2, [r3, #8]
      break;
 8006d82:	e04f      	b.n	8006e24 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d94:	f000 fb4c 	bl	8007430 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	689a      	ldr	r2, [r3, #8]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006da6:	609a      	str	r2, [r3, #8]
      break;
 8006da8:	e03c      	b.n	8006e24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006db6:	461a      	mov	r2, r3
 8006db8:	f000 fac0 	bl	800733c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2150      	movs	r1, #80	@ 0x50
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f000 fb19 	bl	80073fa <TIM_ITRx_SetConfig>
      break;
 8006dc8:	e02c      	b.n	8006e24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	f000 fadf 	bl	800739a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2160      	movs	r1, #96	@ 0x60
 8006de2:	4618      	mov	r0, r3
 8006de4:	f000 fb09 	bl	80073fa <TIM_ITRx_SetConfig>
      break;
 8006de8:	e01c      	b.n	8006e24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006df6:	461a      	mov	r2, r3
 8006df8:	f000 faa0 	bl	800733c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	2140      	movs	r1, #64	@ 0x40
 8006e02:	4618      	mov	r0, r3
 8006e04:	f000 faf9 	bl	80073fa <TIM_ITRx_SetConfig>
      break;
 8006e08:	e00c      	b.n	8006e24 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4619      	mov	r1, r3
 8006e14:	4610      	mov	r0, r2
 8006e16:	f000 faf0 	bl	80073fa <TIM_ITRx_SetConfig>
      break;
 8006e1a:	e003      	b.n	8006e24 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	73fb      	strb	r3, [r7, #15]
      break;
 8006e20:	e000      	b.n	8006e24 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006e22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3710      	adds	r7, #16
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}

08006e3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e3e:	b480      	push	{r7}
 8006e40:	b083      	sub	sp, #12
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e46:	bf00      	nop
 8006e48:	370c      	adds	r7, #12
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr

08006e52 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e52:	b480      	push	{r7}
 8006e54:	b083      	sub	sp, #12
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e5a:	bf00      	nop
 8006e5c:	370c      	adds	r7, #12
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e64:	4770      	bx	lr

08006e66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e66:	b480      	push	{r7}
 8006e68:	b083      	sub	sp, #12
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e6e:	bf00      	nop
 8006e70:	370c      	adds	r7, #12
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr

08006e7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e7a:	b480      	push	{r7}
 8006e7c:	b083      	sub	sp, #12
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e82:	bf00      	nop
 8006e84:	370c      	adds	r7, #12
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr
	...

08006e90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	4a43      	ldr	r2, [pc, #268]	@ (8006fb0 <TIM_Base_SetConfig+0x120>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d013      	beq.n	8006ed0 <TIM_Base_SetConfig+0x40>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eae:	d00f      	beq.n	8006ed0 <TIM_Base_SetConfig+0x40>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a40      	ldr	r2, [pc, #256]	@ (8006fb4 <TIM_Base_SetConfig+0x124>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d00b      	beq.n	8006ed0 <TIM_Base_SetConfig+0x40>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	4a3f      	ldr	r2, [pc, #252]	@ (8006fb8 <TIM_Base_SetConfig+0x128>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d007      	beq.n	8006ed0 <TIM_Base_SetConfig+0x40>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	4a3e      	ldr	r2, [pc, #248]	@ (8006fbc <TIM_Base_SetConfig+0x12c>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d003      	beq.n	8006ed0 <TIM_Base_SetConfig+0x40>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	4a3d      	ldr	r2, [pc, #244]	@ (8006fc0 <TIM_Base_SetConfig+0x130>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d108      	bne.n	8006ee2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ed6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	68fa      	ldr	r2, [r7, #12]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	4a32      	ldr	r2, [pc, #200]	@ (8006fb0 <TIM_Base_SetConfig+0x120>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d02b      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ef0:	d027      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	4a2f      	ldr	r2, [pc, #188]	@ (8006fb4 <TIM_Base_SetConfig+0x124>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d023      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4a2e      	ldr	r2, [pc, #184]	@ (8006fb8 <TIM_Base_SetConfig+0x128>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d01f      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	4a2d      	ldr	r2, [pc, #180]	@ (8006fbc <TIM_Base_SetConfig+0x12c>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d01b      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4a2c      	ldr	r2, [pc, #176]	@ (8006fc0 <TIM_Base_SetConfig+0x130>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d017      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	4a2b      	ldr	r2, [pc, #172]	@ (8006fc4 <TIM_Base_SetConfig+0x134>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d013      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	4a2a      	ldr	r2, [pc, #168]	@ (8006fc8 <TIM_Base_SetConfig+0x138>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d00f      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	4a29      	ldr	r2, [pc, #164]	@ (8006fcc <TIM_Base_SetConfig+0x13c>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d00b      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a28      	ldr	r2, [pc, #160]	@ (8006fd0 <TIM_Base_SetConfig+0x140>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d007      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4a27      	ldr	r2, [pc, #156]	@ (8006fd4 <TIM_Base_SetConfig+0x144>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d003      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4a26      	ldr	r2, [pc, #152]	@ (8006fd8 <TIM_Base_SetConfig+0x148>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d108      	bne.n	8006f54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	68fa      	ldr	r2, [r7, #12]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	689a      	ldr	r2, [r3, #8]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	4a0e      	ldr	r2, [pc, #56]	@ (8006fb0 <TIM_Base_SetConfig+0x120>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d003      	beq.n	8006f82 <TIM_Base_SetConfig+0xf2>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	4a10      	ldr	r2, [pc, #64]	@ (8006fc0 <TIM_Base_SetConfig+0x130>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d103      	bne.n	8006f8a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	691a      	ldr	r2, [r3, #16]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f043 0204 	orr.w	r2, r3, #4
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	68fa      	ldr	r2, [r7, #12]
 8006fa0:	601a      	str	r2, [r3, #0]
}
 8006fa2:	bf00      	nop
 8006fa4:	3714      	adds	r7, #20
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr
 8006fae:	bf00      	nop
 8006fb0:	40010000 	.word	0x40010000
 8006fb4:	40000400 	.word	0x40000400
 8006fb8:	40000800 	.word	0x40000800
 8006fbc:	40000c00 	.word	0x40000c00
 8006fc0:	40010400 	.word	0x40010400
 8006fc4:	40014000 	.word	0x40014000
 8006fc8:	40014400 	.word	0x40014400
 8006fcc:	40014800 	.word	0x40014800
 8006fd0:	40001800 	.word	0x40001800
 8006fd4:	40001c00 	.word	0x40001c00
 8006fd8:	40002000 	.word	0x40002000

08006fdc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b087      	sub	sp, #28
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a1b      	ldr	r3, [r3, #32]
 8006fea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6a1b      	ldr	r3, [r3, #32]
 8006ff0:	f023 0201 	bic.w	r2, r3, #1
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	699b      	ldr	r3, [r3, #24]
 8007002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800700a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f023 0303 	bic.w	r3, r3, #3
 8007012:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	4313      	orrs	r3, r2
 800701c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	f023 0302 	bic.w	r3, r3, #2
 8007024:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	697a      	ldr	r2, [r7, #20]
 800702c:	4313      	orrs	r3, r2
 800702e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a20      	ldr	r2, [pc, #128]	@ (80070b4 <TIM_OC1_SetConfig+0xd8>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d003      	beq.n	8007040 <TIM_OC1_SetConfig+0x64>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a1f      	ldr	r2, [pc, #124]	@ (80070b8 <TIM_OC1_SetConfig+0xdc>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d10c      	bne.n	800705a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	f023 0308 	bic.w	r3, r3, #8
 8007046:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	697a      	ldr	r2, [r7, #20]
 800704e:	4313      	orrs	r3, r2
 8007050:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	f023 0304 	bic.w	r3, r3, #4
 8007058:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a15      	ldr	r2, [pc, #84]	@ (80070b4 <TIM_OC1_SetConfig+0xd8>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d003      	beq.n	800706a <TIM_OC1_SetConfig+0x8e>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	4a14      	ldr	r2, [pc, #80]	@ (80070b8 <TIM_OC1_SetConfig+0xdc>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d111      	bne.n	800708e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007070:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007072:	693b      	ldr	r3, [r7, #16]
 8007074:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007078:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	695b      	ldr	r3, [r3, #20]
 800707e:	693a      	ldr	r2, [r7, #16]
 8007080:	4313      	orrs	r3, r2
 8007082:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	699b      	ldr	r3, [r3, #24]
 8007088:	693a      	ldr	r2, [r7, #16]
 800708a:	4313      	orrs	r3, r2
 800708c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	693a      	ldr	r2, [r7, #16]
 8007092:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	68fa      	ldr	r2, [r7, #12]
 8007098:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	685a      	ldr	r2, [r3, #4]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	697a      	ldr	r2, [r7, #20]
 80070a6:	621a      	str	r2, [r3, #32]
}
 80070a8:	bf00      	nop
 80070aa:	371c      	adds	r7, #28
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr
 80070b4:	40010000 	.word	0x40010000
 80070b8:	40010400 	.word	0x40010400

080070bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070bc:	b480      	push	{r7}
 80070be:	b087      	sub	sp, #28
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
 80070c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6a1b      	ldr	r3, [r3, #32]
 80070ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6a1b      	ldr	r3, [r3, #32]
 80070d0:	f023 0210 	bic.w	r2, r3, #16
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	699b      	ldr	r3, [r3, #24]
 80070e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	021b      	lsls	r3, r3, #8
 80070fa:	68fa      	ldr	r2, [r7, #12]
 80070fc:	4313      	orrs	r3, r2
 80070fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	f023 0320 	bic.w	r3, r3, #32
 8007106:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	011b      	lsls	r3, r3, #4
 800710e:	697a      	ldr	r2, [r7, #20]
 8007110:	4313      	orrs	r3, r2
 8007112:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	4a22      	ldr	r2, [pc, #136]	@ (80071a0 <TIM_OC2_SetConfig+0xe4>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d003      	beq.n	8007124 <TIM_OC2_SetConfig+0x68>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	4a21      	ldr	r2, [pc, #132]	@ (80071a4 <TIM_OC2_SetConfig+0xe8>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d10d      	bne.n	8007140 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800712a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	68db      	ldr	r3, [r3, #12]
 8007130:	011b      	lsls	r3, r3, #4
 8007132:	697a      	ldr	r2, [r7, #20]
 8007134:	4313      	orrs	r3, r2
 8007136:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800713e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a17      	ldr	r2, [pc, #92]	@ (80071a0 <TIM_OC2_SetConfig+0xe4>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d003      	beq.n	8007150 <TIM_OC2_SetConfig+0x94>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a16      	ldr	r2, [pc, #88]	@ (80071a4 <TIM_OC2_SetConfig+0xe8>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d113      	bne.n	8007178 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007150:	693b      	ldr	r3, [r7, #16]
 8007152:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007156:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800715e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	695b      	ldr	r3, [r3, #20]
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	693a      	ldr	r2, [r7, #16]
 8007168:	4313      	orrs	r3, r2
 800716a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	699b      	ldr	r3, [r3, #24]
 8007170:	009b      	lsls	r3, r3, #2
 8007172:	693a      	ldr	r2, [r7, #16]
 8007174:	4313      	orrs	r3, r2
 8007176:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	693a      	ldr	r2, [r7, #16]
 800717c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	68fa      	ldr	r2, [r7, #12]
 8007182:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	685a      	ldr	r2, [r3, #4]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	697a      	ldr	r2, [r7, #20]
 8007190:	621a      	str	r2, [r3, #32]
}
 8007192:	bf00      	nop
 8007194:	371c      	adds	r7, #28
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop
 80071a0:	40010000 	.word	0x40010000
 80071a4:	40010400 	.word	0x40010400

080071a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b087      	sub	sp, #28
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a1b      	ldr	r3, [r3, #32]
 80071b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6a1b      	ldr	r3, [r3, #32]
 80071bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	69db      	ldr	r3, [r3, #28]
 80071ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f023 0303 	bic.w	r3, r3, #3
 80071de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	68fa      	ldr	r2, [r7, #12]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80071f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	021b      	lsls	r3, r3, #8
 80071f8:	697a      	ldr	r2, [r7, #20]
 80071fa:	4313      	orrs	r3, r2
 80071fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	4a21      	ldr	r2, [pc, #132]	@ (8007288 <TIM_OC3_SetConfig+0xe0>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d003      	beq.n	800720e <TIM_OC3_SetConfig+0x66>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	4a20      	ldr	r2, [pc, #128]	@ (800728c <TIM_OC3_SetConfig+0xe4>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d10d      	bne.n	800722a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007214:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	68db      	ldr	r3, [r3, #12]
 800721a:	021b      	lsls	r3, r3, #8
 800721c:	697a      	ldr	r2, [r7, #20]
 800721e:	4313      	orrs	r3, r2
 8007220:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007228:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4a16      	ldr	r2, [pc, #88]	@ (8007288 <TIM_OC3_SetConfig+0xe0>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d003      	beq.n	800723a <TIM_OC3_SetConfig+0x92>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	4a15      	ldr	r2, [pc, #84]	@ (800728c <TIM_OC3_SetConfig+0xe4>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d113      	bne.n	8007262 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007240:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007248:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	695b      	ldr	r3, [r3, #20]
 800724e:	011b      	lsls	r3, r3, #4
 8007250:	693a      	ldr	r2, [r7, #16]
 8007252:	4313      	orrs	r3, r2
 8007254:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	699b      	ldr	r3, [r3, #24]
 800725a:	011b      	lsls	r3, r3, #4
 800725c:	693a      	ldr	r2, [r7, #16]
 800725e:	4313      	orrs	r3, r2
 8007260:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	693a      	ldr	r2, [r7, #16]
 8007266:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	68fa      	ldr	r2, [r7, #12]
 800726c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	685a      	ldr	r2, [r3, #4]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	697a      	ldr	r2, [r7, #20]
 800727a:	621a      	str	r2, [r3, #32]
}
 800727c:	bf00      	nop
 800727e:	371c      	adds	r7, #28
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr
 8007288:	40010000 	.word	0x40010000
 800728c:	40010400 	.word	0x40010400

08007290 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007290:	b480      	push	{r7}
 8007292:	b087      	sub	sp, #28
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6a1b      	ldr	r3, [r3, #32]
 800729e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6a1b      	ldr	r3, [r3, #32]
 80072a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	69db      	ldr	r3, [r3, #28]
 80072b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	021b      	lsls	r3, r3, #8
 80072ce:	68fa      	ldr	r2, [r7, #12]
 80072d0:	4313      	orrs	r3, r2
 80072d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80072da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	031b      	lsls	r3, r3, #12
 80072e2:	693a      	ldr	r2, [r7, #16]
 80072e4:	4313      	orrs	r3, r2
 80072e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	4a12      	ldr	r2, [pc, #72]	@ (8007334 <TIM_OC4_SetConfig+0xa4>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d003      	beq.n	80072f8 <TIM_OC4_SetConfig+0x68>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	4a11      	ldr	r2, [pc, #68]	@ (8007338 <TIM_OC4_SetConfig+0xa8>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d109      	bne.n	800730c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80072fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	695b      	ldr	r3, [r3, #20]
 8007304:	019b      	lsls	r3, r3, #6
 8007306:	697a      	ldr	r2, [r7, #20]
 8007308:	4313      	orrs	r3, r2
 800730a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	697a      	ldr	r2, [r7, #20]
 8007310:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	68fa      	ldr	r2, [r7, #12]
 8007316:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	685a      	ldr	r2, [r3, #4]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	693a      	ldr	r2, [r7, #16]
 8007324:	621a      	str	r2, [r3, #32]
}
 8007326:	bf00      	nop
 8007328:	371c      	adds	r7, #28
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr
 8007332:	bf00      	nop
 8007334:	40010000 	.word	0x40010000
 8007338:	40010400 	.word	0x40010400

0800733c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800733c:	b480      	push	{r7}
 800733e:	b087      	sub	sp, #28
 8007340:	af00      	add	r7, sp, #0
 8007342:	60f8      	str	r0, [r7, #12]
 8007344:	60b9      	str	r1, [r7, #8]
 8007346:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	6a1b      	ldr	r3, [r3, #32]
 800734c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6a1b      	ldr	r3, [r3, #32]
 8007352:	f023 0201 	bic.w	r2, r3, #1
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	699b      	ldr	r3, [r3, #24]
 800735e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007366:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	011b      	lsls	r3, r3, #4
 800736c:	693a      	ldr	r2, [r7, #16]
 800736e:	4313      	orrs	r3, r2
 8007370:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	f023 030a 	bic.w	r3, r3, #10
 8007378:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800737a:	697a      	ldr	r2, [r7, #20]
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	4313      	orrs	r3, r2
 8007380:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	693a      	ldr	r2, [r7, #16]
 8007386:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	697a      	ldr	r2, [r7, #20]
 800738c:	621a      	str	r2, [r3, #32]
}
 800738e:	bf00      	nop
 8007390:	371c      	adds	r7, #28
 8007392:	46bd      	mov	sp, r7
 8007394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007398:	4770      	bx	lr

0800739a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800739a:	b480      	push	{r7}
 800739c:	b087      	sub	sp, #28
 800739e:	af00      	add	r7, sp, #0
 80073a0:	60f8      	str	r0, [r7, #12]
 80073a2:	60b9      	str	r1, [r7, #8]
 80073a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	6a1b      	ldr	r3, [r3, #32]
 80073aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	6a1b      	ldr	r3, [r3, #32]
 80073b0:	f023 0210 	bic.w	r2, r3, #16
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	699b      	ldr	r3, [r3, #24]
 80073bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80073c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	031b      	lsls	r3, r3, #12
 80073ca:	693a      	ldr	r2, [r7, #16]
 80073cc:	4313      	orrs	r3, r2
 80073ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80073d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	011b      	lsls	r3, r3, #4
 80073dc:	697a      	ldr	r2, [r7, #20]
 80073de:	4313      	orrs	r3, r2
 80073e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	693a      	ldr	r2, [r7, #16]
 80073e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	697a      	ldr	r2, [r7, #20]
 80073ec:	621a      	str	r2, [r3, #32]
}
 80073ee:	bf00      	nop
 80073f0:	371c      	adds	r7, #28
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr

080073fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80073fa:	b480      	push	{r7}
 80073fc:	b085      	sub	sp, #20
 80073fe:	af00      	add	r7, sp, #0
 8007400:	6078      	str	r0, [r7, #4]
 8007402:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007410:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007412:	683a      	ldr	r2, [r7, #0]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	4313      	orrs	r3, r2
 8007418:	f043 0307 	orr.w	r3, r3, #7
 800741c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	609a      	str	r2, [r3, #8]
}
 8007424:	bf00      	nop
 8007426:	3714      	adds	r7, #20
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007430:	b480      	push	{r7}
 8007432:	b087      	sub	sp, #28
 8007434:	af00      	add	r7, sp, #0
 8007436:	60f8      	str	r0, [r7, #12]
 8007438:	60b9      	str	r1, [r7, #8]
 800743a:	607a      	str	r2, [r7, #4]
 800743c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800744a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	021a      	lsls	r2, r3, #8
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	431a      	orrs	r2, r3
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	4313      	orrs	r3, r2
 8007458:	697a      	ldr	r2, [r7, #20]
 800745a:	4313      	orrs	r3, r2
 800745c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	697a      	ldr	r2, [r7, #20]
 8007462:	609a      	str	r2, [r3, #8]
}
 8007464:	bf00      	nop
 8007466:	371c      	adds	r7, #28
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007470:	b480      	push	{r7}
 8007472:	b087      	sub	sp, #28
 8007474:	af00      	add	r7, sp, #0
 8007476:	60f8      	str	r0, [r7, #12]
 8007478:	60b9      	str	r1, [r7, #8]
 800747a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	f003 031f 	and.w	r3, r3, #31
 8007482:	2201      	movs	r2, #1
 8007484:	fa02 f303 	lsl.w	r3, r2, r3
 8007488:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	6a1a      	ldr	r2, [r3, #32]
 800748e:	697b      	ldr	r3, [r7, #20]
 8007490:	43db      	mvns	r3, r3
 8007492:	401a      	ands	r2, r3
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	6a1a      	ldr	r2, [r3, #32]
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	f003 031f 	and.w	r3, r3, #31
 80074a2:	6879      	ldr	r1, [r7, #4]
 80074a4:	fa01 f303 	lsl.w	r3, r1, r3
 80074a8:	431a      	orrs	r2, r3
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	621a      	str	r2, [r3, #32]
}
 80074ae:	bf00      	nop
 80074b0:	371c      	adds	r7, #28
 80074b2:	46bd      	mov	sp, r7
 80074b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b8:	4770      	bx	lr
	...

080074bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074bc:	b480      	push	{r7}
 80074be:	b085      	sub	sp, #20
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
 80074c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d101      	bne.n	80074d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074d0:	2302      	movs	r3, #2
 80074d2:	e05a      	b.n	800758a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2201      	movs	r2, #1
 80074d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2202      	movs	r2, #2
 80074e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	689b      	ldr	r3, [r3, #8]
 80074f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68fa      	ldr	r2, [r7, #12]
 8007502:	4313      	orrs	r3, r2
 8007504:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	68fa      	ldr	r2, [r7, #12]
 800750c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a21      	ldr	r2, [pc, #132]	@ (8007598 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d022      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007520:	d01d      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a1d      	ldr	r2, [pc, #116]	@ (800759c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d018      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a1b      	ldr	r2, [pc, #108]	@ (80075a0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d013      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a1a      	ldr	r2, [pc, #104]	@ (80075a4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d00e      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a18      	ldr	r2, [pc, #96]	@ (80075a8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d009      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a17      	ldr	r2, [pc, #92]	@ (80075ac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d004      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a15      	ldr	r2, [pc, #84]	@ (80075b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d10c      	bne.n	8007578 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007564:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	68ba      	ldr	r2, [r7, #8]
 800756c:	4313      	orrs	r3, r2
 800756e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	68ba      	ldr	r2, [r7, #8]
 8007576:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2201      	movs	r2, #1
 800757c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3714      	adds	r7, #20
 800758e:	46bd      	mov	sp, r7
 8007590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007594:	4770      	bx	lr
 8007596:	bf00      	nop
 8007598:	40010000 	.word	0x40010000
 800759c:	40000400 	.word	0x40000400
 80075a0:	40000800 	.word	0x40000800
 80075a4:	40000c00 	.word	0x40000c00
 80075a8:	40010400 	.word	0x40010400
 80075ac:	40014000 	.word	0x40014000
 80075b0:	40001800 	.word	0x40001800

080075b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b085      	sub	sp, #20
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
 80075bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80075be:	2300      	movs	r3, #0
 80075c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d101      	bne.n	80075d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80075cc:	2302      	movs	r3, #2
 80075ce:	e03d      	b.n	800764c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	4313      	orrs	r3, r2
 80075e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	4313      	orrs	r3, r2
 8007600:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4313      	orrs	r3, r2
 800760e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	4313      	orrs	r3, r2
 800761c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	695b      	ldr	r3, [r3, #20]
 8007628:	4313      	orrs	r3, r2
 800762a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	69db      	ldr	r3, [r3, #28]
 8007636:	4313      	orrs	r3, r2
 8007638:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	68fa      	ldr	r2, [r7, #12]
 8007640:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2200      	movs	r2, #0
 8007646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800764a:	2300      	movs	r3, #0
}
 800764c:	4618      	mov	r0, r3
 800764e:	3714      	adds	r7, #20
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr

08007658 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007658:	b480      	push	{r7}
 800765a:	b083      	sub	sp, #12
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007660:	bf00      	nop
 8007662:	370c      	adds	r7, #12
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr

0800766c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007674:	bf00      	nop
 8007676:	370c      	adds	r7, #12
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr

08007680 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b082      	sub	sp, #8
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d101      	bne.n	8007692 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	e042      	b.n	8007718 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007698:	b2db      	uxtb	r3, r3
 800769a:	2b00      	cmp	r3, #0
 800769c:	d106      	bne.n	80076ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f7fc faea 	bl	8003c80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2224      	movs	r2, #36	@ 0x24
 80076b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	68da      	ldr	r2, [r3, #12]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80076c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f000 fdd3 	bl	8008270 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	691a      	ldr	r2, [r3, #16]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80076d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	695a      	ldr	r2, [r3, #20]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80076e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	68da      	ldr	r2, [r3, #12]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80076f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2200      	movs	r2, #0
 80076fe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2220      	movs	r2, #32
 8007704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2220      	movs	r2, #32
 800770c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2200      	movs	r2, #0
 8007714:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007716:	2300      	movs	r3, #0
}
 8007718:	4618      	mov	r0, r3
 800771a:	3708      	adds	r7, #8
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}

08007720 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b08a      	sub	sp, #40	@ 0x28
 8007724:	af02      	add	r7, sp, #8
 8007726:	60f8      	str	r0, [r7, #12]
 8007728:	60b9      	str	r1, [r7, #8]
 800772a:	603b      	str	r3, [r7, #0]
 800772c:	4613      	mov	r3, r2
 800772e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007730:	2300      	movs	r3, #0
 8007732:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800773a:	b2db      	uxtb	r3, r3
 800773c:	2b20      	cmp	r3, #32
 800773e:	d175      	bne.n	800782c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d002      	beq.n	800774c <HAL_UART_Transmit+0x2c>
 8007746:	88fb      	ldrh	r3, [r7, #6]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d101      	bne.n	8007750 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	e06e      	b.n	800782e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2200      	movs	r2, #0
 8007754:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2221      	movs	r2, #33	@ 0x21
 800775a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800775e:	f7fc fc83 	bl	8004068 <HAL_GetTick>
 8007762:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	88fa      	ldrh	r2, [r7, #6]
 8007768:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	88fa      	ldrh	r2, [r7, #6]
 800776e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007778:	d108      	bne.n	800778c <HAL_UART_Transmit+0x6c>
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	691b      	ldr	r3, [r3, #16]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d104      	bne.n	800778c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007782:	2300      	movs	r3, #0
 8007784:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	61bb      	str	r3, [r7, #24]
 800778a:	e003      	b.n	8007794 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007790:	2300      	movs	r3, #0
 8007792:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007794:	e02e      	b.n	80077f4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	9300      	str	r3, [sp, #0]
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	2200      	movs	r2, #0
 800779e:	2180      	movs	r1, #128	@ 0x80
 80077a0:	68f8      	ldr	r0, [r7, #12]
 80077a2:	f000 fb37 	bl	8007e14 <UART_WaitOnFlagUntilTimeout>
 80077a6:	4603      	mov	r3, r0
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d005      	beq.n	80077b8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2220      	movs	r2, #32
 80077b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80077b4:	2303      	movs	r3, #3
 80077b6:	e03a      	b.n	800782e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80077b8:	69fb      	ldr	r3, [r7, #28]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d10b      	bne.n	80077d6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	881b      	ldrh	r3, [r3, #0]
 80077c2:	461a      	mov	r2, r3
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80077ce:	69bb      	ldr	r3, [r7, #24]
 80077d0:	3302      	adds	r3, #2
 80077d2:	61bb      	str	r3, [r7, #24]
 80077d4:	e007      	b.n	80077e6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80077d6:	69fb      	ldr	r3, [r7, #28]
 80077d8:	781a      	ldrb	r2, [r3, #0]
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80077e0:	69fb      	ldr	r3, [r7, #28]
 80077e2:	3301      	adds	r3, #1
 80077e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	3b01      	subs	r3, #1
 80077ee:	b29a      	uxth	r2, r3
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d1cb      	bne.n	8007796 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	9300      	str	r3, [sp, #0]
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	2200      	movs	r2, #0
 8007806:	2140      	movs	r1, #64	@ 0x40
 8007808:	68f8      	ldr	r0, [r7, #12]
 800780a:	f000 fb03 	bl	8007e14 <UART_WaitOnFlagUntilTimeout>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d005      	beq.n	8007820 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2220      	movs	r2, #32
 8007818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800781c:	2303      	movs	r3, #3
 800781e:	e006      	b.n	800782e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2220      	movs	r2, #32
 8007824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007828:	2300      	movs	r3, #0
 800782a:	e000      	b.n	800782e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800782c:	2302      	movs	r3, #2
  }
}
 800782e:	4618      	mov	r0, r3
 8007830:	3720      	adds	r7, #32
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}

08007836 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007836:	b580      	push	{r7, lr}
 8007838:	b084      	sub	sp, #16
 800783a:	af00      	add	r7, sp, #0
 800783c:	60f8      	str	r0, [r7, #12]
 800783e:	60b9      	str	r1, [r7, #8]
 8007840:	4613      	mov	r3, r2
 8007842:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800784a:	b2db      	uxtb	r3, r3
 800784c:	2b20      	cmp	r3, #32
 800784e:	d112      	bne.n	8007876 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007850:	68bb      	ldr	r3, [r7, #8]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d002      	beq.n	800785c <HAL_UART_Receive_IT+0x26>
 8007856:	88fb      	ldrh	r3, [r7, #6]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d101      	bne.n	8007860 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	e00b      	b.n	8007878 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2200      	movs	r2, #0
 8007864:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007866:	88fb      	ldrh	r3, [r7, #6]
 8007868:	461a      	mov	r2, r3
 800786a:	68b9      	ldr	r1, [r7, #8]
 800786c:	68f8      	ldr	r0, [r7, #12]
 800786e:	f000 fb2a 	bl	8007ec6 <UART_Start_Receive_IT>
 8007872:	4603      	mov	r3, r0
 8007874:	e000      	b.n	8007878 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007876:	2302      	movs	r3, #2
  }
}
 8007878:	4618      	mov	r0, r3
 800787a:	3710      	adds	r7, #16
 800787c:	46bd      	mov	sp, r7
 800787e:	bd80      	pop	{r7, pc}

08007880 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b0ba      	sub	sp, #232	@ 0xe8
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	695b      	ldr	r3, [r3, #20]
 80078a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80078a6:	2300      	movs	r3, #0
 80078a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80078ac:	2300      	movs	r3, #0
 80078ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80078b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078b6:	f003 030f 	and.w	r3, r3, #15
 80078ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80078be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d10f      	bne.n	80078e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80078c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078ca:	f003 0320 	and.w	r3, r3, #32
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d009      	beq.n	80078e6 <HAL_UART_IRQHandler+0x66>
 80078d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078d6:	f003 0320 	and.w	r3, r3, #32
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d003      	beq.n	80078e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 fc07 	bl	80080f2 <UART_Receive_IT>
      return;
 80078e4:	e273      	b.n	8007dce <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80078e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f000 80de 	beq.w	8007aac <HAL_UART_IRQHandler+0x22c>
 80078f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80078f4:	f003 0301 	and.w	r3, r3, #1
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d106      	bne.n	800790a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80078fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007900:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007904:	2b00      	cmp	r3, #0
 8007906:	f000 80d1 	beq.w	8007aac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800790a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800790e:	f003 0301 	and.w	r3, r3, #1
 8007912:	2b00      	cmp	r3, #0
 8007914:	d00b      	beq.n	800792e <HAL_UART_IRQHandler+0xae>
 8007916:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800791a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800791e:	2b00      	cmp	r3, #0
 8007920:	d005      	beq.n	800792e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007926:	f043 0201 	orr.w	r2, r3, #1
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800792e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007932:	f003 0304 	and.w	r3, r3, #4
 8007936:	2b00      	cmp	r3, #0
 8007938:	d00b      	beq.n	8007952 <HAL_UART_IRQHandler+0xd2>
 800793a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800793e:	f003 0301 	and.w	r3, r3, #1
 8007942:	2b00      	cmp	r3, #0
 8007944:	d005      	beq.n	8007952 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800794a:	f043 0202 	orr.w	r2, r3, #2
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007952:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007956:	f003 0302 	and.w	r3, r3, #2
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00b      	beq.n	8007976 <HAL_UART_IRQHandler+0xf6>
 800795e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007962:	f003 0301 	and.w	r3, r3, #1
 8007966:	2b00      	cmp	r3, #0
 8007968:	d005      	beq.n	8007976 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800796e:	f043 0204 	orr.w	r2, r3, #4
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800797a:	f003 0308 	and.w	r3, r3, #8
 800797e:	2b00      	cmp	r3, #0
 8007980:	d011      	beq.n	80079a6 <HAL_UART_IRQHandler+0x126>
 8007982:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007986:	f003 0320 	and.w	r3, r3, #32
 800798a:	2b00      	cmp	r3, #0
 800798c:	d105      	bne.n	800799a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800798e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007992:	f003 0301 	and.w	r3, r3, #1
 8007996:	2b00      	cmp	r3, #0
 8007998:	d005      	beq.n	80079a6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800799e:	f043 0208 	orr.w	r2, r3, #8
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	f000 820a 	beq.w	8007dc4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80079b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079b4:	f003 0320 	and.w	r3, r3, #32
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d008      	beq.n	80079ce <HAL_UART_IRQHandler+0x14e>
 80079bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079c0:	f003 0320 	and.w	r3, r3, #32
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d002      	beq.n	80079ce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f000 fb92 	bl	80080f2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	695b      	ldr	r3, [r3, #20]
 80079d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079d8:	2b40      	cmp	r3, #64	@ 0x40
 80079da:	bf0c      	ite	eq
 80079dc:	2301      	moveq	r3, #1
 80079de:	2300      	movne	r3, #0
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079ea:	f003 0308 	and.w	r3, r3, #8
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d103      	bne.n	80079fa <HAL_UART_IRQHandler+0x17a>
 80079f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d04f      	beq.n	8007a9a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f000 fa9d 	bl	8007f3a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	695b      	ldr	r3, [r3, #20]
 8007a06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a0a:	2b40      	cmp	r3, #64	@ 0x40
 8007a0c:	d141      	bne.n	8007a92 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	3314      	adds	r3, #20
 8007a14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007a1c:	e853 3f00 	ldrex	r3, [r3]
 8007a20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007a24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007a28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	3314      	adds	r3, #20
 8007a36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007a3a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007a3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007a46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007a4a:	e841 2300 	strex	r3, r2, [r1]
 8007a4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007a52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d1d9      	bne.n	8007a0e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d013      	beq.n	8007a8a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a66:	4a8a      	ldr	r2, [pc, #552]	@ (8007c90 <HAL_UART_IRQHandler+0x410>)
 8007a68:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f7fc fcab 	bl	80043ca <HAL_DMA_Abort_IT>
 8007a74:	4603      	mov	r3, r0
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d016      	beq.n	8007aa8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a80:	687a      	ldr	r2, [r7, #4]
 8007a82:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007a84:	4610      	mov	r0, r2
 8007a86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a88:	e00e      	b.n	8007aa8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f000 f9ac 	bl	8007de8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a90:	e00a      	b.n	8007aa8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f000 f9a8 	bl	8007de8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a98:	e006      	b.n	8007aa8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 f9a4 	bl	8007de8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007aa6:	e18d      	b.n	8007dc4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007aa8:	bf00      	nop
    return;
 8007aaa:	e18b      	b.n	8007dc4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	f040 8167 	bne.w	8007d84 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aba:	f003 0310 	and.w	r3, r3, #16
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	f000 8160 	beq.w	8007d84 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007ac4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ac8:	f003 0310 	and.w	r3, r3, #16
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	f000 8159 	beq.w	8007d84 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	60bb      	str	r3, [r7, #8]
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	60bb      	str	r3, [r7, #8]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	60bb      	str	r3, [r7, #8]
 8007ae6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	695b      	ldr	r3, [r3, #20]
 8007aee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007af2:	2b40      	cmp	r3, #64	@ 0x40
 8007af4:	f040 80ce 	bne.w	8007c94 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007b04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f000 80a9 	beq.w	8007c60 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b16:	429a      	cmp	r2, r3
 8007b18:	f080 80a2 	bcs.w	8007c60 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b22:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b28:	69db      	ldr	r3, [r3, #28]
 8007b2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b2e:	f000 8088 	beq.w	8007c42 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	330c      	adds	r3, #12
 8007b38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b40:	e853 3f00 	ldrex	r3, [r3]
 8007b44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007b48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007b4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	330c      	adds	r3, #12
 8007b5a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007b5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007b62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007b6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007b6e:	e841 2300 	strex	r3, r2, [r1]
 8007b72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007b76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d1d9      	bne.n	8007b32 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	3314      	adds	r3, #20
 8007b84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007b88:	e853 3f00 	ldrex	r3, [r3]
 8007b8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007b8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007b90:	f023 0301 	bic.w	r3, r3, #1
 8007b94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	3314      	adds	r3, #20
 8007b9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007ba2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007ba6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007baa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007bae:	e841 2300 	strex	r3, r2, [r1]
 8007bb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007bb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d1e1      	bne.n	8007b7e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	3314      	adds	r3, #20
 8007bc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007bc4:	e853 3f00 	ldrex	r3, [r3]
 8007bc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007bca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	3314      	adds	r3, #20
 8007bda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007bde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007be0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007be4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007be6:	e841 2300 	strex	r3, r2, [r1]
 8007bea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007bec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d1e3      	bne.n	8007bba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2220      	movs	r2, #32
 8007bf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	330c      	adds	r3, #12
 8007c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c0a:	e853 3f00 	ldrex	r3, [r3]
 8007c0e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007c10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c12:	f023 0310 	bic.w	r3, r3, #16
 8007c16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	330c      	adds	r3, #12
 8007c20:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007c24:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007c26:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c28:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007c2a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007c2c:	e841 2300 	strex	r3, r2, [r1]
 8007c30:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007c32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d1e3      	bne.n	8007c00 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f7fc fb54 	bl	80042ea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2202      	movs	r2, #2
 8007c46:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	1ad3      	subs	r3, r2, r3
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	4619      	mov	r1, r3
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	f000 f8cf 	bl	8007dfc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007c5e:	e0b3      	b.n	8007dc8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007c64:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	f040 80ad 	bne.w	8007dc8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c72:	69db      	ldr	r3, [r3, #28]
 8007c74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c78:	f040 80a6 	bne.w	8007dc8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2202      	movs	r2, #2
 8007c80:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007c86:	4619      	mov	r1, r3
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f000 f8b7 	bl	8007dfc <HAL_UARTEx_RxEventCallback>
      return;
 8007c8e:	e09b      	b.n	8007dc8 <HAL_UART_IRQHandler+0x548>
 8007c90:	08008001 	.word	0x08008001
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007c9c:	b29b      	uxth	r3, r3
 8007c9e:	1ad3      	subs	r3, r2, r3
 8007ca0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	f000 808e 	beq.w	8007dcc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007cb0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	f000 8089 	beq.w	8007dcc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	330c      	adds	r3, #12
 8007cc0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cc4:	e853 3f00 	ldrex	r3, [r3]
 8007cc8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007cca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ccc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007cd0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	330c      	adds	r3, #12
 8007cda:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007cde:	647a      	str	r2, [r7, #68]	@ 0x44
 8007ce0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ce4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ce6:	e841 2300 	strex	r3, r2, [r1]
 8007cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007cec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1e3      	bne.n	8007cba <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	3314      	adds	r3, #20
 8007cf8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cfc:	e853 3f00 	ldrex	r3, [r3]
 8007d00:	623b      	str	r3, [r7, #32]
   return(result);
 8007d02:	6a3b      	ldr	r3, [r7, #32]
 8007d04:	f023 0301 	bic.w	r3, r3, #1
 8007d08:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	3314      	adds	r3, #20
 8007d12:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007d16:	633a      	str	r2, [r7, #48]	@ 0x30
 8007d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d1e:	e841 2300 	strex	r3, r2, [r1]
 8007d22:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d1e3      	bne.n	8007cf2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2220      	movs	r2, #32
 8007d2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2200      	movs	r2, #0
 8007d36:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	330c      	adds	r3, #12
 8007d3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	e853 3f00 	ldrex	r3, [r3]
 8007d46:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f023 0310 	bic.w	r3, r3, #16
 8007d4e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	330c      	adds	r3, #12
 8007d58:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007d5c:	61fa      	str	r2, [r7, #28]
 8007d5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d60:	69b9      	ldr	r1, [r7, #24]
 8007d62:	69fa      	ldr	r2, [r7, #28]
 8007d64:	e841 2300 	strex	r3, r2, [r1]
 8007d68:	617b      	str	r3, [r7, #20]
   return(result);
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d1e3      	bne.n	8007d38 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2202      	movs	r2, #2
 8007d74:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007d76:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007d7a:	4619      	mov	r1, r3
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f000 f83d 	bl	8007dfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007d82:	e023      	b.n	8007dcc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007d84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d009      	beq.n	8007da4 <HAL_UART_IRQHandler+0x524>
 8007d90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d003      	beq.n	8007da4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f000 f940 	bl	8008022 <UART_Transmit_IT>
    return;
 8007da2:	e014      	b.n	8007dce <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007da4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d00e      	beq.n	8007dce <HAL_UART_IRQHandler+0x54e>
 8007db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007db4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d008      	beq.n	8007dce <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007dbc:	6878      	ldr	r0, [r7, #4]
 8007dbe:	f000 f980 	bl	80080c2 <UART_EndTransmit_IT>
    return;
 8007dc2:	e004      	b.n	8007dce <HAL_UART_IRQHandler+0x54e>
    return;
 8007dc4:	bf00      	nop
 8007dc6:	e002      	b.n	8007dce <HAL_UART_IRQHandler+0x54e>
      return;
 8007dc8:	bf00      	nop
 8007dca:	e000      	b.n	8007dce <HAL_UART_IRQHandler+0x54e>
      return;
 8007dcc:	bf00      	nop
  }
}
 8007dce:	37e8      	adds	r7, #232	@ 0xe8
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}

08007dd4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b083      	sub	sp, #12
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007ddc:	bf00      	nop
 8007dde:	370c      	adds	r7, #12
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr

08007de8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b083      	sub	sp, #12
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007df0:	bf00      	nop
 8007df2:	370c      	adds	r7, #12
 8007df4:	46bd      	mov	sp, r7
 8007df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfa:	4770      	bx	lr

08007dfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b083      	sub	sp, #12
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	460b      	mov	r3, r1
 8007e06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007e08:	bf00      	nop
 8007e0a:	370c      	adds	r7, #12
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr

08007e14 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b086      	sub	sp, #24
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	60f8      	str	r0, [r7, #12]
 8007e1c:	60b9      	str	r1, [r7, #8]
 8007e1e:	603b      	str	r3, [r7, #0]
 8007e20:	4613      	mov	r3, r2
 8007e22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e24:	e03b      	b.n	8007e9e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e26:	6a3b      	ldr	r3, [r7, #32]
 8007e28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e2c:	d037      	beq.n	8007e9e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e2e:	f7fc f91b 	bl	8004068 <HAL_GetTick>
 8007e32:	4602      	mov	r2, r0
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	1ad3      	subs	r3, r2, r3
 8007e38:	6a3a      	ldr	r2, [r7, #32]
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d302      	bcc.n	8007e44 <UART_WaitOnFlagUntilTimeout+0x30>
 8007e3e:	6a3b      	ldr	r3, [r7, #32]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d101      	bne.n	8007e48 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007e44:	2303      	movs	r3, #3
 8007e46:	e03a      	b.n	8007ebe <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	68db      	ldr	r3, [r3, #12]
 8007e4e:	f003 0304 	and.w	r3, r3, #4
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d023      	beq.n	8007e9e <UART_WaitOnFlagUntilTimeout+0x8a>
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	2b80      	cmp	r3, #128	@ 0x80
 8007e5a:	d020      	beq.n	8007e9e <UART_WaitOnFlagUntilTimeout+0x8a>
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	2b40      	cmp	r3, #64	@ 0x40
 8007e60:	d01d      	beq.n	8007e9e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f003 0308 	and.w	r3, r3, #8
 8007e6c:	2b08      	cmp	r3, #8
 8007e6e:	d116      	bne.n	8007e9e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007e70:	2300      	movs	r3, #0
 8007e72:	617b      	str	r3, [r7, #20]
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	617b      	str	r3, [r7, #20]
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	617b      	str	r3, [r7, #20]
 8007e84:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e86:	68f8      	ldr	r0, [r7, #12]
 8007e88:	f000 f857 	bl	8007f3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2208      	movs	r2, #8
 8007e90:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2200      	movs	r2, #0
 8007e96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e00f      	b.n	8007ebe <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	681a      	ldr	r2, [r3, #0]
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	4013      	ands	r3, r2
 8007ea8:	68ba      	ldr	r2, [r7, #8]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	bf0c      	ite	eq
 8007eae:	2301      	moveq	r3, #1
 8007eb0:	2300      	movne	r3, #0
 8007eb2:	b2db      	uxtb	r3, r3
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	79fb      	ldrb	r3, [r7, #7]
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d0b4      	beq.n	8007e26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ebc:	2300      	movs	r3, #0
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3718      	adds	r7, #24
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}

08007ec6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ec6:	b480      	push	{r7}
 8007ec8:	b085      	sub	sp, #20
 8007eca:	af00      	add	r7, sp, #0
 8007ecc:	60f8      	str	r0, [r7, #12]
 8007ece:	60b9      	str	r1, [r7, #8]
 8007ed0:	4613      	mov	r3, r2
 8007ed2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	68ba      	ldr	r2, [r7, #8]
 8007ed8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	88fa      	ldrh	r2, [r7, #6]
 8007ede:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	88fa      	ldrh	r2, [r7, #6]
 8007ee4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2222      	movs	r2, #34	@ 0x22
 8007ef0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	691b      	ldr	r3, [r3, #16]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d007      	beq.n	8007f0c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	68da      	ldr	r2, [r3, #12]
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007f0a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	695a      	ldr	r2, [r3, #20]
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f042 0201 	orr.w	r2, r2, #1
 8007f1a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	68da      	ldr	r2, [r3, #12]
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f042 0220 	orr.w	r2, r2, #32
 8007f2a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3714      	adds	r7, #20
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr

08007f3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b095      	sub	sp, #84	@ 0x54
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	330c      	adds	r3, #12
 8007f48:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f4c:	e853 3f00 	ldrex	r3, [r3]
 8007f50:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	330c      	adds	r3, #12
 8007f60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007f62:	643a      	str	r2, [r7, #64]	@ 0x40
 8007f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f66:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f6a:	e841 2300 	strex	r3, r2, [r1]
 8007f6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d1e5      	bne.n	8007f42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	3314      	adds	r3, #20
 8007f7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7e:	6a3b      	ldr	r3, [r7, #32]
 8007f80:	e853 3f00 	ldrex	r3, [r3]
 8007f84:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f86:	69fb      	ldr	r3, [r7, #28]
 8007f88:	f023 0301 	bic.w	r3, r3, #1
 8007f8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	3314      	adds	r3, #20
 8007f94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f9e:	e841 2300 	strex	r3, r2, [r1]
 8007fa2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d1e5      	bne.n	8007f76 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fae:	2b01      	cmp	r3, #1
 8007fb0:	d119      	bne.n	8007fe6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	330c      	adds	r3, #12
 8007fb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	e853 3f00 	ldrex	r3, [r3]
 8007fc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	f023 0310 	bic.w	r3, r3, #16
 8007fc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	330c      	adds	r3, #12
 8007fd0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007fd2:	61ba      	str	r2, [r7, #24]
 8007fd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd6:	6979      	ldr	r1, [r7, #20]
 8007fd8:	69ba      	ldr	r2, [r7, #24]
 8007fda:	e841 2300 	strex	r3, r2, [r1]
 8007fde:	613b      	str	r3, [r7, #16]
   return(result);
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d1e5      	bne.n	8007fb2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2220      	movs	r2, #32
 8007fea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007ff4:	bf00      	nop
 8007ff6:	3754      	adds	r7, #84	@ 0x54
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr

08008000 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b084      	sub	sp, #16
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800800c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	2200      	movs	r2, #0
 8008012:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008014:	68f8      	ldr	r0, [r7, #12]
 8008016:	f7ff fee7 	bl	8007de8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800801a:	bf00      	nop
 800801c:	3710      	adds	r7, #16
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}

08008022 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008022:	b480      	push	{r7}
 8008024:	b085      	sub	sp, #20
 8008026:	af00      	add	r7, sp, #0
 8008028:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008030:	b2db      	uxtb	r3, r3
 8008032:	2b21      	cmp	r3, #33	@ 0x21
 8008034:	d13e      	bne.n	80080b4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	689b      	ldr	r3, [r3, #8]
 800803a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800803e:	d114      	bne.n	800806a <UART_Transmit_IT+0x48>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	691b      	ldr	r3, [r3, #16]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d110      	bne.n	800806a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6a1b      	ldr	r3, [r3, #32]
 800804c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	881b      	ldrh	r3, [r3, #0]
 8008052:	461a      	mov	r2, r3
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800805c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6a1b      	ldr	r3, [r3, #32]
 8008062:	1c9a      	adds	r2, r3, #2
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	621a      	str	r2, [r3, #32]
 8008068:	e008      	b.n	800807c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6a1b      	ldr	r3, [r3, #32]
 800806e:	1c59      	adds	r1, r3, #1
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	6211      	str	r1, [r2, #32]
 8008074:	781a      	ldrb	r2, [r3, #0]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008080:	b29b      	uxth	r3, r3
 8008082:	3b01      	subs	r3, #1
 8008084:	b29b      	uxth	r3, r3
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	4619      	mov	r1, r3
 800808a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800808c:	2b00      	cmp	r3, #0
 800808e:	d10f      	bne.n	80080b0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	68da      	ldr	r2, [r3, #12]
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800809e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	68da      	ldr	r2, [r3, #12]
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80080ae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80080b0:	2300      	movs	r3, #0
 80080b2:	e000      	b.n	80080b6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80080b4:	2302      	movs	r3, #2
  }
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	3714      	adds	r7, #20
 80080ba:	46bd      	mov	sp, r7
 80080bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c0:	4770      	bx	lr

080080c2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080c2:	b580      	push	{r7, lr}
 80080c4:	b082      	sub	sp, #8
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68da      	ldr	r2, [r3, #12]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80080d8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2220      	movs	r2, #32
 80080de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f7ff fe76 	bl	8007dd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80080e8:	2300      	movs	r3, #0
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3708      	adds	r7, #8
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}

080080f2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80080f2:	b580      	push	{r7, lr}
 80080f4:	b08c      	sub	sp, #48	@ 0x30
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80080fa:	2300      	movs	r3, #0
 80080fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80080fe:	2300      	movs	r3, #0
 8008100:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008108:	b2db      	uxtb	r3, r3
 800810a:	2b22      	cmp	r3, #34	@ 0x22
 800810c:	f040 80aa 	bne.w	8008264 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008118:	d115      	bne.n	8008146 <UART_Receive_IT+0x54>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	691b      	ldr	r3, [r3, #16]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d111      	bne.n	8008146 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008126:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	b29b      	uxth	r3, r3
 8008130:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008134:	b29a      	uxth	r2, r3
 8008136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008138:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800813e:	1c9a      	adds	r2, r3, #2
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	629a      	str	r2, [r3, #40]	@ 0x28
 8008144:	e024      	b.n	8008190 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800814a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	689b      	ldr	r3, [r3, #8]
 8008150:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008154:	d007      	beq.n	8008166 <UART_Receive_IT+0x74>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	689b      	ldr	r3, [r3, #8]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d10a      	bne.n	8008174 <UART_Receive_IT+0x82>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	691b      	ldr	r3, [r3, #16]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d106      	bne.n	8008174 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	b2da      	uxtb	r2, r3
 800816e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008170:	701a      	strb	r2, [r3, #0]
 8008172:	e008      	b.n	8008186 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	685b      	ldr	r3, [r3, #4]
 800817a:	b2db      	uxtb	r3, r3
 800817c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008180:	b2da      	uxtb	r2, r3
 8008182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008184:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800818a:	1c5a      	adds	r2, r3, #1
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008194:	b29b      	uxth	r3, r3
 8008196:	3b01      	subs	r3, #1
 8008198:	b29b      	uxth	r3, r3
 800819a:	687a      	ldr	r2, [r7, #4]
 800819c:	4619      	mov	r1, r3
 800819e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d15d      	bne.n	8008260 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	68da      	ldr	r2, [r3, #12]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f022 0220 	bic.w	r2, r2, #32
 80081b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	68da      	ldr	r2, [r3, #12]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80081c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	695a      	ldr	r2, [r3, #20]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f022 0201 	bic.w	r2, r2, #1
 80081d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2220      	movs	r2, #32
 80081d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2200      	movs	r2, #0
 80081e0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d135      	bne.n	8008256 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2200      	movs	r2, #0
 80081ee:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	330c      	adds	r3, #12
 80081f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	e853 3f00 	ldrex	r3, [r3]
 80081fe:	613b      	str	r3, [r7, #16]
   return(result);
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	f023 0310 	bic.w	r3, r3, #16
 8008206:	627b      	str	r3, [r7, #36]	@ 0x24
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	330c      	adds	r3, #12
 800820e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008210:	623a      	str	r2, [r7, #32]
 8008212:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008214:	69f9      	ldr	r1, [r7, #28]
 8008216:	6a3a      	ldr	r2, [r7, #32]
 8008218:	e841 2300 	strex	r3, r2, [r1]
 800821c:	61bb      	str	r3, [r7, #24]
   return(result);
 800821e:	69bb      	ldr	r3, [r7, #24]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d1e5      	bne.n	80081f0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f003 0310 	and.w	r3, r3, #16
 800822e:	2b10      	cmp	r3, #16
 8008230:	d10a      	bne.n	8008248 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008232:	2300      	movs	r3, #0
 8008234:	60fb      	str	r3, [r7, #12]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	60fb      	str	r3, [r7, #12]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	685b      	ldr	r3, [r3, #4]
 8008244:	60fb      	str	r3, [r7, #12]
 8008246:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800824c:	4619      	mov	r1, r3
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f7ff fdd4 	bl	8007dfc <HAL_UARTEx_RxEventCallback>
 8008254:	e002      	b.n	800825c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f7f9 fed4 	bl	8002004 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800825c:	2300      	movs	r3, #0
 800825e:	e002      	b.n	8008266 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008260:	2300      	movs	r3, #0
 8008262:	e000      	b.n	8008266 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008264:	2302      	movs	r3, #2
  }
}
 8008266:	4618      	mov	r0, r3
 8008268:	3730      	adds	r7, #48	@ 0x30
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
	...

08008270 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008270:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008274:	b0c0      	sub	sp, #256	@ 0x100
 8008276:	af00      	add	r7, sp, #0
 8008278:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800827c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	691b      	ldr	r3, [r3, #16]
 8008284:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800828c:	68d9      	ldr	r1, [r3, #12]
 800828e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008292:	681a      	ldr	r2, [r3, #0]
 8008294:	ea40 0301 	orr.w	r3, r0, r1
 8008298:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800829a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800829e:	689a      	ldr	r2, [r3, #8]
 80082a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082a4:	691b      	ldr	r3, [r3, #16]
 80082a6:	431a      	orrs	r2, r3
 80082a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082ac:	695b      	ldr	r3, [r3, #20]
 80082ae:	431a      	orrs	r2, r3
 80082b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082b4:	69db      	ldr	r3, [r3, #28]
 80082b6:	4313      	orrs	r3, r2
 80082b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80082bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	68db      	ldr	r3, [r3, #12]
 80082c4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80082c8:	f021 010c 	bic.w	r1, r1, #12
 80082cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082d0:	681a      	ldr	r2, [r3, #0]
 80082d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80082d6:	430b      	orrs	r3, r1
 80082d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80082da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	695b      	ldr	r3, [r3, #20]
 80082e2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80082e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082ea:	6999      	ldr	r1, [r3, #24]
 80082ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082f0:	681a      	ldr	r2, [r3, #0]
 80082f2:	ea40 0301 	orr.w	r3, r0, r1
 80082f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80082f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	4b8f      	ldr	r3, [pc, #572]	@ (800853c <UART_SetConfig+0x2cc>)
 8008300:	429a      	cmp	r2, r3
 8008302:	d005      	beq.n	8008310 <UART_SetConfig+0xa0>
 8008304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008308:	681a      	ldr	r2, [r3, #0]
 800830a:	4b8d      	ldr	r3, [pc, #564]	@ (8008540 <UART_SetConfig+0x2d0>)
 800830c:	429a      	cmp	r2, r3
 800830e:	d104      	bne.n	800831a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008310:	f7fd fff2 	bl	80062f8 <HAL_RCC_GetPCLK2Freq>
 8008314:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008318:	e003      	b.n	8008322 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800831a:	f7fd ffd9 	bl	80062d0 <HAL_RCC_GetPCLK1Freq>
 800831e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008322:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008326:	69db      	ldr	r3, [r3, #28]
 8008328:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800832c:	f040 810c 	bne.w	8008548 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008330:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008334:	2200      	movs	r2, #0
 8008336:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800833a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800833e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008342:	4622      	mov	r2, r4
 8008344:	462b      	mov	r3, r5
 8008346:	1891      	adds	r1, r2, r2
 8008348:	65b9      	str	r1, [r7, #88]	@ 0x58
 800834a:	415b      	adcs	r3, r3
 800834c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800834e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008352:	4621      	mov	r1, r4
 8008354:	eb12 0801 	adds.w	r8, r2, r1
 8008358:	4629      	mov	r1, r5
 800835a:	eb43 0901 	adc.w	r9, r3, r1
 800835e:	f04f 0200 	mov.w	r2, #0
 8008362:	f04f 0300 	mov.w	r3, #0
 8008366:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800836a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800836e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008372:	4690      	mov	r8, r2
 8008374:	4699      	mov	r9, r3
 8008376:	4623      	mov	r3, r4
 8008378:	eb18 0303 	adds.w	r3, r8, r3
 800837c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008380:	462b      	mov	r3, r5
 8008382:	eb49 0303 	adc.w	r3, r9, r3
 8008386:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800838a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	2200      	movs	r2, #0
 8008392:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008396:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800839a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800839e:	460b      	mov	r3, r1
 80083a0:	18db      	adds	r3, r3, r3
 80083a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80083a4:	4613      	mov	r3, r2
 80083a6:	eb42 0303 	adc.w	r3, r2, r3
 80083aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80083ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80083b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80083b4:	f7f8 fbf8 	bl	8000ba8 <__aeabi_uldivmod>
 80083b8:	4602      	mov	r2, r0
 80083ba:	460b      	mov	r3, r1
 80083bc:	4b61      	ldr	r3, [pc, #388]	@ (8008544 <UART_SetConfig+0x2d4>)
 80083be:	fba3 2302 	umull	r2, r3, r3, r2
 80083c2:	095b      	lsrs	r3, r3, #5
 80083c4:	011c      	lsls	r4, r3, #4
 80083c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80083ca:	2200      	movs	r2, #0
 80083cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80083d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80083d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80083d8:	4642      	mov	r2, r8
 80083da:	464b      	mov	r3, r9
 80083dc:	1891      	adds	r1, r2, r2
 80083de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80083e0:	415b      	adcs	r3, r3
 80083e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80083e8:	4641      	mov	r1, r8
 80083ea:	eb12 0a01 	adds.w	sl, r2, r1
 80083ee:	4649      	mov	r1, r9
 80083f0:	eb43 0b01 	adc.w	fp, r3, r1
 80083f4:	f04f 0200 	mov.w	r2, #0
 80083f8:	f04f 0300 	mov.w	r3, #0
 80083fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008400:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008404:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008408:	4692      	mov	sl, r2
 800840a:	469b      	mov	fp, r3
 800840c:	4643      	mov	r3, r8
 800840e:	eb1a 0303 	adds.w	r3, sl, r3
 8008412:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008416:	464b      	mov	r3, r9
 8008418:	eb4b 0303 	adc.w	r3, fp, r3
 800841c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	2200      	movs	r2, #0
 8008428:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800842c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008430:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008434:	460b      	mov	r3, r1
 8008436:	18db      	adds	r3, r3, r3
 8008438:	643b      	str	r3, [r7, #64]	@ 0x40
 800843a:	4613      	mov	r3, r2
 800843c:	eb42 0303 	adc.w	r3, r2, r3
 8008440:	647b      	str	r3, [r7, #68]	@ 0x44
 8008442:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008446:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800844a:	f7f8 fbad 	bl	8000ba8 <__aeabi_uldivmod>
 800844e:	4602      	mov	r2, r0
 8008450:	460b      	mov	r3, r1
 8008452:	4611      	mov	r1, r2
 8008454:	4b3b      	ldr	r3, [pc, #236]	@ (8008544 <UART_SetConfig+0x2d4>)
 8008456:	fba3 2301 	umull	r2, r3, r3, r1
 800845a:	095b      	lsrs	r3, r3, #5
 800845c:	2264      	movs	r2, #100	@ 0x64
 800845e:	fb02 f303 	mul.w	r3, r2, r3
 8008462:	1acb      	subs	r3, r1, r3
 8008464:	00db      	lsls	r3, r3, #3
 8008466:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800846a:	4b36      	ldr	r3, [pc, #216]	@ (8008544 <UART_SetConfig+0x2d4>)
 800846c:	fba3 2302 	umull	r2, r3, r3, r2
 8008470:	095b      	lsrs	r3, r3, #5
 8008472:	005b      	lsls	r3, r3, #1
 8008474:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008478:	441c      	add	r4, r3
 800847a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800847e:	2200      	movs	r2, #0
 8008480:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008484:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008488:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800848c:	4642      	mov	r2, r8
 800848e:	464b      	mov	r3, r9
 8008490:	1891      	adds	r1, r2, r2
 8008492:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008494:	415b      	adcs	r3, r3
 8008496:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008498:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800849c:	4641      	mov	r1, r8
 800849e:	1851      	adds	r1, r2, r1
 80084a0:	6339      	str	r1, [r7, #48]	@ 0x30
 80084a2:	4649      	mov	r1, r9
 80084a4:	414b      	adcs	r3, r1
 80084a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80084a8:	f04f 0200 	mov.w	r2, #0
 80084ac:	f04f 0300 	mov.w	r3, #0
 80084b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80084b4:	4659      	mov	r1, fp
 80084b6:	00cb      	lsls	r3, r1, #3
 80084b8:	4651      	mov	r1, sl
 80084ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80084be:	4651      	mov	r1, sl
 80084c0:	00ca      	lsls	r2, r1, #3
 80084c2:	4610      	mov	r0, r2
 80084c4:	4619      	mov	r1, r3
 80084c6:	4603      	mov	r3, r0
 80084c8:	4642      	mov	r2, r8
 80084ca:	189b      	adds	r3, r3, r2
 80084cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80084d0:	464b      	mov	r3, r9
 80084d2:	460a      	mov	r2, r1
 80084d4:	eb42 0303 	adc.w	r3, r2, r3
 80084d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80084dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	2200      	movs	r2, #0
 80084e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80084e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80084ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80084f0:	460b      	mov	r3, r1
 80084f2:	18db      	adds	r3, r3, r3
 80084f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80084f6:	4613      	mov	r3, r2
 80084f8:	eb42 0303 	adc.w	r3, r2, r3
 80084fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008502:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008506:	f7f8 fb4f 	bl	8000ba8 <__aeabi_uldivmod>
 800850a:	4602      	mov	r2, r0
 800850c:	460b      	mov	r3, r1
 800850e:	4b0d      	ldr	r3, [pc, #52]	@ (8008544 <UART_SetConfig+0x2d4>)
 8008510:	fba3 1302 	umull	r1, r3, r3, r2
 8008514:	095b      	lsrs	r3, r3, #5
 8008516:	2164      	movs	r1, #100	@ 0x64
 8008518:	fb01 f303 	mul.w	r3, r1, r3
 800851c:	1ad3      	subs	r3, r2, r3
 800851e:	00db      	lsls	r3, r3, #3
 8008520:	3332      	adds	r3, #50	@ 0x32
 8008522:	4a08      	ldr	r2, [pc, #32]	@ (8008544 <UART_SetConfig+0x2d4>)
 8008524:	fba2 2303 	umull	r2, r3, r2, r3
 8008528:	095b      	lsrs	r3, r3, #5
 800852a:	f003 0207 	and.w	r2, r3, #7
 800852e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4422      	add	r2, r4
 8008536:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008538:	e106      	b.n	8008748 <UART_SetConfig+0x4d8>
 800853a:	bf00      	nop
 800853c:	40011000 	.word	0x40011000
 8008540:	40011400 	.word	0x40011400
 8008544:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008548:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800854c:	2200      	movs	r2, #0
 800854e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008552:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008556:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800855a:	4642      	mov	r2, r8
 800855c:	464b      	mov	r3, r9
 800855e:	1891      	adds	r1, r2, r2
 8008560:	6239      	str	r1, [r7, #32]
 8008562:	415b      	adcs	r3, r3
 8008564:	627b      	str	r3, [r7, #36]	@ 0x24
 8008566:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800856a:	4641      	mov	r1, r8
 800856c:	1854      	adds	r4, r2, r1
 800856e:	4649      	mov	r1, r9
 8008570:	eb43 0501 	adc.w	r5, r3, r1
 8008574:	f04f 0200 	mov.w	r2, #0
 8008578:	f04f 0300 	mov.w	r3, #0
 800857c:	00eb      	lsls	r3, r5, #3
 800857e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008582:	00e2      	lsls	r2, r4, #3
 8008584:	4614      	mov	r4, r2
 8008586:	461d      	mov	r5, r3
 8008588:	4643      	mov	r3, r8
 800858a:	18e3      	adds	r3, r4, r3
 800858c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008590:	464b      	mov	r3, r9
 8008592:	eb45 0303 	adc.w	r3, r5, r3
 8008596:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800859a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800859e:	685b      	ldr	r3, [r3, #4]
 80085a0:	2200      	movs	r2, #0
 80085a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80085a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80085aa:	f04f 0200 	mov.w	r2, #0
 80085ae:	f04f 0300 	mov.w	r3, #0
 80085b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80085b6:	4629      	mov	r1, r5
 80085b8:	008b      	lsls	r3, r1, #2
 80085ba:	4621      	mov	r1, r4
 80085bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085c0:	4621      	mov	r1, r4
 80085c2:	008a      	lsls	r2, r1, #2
 80085c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80085c8:	f7f8 faee 	bl	8000ba8 <__aeabi_uldivmod>
 80085cc:	4602      	mov	r2, r0
 80085ce:	460b      	mov	r3, r1
 80085d0:	4b60      	ldr	r3, [pc, #384]	@ (8008754 <UART_SetConfig+0x4e4>)
 80085d2:	fba3 2302 	umull	r2, r3, r3, r2
 80085d6:	095b      	lsrs	r3, r3, #5
 80085d8:	011c      	lsls	r4, r3, #4
 80085da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085de:	2200      	movs	r2, #0
 80085e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80085e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80085e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80085ec:	4642      	mov	r2, r8
 80085ee:	464b      	mov	r3, r9
 80085f0:	1891      	adds	r1, r2, r2
 80085f2:	61b9      	str	r1, [r7, #24]
 80085f4:	415b      	adcs	r3, r3
 80085f6:	61fb      	str	r3, [r7, #28]
 80085f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80085fc:	4641      	mov	r1, r8
 80085fe:	1851      	adds	r1, r2, r1
 8008600:	6139      	str	r1, [r7, #16]
 8008602:	4649      	mov	r1, r9
 8008604:	414b      	adcs	r3, r1
 8008606:	617b      	str	r3, [r7, #20]
 8008608:	f04f 0200 	mov.w	r2, #0
 800860c:	f04f 0300 	mov.w	r3, #0
 8008610:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008614:	4659      	mov	r1, fp
 8008616:	00cb      	lsls	r3, r1, #3
 8008618:	4651      	mov	r1, sl
 800861a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800861e:	4651      	mov	r1, sl
 8008620:	00ca      	lsls	r2, r1, #3
 8008622:	4610      	mov	r0, r2
 8008624:	4619      	mov	r1, r3
 8008626:	4603      	mov	r3, r0
 8008628:	4642      	mov	r2, r8
 800862a:	189b      	adds	r3, r3, r2
 800862c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008630:	464b      	mov	r3, r9
 8008632:	460a      	mov	r2, r1
 8008634:	eb42 0303 	adc.w	r3, r2, r3
 8008638:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800863c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	2200      	movs	r2, #0
 8008644:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008646:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008648:	f04f 0200 	mov.w	r2, #0
 800864c:	f04f 0300 	mov.w	r3, #0
 8008650:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008654:	4649      	mov	r1, r9
 8008656:	008b      	lsls	r3, r1, #2
 8008658:	4641      	mov	r1, r8
 800865a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800865e:	4641      	mov	r1, r8
 8008660:	008a      	lsls	r2, r1, #2
 8008662:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008666:	f7f8 fa9f 	bl	8000ba8 <__aeabi_uldivmod>
 800866a:	4602      	mov	r2, r0
 800866c:	460b      	mov	r3, r1
 800866e:	4611      	mov	r1, r2
 8008670:	4b38      	ldr	r3, [pc, #224]	@ (8008754 <UART_SetConfig+0x4e4>)
 8008672:	fba3 2301 	umull	r2, r3, r3, r1
 8008676:	095b      	lsrs	r3, r3, #5
 8008678:	2264      	movs	r2, #100	@ 0x64
 800867a:	fb02 f303 	mul.w	r3, r2, r3
 800867e:	1acb      	subs	r3, r1, r3
 8008680:	011b      	lsls	r3, r3, #4
 8008682:	3332      	adds	r3, #50	@ 0x32
 8008684:	4a33      	ldr	r2, [pc, #204]	@ (8008754 <UART_SetConfig+0x4e4>)
 8008686:	fba2 2303 	umull	r2, r3, r2, r3
 800868a:	095b      	lsrs	r3, r3, #5
 800868c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008690:	441c      	add	r4, r3
 8008692:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008696:	2200      	movs	r2, #0
 8008698:	673b      	str	r3, [r7, #112]	@ 0x70
 800869a:	677a      	str	r2, [r7, #116]	@ 0x74
 800869c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80086a0:	4642      	mov	r2, r8
 80086a2:	464b      	mov	r3, r9
 80086a4:	1891      	adds	r1, r2, r2
 80086a6:	60b9      	str	r1, [r7, #8]
 80086a8:	415b      	adcs	r3, r3
 80086aa:	60fb      	str	r3, [r7, #12]
 80086ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80086b0:	4641      	mov	r1, r8
 80086b2:	1851      	adds	r1, r2, r1
 80086b4:	6039      	str	r1, [r7, #0]
 80086b6:	4649      	mov	r1, r9
 80086b8:	414b      	adcs	r3, r1
 80086ba:	607b      	str	r3, [r7, #4]
 80086bc:	f04f 0200 	mov.w	r2, #0
 80086c0:	f04f 0300 	mov.w	r3, #0
 80086c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80086c8:	4659      	mov	r1, fp
 80086ca:	00cb      	lsls	r3, r1, #3
 80086cc:	4651      	mov	r1, sl
 80086ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80086d2:	4651      	mov	r1, sl
 80086d4:	00ca      	lsls	r2, r1, #3
 80086d6:	4610      	mov	r0, r2
 80086d8:	4619      	mov	r1, r3
 80086da:	4603      	mov	r3, r0
 80086dc:	4642      	mov	r2, r8
 80086de:	189b      	adds	r3, r3, r2
 80086e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80086e2:	464b      	mov	r3, r9
 80086e4:	460a      	mov	r2, r1
 80086e6:	eb42 0303 	adc.w	r3, r2, r3
 80086ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80086ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	2200      	movs	r2, #0
 80086f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80086f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80086f8:	f04f 0200 	mov.w	r2, #0
 80086fc:	f04f 0300 	mov.w	r3, #0
 8008700:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008704:	4649      	mov	r1, r9
 8008706:	008b      	lsls	r3, r1, #2
 8008708:	4641      	mov	r1, r8
 800870a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800870e:	4641      	mov	r1, r8
 8008710:	008a      	lsls	r2, r1, #2
 8008712:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008716:	f7f8 fa47 	bl	8000ba8 <__aeabi_uldivmod>
 800871a:	4602      	mov	r2, r0
 800871c:	460b      	mov	r3, r1
 800871e:	4b0d      	ldr	r3, [pc, #52]	@ (8008754 <UART_SetConfig+0x4e4>)
 8008720:	fba3 1302 	umull	r1, r3, r3, r2
 8008724:	095b      	lsrs	r3, r3, #5
 8008726:	2164      	movs	r1, #100	@ 0x64
 8008728:	fb01 f303 	mul.w	r3, r1, r3
 800872c:	1ad3      	subs	r3, r2, r3
 800872e:	011b      	lsls	r3, r3, #4
 8008730:	3332      	adds	r3, #50	@ 0x32
 8008732:	4a08      	ldr	r2, [pc, #32]	@ (8008754 <UART_SetConfig+0x4e4>)
 8008734:	fba2 2303 	umull	r2, r3, r2, r3
 8008738:	095b      	lsrs	r3, r3, #5
 800873a:	f003 020f 	and.w	r2, r3, #15
 800873e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4422      	add	r2, r4
 8008746:	609a      	str	r2, [r3, #8]
}
 8008748:	bf00      	nop
 800874a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800874e:	46bd      	mov	sp, r7
 8008750:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008754:	51eb851f 	.word	0x51eb851f

08008758 <__NVIC_SetPriority>:
{
 8008758:	b480      	push	{r7}
 800875a:	b083      	sub	sp, #12
 800875c:	af00      	add	r7, sp, #0
 800875e:	4603      	mov	r3, r0
 8008760:	6039      	str	r1, [r7, #0]
 8008762:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008768:	2b00      	cmp	r3, #0
 800876a:	db0a      	blt.n	8008782 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	b2da      	uxtb	r2, r3
 8008770:	490c      	ldr	r1, [pc, #48]	@ (80087a4 <__NVIC_SetPriority+0x4c>)
 8008772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008776:	0112      	lsls	r2, r2, #4
 8008778:	b2d2      	uxtb	r2, r2
 800877a:	440b      	add	r3, r1
 800877c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008780:	e00a      	b.n	8008798 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	b2da      	uxtb	r2, r3
 8008786:	4908      	ldr	r1, [pc, #32]	@ (80087a8 <__NVIC_SetPriority+0x50>)
 8008788:	79fb      	ldrb	r3, [r7, #7]
 800878a:	f003 030f 	and.w	r3, r3, #15
 800878e:	3b04      	subs	r3, #4
 8008790:	0112      	lsls	r2, r2, #4
 8008792:	b2d2      	uxtb	r2, r2
 8008794:	440b      	add	r3, r1
 8008796:	761a      	strb	r2, [r3, #24]
}
 8008798:	bf00      	nop
 800879a:	370c      	adds	r7, #12
 800879c:	46bd      	mov	sp, r7
 800879e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a2:	4770      	bx	lr
 80087a4:	e000e100 	.word	0xe000e100
 80087a8:	e000ed00 	.word	0xe000ed00

080087ac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80087ac:	b580      	push	{r7, lr}
 80087ae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80087b0:	2100      	movs	r1, #0
 80087b2:	f06f 0004 	mvn.w	r0, #4
 80087b6:	f7ff ffcf 	bl	8008758 <__NVIC_SetPriority>
#endif
}
 80087ba:	bf00      	nop
 80087bc:	bd80      	pop	{r7, pc}
	...

080087c0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80087c0:	b480      	push	{r7}
 80087c2:	b083      	sub	sp, #12
 80087c4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087c6:	f3ef 8305 	mrs	r3, IPSR
 80087ca:	603b      	str	r3, [r7, #0]
  return(result);
 80087cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d003      	beq.n	80087da <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80087d2:	f06f 0305 	mvn.w	r3, #5
 80087d6:	607b      	str	r3, [r7, #4]
 80087d8:	e00c      	b.n	80087f4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80087da:	4b0a      	ldr	r3, [pc, #40]	@ (8008804 <osKernelInitialize+0x44>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d105      	bne.n	80087ee <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80087e2:	4b08      	ldr	r3, [pc, #32]	@ (8008804 <osKernelInitialize+0x44>)
 80087e4:	2201      	movs	r2, #1
 80087e6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80087e8:	2300      	movs	r3, #0
 80087ea:	607b      	str	r3, [r7, #4]
 80087ec:	e002      	b.n	80087f4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80087ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80087f2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80087f4:	687b      	ldr	r3, [r7, #4]
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	370c      	adds	r7, #12
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr
 8008802:	bf00      	nop
 8008804:	2000096c 	.word	0x2000096c

08008808 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008808:	b580      	push	{r7, lr}
 800880a:	b082      	sub	sp, #8
 800880c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800880e:	f3ef 8305 	mrs	r3, IPSR
 8008812:	603b      	str	r3, [r7, #0]
  return(result);
 8008814:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008816:	2b00      	cmp	r3, #0
 8008818:	d003      	beq.n	8008822 <osKernelStart+0x1a>
    stat = osErrorISR;
 800881a:	f06f 0305 	mvn.w	r3, #5
 800881e:	607b      	str	r3, [r7, #4]
 8008820:	e010      	b.n	8008844 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008822:	4b0b      	ldr	r3, [pc, #44]	@ (8008850 <osKernelStart+0x48>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	2b01      	cmp	r3, #1
 8008828:	d109      	bne.n	800883e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800882a:	f7ff ffbf 	bl	80087ac <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800882e:	4b08      	ldr	r3, [pc, #32]	@ (8008850 <osKernelStart+0x48>)
 8008830:	2202      	movs	r2, #2
 8008832:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008834:	f001 f87a 	bl	800992c <vTaskStartScheduler>
      stat = osOK;
 8008838:	2300      	movs	r3, #0
 800883a:	607b      	str	r3, [r7, #4]
 800883c:	e002      	b.n	8008844 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800883e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008842:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008844:	687b      	ldr	r3, [r7, #4]
}
 8008846:	4618      	mov	r0, r3
 8008848:	3708      	adds	r7, #8
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}
 800884e:	bf00      	nop
 8008850:	2000096c 	.word	0x2000096c

08008854 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008854:	b580      	push	{r7, lr}
 8008856:	b08e      	sub	sp, #56	@ 0x38
 8008858:	af04      	add	r7, sp, #16
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008860:	2300      	movs	r3, #0
 8008862:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008864:	f3ef 8305 	mrs	r3, IPSR
 8008868:	617b      	str	r3, [r7, #20]
  return(result);
 800886a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800886c:	2b00      	cmp	r3, #0
 800886e:	d17e      	bne.n	800896e <osThreadNew+0x11a>
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d07b      	beq.n	800896e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008876:	2380      	movs	r3, #128	@ 0x80
 8008878:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800887a:	2318      	movs	r3, #24
 800887c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800887e:	2300      	movs	r3, #0
 8008880:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008882:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008886:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d045      	beq.n	800891a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d002      	beq.n	800889c <osThreadNew+0x48>
        name = attr->name;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	699b      	ldr	r3, [r3, #24]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d002      	beq.n	80088aa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	699b      	ldr	r3, [r3, #24]
 80088a8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80088aa:	69fb      	ldr	r3, [r7, #28]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d008      	beq.n	80088c2 <osThreadNew+0x6e>
 80088b0:	69fb      	ldr	r3, [r7, #28]
 80088b2:	2b38      	cmp	r3, #56	@ 0x38
 80088b4:	d805      	bhi.n	80088c2 <osThreadNew+0x6e>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	f003 0301 	and.w	r3, r3, #1
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d001      	beq.n	80088c6 <osThreadNew+0x72>
        return (NULL);
 80088c2:	2300      	movs	r3, #0
 80088c4:	e054      	b.n	8008970 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	695b      	ldr	r3, [r3, #20]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d003      	beq.n	80088d6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	695b      	ldr	r3, [r3, #20]
 80088d2:	089b      	lsrs	r3, r3, #2
 80088d4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	689b      	ldr	r3, [r3, #8]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d00e      	beq.n	80088fc <osThreadNew+0xa8>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	68db      	ldr	r3, [r3, #12]
 80088e2:	2b5b      	cmp	r3, #91	@ 0x5b
 80088e4:	d90a      	bls.n	80088fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d006      	beq.n	80088fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	695b      	ldr	r3, [r3, #20]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d002      	beq.n	80088fc <osThreadNew+0xa8>
        mem = 1;
 80088f6:	2301      	movs	r3, #1
 80088f8:	61bb      	str	r3, [r7, #24]
 80088fa:	e010      	b.n	800891e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	689b      	ldr	r3, [r3, #8]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d10c      	bne.n	800891e <osThreadNew+0xca>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	68db      	ldr	r3, [r3, #12]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d108      	bne.n	800891e <osThreadNew+0xca>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	691b      	ldr	r3, [r3, #16]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d104      	bne.n	800891e <osThreadNew+0xca>
          mem = 0;
 8008914:	2300      	movs	r3, #0
 8008916:	61bb      	str	r3, [r7, #24]
 8008918:	e001      	b.n	800891e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800891a:	2300      	movs	r3, #0
 800891c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800891e:	69bb      	ldr	r3, [r7, #24]
 8008920:	2b01      	cmp	r3, #1
 8008922:	d110      	bne.n	8008946 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800892c:	9202      	str	r2, [sp, #8]
 800892e:	9301      	str	r3, [sp, #4]
 8008930:	69fb      	ldr	r3, [r7, #28]
 8008932:	9300      	str	r3, [sp, #0]
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	6a3a      	ldr	r2, [r7, #32]
 8008938:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800893a:	68f8      	ldr	r0, [r7, #12]
 800893c:	f000 fe1a 	bl	8009574 <xTaskCreateStatic>
 8008940:	4603      	mov	r3, r0
 8008942:	613b      	str	r3, [r7, #16]
 8008944:	e013      	b.n	800896e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008946:	69bb      	ldr	r3, [r7, #24]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d110      	bne.n	800896e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800894c:	6a3b      	ldr	r3, [r7, #32]
 800894e:	b29a      	uxth	r2, r3
 8008950:	f107 0310 	add.w	r3, r7, #16
 8008954:	9301      	str	r3, [sp, #4]
 8008956:	69fb      	ldr	r3, [r7, #28]
 8008958:	9300      	str	r3, [sp, #0]
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800895e:	68f8      	ldr	r0, [r7, #12]
 8008960:	f000 fe68 	bl	8009634 <xTaskCreate>
 8008964:	4603      	mov	r3, r0
 8008966:	2b01      	cmp	r3, #1
 8008968:	d001      	beq.n	800896e <osThreadNew+0x11a>
            hTask = NULL;
 800896a:	2300      	movs	r3, #0
 800896c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800896e:	693b      	ldr	r3, [r7, #16]
}
 8008970:	4618      	mov	r0, r3
 8008972:	3728      	adds	r7, #40	@ 0x28
 8008974:	46bd      	mov	sp, r7
 8008976:	bd80      	pop	{r7, pc}

08008978 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008978:	b580      	push	{r7, lr}
 800897a:	b084      	sub	sp, #16
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008980:	f3ef 8305 	mrs	r3, IPSR
 8008984:	60bb      	str	r3, [r7, #8]
  return(result);
 8008986:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008988:	2b00      	cmp	r3, #0
 800898a:	d003      	beq.n	8008994 <osDelay+0x1c>
    stat = osErrorISR;
 800898c:	f06f 0305 	mvn.w	r3, #5
 8008990:	60fb      	str	r3, [r7, #12]
 8008992:	e007      	b.n	80089a4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008994:	2300      	movs	r3, #0
 8008996:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d002      	beq.n	80089a4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f000 ff8e 	bl	80098c0 <vTaskDelay>
    }
  }

  return (stat);
 80089a4:	68fb      	ldr	r3, [r7, #12]
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3710      	adds	r7, #16
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}
	...

080089b0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80089b0:	b480      	push	{r7}
 80089b2:	b085      	sub	sp, #20
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	60f8      	str	r0, [r7, #12]
 80089b8:	60b9      	str	r1, [r7, #8]
 80089ba:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	4a07      	ldr	r2, [pc, #28]	@ (80089dc <vApplicationGetIdleTaskMemory+0x2c>)
 80089c0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	4a06      	ldr	r2, [pc, #24]	@ (80089e0 <vApplicationGetIdleTaskMemory+0x30>)
 80089c6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2280      	movs	r2, #128	@ 0x80
 80089cc:	601a      	str	r2, [r3, #0]
}
 80089ce:	bf00      	nop
 80089d0:	3714      	adds	r7, #20
 80089d2:	46bd      	mov	sp, r7
 80089d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop
 80089dc:	20000970 	.word	0x20000970
 80089e0:	200009cc 	.word	0x200009cc

080089e4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80089e4:	b480      	push	{r7}
 80089e6:	b085      	sub	sp, #20
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	60f8      	str	r0, [r7, #12]
 80089ec:	60b9      	str	r1, [r7, #8]
 80089ee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	4a07      	ldr	r2, [pc, #28]	@ (8008a10 <vApplicationGetTimerTaskMemory+0x2c>)
 80089f4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	4a06      	ldr	r2, [pc, #24]	@ (8008a14 <vApplicationGetTimerTaskMemory+0x30>)
 80089fa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008a02:	601a      	str	r2, [r3, #0]
}
 8008a04:	bf00      	nop
 8008a06:	3714      	adds	r7, #20
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0e:	4770      	bx	lr
 8008a10:	20000bcc 	.word	0x20000bcc
 8008a14:	20000c28 	.word	0x20000c28

08008a18 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f103 0208 	add.w	r2, r3, #8
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a30:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f103 0208 	add.w	r2, r3, #8
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f103 0208 	add.w	r2, r3, #8
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008a4c:	bf00      	nop
 8008a4e:	370c      	adds	r7, #12
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr

08008a58 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2200      	movs	r2, #0
 8008a64:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008a66:	bf00      	nop
 8008a68:	370c      	adds	r7, #12
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a70:	4770      	bx	lr

08008a72 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008a72:	b480      	push	{r7}
 8008a74:	b085      	sub	sp, #20
 8008a76:	af00      	add	r7, sp, #0
 8008a78:	6078      	str	r0, [r7, #4]
 8008a7a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	68fa      	ldr	r2, [r7, #12]
 8008a86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	689a      	ldr	r2, [r3, #8]
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	689b      	ldr	r3, [r3, #8]
 8008a94:	683a      	ldr	r2, [r7, #0]
 8008a96:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	683a      	ldr	r2, [r7, #0]
 8008a9c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	1c5a      	adds	r2, r3, #1
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	601a      	str	r2, [r3, #0]
}
 8008aae:	bf00      	nop
 8008ab0:	3714      	adds	r7, #20
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr

08008aba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008aba:	b480      	push	{r7}
 8008abc:	b085      	sub	sp, #20
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	6078      	str	r0, [r7, #4]
 8008ac2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ad0:	d103      	bne.n	8008ada <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	691b      	ldr	r3, [r3, #16]
 8008ad6:	60fb      	str	r3, [r7, #12]
 8008ad8:	e00c      	b.n	8008af4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	3308      	adds	r3, #8
 8008ade:	60fb      	str	r3, [r7, #12]
 8008ae0:	e002      	b.n	8008ae8 <vListInsert+0x2e>
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	60fb      	str	r3, [r7, #12]
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	68ba      	ldr	r2, [r7, #8]
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d2f6      	bcs.n	8008ae2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	685a      	ldr	r2, [r3, #4]
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	685b      	ldr	r3, [r3, #4]
 8008b00:	683a      	ldr	r2, [r7, #0]
 8008b02:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	68fa      	ldr	r2, [r7, #12]
 8008b08:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	683a      	ldr	r2, [r7, #0]
 8008b0e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	687a      	ldr	r2, [r7, #4]
 8008b14:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	1c5a      	adds	r2, r3, #1
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	601a      	str	r2, [r3, #0]
}
 8008b20:	bf00      	nop
 8008b22:	3714      	adds	r7, #20
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr

08008b2c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b085      	sub	sp, #20
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	691b      	ldr	r3, [r3, #16]
 8008b38:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	687a      	ldr	r2, [r7, #4]
 8008b40:	6892      	ldr	r2, [r2, #8]
 8008b42:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	689b      	ldr	r3, [r3, #8]
 8008b48:	687a      	ldr	r2, [r7, #4]
 8008b4a:	6852      	ldr	r2, [r2, #4]
 8008b4c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	687a      	ldr	r2, [r7, #4]
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d103      	bne.n	8008b60 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	689a      	ldr	r2, [r3, #8]
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2200      	movs	r2, #0
 8008b64:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	1e5a      	subs	r2, r3, #1
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3714      	adds	r7, #20
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr

08008b80 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b084      	sub	sp, #16
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
 8008b88:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d10b      	bne.n	8008bac <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b98:	f383 8811 	msr	BASEPRI, r3
 8008b9c:	f3bf 8f6f 	isb	sy
 8008ba0:	f3bf 8f4f 	dsb	sy
 8008ba4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008ba6:	bf00      	nop
 8008ba8:	bf00      	nop
 8008baa:	e7fd      	b.n	8008ba8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008bac:	f002 f87c 	bl	800aca8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681a      	ldr	r2, [r3, #0]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bb8:	68f9      	ldr	r1, [r7, #12]
 8008bba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008bbc:	fb01 f303 	mul.w	r3, r1, r3
 8008bc0:	441a      	add	r2, r3
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	2200      	movs	r2, #0
 8008bca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681a      	ldr	r2, [r3, #0]
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681a      	ldr	r2, [r3, #0]
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bdc:	3b01      	subs	r3, #1
 8008bde:	68f9      	ldr	r1, [r7, #12]
 8008be0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008be2:	fb01 f303 	mul.w	r3, r1, r3
 8008be6:	441a      	add	r2, r3
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	22ff      	movs	r2, #255	@ 0xff
 8008bf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	22ff      	movs	r2, #255	@ 0xff
 8008bf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d114      	bne.n	8008c2c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	691b      	ldr	r3, [r3, #16]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d01a      	beq.n	8008c40 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	3310      	adds	r3, #16
 8008c0e:	4618      	mov	r0, r3
 8008c10:	f001 f91a 	bl	8009e48 <xTaskRemoveFromEventList>
 8008c14:	4603      	mov	r3, r0
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d012      	beq.n	8008c40 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8008c50 <xQueueGenericReset+0xd0>)
 8008c1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c20:	601a      	str	r2, [r3, #0]
 8008c22:	f3bf 8f4f 	dsb	sy
 8008c26:	f3bf 8f6f 	isb	sy
 8008c2a:	e009      	b.n	8008c40 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	3310      	adds	r3, #16
 8008c30:	4618      	mov	r0, r3
 8008c32:	f7ff fef1 	bl	8008a18 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	3324      	adds	r3, #36	@ 0x24
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f7ff feec 	bl	8008a18 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008c40:	f002 f864 	bl	800ad0c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008c44:	2301      	movs	r3, #1
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	3710      	adds	r7, #16
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}
 8008c4e:	bf00      	nop
 8008c50:	e000ed04 	.word	0xe000ed04

08008c54 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b08e      	sub	sp, #56	@ 0x38
 8008c58:	af02      	add	r7, sp, #8
 8008c5a:	60f8      	str	r0, [r7, #12]
 8008c5c:	60b9      	str	r1, [r7, #8]
 8008c5e:	607a      	str	r2, [r7, #4]
 8008c60:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d10b      	bne.n	8008c80 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c6c:	f383 8811 	msr	BASEPRI, r3
 8008c70:	f3bf 8f6f 	isb	sy
 8008c74:	f3bf 8f4f 	dsb	sy
 8008c78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008c7a:	bf00      	nop
 8008c7c:	bf00      	nop
 8008c7e:	e7fd      	b.n	8008c7c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d10b      	bne.n	8008c9e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c8a:	f383 8811 	msr	BASEPRI, r3
 8008c8e:	f3bf 8f6f 	isb	sy
 8008c92:	f3bf 8f4f 	dsb	sy
 8008c96:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008c98:	bf00      	nop
 8008c9a:	bf00      	nop
 8008c9c:	e7fd      	b.n	8008c9a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d002      	beq.n	8008caa <xQueueGenericCreateStatic+0x56>
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d001      	beq.n	8008cae <xQueueGenericCreateStatic+0x5a>
 8008caa:	2301      	movs	r3, #1
 8008cac:	e000      	b.n	8008cb0 <xQueueGenericCreateStatic+0x5c>
 8008cae:	2300      	movs	r3, #0
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d10b      	bne.n	8008ccc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cb8:	f383 8811 	msr	BASEPRI, r3
 8008cbc:	f3bf 8f6f 	isb	sy
 8008cc0:	f3bf 8f4f 	dsb	sy
 8008cc4:	623b      	str	r3, [r7, #32]
}
 8008cc6:	bf00      	nop
 8008cc8:	bf00      	nop
 8008cca:	e7fd      	b.n	8008cc8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d102      	bne.n	8008cd8 <xQueueGenericCreateStatic+0x84>
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d101      	bne.n	8008cdc <xQueueGenericCreateStatic+0x88>
 8008cd8:	2301      	movs	r3, #1
 8008cda:	e000      	b.n	8008cde <xQueueGenericCreateStatic+0x8a>
 8008cdc:	2300      	movs	r3, #0
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d10b      	bne.n	8008cfa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce6:	f383 8811 	msr	BASEPRI, r3
 8008cea:	f3bf 8f6f 	isb	sy
 8008cee:	f3bf 8f4f 	dsb	sy
 8008cf2:	61fb      	str	r3, [r7, #28]
}
 8008cf4:	bf00      	nop
 8008cf6:	bf00      	nop
 8008cf8:	e7fd      	b.n	8008cf6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008cfa:	2350      	movs	r3, #80	@ 0x50
 8008cfc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	2b50      	cmp	r3, #80	@ 0x50
 8008d02:	d00b      	beq.n	8008d1c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d08:	f383 8811 	msr	BASEPRI, r3
 8008d0c:	f3bf 8f6f 	isb	sy
 8008d10:	f3bf 8f4f 	dsb	sy
 8008d14:	61bb      	str	r3, [r7, #24]
}
 8008d16:	bf00      	nop
 8008d18:	bf00      	nop
 8008d1a:	e7fd      	b.n	8008d18 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008d1c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d00d      	beq.n	8008d44 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008d30:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d36:	9300      	str	r3, [sp, #0]
 8008d38:	4613      	mov	r3, r2
 8008d3a:	687a      	ldr	r2, [r7, #4]
 8008d3c:	68b9      	ldr	r1, [r7, #8]
 8008d3e:	68f8      	ldr	r0, [r7, #12]
 8008d40:	f000 f805 	bl	8008d4e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008d46:	4618      	mov	r0, r3
 8008d48:	3730      	adds	r7, #48	@ 0x30
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}

08008d4e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008d4e:	b580      	push	{r7, lr}
 8008d50:	b084      	sub	sp, #16
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	60f8      	str	r0, [r7, #12]
 8008d56:	60b9      	str	r1, [r7, #8]
 8008d58:	607a      	str	r2, [r7, #4]
 8008d5a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d103      	bne.n	8008d6a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008d62:	69bb      	ldr	r3, [r7, #24]
 8008d64:	69ba      	ldr	r2, [r7, #24]
 8008d66:	601a      	str	r2, [r3, #0]
 8008d68:	e002      	b.n	8008d70 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008d6a:	69bb      	ldr	r3, [r7, #24]
 8008d6c:	687a      	ldr	r2, [r7, #4]
 8008d6e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008d70:	69bb      	ldr	r3, [r7, #24]
 8008d72:	68fa      	ldr	r2, [r7, #12]
 8008d74:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008d76:	69bb      	ldr	r3, [r7, #24]
 8008d78:	68ba      	ldr	r2, [r7, #8]
 8008d7a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008d7c:	2101      	movs	r1, #1
 8008d7e:	69b8      	ldr	r0, [r7, #24]
 8008d80:	f7ff fefe 	bl	8008b80 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008d84:	69bb      	ldr	r3, [r7, #24]
 8008d86:	78fa      	ldrb	r2, [r7, #3]
 8008d88:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008d8c:	bf00      	nop
 8008d8e:	3710      	adds	r7, #16
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}

08008d94 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b08e      	sub	sp, #56	@ 0x38
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	60b9      	str	r1, [r7, #8]
 8008d9e:	607a      	str	r2, [r7, #4]
 8008da0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008da2:	2300      	movs	r3, #0
 8008da4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d10b      	bne.n	8008dc8 <xQueueGenericSend+0x34>
	__asm volatile
 8008db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db4:	f383 8811 	msr	BASEPRI, r3
 8008db8:	f3bf 8f6f 	isb	sy
 8008dbc:	f3bf 8f4f 	dsb	sy
 8008dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008dc2:	bf00      	nop
 8008dc4:	bf00      	nop
 8008dc6:	e7fd      	b.n	8008dc4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d103      	bne.n	8008dd6 <xQueueGenericSend+0x42>
 8008dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d101      	bne.n	8008dda <xQueueGenericSend+0x46>
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	e000      	b.n	8008ddc <xQueueGenericSend+0x48>
 8008dda:	2300      	movs	r3, #0
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d10b      	bne.n	8008df8 <xQueueGenericSend+0x64>
	__asm volatile
 8008de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de4:	f383 8811 	msr	BASEPRI, r3
 8008de8:	f3bf 8f6f 	isb	sy
 8008dec:	f3bf 8f4f 	dsb	sy
 8008df0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008df2:	bf00      	nop
 8008df4:	bf00      	nop
 8008df6:	e7fd      	b.n	8008df4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	2b02      	cmp	r3, #2
 8008dfc:	d103      	bne.n	8008e06 <xQueueGenericSend+0x72>
 8008dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e02:	2b01      	cmp	r3, #1
 8008e04:	d101      	bne.n	8008e0a <xQueueGenericSend+0x76>
 8008e06:	2301      	movs	r3, #1
 8008e08:	e000      	b.n	8008e0c <xQueueGenericSend+0x78>
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d10b      	bne.n	8008e28 <xQueueGenericSend+0x94>
	__asm volatile
 8008e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e14:	f383 8811 	msr	BASEPRI, r3
 8008e18:	f3bf 8f6f 	isb	sy
 8008e1c:	f3bf 8f4f 	dsb	sy
 8008e20:	623b      	str	r3, [r7, #32]
}
 8008e22:	bf00      	nop
 8008e24:	bf00      	nop
 8008e26:	e7fd      	b.n	8008e24 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008e28:	f001 f9ce 	bl	800a1c8 <xTaskGetSchedulerState>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d102      	bne.n	8008e38 <xQueueGenericSend+0xa4>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d101      	bne.n	8008e3c <xQueueGenericSend+0xa8>
 8008e38:	2301      	movs	r3, #1
 8008e3a:	e000      	b.n	8008e3e <xQueueGenericSend+0xaa>
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d10b      	bne.n	8008e5a <xQueueGenericSend+0xc6>
	__asm volatile
 8008e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e46:	f383 8811 	msr	BASEPRI, r3
 8008e4a:	f3bf 8f6f 	isb	sy
 8008e4e:	f3bf 8f4f 	dsb	sy
 8008e52:	61fb      	str	r3, [r7, #28]
}
 8008e54:	bf00      	nop
 8008e56:	bf00      	nop
 8008e58:	e7fd      	b.n	8008e56 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008e5a:	f001 ff25 	bl	800aca8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e66:	429a      	cmp	r2, r3
 8008e68:	d302      	bcc.n	8008e70 <xQueueGenericSend+0xdc>
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	2b02      	cmp	r3, #2
 8008e6e:	d129      	bne.n	8008ec4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008e70:	683a      	ldr	r2, [r7, #0]
 8008e72:	68b9      	ldr	r1, [r7, #8]
 8008e74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008e76:	f000 fa0f 	bl	8009298 <prvCopyDataToQueue>
 8008e7a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d010      	beq.n	8008ea6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e86:	3324      	adds	r3, #36	@ 0x24
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f000 ffdd 	bl	8009e48 <xTaskRemoveFromEventList>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d013      	beq.n	8008ebc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008e94:	4b3f      	ldr	r3, [pc, #252]	@ (8008f94 <xQueueGenericSend+0x200>)
 8008e96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e9a:	601a      	str	r2, [r3, #0]
 8008e9c:	f3bf 8f4f 	dsb	sy
 8008ea0:	f3bf 8f6f 	isb	sy
 8008ea4:	e00a      	b.n	8008ebc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d007      	beq.n	8008ebc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008eac:	4b39      	ldr	r3, [pc, #228]	@ (8008f94 <xQueueGenericSend+0x200>)
 8008eae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008eb2:	601a      	str	r2, [r3, #0]
 8008eb4:	f3bf 8f4f 	dsb	sy
 8008eb8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008ebc:	f001 ff26 	bl	800ad0c <vPortExitCritical>
				return pdPASS;
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	e063      	b.n	8008f8c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d103      	bne.n	8008ed2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008eca:	f001 ff1f 	bl	800ad0c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008ece:	2300      	movs	r3, #0
 8008ed0:	e05c      	b.n	8008f8c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008ed2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d106      	bne.n	8008ee6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ed8:	f107 0314 	add.w	r3, r7, #20
 8008edc:	4618      	mov	r0, r3
 8008ede:	f001 f817 	bl	8009f10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008ee6:	f001 ff11 	bl	800ad0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008eea:	f000 fd87 	bl	80099fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008eee:	f001 fedb 	bl	800aca8 <vPortEnterCritical>
 8008ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008ef8:	b25b      	sxtb	r3, r3
 8008efa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008efe:	d103      	bne.n	8008f08 <xQueueGenericSend+0x174>
 8008f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f02:	2200      	movs	r2, #0
 8008f04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008f0e:	b25b      	sxtb	r3, r3
 8008f10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008f14:	d103      	bne.n	8008f1e <xQueueGenericSend+0x18a>
 8008f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f18:	2200      	movs	r2, #0
 8008f1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008f1e:	f001 fef5 	bl	800ad0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008f22:	1d3a      	adds	r2, r7, #4
 8008f24:	f107 0314 	add.w	r3, r7, #20
 8008f28:	4611      	mov	r1, r2
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f001 f806 	bl	8009f3c <xTaskCheckForTimeOut>
 8008f30:	4603      	mov	r3, r0
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d124      	bne.n	8008f80 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008f36:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008f38:	f000 faa6 	bl	8009488 <prvIsQueueFull>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d018      	beq.n	8008f74 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f44:	3310      	adds	r3, #16
 8008f46:	687a      	ldr	r2, [r7, #4]
 8008f48:	4611      	mov	r1, r2
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	f000 ff2a 	bl	8009da4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008f50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008f52:	f000 fa31 	bl	80093b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008f56:	f000 fd5f 	bl	8009a18 <xTaskResumeAll>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	f47f af7c 	bne.w	8008e5a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008f62:	4b0c      	ldr	r3, [pc, #48]	@ (8008f94 <xQueueGenericSend+0x200>)
 8008f64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f68:	601a      	str	r2, [r3, #0]
 8008f6a:	f3bf 8f4f 	dsb	sy
 8008f6e:	f3bf 8f6f 	isb	sy
 8008f72:	e772      	b.n	8008e5a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008f74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008f76:	f000 fa1f 	bl	80093b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008f7a:	f000 fd4d 	bl	8009a18 <xTaskResumeAll>
 8008f7e:	e76c      	b.n	8008e5a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008f80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008f82:	f000 fa19 	bl	80093b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008f86:	f000 fd47 	bl	8009a18 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008f8a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3738      	adds	r7, #56	@ 0x38
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}
 8008f94:	e000ed04 	.word	0xe000ed04

08008f98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b090      	sub	sp, #64	@ 0x40
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	60f8      	str	r0, [r7, #12]
 8008fa0:	60b9      	str	r1, [r7, #8]
 8008fa2:	607a      	str	r2, [r7, #4]
 8008fa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d10b      	bne.n	8008fc8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb4:	f383 8811 	msr	BASEPRI, r3
 8008fb8:	f3bf 8f6f 	isb	sy
 8008fbc:	f3bf 8f4f 	dsb	sy
 8008fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008fc2:	bf00      	nop
 8008fc4:	bf00      	nop
 8008fc6:	e7fd      	b.n	8008fc4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d103      	bne.n	8008fd6 <xQueueGenericSendFromISR+0x3e>
 8008fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d101      	bne.n	8008fda <xQueueGenericSendFromISR+0x42>
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	e000      	b.n	8008fdc <xQueueGenericSendFromISR+0x44>
 8008fda:	2300      	movs	r3, #0
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d10b      	bne.n	8008ff8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe4:	f383 8811 	msr	BASEPRI, r3
 8008fe8:	f3bf 8f6f 	isb	sy
 8008fec:	f3bf 8f4f 	dsb	sy
 8008ff0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008ff2:	bf00      	nop
 8008ff4:	bf00      	nop
 8008ff6:	e7fd      	b.n	8008ff4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	2b02      	cmp	r3, #2
 8008ffc:	d103      	bne.n	8009006 <xQueueGenericSendFromISR+0x6e>
 8008ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009000:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009002:	2b01      	cmp	r3, #1
 8009004:	d101      	bne.n	800900a <xQueueGenericSendFromISR+0x72>
 8009006:	2301      	movs	r3, #1
 8009008:	e000      	b.n	800900c <xQueueGenericSendFromISR+0x74>
 800900a:	2300      	movs	r3, #0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d10b      	bne.n	8009028 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009014:	f383 8811 	msr	BASEPRI, r3
 8009018:	f3bf 8f6f 	isb	sy
 800901c:	f3bf 8f4f 	dsb	sy
 8009020:	623b      	str	r3, [r7, #32]
}
 8009022:	bf00      	nop
 8009024:	bf00      	nop
 8009026:	e7fd      	b.n	8009024 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009028:	f001 ff1e 	bl	800ae68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800902c:	f3ef 8211 	mrs	r2, BASEPRI
 8009030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009034:	f383 8811 	msr	BASEPRI, r3
 8009038:	f3bf 8f6f 	isb	sy
 800903c:	f3bf 8f4f 	dsb	sy
 8009040:	61fa      	str	r2, [r7, #28]
 8009042:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009044:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009046:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800904a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800904c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800904e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009050:	429a      	cmp	r2, r3
 8009052:	d302      	bcc.n	800905a <xQueueGenericSendFromISR+0xc2>
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	2b02      	cmp	r3, #2
 8009058:	d12f      	bne.n	80090ba <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800905a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800905c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009060:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009068:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800906a:	683a      	ldr	r2, [r7, #0]
 800906c:	68b9      	ldr	r1, [r7, #8]
 800906e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009070:	f000 f912 	bl	8009298 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009074:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009078:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800907c:	d112      	bne.n	80090a4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800907e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009082:	2b00      	cmp	r3, #0
 8009084:	d016      	beq.n	80090b4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009088:	3324      	adds	r3, #36	@ 0x24
 800908a:	4618      	mov	r0, r3
 800908c:	f000 fedc 	bl	8009e48 <xTaskRemoveFromEventList>
 8009090:	4603      	mov	r3, r0
 8009092:	2b00      	cmp	r3, #0
 8009094:	d00e      	beq.n	80090b4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d00b      	beq.n	80090b4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2201      	movs	r2, #1
 80090a0:	601a      	str	r2, [r3, #0]
 80090a2:	e007      	b.n	80090b4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80090a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80090a8:	3301      	adds	r3, #1
 80090aa:	b2db      	uxtb	r3, r3
 80090ac:	b25a      	sxtb	r2, r3
 80090ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80090b4:	2301      	movs	r3, #1
 80090b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80090b8:	e001      	b.n	80090be <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80090ba:	2300      	movs	r3, #0
 80090bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090c0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80090c2:	697b      	ldr	r3, [r7, #20]
 80090c4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80090c8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80090ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3740      	adds	r7, #64	@ 0x40
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}

080090d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b08c      	sub	sp, #48	@ 0x30
 80090d8:	af00      	add	r7, sp, #0
 80090da:	60f8      	str	r0, [r7, #12]
 80090dc:	60b9      	str	r1, [r7, #8]
 80090de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80090e0:	2300      	movs	r3, #0
 80090e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80090e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d10b      	bne.n	8009106 <xQueueReceive+0x32>
	__asm volatile
 80090ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090f2:	f383 8811 	msr	BASEPRI, r3
 80090f6:	f3bf 8f6f 	isb	sy
 80090fa:	f3bf 8f4f 	dsb	sy
 80090fe:	623b      	str	r3, [r7, #32]
}
 8009100:	bf00      	nop
 8009102:	bf00      	nop
 8009104:	e7fd      	b.n	8009102 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d103      	bne.n	8009114 <xQueueReceive+0x40>
 800910c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800910e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009110:	2b00      	cmp	r3, #0
 8009112:	d101      	bne.n	8009118 <xQueueReceive+0x44>
 8009114:	2301      	movs	r3, #1
 8009116:	e000      	b.n	800911a <xQueueReceive+0x46>
 8009118:	2300      	movs	r3, #0
 800911a:	2b00      	cmp	r3, #0
 800911c:	d10b      	bne.n	8009136 <xQueueReceive+0x62>
	__asm volatile
 800911e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009122:	f383 8811 	msr	BASEPRI, r3
 8009126:	f3bf 8f6f 	isb	sy
 800912a:	f3bf 8f4f 	dsb	sy
 800912e:	61fb      	str	r3, [r7, #28]
}
 8009130:	bf00      	nop
 8009132:	bf00      	nop
 8009134:	e7fd      	b.n	8009132 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009136:	f001 f847 	bl	800a1c8 <xTaskGetSchedulerState>
 800913a:	4603      	mov	r3, r0
 800913c:	2b00      	cmp	r3, #0
 800913e:	d102      	bne.n	8009146 <xQueueReceive+0x72>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d101      	bne.n	800914a <xQueueReceive+0x76>
 8009146:	2301      	movs	r3, #1
 8009148:	e000      	b.n	800914c <xQueueReceive+0x78>
 800914a:	2300      	movs	r3, #0
 800914c:	2b00      	cmp	r3, #0
 800914e:	d10b      	bne.n	8009168 <xQueueReceive+0x94>
	__asm volatile
 8009150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009154:	f383 8811 	msr	BASEPRI, r3
 8009158:	f3bf 8f6f 	isb	sy
 800915c:	f3bf 8f4f 	dsb	sy
 8009160:	61bb      	str	r3, [r7, #24]
}
 8009162:	bf00      	nop
 8009164:	bf00      	nop
 8009166:	e7fd      	b.n	8009164 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009168:	f001 fd9e 	bl	800aca8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800916c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800916e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009170:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009174:	2b00      	cmp	r3, #0
 8009176:	d01f      	beq.n	80091b8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009178:	68b9      	ldr	r1, [r7, #8]
 800917a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800917c:	f000 f8f6 	bl	800936c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009182:	1e5a      	subs	r2, r3, #1
 8009184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009186:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800918a:	691b      	ldr	r3, [r3, #16]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d00f      	beq.n	80091b0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009192:	3310      	adds	r3, #16
 8009194:	4618      	mov	r0, r3
 8009196:	f000 fe57 	bl	8009e48 <xTaskRemoveFromEventList>
 800919a:	4603      	mov	r3, r0
 800919c:	2b00      	cmp	r3, #0
 800919e:	d007      	beq.n	80091b0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80091a0:	4b3c      	ldr	r3, [pc, #240]	@ (8009294 <xQueueReceive+0x1c0>)
 80091a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091a6:	601a      	str	r2, [r3, #0]
 80091a8:	f3bf 8f4f 	dsb	sy
 80091ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80091b0:	f001 fdac 	bl	800ad0c <vPortExitCritical>
				return pdPASS;
 80091b4:	2301      	movs	r3, #1
 80091b6:	e069      	b.n	800928c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d103      	bne.n	80091c6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80091be:	f001 fda5 	bl	800ad0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80091c2:	2300      	movs	r3, #0
 80091c4:	e062      	b.n	800928c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80091c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d106      	bne.n	80091da <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80091cc:	f107 0310 	add.w	r3, r7, #16
 80091d0:	4618      	mov	r0, r3
 80091d2:	f000 fe9d 	bl	8009f10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80091d6:	2301      	movs	r3, #1
 80091d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80091da:	f001 fd97 	bl	800ad0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80091de:	f000 fc0d 	bl	80099fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80091e2:	f001 fd61 	bl	800aca8 <vPortEnterCritical>
 80091e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80091ec:	b25b      	sxtb	r3, r3
 80091ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80091f2:	d103      	bne.n	80091fc <xQueueReceive+0x128>
 80091f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091f6:	2200      	movs	r2, #0
 80091f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80091fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009202:	b25b      	sxtb	r3, r3
 8009204:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009208:	d103      	bne.n	8009212 <xQueueReceive+0x13e>
 800920a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800920c:	2200      	movs	r2, #0
 800920e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009212:	f001 fd7b 	bl	800ad0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009216:	1d3a      	adds	r2, r7, #4
 8009218:	f107 0310 	add.w	r3, r7, #16
 800921c:	4611      	mov	r1, r2
 800921e:	4618      	mov	r0, r3
 8009220:	f000 fe8c 	bl	8009f3c <xTaskCheckForTimeOut>
 8009224:	4603      	mov	r3, r0
 8009226:	2b00      	cmp	r3, #0
 8009228:	d123      	bne.n	8009272 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800922a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800922c:	f000 f916 	bl	800945c <prvIsQueueEmpty>
 8009230:	4603      	mov	r3, r0
 8009232:	2b00      	cmp	r3, #0
 8009234:	d017      	beq.n	8009266 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009238:	3324      	adds	r3, #36	@ 0x24
 800923a:	687a      	ldr	r2, [r7, #4]
 800923c:	4611      	mov	r1, r2
 800923e:	4618      	mov	r0, r3
 8009240:	f000 fdb0 	bl	8009da4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009244:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009246:	f000 f8b7 	bl	80093b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800924a:	f000 fbe5 	bl	8009a18 <xTaskResumeAll>
 800924e:	4603      	mov	r3, r0
 8009250:	2b00      	cmp	r3, #0
 8009252:	d189      	bne.n	8009168 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009254:	4b0f      	ldr	r3, [pc, #60]	@ (8009294 <xQueueReceive+0x1c0>)
 8009256:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800925a:	601a      	str	r2, [r3, #0]
 800925c:	f3bf 8f4f 	dsb	sy
 8009260:	f3bf 8f6f 	isb	sy
 8009264:	e780      	b.n	8009168 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009266:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009268:	f000 f8a6 	bl	80093b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800926c:	f000 fbd4 	bl	8009a18 <xTaskResumeAll>
 8009270:	e77a      	b.n	8009168 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009272:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009274:	f000 f8a0 	bl	80093b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009278:	f000 fbce 	bl	8009a18 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800927c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800927e:	f000 f8ed 	bl	800945c <prvIsQueueEmpty>
 8009282:	4603      	mov	r3, r0
 8009284:	2b00      	cmp	r3, #0
 8009286:	f43f af6f 	beq.w	8009168 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800928a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800928c:	4618      	mov	r0, r3
 800928e:	3730      	adds	r7, #48	@ 0x30
 8009290:	46bd      	mov	sp, r7
 8009292:	bd80      	pop	{r7, pc}
 8009294:	e000ed04 	.word	0xe000ed04

08009298 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b086      	sub	sp, #24
 800929c:	af00      	add	r7, sp, #0
 800929e:	60f8      	str	r0, [r7, #12]
 80092a0:	60b9      	str	r1, [r7, #8]
 80092a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80092a4:	2300      	movs	r3, #0
 80092a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d10d      	bne.n	80092d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d14d      	bne.n	800935a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	689b      	ldr	r3, [r3, #8]
 80092c2:	4618      	mov	r0, r3
 80092c4:	f000 ff9e 	bl	800a204 <xTaskPriorityDisinherit>
 80092c8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	2200      	movs	r2, #0
 80092ce:	609a      	str	r2, [r3, #8]
 80092d0:	e043      	b.n	800935a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d119      	bne.n	800930c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	6858      	ldr	r0, [r3, #4]
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092e0:	461a      	mov	r2, r3
 80092e2:	68b9      	ldr	r1, [r7, #8]
 80092e4:	f002 fd42 	bl	800bd6c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	685a      	ldr	r2, [r3, #4]
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092f0:	441a      	add	r2, r3
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	685a      	ldr	r2, [r3, #4]
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	689b      	ldr	r3, [r3, #8]
 80092fe:	429a      	cmp	r2, r3
 8009300:	d32b      	bcc.n	800935a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681a      	ldr	r2, [r3, #0]
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	605a      	str	r2, [r3, #4]
 800930a:	e026      	b.n	800935a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	68d8      	ldr	r0, [r3, #12]
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009314:	461a      	mov	r2, r3
 8009316:	68b9      	ldr	r1, [r7, #8]
 8009318:	f002 fd28 	bl	800bd6c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	68da      	ldr	r2, [r3, #12]
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009324:	425b      	negs	r3, r3
 8009326:	441a      	add	r2, r3
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	68da      	ldr	r2, [r3, #12]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	429a      	cmp	r2, r3
 8009336:	d207      	bcs.n	8009348 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	689a      	ldr	r2, [r3, #8]
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009340:	425b      	negs	r3, r3
 8009342:	441a      	add	r2, r3
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2b02      	cmp	r3, #2
 800934c:	d105      	bne.n	800935a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800934e:	693b      	ldr	r3, [r7, #16]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d002      	beq.n	800935a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009354:	693b      	ldr	r3, [r7, #16]
 8009356:	3b01      	subs	r3, #1
 8009358:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	1c5a      	adds	r2, r3, #1
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009362:	697b      	ldr	r3, [r7, #20]
}
 8009364:	4618      	mov	r0, r3
 8009366:	3718      	adds	r7, #24
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}

0800936c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b082      	sub	sp, #8
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
 8009374:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800937a:	2b00      	cmp	r3, #0
 800937c:	d018      	beq.n	80093b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	68da      	ldr	r2, [r3, #12]
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009386:	441a      	add	r2, r3
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	68da      	ldr	r2, [r3, #12]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	429a      	cmp	r2, r3
 8009396:	d303      	bcc.n	80093a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681a      	ldr	r2, [r3, #0]
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	68d9      	ldr	r1, [r3, #12]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093a8:	461a      	mov	r2, r3
 80093aa:	6838      	ldr	r0, [r7, #0]
 80093ac:	f002 fcde 	bl	800bd6c <memcpy>
	}
}
 80093b0:	bf00      	nop
 80093b2:	3708      	adds	r7, #8
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}

080093b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b084      	sub	sp, #16
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80093c0:	f001 fc72 	bl	800aca8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80093cc:	e011      	b.n	80093f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d012      	beq.n	80093fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	3324      	adds	r3, #36	@ 0x24
 80093da:	4618      	mov	r0, r3
 80093dc:	f000 fd34 	bl	8009e48 <xTaskRemoveFromEventList>
 80093e0:	4603      	mov	r3, r0
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d001      	beq.n	80093ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80093e6:	f000 fe0d 	bl	800a004 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80093ea:	7bfb      	ldrb	r3, [r7, #15]
 80093ec:	3b01      	subs	r3, #1
 80093ee:	b2db      	uxtb	r3, r3
 80093f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80093f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	dce9      	bgt.n	80093ce <prvUnlockQueue+0x16>
 80093fa:	e000      	b.n	80093fe <prvUnlockQueue+0x46>
					break;
 80093fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	22ff      	movs	r2, #255	@ 0xff
 8009402:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009406:	f001 fc81 	bl	800ad0c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800940a:	f001 fc4d 	bl	800aca8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009414:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009416:	e011      	b.n	800943c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	691b      	ldr	r3, [r3, #16]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d012      	beq.n	8009446 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	3310      	adds	r3, #16
 8009424:	4618      	mov	r0, r3
 8009426:	f000 fd0f 	bl	8009e48 <xTaskRemoveFromEventList>
 800942a:	4603      	mov	r3, r0
 800942c:	2b00      	cmp	r3, #0
 800942e:	d001      	beq.n	8009434 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009430:	f000 fde8 	bl	800a004 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009434:	7bbb      	ldrb	r3, [r7, #14]
 8009436:	3b01      	subs	r3, #1
 8009438:	b2db      	uxtb	r3, r3
 800943a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800943c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009440:	2b00      	cmp	r3, #0
 8009442:	dce9      	bgt.n	8009418 <prvUnlockQueue+0x60>
 8009444:	e000      	b.n	8009448 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009446:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	22ff      	movs	r2, #255	@ 0xff
 800944c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009450:	f001 fc5c 	bl	800ad0c <vPortExitCritical>
}
 8009454:	bf00      	nop
 8009456:	3710      	adds	r7, #16
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}

0800945c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b084      	sub	sp, #16
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009464:	f001 fc20 	bl	800aca8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800946c:	2b00      	cmp	r3, #0
 800946e:	d102      	bne.n	8009476 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009470:	2301      	movs	r3, #1
 8009472:	60fb      	str	r3, [r7, #12]
 8009474:	e001      	b.n	800947a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009476:	2300      	movs	r3, #0
 8009478:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800947a:	f001 fc47 	bl	800ad0c <vPortExitCritical>

	return xReturn;
 800947e:	68fb      	ldr	r3, [r7, #12]
}
 8009480:	4618      	mov	r0, r3
 8009482:	3710      	adds	r7, #16
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}

08009488 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b084      	sub	sp, #16
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009490:	f001 fc0a 	bl	800aca8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800949c:	429a      	cmp	r2, r3
 800949e:	d102      	bne.n	80094a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80094a0:	2301      	movs	r3, #1
 80094a2:	60fb      	str	r3, [r7, #12]
 80094a4:	e001      	b.n	80094aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80094a6:	2300      	movs	r3, #0
 80094a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80094aa:	f001 fc2f 	bl	800ad0c <vPortExitCritical>

	return xReturn;
 80094ae:	68fb      	ldr	r3, [r7, #12]
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	3710      	adds	r7, #16
 80094b4:	46bd      	mov	sp, r7
 80094b6:	bd80      	pop	{r7, pc}

080094b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80094b8:	b480      	push	{r7}
 80094ba:	b085      	sub	sp, #20
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80094c2:	2300      	movs	r3, #0
 80094c4:	60fb      	str	r3, [r7, #12]
 80094c6:	e014      	b.n	80094f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80094c8:	4a0f      	ldr	r2, [pc, #60]	@ (8009508 <vQueueAddToRegistry+0x50>)
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d10b      	bne.n	80094ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80094d4:	490c      	ldr	r1, [pc, #48]	@ (8009508 <vQueueAddToRegistry+0x50>)
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	683a      	ldr	r2, [r7, #0]
 80094da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80094de:	4a0a      	ldr	r2, [pc, #40]	@ (8009508 <vQueueAddToRegistry+0x50>)
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	00db      	lsls	r3, r3, #3
 80094e4:	4413      	add	r3, r2
 80094e6:	687a      	ldr	r2, [r7, #4]
 80094e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80094ea:	e006      	b.n	80094fa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	3301      	adds	r3, #1
 80094f0:	60fb      	str	r3, [r7, #12]
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	2b07      	cmp	r3, #7
 80094f6:	d9e7      	bls.n	80094c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80094f8:	bf00      	nop
 80094fa:	bf00      	nop
 80094fc:	3714      	adds	r7, #20
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr
 8009506:	bf00      	nop
 8009508:	20001028 	.word	0x20001028

0800950c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800950c:	b580      	push	{r7, lr}
 800950e:	b086      	sub	sp, #24
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800951c:	f001 fbc4 	bl	800aca8 <vPortEnterCritical>
 8009520:	697b      	ldr	r3, [r7, #20]
 8009522:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009526:	b25b      	sxtb	r3, r3
 8009528:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800952c:	d103      	bne.n	8009536 <vQueueWaitForMessageRestricted+0x2a>
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	2200      	movs	r2, #0
 8009532:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800953c:	b25b      	sxtb	r3, r3
 800953e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009542:	d103      	bne.n	800954c <vQueueWaitForMessageRestricted+0x40>
 8009544:	697b      	ldr	r3, [r7, #20]
 8009546:	2200      	movs	r2, #0
 8009548:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800954c:	f001 fbde 	bl	800ad0c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009554:	2b00      	cmp	r3, #0
 8009556:	d106      	bne.n	8009566 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	3324      	adds	r3, #36	@ 0x24
 800955c:	687a      	ldr	r2, [r7, #4]
 800955e:	68b9      	ldr	r1, [r7, #8]
 8009560:	4618      	mov	r0, r3
 8009562:	f000 fc45 	bl	8009df0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009566:	6978      	ldr	r0, [r7, #20]
 8009568:	f7ff ff26 	bl	80093b8 <prvUnlockQueue>
	}
 800956c:	bf00      	nop
 800956e:	3718      	adds	r7, #24
 8009570:	46bd      	mov	sp, r7
 8009572:	bd80      	pop	{r7, pc}

08009574 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009574:	b580      	push	{r7, lr}
 8009576:	b08e      	sub	sp, #56	@ 0x38
 8009578:	af04      	add	r7, sp, #16
 800957a:	60f8      	str	r0, [r7, #12]
 800957c:	60b9      	str	r1, [r7, #8]
 800957e:	607a      	str	r2, [r7, #4]
 8009580:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009584:	2b00      	cmp	r3, #0
 8009586:	d10b      	bne.n	80095a0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800958c:	f383 8811 	msr	BASEPRI, r3
 8009590:	f3bf 8f6f 	isb	sy
 8009594:	f3bf 8f4f 	dsb	sy
 8009598:	623b      	str	r3, [r7, #32]
}
 800959a:	bf00      	nop
 800959c:	bf00      	nop
 800959e:	e7fd      	b.n	800959c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80095a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d10b      	bne.n	80095be <xTaskCreateStatic+0x4a>
	__asm volatile
 80095a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095aa:	f383 8811 	msr	BASEPRI, r3
 80095ae:	f3bf 8f6f 	isb	sy
 80095b2:	f3bf 8f4f 	dsb	sy
 80095b6:	61fb      	str	r3, [r7, #28]
}
 80095b8:	bf00      	nop
 80095ba:	bf00      	nop
 80095bc:	e7fd      	b.n	80095ba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80095be:	235c      	movs	r3, #92	@ 0x5c
 80095c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	2b5c      	cmp	r3, #92	@ 0x5c
 80095c6:	d00b      	beq.n	80095e0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80095c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095cc:	f383 8811 	msr	BASEPRI, r3
 80095d0:	f3bf 8f6f 	isb	sy
 80095d4:	f3bf 8f4f 	dsb	sy
 80095d8:	61bb      	str	r3, [r7, #24]
}
 80095da:	bf00      	nop
 80095dc:	bf00      	nop
 80095de:	e7fd      	b.n	80095dc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80095e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80095e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d01e      	beq.n	8009626 <xTaskCreateStatic+0xb2>
 80095e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d01b      	beq.n	8009626 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80095ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095f0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80095f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80095f6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80095f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095fa:	2202      	movs	r2, #2
 80095fc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009600:	2300      	movs	r3, #0
 8009602:	9303      	str	r3, [sp, #12]
 8009604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009606:	9302      	str	r3, [sp, #8]
 8009608:	f107 0314 	add.w	r3, r7, #20
 800960c:	9301      	str	r3, [sp, #4]
 800960e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009610:	9300      	str	r3, [sp, #0]
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	687a      	ldr	r2, [r7, #4]
 8009616:	68b9      	ldr	r1, [r7, #8]
 8009618:	68f8      	ldr	r0, [r7, #12]
 800961a:	f000 f850 	bl	80096be <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800961e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009620:	f000 f8de 	bl	80097e0 <prvAddNewTaskToReadyList>
 8009624:	e001      	b.n	800962a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009626:	2300      	movs	r3, #0
 8009628:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800962a:	697b      	ldr	r3, [r7, #20]
	}
 800962c:	4618      	mov	r0, r3
 800962e:	3728      	adds	r7, #40	@ 0x28
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}

08009634 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009634:	b580      	push	{r7, lr}
 8009636:	b08c      	sub	sp, #48	@ 0x30
 8009638:	af04      	add	r7, sp, #16
 800963a:	60f8      	str	r0, [r7, #12]
 800963c:	60b9      	str	r1, [r7, #8]
 800963e:	603b      	str	r3, [r7, #0]
 8009640:	4613      	mov	r3, r2
 8009642:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009644:	88fb      	ldrh	r3, [r7, #6]
 8009646:	009b      	lsls	r3, r3, #2
 8009648:	4618      	mov	r0, r3
 800964a:	f001 fc4f 	bl	800aeec <pvPortMalloc>
 800964e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d00e      	beq.n	8009674 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009656:	205c      	movs	r0, #92	@ 0x5c
 8009658:	f001 fc48 	bl	800aeec <pvPortMalloc>
 800965c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800965e:	69fb      	ldr	r3, [r7, #28]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d003      	beq.n	800966c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009664:	69fb      	ldr	r3, [r7, #28]
 8009666:	697a      	ldr	r2, [r7, #20]
 8009668:	631a      	str	r2, [r3, #48]	@ 0x30
 800966a:	e005      	b.n	8009678 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800966c:	6978      	ldr	r0, [r7, #20]
 800966e:	f001 fd0b 	bl	800b088 <vPortFree>
 8009672:	e001      	b.n	8009678 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009674:	2300      	movs	r3, #0
 8009676:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009678:	69fb      	ldr	r3, [r7, #28]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d017      	beq.n	80096ae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800967e:	69fb      	ldr	r3, [r7, #28]
 8009680:	2200      	movs	r2, #0
 8009682:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009686:	88fa      	ldrh	r2, [r7, #6]
 8009688:	2300      	movs	r3, #0
 800968a:	9303      	str	r3, [sp, #12]
 800968c:	69fb      	ldr	r3, [r7, #28]
 800968e:	9302      	str	r3, [sp, #8]
 8009690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009692:	9301      	str	r3, [sp, #4]
 8009694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009696:	9300      	str	r3, [sp, #0]
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	68b9      	ldr	r1, [r7, #8]
 800969c:	68f8      	ldr	r0, [r7, #12]
 800969e:	f000 f80e 	bl	80096be <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80096a2:	69f8      	ldr	r0, [r7, #28]
 80096a4:	f000 f89c 	bl	80097e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80096a8:	2301      	movs	r3, #1
 80096aa:	61bb      	str	r3, [r7, #24]
 80096ac:	e002      	b.n	80096b4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80096ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80096b2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80096b4:	69bb      	ldr	r3, [r7, #24]
	}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3720      	adds	r7, #32
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}

080096be <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80096be:	b580      	push	{r7, lr}
 80096c0:	b088      	sub	sp, #32
 80096c2:	af00      	add	r7, sp, #0
 80096c4:	60f8      	str	r0, [r7, #12]
 80096c6:	60b9      	str	r1, [r7, #8]
 80096c8:	607a      	str	r2, [r7, #4]
 80096ca:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80096cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ce:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	009b      	lsls	r3, r3, #2
 80096d4:	461a      	mov	r2, r3
 80096d6:	21a5      	movs	r1, #165	@ 0xa5
 80096d8:	f002 fb0e 	bl	800bcf8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80096dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80096e6:	3b01      	subs	r3, #1
 80096e8:	009b      	lsls	r3, r3, #2
 80096ea:	4413      	add	r3, r2
 80096ec:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80096ee:	69bb      	ldr	r3, [r7, #24]
 80096f0:	f023 0307 	bic.w	r3, r3, #7
 80096f4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80096f6:	69bb      	ldr	r3, [r7, #24]
 80096f8:	f003 0307 	and.w	r3, r3, #7
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d00b      	beq.n	8009718 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009704:	f383 8811 	msr	BASEPRI, r3
 8009708:	f3bf 8f6f 	isb	sy
 800970c:	f3bf 8f4f 	dsb	sy
 8009710:	617b      	str	r3, [r7, #20]
}
 8009712:	bf00      	nop
 8009714:	bf00      	nop
 8009716:	e7fd      	b.n	8009714 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d01f      	beq.n	800975e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800971e:	2300      	movs	r3, #0
 8009720:	61fb      	str	r3, [r7, #28]
 8009722:	e012      	b.n	800974a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009724:	68ba      	ldr	r2, [r7, #8]
 8009726:	69fb      	ldr	r3, [r7, #28]
 8009728:	4413      	add	r3, r2
 800972a:	7819      	ldrb	r1, [r3, #0]
 800972c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800972e:	69fb      	ldr	r3, [r7, #28]
 8009730:	4413      	add	r3, r2
 8009732:	3334      	adds	r3, #52	@ 0x34
 8009734:	460a      	mov	r2, r1
 8009736:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009738:	68ba      	ldr	r2, [r7, #8]
 800973a:	69fb      	ldr	r3, [r7, #28]
 800973c:	4413      	add	r3, r2
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d006      	beq.n	8009752 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009744:	69fb      	ldr	r3, [r7, #28]
 8009746:	3301      	adds	r3, #1
 8009748:	61fb      	str	r3, [r7, #28]
 800974a:	69fb      	ldr	r3, [r7, #28]
 800974c:	2b0f      	cmp	r3, #15
 800974e:	d9e9      	bls.n	8009724 <prvInitialiseNewTask+0x66>
 8009750:	e000      	b.n	8009754 <prvInitialiseNewTask+0x96>
			{
				break;
 8009752:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009756:	2200      	movs	r2, #0
 8009758:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800975c:	e003      	b.n	8009766 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800975e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009760:	2200      	movs	r2, #0
 8009762:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009768:	2b37      	cmp	r3, #55	@ 0x37
 800976a:	d901      	bls.n	8009770 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800976c:	2337      	movs	r3, #55	@ 0x37
 800976e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009772:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009774:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009778:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800977a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800977c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800977e:	2200      	movs	r2, #0
 8009780:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009784:	3304      	adds	r3, #4
 8009786:	4618      	mov	r0, r3
 8009788:	f7ff f966 	bl	8008a58 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800978c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800978e:	3318      	adds	r3, #24
 8009790:	4618      	mov	r0, r3
 8009792:	f7ff f961 	bl	8008a58 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009798:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800979a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800979c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800979e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80097a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097a4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80097a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097aa:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80097ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ae:	2200      	movs	r2, #0
 80097b0:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80097b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b4:	2200      	movs	r2, #0
 80097b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80097ba:	683a      	ldr	r2, [r7, #0]
 80097bc:	68f9      	ldr	r1, [r7, #12]
 80097be:	69b8      	ldr	r0, [r7, #24]
 80097c0:	f001 f93e 	bl	800aa40 <pxPortInitialiseStack>
 80097c4:	4602      	mov	r2, r0
 80097c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097c8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80097ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d002      	beq.n	80097d6 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80097d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80097d6:	bf00      	nop
 80097d8:	3720      	adds	r7, #32
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}
	...

080097e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b082      	sub	sp, #8
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80097e8:	f001 fa5e 	bl	800aca8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80097ec:	4b2d      	ldr	r3, [pc, #180]	@ (80098a4 <prvAddNewTaskToReadyList+0xc4>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	3301      	adds	r3, #1
 80097f2:	4a2c      	ldr	r2, [pc, #176]	@ (80098a4 <prvAddNewTaskToReadyList+0xc4>)
 80097f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80097f6:	4b2c      	ldr	r3, [pc, #176]	@ (80098a8 <prvAddNewTaskToReadyList+0xc8>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d109      	bne.n	8009812 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80097fe:	4a2a      	ldr	r2, [pc, #168]	@ (80098a8 <prvAddNewTaskToReadyList+0xc8>)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009804:	4b27      	ldr	r3, [pc, #156]	@ (80098a4 <prvAddNewTaskToReadyList+0xc4>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	2b01      	cmp	r3, #1
 800980a:	d110      	bne.n	800982e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800980c:	f000 fc1e 	bl	800a04c <prvInitialiseTaskLists>
 8009810:	e00d      	b.n	800982e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009812:	4b26      	ldr	r3, [pc, #152]	@ (80098ac <prvAddNewTaskToReadyList+0xcc>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d109      	bne.n	800982e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800981a:	4b23      	ldr	r3, [pc, #140]	@ (80098a8 <prvAddNewTaskToReadyList+0xc8>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009824:	429a      	cmp	r2, r3
 8009826:	d802      	bhi.n	800982e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009828:	4a1f      	ldr	r2, [pc, #124]	@ (80098a8 <prvAddNewTaskToReadyList+0xc8>)
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800982e:	4b20      	ldr	r3, [pc, #128]	@ (80098b0 <prvAddNewTaskToReadyList+0xd0>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	3301      	adds	r3, #1
 8009834:	4a1e      	ldr	r2, [pc, #120]	@ (80098b0 <prvAddNewTaskToReadyList+0xd0>)
 8009836:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009838:	4b1d      	ldr	r3, [pc, #116]	@ (80098b0 <prvAddNewTaskToReadyList+0xd0>)
 800983a:	681a      	ldr	r2, [r3, #0]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009844:	4b1b      	ldr	r3, [pc, #108]	@ (80098b4 <prvAddNewTaskToReadyList+0xd4>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	429a      	cmp	r2, r3
 800984a:	d903      	bls.n	8009854 <prvAddNewTaskToReadyList+0x74>
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009850:	4a18      	ldr	r2, [pc, #96]	@ (80098b4 <prvAddNewTaskToReadyList+0xd4>)
 8009852:	6013      	str	r3, [r2, #0]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009858:	4613      	mov	r3, r2
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	4413      	add	r3, r2
 800985e:	009b      	lsls	r3, r3, #2
 8009860:	4a15      	ldr	r2, [pc, #84]	@ (80098b8 <prvAddNewTaskToReadyList+0xd8>)
 8009862:	441a      	add	r2, r3
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	3304      	adds	r3, #4
 8009868:	4619      	mov	r1, r3
 800986a:	4610      	mov	r0, r2
 800986c:	f7ff f901 	bl	8008a72 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009870:	f001 fa4c 	bl	800ad0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009874:	4b0d      	ldr	r3, [pc, #52]	@ (80098ac <prvAddNewTaskToReadyList+0xcc>)
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d00e      	beq.n	800989a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800987c:	4b0a      	ldr	r3, [pc, #40]	@ (80098a8 <prvAddNewTaskToReadyList+0xc8>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009886:	429a      	cmp	r2, r3
 8009888:	d207      	bcs.n	800989a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800988a:	4b0c      	ldr	r3, [pc, #48]	@ (80098bc <prvAddNewTaskToReadyList+0xdc>)
 800988c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009890:	601a      	str	r2, [r3, #0]
 8009892:	f3bf 8f4f 	dsb	sy
 8009896:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800989a:	bf00      	nop
 800989c:	3708      	adds	r7, #8
 800989e:	46bd      	mov	sp, r7
 80098a0:	bd80      	pop	{r7, pc}
 80098a2:	bf00      	nop
 80098a4:	2000153c 	.word	0x2000153c
 80098a8:	20001068 	.word	0x20001068
 80098ac:	20001548 	.word	0x20001548
 80098b0:	20001558 	.word	0x20001558
 80098b4:	20001544 	.word	0x20001544
 80098b8:	2000106c 	.word	0x2000106c
 80098bc:	e000ed04 	.word	0xe000ed04

080098c0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b084      	sub	sp, #16
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80098c8:	2300      	movs	r3, #0
 80098ca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d018      	beq.n	8009904 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80098d2:	4b14      	ldr	r3, [pc, #80]	@ (8009924 <vTaskDelay+0x64>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d00b      	beq.n	80098f2 <vTaskDelay+0x32>
	__asm volatile
 80098da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098de:	f383 8811 	msr	BASEPRI, r3
 80098e2:	f3bf 8f6f 	isb	sy
 80098e6:	f3bf 8f4f 	dsb	sy
 80098ea:	60bb      	str	r3, [r7, #8]
}
 80098ec:	bf00      	nop
 80098ee:	bf00      	nop
 80098f0:	e7fd      	b.n	80098ee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80098f2:	f000 f883 	bl	80099fc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80098f6:	2100      	movs	r1, #0
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f000 fcf3 	bl	800a2e4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80098fe:	f000 f88b 	bl	8009a18 <xTaskResumeAll>
 8009902:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d107      	bne.n	800991a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800990a:	4b07      	ldr	r3, [pc, #28]	@ (8009928 <vTaskDelay+0x68>)
 800990c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009910:	601a      	str	r2, [r3, #0]
 8009912:	f3bf 8f4f 	dsb	sy
 8009916:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800991a:	bf00      	nop
 800991c:	3710      	adds	r7, #16
 800991e:	46bd      	mov	sp, r7
 8009920:	bd80      	pop	{r7, pc}
 8009922:	bf00      	nop
 8009924:	20001564 	.word	0x20001564
 8009928:	e000ed04 	.word	0xe000ed04

0800992c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b08a      	sub	sp, #40	@ 0x28
 8009930:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009932:	2300      	movs	r3, #0
 8009934:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009936:	2300      	movs	r3, #0
 8009938:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800993a:	463a      	mov	r2, r7
 800993c:	1d39      	adds	r1, r7, #4
 800993e:	f107 0308 	add.w	r3, r7, #8
 8009942:	4618      	mov	r0, r3
 8009944:	f7ff f834 	bl	80089b0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009948:	6839      	ldr	r1, [r7, #0]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	68ba      	ldr	r2, [r7, #8]
 800994e:	9202      	str	r2, [sp, #8]
 8009950:	9301      	str	r3, [sp, #4]
 8009952:	2300      	movs	r3, #0
 8009954:	9300      	str	r3, [sp, #0]
 8009956:	2300      	movs	r3, #0
 8009958:	460a      	mov	r2, r1
 800995a:	4922      	ldr	r1, [pc, #136]	@ (80099e4 <vTaskStartScheduler+0xb8>)
 800995c:	4822      	ldr	r0, [pc, #136]	@ (80099e8 <vTaskStartScheduler+0xbc>)
 800995e:	f7ff fe09 	bl	8009574 <xTaskCreateStatic>
 8009962:	4603      	mov	r3, r0
 8009964:	4a21      	ldr	r2, [pc, #132]	@ (80099ec <vTaskStartScheduler+0xc0>)
 8009966:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009968:	4b20      	ldr	r3, [pc, #128]	@ (80099ec <vTaskStartScheduler+0xc0>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d002      	beq.n	8009976 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009970:	2301      	movs	r3, #1
 8009972:	617b      	str	r3, [r7, #20]
 8009974:	e001      	b.n	800997a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009976:	2300      	movs	r3, #0
 8009978:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	2b01      	cmp	r3, #1
 800997e:	d102      	bne.n	8009986 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009980:	f000 fd04 	bl	800a38c <xTimerCreateTimerTask>
 8009984:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	2b01      	cmp	r3, #1
 800998a:	d116      	bne.n	80099ba <vTaskStartScheduler+0x8e>
	__asm volatile
 800998c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009990:	f383 8811 	msr	BASEPRI, r3
 8009994:	f3bf 8f6f 	isb	sy
 8009998:	f3bf 8f4f 	dsb	sy
 800999c:	613b      	str	r3, [r7, #16]
}
 800999e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80099a0:	4b13      	ldr	r3, [pc, #76]	@ (80099f0 <vTaskStartScheduler+0xc4>)
 80099a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80099a6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80099a8:	4b12      	ldr	r3, [pc, #72]	@ (80099f4 <vTaskStartScheduler+0xc8>)
 80099aa:	2201      	movs	r2, #1
 80099ac:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80099ae:	4b12      	ldr	r3, [pc, #72]	@ (80099f8 <vTaskStartScheduler+0xcc>)
 80099b0:	2200      	movs	r2, #0
 80099b2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80099b4:	f001 f8d4 	bl	800ab60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80099b8:	e00f      	b.n	80099da <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80099c0:	d10b      	bne.n	80099da <vTaskStartScheduler+0xae>
	__asm volatile
 80099c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099c6:	f383 8811 	msr	BASEPRI, r3
 80099ca:	f3bf 8f6f 	isb	sy
 80099ce:	f3bf 8f4f 	dsb	sy
 80099d2:	60fb      	str	r3, [r7, #12]
}
 80099d4:	bf00      	nop
 80099d6:	bf00      	nop
 80099d8:	e7fd      	b.n	80099d6 <vTaskStartScheduler+0xaa>
}
 80099da:	bf00      	nop
 80099dc:	3718      	adds	r7, #24
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}
 80099e2:	bf00      	nop
 80099e4:	0800dd14 	.word	0x0800dd14
 80099e8:	0800a01d 	.word	0x0800a01d
 80099ec:	20001560 	.word	0x20001560
 80099f0:	2000155c 	.word	0x2000155c
 80099f4:	20001548 	.word	0x20001548
 80099f8:	20001540 	.word	0x20001540

080099fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80099fc:	b480      	push	{r7}
 80099fe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009a00:	4b04      	ldr	r3, [pc, #16]	@ (8009a14 <vTaskSuspendAll+0x18>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	3301      	adds	r3, #1
 8009a06:	4a03      	ldr	r2, [pc, #12]	@ (8009a14 <vTaskSuspendAll+0x18>)
 8009a08:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009a0a:	bf00      	nop
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a12:	4770      	bx	lr
 8009a14:	20001564 	.word	0x20001564

08009a18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b084      	sub	sp, #16
 8009a1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009a22:	2300      	movs	r3, #0
 8009a24:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009a26:	4b42      	ldr	r3, [pc, #264]	@ (8009b30 <xTaskResumeAll+0x118>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d10b      	bne.n	8009a46 <xTaskResumeAll+0x2e>
	__asm volatile
 8009a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a32:	f383 8811 	msr	BASEPRI, r3
 8009a36:	f3bf 8f6f 	isb	sy
 8009a3a:	f3bf 8f4f 	dsb	sy
 8009a3e:	603b      	str	r3, [r7, #0]
}
 8009a40:	bf00      	nop
 8009a42:	bf00      	nop
 8009a44:	e7fd      	b.n	8009a42 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009a46:	f001 f92f 	bl	800aca8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009a4a:	4b39      	ldr	r3, [pc, #228]	@ (8009b30 <xTaskResumeAll+0x118>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	3b01      	subs	r3, #1
 8009a50:	4a37      	ldr	r2, [pc, #220]	@ (8009b30 <xTaskResumeAll+0x118>)
 8009a52:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a54:	4b36      	ldr	r3, [pc, #216]	@ (8009b30 <xTaskResumeAll+0x118>)
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d162      	bne.n	8009b22 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009a5c:	4b35      	ldr	r3, [pc, #212]	@ (8009b34 <xTaskResumeAll+0x11c>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d05e      	beq.n	8009b22 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009a64:	e02f      	b.n	8009ac6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a66:	4b34      	ldr	r3, [pc, #208]	@ (8009b38 <xTaskResumeAll+0x120>)
 8009a68:	68db      	ldr	r3, [r3, #12]
 8009a6a:	68db      	ldr	r3, [r3, #12]
 8009a6c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	3318      	adds	r3, #24
 8009a72:	4618      	mov	r0, r3
 8009a74:	f7ff f85a 	bl	8008b2c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	3304      	adds	r3, #4
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f7ff f855 	bl	8008b2c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a86:	4b2d      	ldr	r3, [pc, #180]	@ (8009b3c <xTaskResumeAll+0x124>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d903      	bls.n	8009a96 <xTaskResumeAll+0x7e>
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a92:	4a2a      	ldr	r2, [pc, #168]	@ (8009b3c <xTaskResumeAll+0x124>)
 8009a94:	6013      	str	r3, [r2, #0]
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a9a:	4613      	mov	r3, r2
 8009a9c:	009b      	lsls	r3, r3, #2
 8009a9e:	4413      	add	r3, r2
 8009aa0:	009b      	lsls	r3, r3, #2
 8009aa2:	4a27      	ldr	r2, [pc, #156]	@ (8009b40 <xTaskResumeAll+0x128>)
 8009aa4:	441a      	add	r2, r3
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	3304      	adds	r3, #4
 8009aaa:	4619      	mov	r1, r3
 8009aac:	4610      	mov	r0, r2
 8009aae:	f7fe ffe0 	bl	8008a72 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ab6:	4b23      	ldr	r3, [pc, #140]	@ (8009b44 <xTaskResumeAll+0x12c>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009abc:	429a      	cmp	r2, r3
 8009abe:	d302      	bcc.n	8009ac6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009ac0:	4b21      	ldr	r3, [pc, #132]	@ (8009b48 <xTaskResumeAll+0x130>)
 8009ac2:	2201      	movs	r2, #1
 8009ac4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8009b38 <xTaskResumeAll+0x120>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d1cb      	bne.n	8009a66 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d001      	beq.n	8009ad8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009ad4:	f000 fb58 	bl	800a188 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009ad8:	4b1c      	ldr	r3, [pc, #112]	@ (8009b4c <xTaskResumeAll+0x134>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d010      	beq.n	8009b06 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009ae4:	f000 f846 	bl	8009b74 <xTaskIncrementTick>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d002      	beq.n	8009af4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009aee:	4b16      	ldr	r3, [pc, #88]	@ (8009b48 <xTaskResumeAll+0x130>)
 8009af0:	2201      	movs	r2, #1
 8009af2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	3b01      	subs	r3, #1
 8009af8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d1f1      	bne.n	8009ae4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009b00:	4b12      	ldr	r3, [pc, #72]	@ (8009b4c <xTaskResumeAll+0x134>)
 8009b02:	2200      	movs	r2, #0
 8009b04:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009b06:	4b10      	ldr	r3, [pc, #64]	@ (8009b48 <xTaskResumeAll+0x130>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d009      	beq.n	8009b22 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009b0e:	2301      	movs	r3, #1
 8009b10:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009b12:	4b0f      	ldr	r3, [pc, #60]	@ (8009b50 <xTaskResumeAll+0x138>)
 8009b14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b18:	601a      	str	r2, [r3, #0]
 8009b1a:	f3bf 8f4f 	dsb	sy
 8009b1e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b22:	f001 f8f3 	bl	800ad0c <vPortExitCritical>

	return xAlreadyYielded;
 8009b26:	68bb      	ldr	r3, [r7, #8]
}
 8009b28:	4618      	mov	r0, r3
 8009b2a:	3710      	adds	r7, #16
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	bd80      	pop	{r7, pc}
 8009b30:	20001564 	.word	0x20001564
 8009b34:	2000153c 	.word	0x2000153c
 8009b38:	200014fc 	.word	0x200014fc
 8009b3c:	20001544 	.word	0x20001544
 8009b40:	2000106c 	.word	0x2000106c
 8009b44:	20001068 	.word	0x20001068
 8009b48:	20001550 	.word	0x20001550
 8009b4c:	2000154c 	.word	0x2000154c
 8009b50:	e000ed04 	.word	0xe000ed04

08009b54 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009b54:	b480      	push	{r7}
 8009b56:	b083      	sub	sp, #12
 8009b58:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009b5a:	4b05      	ldr	r3, [pc, #20]	@ (8009b70 <xTaskGetTickCount+0x1c>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009b60:	687b      	ldr	r3, [r7, #4]
}
 8009b62:	4618      	mov	r0, r3
 8009b64:	370c      	adds	r7, #12
 8009b66:	46bd      	mov	sp, r7
 8009b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6c:	4770      	bx	lr
 8009b6e:	bf00      	nop
 8009b70:	20001540 	.word	0x20001540

08009b74 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b086      	sub	sp, #24
 8009b78:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b7e:	4b4f      	ldr	r3, [pc, #316]	@ (8009cbc <xTaskIncrementTick+0x148>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	f040 8090 	bne.w	8009ca8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009b88:	4b4d      	ldr	r3, [pc, #308]	@ (8009cc0 <xTaskIncrementTick+0x14c>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	3301      	adds	r3, #1
 8009b8e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009b90:	4a4b      	ldr	r2, [pc, #300]	@ (8009cc0 <xTaskIncrementTick+0x14c>)
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d121      	bne.n	8009be0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009b9c:	4b49      	ldr	r3, [pc, #292]	@ (8009cc4 <xTaskIncrementTick+0x150>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d00b      	beq.n	8009bbe <xTaskIncrementTick+0x4a>
	__asm volatile
 8009ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009baa:	f383 8811 	msr	BASEPRI, r3
 8009bae:	f3bf 8f6f 	isb	sy
 8009bb2:	f3bf 8f4f 	dsb	sy
 8009bb6:	603b      	str	r3, [r7, #0]
}
 8009bb8:	bf00      	nop
 8009bba:	bf00      	nop
 8009bbc:	e7fd      	b.n	8009bba <xTaskIncrementTick+0x46>
 8009bbe:	4b41      	ldr	r3, [pc, #260]	@ (8009cc4 <xTaskIncrementTick+0x150>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	60fb      	str	r3, [r7, #12]
 8009bc4:	4b40      	ldr	r3, [pc, #256]	@ (8009cc8 <xTaskIncrementTick+0x154>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4a3e      	ldr	r2, [pc, #248]	@ (8009cc4 <xTaskIncrementTick+0x150>)
 8009bca:	6013      	str	r3, [r2, #0]
 8009bcc:	4a3e      	ldr	r2, [pc, #248]	@ (8009cc8 <xTaskIncrementTick+0x154>)
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	6013      	str	r3, [r2, #0]
 8009bd2:	4b3e      	ldr	r3, [pc, #248]	@ (8009ccc <xTaskIncrementTick+0x158>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	4a3c      	ldr	r2, [pc, #240]	@ (8009ccc <xTaskIncrementTick+0x158>)
 8009bda:	6013      	str	r3, [r2, #0]
 8009bdc:	f000 fad4 	bl	800a188 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009be0:	4b3b      	ldr	r3, [pc, #236]	@ (8009cd0 <xTaskIncrementTick+0x15c>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	693a      	ldr	r2, [r7, #16]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d349      	bcc.n	8009c7e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009bea:	4b36      	ldr	r3, [pc, #216]	@ (8009cc4 <xTaskIncrementTick+0x150>)
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d104      	bne.n	8009bfe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bf4:	4b36      	ldr	r3, [pc, #216]	@ (8009cd0 <xTaskIncrementTick+0x15c>)
 8009bf6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009bfa:	601a      	str	r2, [r3, #0]
					break;
 8009bfc:	e03f      	b.n	8009c7e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bfe:	4b31      	ldr	r3, [pc, #196]	@ (8009cc4 <xTaskIncrementTick+0x150>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	68db      	ldr	r3, [r3, #12]
 8009c06:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	685b      	ldr	r3, [r3, #4]
 8009c0c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009c0e:	693a      	ldr	r2, [r7, #16]
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d203      	bcs.n	8009c1e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009c16:	4a2e      	ldr	r2, [pc, #184]	@ (8009cd0 <xTaskIncrementTick+0x15c>)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009c1c:	e02f      	b.n	8009c7e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	3304      	adds	r3, #4
 8009c22:	4618      	mov	r0, r3
 8009c24:	f7fe ff82 	bl	8008b2c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d004      	beq.n	8009c3a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c30:	68bb      	ldr	r3, [r7, #8]
 8009c32:	3318      	adds	r3, #24
 8009c34:	4618      	mov	r0, r3
 8009c36:	f7fe ff79 	bl	8008b2c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c3e:	4b25      	ldr	r3, [pc, #148]	@ (8009cd4 <xTaskIncrementTick+0x160>)
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	429a      	cmp	r2, r3
 8009c44:	d903      	bls.n	8009c4e <xTaskIncrementTick+0xda>
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c4a:	4a22      	ldr	r2, [pc, #136]	@ (8009cd4 <xTaskIncrementTick+0x160>)
 8009c4c:	6013      	str	r3, [r2, #0]
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c52:	4613      	mov	r3, r2
 8009c54:	009b      	lsls	r3, r3, #2
 8009c56:	4413      	add	r3, r2
 8009c58:	009b      	lsls	r3, r3, #2
 8009c5a:	4a1f      	ldr	r2, [pc, #124]	@ (8009cd8 <xTaskIncrementTick+0x164>)
 8009c5c:	441a      	add	r2, r3
 8009c5e:	68bb      	ldr	r3, [r7, #8]
 8009c60:	3304      	adds	r3, #4
 8009c62:	4619      	mov	r1, r3
 8009c64:	4610      	mov	r0, r2
 8009c66:	f7fe ff04 	bl	8008a72 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c6e:	4b1b      	ldr	r3, [pc, #108]	@ (8009cdc <xTaskIncrementTick+0x168>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c74:	429a      	cmp	r2, r3
 8009c76:	d3b8      	bcc.n	8009bea <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009c78:	2301      	movs	r3, #1
 8009c7a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c7c:	e7b5      	b.n	8009bea <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009c7e:	4b17      	ldr	r3, [pc, #92]	@ (8009cdc <xTaskIncrementTick+0x168>)
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c84:	4914      	ldr	r1, [pc, #80]	@ (8009cd8 <xTaskIncrementTick+0x164>)
 8009c86:	4613      	mov	r3, r2
 8009c88:	009b      	lsls	r3, r3, #2
 8009c8a:	4413      	add	r3, r2
 8009c8c:	009b      	lsls	r3, r3, #2
 8009c8e:	440b      	add	r3, r1
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	2b01      	cmp	r3, #1
 8009c94:	d901      	bls.n	8009c9a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009c96:	2301      	movs	r3, #1
 8009c98:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009c9a:	4b11      	ldr	r3, [pc, #68]	@ (8009ce0 <xTaskIncrementTick+0x16c>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d007      	beq.n	8009cb2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	617b      	str	r3, [r7, #20]
 8009ca6:	e004      	b.n	8009cb2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8009ce4 <xTaskIncrementTick+0x170>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	3301      	adds	r3, #1
 8009cae:	4a0d      	ldr	r2, [pc, #52]	@ (8009ce4 <xTaskIncrementTick+0x170>)
 8009cb0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009cb2:	697b      	ldr	r3, [r7, #20]
}
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	3718      	adds	r7, #24
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}
 8009cbc:	20001564 	.word	0x20001564
 8009cc0:	20001540 	.word	0x20001540
 8009cc4:	200014f4 	.word	0x200014f4
 8009cc8:	200014f8 	.word	0x200014f8
 8009ccc:	20001554 	.word	0x20001554
 8009cd0:	2000155c 	.word	0x2000155c
 8009cd4:	20001544 	.word	0x20001544
 8009cd8:	2000106c 	.word	0x2000106c
 8009cdc:	20001068 	.word	0x20001068
 8009ce0:	20001550 	.word	0x20001550
 8009ce4:	2000154c 	.word	0x2000154c

08009ce8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009ce8:	b480      	push	{r7}
 8009cea:	b085      	sub	sp, #20
 8009cec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009cee:	4b28      	ldr	r3, [pc, #160]	@ (8009d90 <vTaskSwitchContext+0xa8>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d003      	beq.n	8009cfe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009cf6:	4b27      	ldr	r3, [pc, #156]	@ (8009d94 <vTaskSwitchContext+0xac>)
 8009cf8:	2201      	movs	r2, #1
 8009cfa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009cfc:	e042      	b.n	8009d84 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8009cfe:	4b25      	ldr	r3, [pc, #148]	@ (8009d94 <vTaskSwitchContext+0xac>)
 8009d00:	2200      	movs	r2, #0
 8009d02:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d04:	4b24      	ldr	r3, [pc, #144]	@ (8009d98 <vTaskSwitchContext+0xb0>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	60fb      	str	r3, [r7, #12]
 8009d0a:	e011      	b.n	8009d30 <vTaskSwitchContext+0x48>
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d10b      	bne.n	8009d2a <vTaskSwitchContext+0x42>
	__asm volatile
 8009d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d16:	f383 8811 	msr	BASEPRI, r3
 8009d1a:	f3bf 8f6f 	isb	sy
 8009d1e:	f3bf 8f4f 	dsb	sy
 8009d22:	607b      	str	r3, [r7, #4]
}
 8009d24:	bf00      	nop
 8009d26:	bf00      	nop
 8009d28:	e7fd      	b.n	8009d26 <vTaskSwitchContext+0x3e>
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	3b01      	subs	r3, #1
 8009d2e:	60fb      	str	r3, [r7, #12]
 8009d30:	491a      	ldr	r1, [pc, #104]	@ (8009d9c <vTaskSwitchContext+0xb4>)
 8009d32:	68fa      	ldr	r2, [r7, #12]
 8009d34:	4613      	mov	r3, r2
 8009d36:	009b      	lsls	r3, r3, #2
 8009d38:	4413      	add	r3, r2
 8009d3a:	009b      	lsls	r3, r3, #2
 8009d3c:	440b      	add	r3, r1
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d0e3      	beq.n	8009d0c <vTaskSwitchContext+0x24>
 8009d44:	68fa      	ldr	r2, [r7, #12]
 8009d46:	4613      	mov	r3, r2
 8009d48:	009b      	lsls	r3, r3, #2
 8009d4a:	4413      	add	r3, r2
 8009d4c:	009b      	lsls	r3, r3, #2
 8009d4e:	4a13      	ldr	r2, [pc, #76]	@ (8009d9c <vTaskSwitchContext+0xb4>)
 8009d50:	4413      	add	r3, r2
 8009d52:	60bb      	str	r3, [r7, #8]
 8009d54:	68bb      	ldr	r3, [r7, #8]
 8009d56:	685b      	ldr	r3, [r3, #4]
 8009d58:	685a      	ldr	r2, [r3, #4]
 8009d5a:	68bb      	ldr	r3, [r7, #8]
 8009d5c:	605a      	str	r2, [r3, #4]
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	685a      	ldr	r2, [r3, #4]
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	3308      	adds	r3, #8
 8009d66:	429a      	cmp	r2, r3
 8009d68:	d104      	bne.n	8009d74 <vTaskSwitchContext+0x8c>
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	685b      	ldr	r3, [r3, #4]
 8009d6e:	685a      	ldr	r2, [r3, #4]
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	605a      	str	r2, [r3, #4]
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	685b      	ldr	r3, [r3, #4]
 8009d78:	68db      	ldr	r3, [r3, #12]
 8009d7a:	4a09      	ldr	r2, [pc, #36]	@ (8009da0 <vTaskSwitchContext+0xb8>)
 8009d7c:	6013      	str	r3, [r2, #0]
 8009d7e:	4a06      	ldr	r2, [pc, #24]	@ (8009d98 <vTaskSwitchContext+0xb0>)
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	6013      	str	r3, [r2, #0]
}
 8009d84:	bf00      	nop
 8009d86:	3714      	adds	r7, #20
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8e:	4770      	bx	lr
 8009d90:	20001564 	.word	0x20001564
 8009d94:	20001550 	.word	0x20001550
 8009d98:	20001544 	.word	0x20001544
 8009d9c:	2000106c 	.word	0x2000106c
 8009da0:	20001068 	.word	0x20001068

08009da4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b084      	sub	sp, #16
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
 8009dac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d10b      	bne.n	8009dcc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009db8:	f383 8811 	msr	BASEPRI, r3
 8009dbc:	f3bf 8f6f 	isb	sy
 8009dc0:	f3bf 8f4f 	dsb	sy
 8009dc4:	60fb      	str	r3, [r7, #12]
}
 8009dc6:	bf00      	nop
 8009dc8:	bf00      	nop
 8009dca:	e7fd      	b.n	8009dc8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009dcc:	4b07      	ldr	r3, [pc, #28]	@ (8009dec <vTaskPlaceOnEventList+0x48>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	3318      	adds	r3, #24
 8009dd2:	4619      	mov	r1, r3
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f7fe fe70 	bl	8008aba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009dda:	2101      	movs	r1, #1
 8009ddc:	6838      	ldr	r0, [r7, #0]
 8009dde:	f000 fa81 	bl	800a2e4 <prvAddCurrentTaskToDelayedList>
}
 8009de2:	bf00      	nop
 8009de4:	3710      	adds	r7, #16
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}
 8009dea:	bf00      	nop
 8009dec:	20001068 	.word	0x20001068

08009df0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b086      	sub	sp, #24
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	60f8      	str	r0, [r7, #12]
 8009df8:	60b9      	str	r1, [r7, #8]
 8009dfa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d10b      	bne.n	8009e1a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e06:	f383 8811 	msr	BASEPRI, r3
 8009e0a:	f3bf 8f6f 	isb	sy
 8009e0e:	f3bf 8f4f 	dsb	sy
 8009e12:	617b      	str	r3, [r7, #20]
}
 8009e14:	bf00      	nop
 8009e16:	bf00      	nop
 8009e18:	e7fd      	b.n	8009e16 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e1a:	4b0a      	ldr	r3, [pc, #40]	@ (8009e44 <vTaskPlaceOnEventListRestricted+0x54>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	3318      	adds	r3, #24
 8009e20:	4619      	mov	r1, r3
 8009e22:	68f8      	ldr	r0, [r7, #12]
 8009e24:	f7fe fe25 	bl	8008a72 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d002      	beq.n	8009e34 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009e2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009e32:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009e34:	6879      	ldr	r1, [r7, #4]
 8009e36:	68b8      	ldr	r0, [r7, #8]
 8009e38:	f000 fa54 	bl	800a2e4 <prvAddCurrentTaskToDelayedList>
	}
 8009e3c:	bf00      	nop
 8009e3e:	3718      	adds	r7, #24
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}
 8009e44:	20001068 	.word	0x20001068

08009e48 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b086      	sub	sp, #24
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	68db      	ldr	r3, [r3, #12]
 8009e54:	68db      	ldr	r3, [r3, #12]
 8009e56:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009e58:	693b      	ldr	r3, [r7, #16]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d10b      	bne.n	8009e76 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e62:	f383 8811 	msr	BASEPRI, r3
 8009e66:	f3bf 8f6f 	isb	sy
 8009e6a:	f3bf 8f4f 	dsb	sy
 8009e6e:	60fb      	str	r3, [r7, #12]
}
 8009e70:	bf00      	nop
 8009e72:	bf00      	nop
 8009e74:	e7fd      	b.n	8009e72 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	3318      	adds	r3, #24
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	f7fe fe56 	bl	8008b2c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e80:	4b1d      	ldr	r3, [pc, #116]	@ (8009ef8 <xTaskRemoveFromEventList+0xb0>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d11d      	bne.n	8009ec4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009e88:	693b      	ldr	r3, [r7, #16]
 8009e8a:	3304      	adds	r3, #4
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	f7fe fe4d 	bl	8008b2c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009e92:	693b      	ldr	r3, [r7, #16]
 8009e94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e96:	4b19      	ldr	r3, [pc, #100]	@ (8009efc <xTaskRemoveFromEventList+0xb4>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	429a      	cmp	r2, r3
 8009e9c:	d903      	bls.n	8009ea6 <xTaskRemoveFromEventList+0x5e>
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ea2:	4a16      	ldr	r2, [pc, #88]	@ (8009efc <xTaskRemoveFromEventList+0xb4>)
 8009ea4:	6013      	str	r3, [r2, #0]
 8009ea6:	693b      	ldr	r3, [r7, #16]
 8009ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009eaa:	4613      	mov	r3, r2
 8009eac:	009b      	lsls	r3, r3, #2
 8009eae:	4413      	add	r3, r2
 8009eb0:	009b      	lsls	r3, r3, #2
 8009eb2:	4a13      	ldr	r2, [pc, #76]	@ (8009f00 <xTaskRemoveFromEventList+0xb8>)
 8009eb4:	441a      	add	r2, r3
 8009eb6:	693b      	ldr	r3, [r7, #16]
 8009eb8:	3304      	adds	r3, #4
 8009eba:	4619      	mov	r1, r3
 8009ebc:	4610      	mov	r0, r2
 8009ebe:	f7fe fdd8 	bl	8008a72 <vListInsertEnd>
 8009ec2:	e005      	b.n	8009ed0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	3318      	adds	r3, #24
 8009ec8:	4619      	mov	r1, r3
 8009eca:	480e      	ldr	r0, [pc, #56]	@ (8009f04 <xTaskRemoveFromEventList+0xbc>)
 8009ecc:	f7fe fdd1 	bl	8008a72 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8009f08 <xTaskRemoveFromEventList+0xc0>)
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eda:	429a      	cmp	r2, r3
 8009edc:	d905      	bls.n	8009eea <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009ede:	2301      	movs	r3, #1
 8009ee0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8009f0c <xTaskRemoveFromEventList+0xc4>)
 8009ee4:	2201      	movs	r2, #1
 8009ee6:	601a      	str	r2, [r3, #0]
 8009ee8:	e001      	b.n	8009eee <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009eea:	2300      	movs	r3, #0
 8009eec:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009eee:	697b      	ldr	r3, [r7, #20]
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	3718      	adds	r7, #24
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bd80      	pop	{r7, pc}
 8009ef8:	20001564 	.word	0x20001564
 8009efc:	20001544 	.word	0x20001544
 8009f00:	2000106c 	.word	0x2000106c
 8009f04:	200014fc 	.word	0x200014fc
 8009f08:	20001068 	.word	0x20001068
 8009f0c:	20001550 	.word	0x20001550

08009f10 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009f10:	b480      	push	{r7}
 8009f12:	b083      	sub	sp, #12
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009f18:	4b06      	ldr	r3, [pc, #24]	@ (8009f34 <vTaskInternalSetTimeOutState+0x24>)
 8009f1a:	681a      	ldr	r2, [r3, #0]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009f20:	4b05      	ldr	r3, [pc, #20]	@ (8009f38 <vTaskInternalSetTimeOutState+0x28>)
 8009f22:	681a      	ldr	r2, [r3, #0]
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	605a      	str	r2, [r3, #4]
}
 8009f28:	bf00      	nop
 8009f2a:	370c      	adds	r7, #12
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f32:	4770      	bx	lr
 8009f34:	20001554 	.word	0x20001554
 8009f38:	20001540 	.word	0x20001540

08009f3c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b088      	sub	sp, #32
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
 8009f44:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d10b      	bne.n	8009f64 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f50:	f383 8811 	msr	BASEPRI, r3
 8009f54:	f3bf 8f6f 	isb	sy
 8009f58:	f3bf 8f4f 	dsb	sy
 8009f5c:	613b      	str	r3, [r7, #16]
}
 8009f5e:	bf00      	nop
 8009f60:	bf00      	nop
 8009f62:	e7fd      	b.n	8009f60 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d10b      	bne.n	8009f82 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f6e:	f383 8811 	msr	BASEPRI, r3
 8009f72:	f3bf 8f6f 	isb	sy
 8009f76:	f3bf 8f4f 	dsb	sy
 8009f7a:	60fb      	str	r3, [r7, #12]
}
 8009f7c:	bf00      	nop
 8009f7e:	bf00      	nop
 8009f80:	e7fd      	b.n	8009f7e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009f82:	f000 fe91 	bl	800aca8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009f86:	4b1d      	ldr	r3, [pc, #116]	@ (8009ffc <xTaskCheckForTimeOut+0xc0>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	685b      	ldr	r3, [r3, #4]
 8009f90:	69ba      	ldr	r2, [r7, #24]
 8009f92:	1ad3      	subs	r3, r2, r3
 8009f94:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f9e:	d102      	bne.n	8009fa6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	61fb      	str	r3, [r7, #28]
 8009fa4:	e023      	b.n	8009fee <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681a      	ldr	r2, [r3, #0]
 8009faa:	4b15      	ldr	r3, [pc, #84]	@ (800a000 <xTaskCheckForTimeOut+0xc4>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	429a      	cmp	r2, r3
 8009fb0:	d007      	beq.n	8009fc2 <xTaskCheckForTimeOut+0x86>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	685b      	ldr	r3, [r3, #4]
 8009fb6:	69ba      	ldr	r2, [r7, #24]
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d302      	bcc.n	8009fc2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	61fb      	str	r3, [r7, #28]
 8009fc0:	e015      	b.n	8009fee <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	697a      	ldr	r2, [r7, #20]
 8009fc8:	429a      	cmp	r2, r3
 8009fca:	d20b      	bcs.n	8009fe4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	681a      	ldr	r2, [r3, #0]
 8009fd0:	697b      	ldr	r3, [r7, #20]
 8009fd2:	1ad2      	subs	r2, r2, r3
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009fd8:	6878      	ldr	r0, [r7, #4]
 8009fda:	f7ff ff99 	bl	8009f10 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009fde:	2300      	movs	r3, #0
 8009fe0:	61fb      	str	r3, [r7, #28]
 8009fe2:	e004      	b.n	8009fee <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009fea:	2301      	movs	r3, #1
 8009fec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009fee:	f000 fe8d 	bl	800ad0c <vPortExitCritical>

	return xReturn;
 8009ff2:	69fb      	ldr	r3, [r7, #28]
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	3720      	adds	r7, #32
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	bd80      	pop	{r7, pc}
 8009ffc:	20001540 	.word	0x20001540
 800a000:	20001554 	.word	0x20001554

0800a004 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a004:	b480      	push	{r7}
 800a006:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a008:	4b03      	ldr	r3, [pc, #12]	@ (800a018 <vTaskMissedYield+0x14>)
 800a00a:	2201      	movs	r2, #1
 800a00c:	601a      	str	r2, [r3, #0]
}
 800a00e:	bf00      	nop
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr
 800a018:	20001550 	.word	0x20001550

0800a01c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b082      	sub	sp, #8
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a024:	f000 f852 	bl	800a0cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a028:	4b06      	ldr	r3, [pc, #24]	@ (800a044 <prvIdleTask+0x28>)
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	2b01      	cmp	r3, #1
 800a02e:	d9f9      	bls.n	800a024 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a030:	4b05      	ldr	r3, [pc, #20]	@ (800a048 <prvIdleTask+0x2c>)
 800a032:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a036:	601a      	str	r2, [r3, #0]
 800a038:	f3bf 8f4f 	dsb	sy
 800a03c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a040:	e7f0      	b.n	800a024 <prvIdleTask+0x8>
 800a042:	bf00      	nop
 800a044:	2000106c 	.word	0x2000106c
 800a048:	e000ed04 	.word	0xe000ed04

0800a04c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b082      	sub	sp, #8
 800a050:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a052:	2300      	movs	r3, #0
 800a054:	607b      	str	r3, [r7, #4]
 800a056:	e00c      	b.n	800a072 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a058:	687a      	ldr	r2, [r7, #4]
 800a05a:	4613      	mov	r3, r2
 800a05c:	009b      	lsls	r3, r3, #2
 800a05e:	4413      	add	r3, r2
 800a060:	009b      	lsls	r3, r3, #2
 800a062:	4a12      	ldr	r2, [pc, #72]	@ (800a0ac <prvInitialiseTaskLists+0x60>)
 800a064:	4413      	add	r3, r2
 800a066:	4618      	mov	r0, r3
 800a068:	f7fe fcd6 	bl	8008a18 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	3301      	adds	r3, #1
 800a070:	607b      	str	r3, [r7, #4]
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2b37      	cmp	r3, #55	@ 0x37
 800a076:	d9ef      	bls.n	800a058 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a078:	480d      	ldr	r0, [pc, #52]	@ (800a0b0 <prvInitialiseTaskLists+0x64>)
 800a07a:	f7fe fccd 	bl	8008a18 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a07e:	480d      	ldr	r0, [pc, #52]	@ (800a0b4 <prvInitialiseTaskLists+0x68>)
 800a080:	f7fe fcca 	bl	8008a18 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a084:	480c      	ldr	r0, [pc, #48]	@ (800a0b8 <prvInitialiseTaskLists+0x6c>)
 800a086:	f7fe fcc7 	bl	8008a18 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a08a:	480c      	ldr	r0, [pc, #48]	@ (800a0bc <prvInitialiseTaskLists+0x70>)
 800a08c:	f7fe fcc4 	bl	8008a18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a090:	480b      	ldr	r0, [pc, #44]	@ (800a0c0 <prvInitialiseTaskLists+0x74>)
 800a092:	f7fe fcc1 	bl	8008a18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a096:	4b0b      	ldr	r3, [pc, #44]	@ (800a0c4 <prvInitialiseTaskLists+0x78>)
 800a098:	4a05      	ldr	r2, [pc, #20]	@ (800a0b0 <prvInitialiseTaskLists+0x64>)
 800a09a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a09c:	4b0a      	ldr	r3, [pc, #40]	@ (800a0c8 <prvInitialiseTaskLists+0x7c>)
 800a09e:	4a05      	ldr	r2, [pc, #20]	@ (800a0b4 <prvInitialiseTaskLists+0x68>)
 800a0a0:	601a      	str	r2, [r3, #0]
}
 800a0a2:	bf00      	nop
 800a0a4:	3708      	adds	r7, #8
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}
 800a0aa:	bf00      	nop
 800a0ac:	2000106c 	.word	0x2000106c
 800a0b0:	200014cc 	.word	0x200014cc
 800a0b4:	200014e0 	.word	0x200014e0
 800a0b8:	200014fc 	.word	0x200014fc
 800a0bc:	20001510 	.word	0x20001510
 800a0c0:	20001528 	.word	0x20001528
 800a0c4:	200014f4 	.word	0x200014f4
 800a0c8:	200014f8 	.word	0x200014f8

0800a0cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b082      	sub	sp, #8
 800a0d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a0d2:	e019      	b.n	800a108 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a0d4:	f000 fde8 	bl	800aca8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0d8:	4b10      	ldr	r3, [pc, #64]	@ (800a11c <prvCheckTasksWaitingTermination+0x50>)
 800a0da:	68db      	ldr	r3, [r3, #12]
 800a0dc:	68db      	ldr	r3, [r3, #12]
 800a0de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	3304      	adds	r3, #4
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	f7fe fd21 	bl	8008b2c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a0ea:	4b0d      	ldr	r3, [pc, #52]	@ (800a120 <prvCheckTasksWaitingTermination+0x54>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	3b01      	subs	r3, #1
 800a0f0:	4a0b      	ldr	r2, [pc, #44]	@ (800a120 <prvCheckTasksWaitingTermination+0x54>)
 800a0f2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a0f4:	4b0b      	ldr	r3, [pc, #44]	@ (800a124 <prvCheckTasksWaitingTermination+0x58>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	3b01      	subs	r3, #1
 800a0fa:	4a0a      	ldr	r2, [pc, #40]	@ (800a124 <prvCheckTasksWaitingTermination+0x58>)
 800a0fc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a0fe:	f000 fe05 	bl	800ad0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f000 f810 	bl	800a128 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a108:	4b06      	ldr	r3, [pc, #24]	@ (800a124 <prvCheckTasksWaitingTermination+0x58>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d1e1      	bne.n	800a0d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a110:	bf00      	nop
 800a112:	bf00      	nop
 800a114:	3708      	adds	r7, #8
 800a116:	46bd      	mov	sp, r7
 800a118:	bd80      	pop	{r7, pc}
 800a11a:	bf00      	nop
 800a11c:	20001510 	.word	0x20001510
 800a120:	2000153c 	.word	0x2000153c
 800a124:	20001524 	.word	0x20001524

0800a128 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b084      	sub	sp, #16
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a136:	2b00      	cmp	r3, #0
 800a138:	d108      	bne.n	800a14c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a13e:	4618      	mov	r0, r3
 800a140:	f000 ffa2 	bl	800b088 <vPortFree>
				vPortFree( pxTCB );
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	f000 ff9f 	bl	800b088 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a14a:	e019      	b.n	800a180 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a152:	2b01      	cmp	r3, #1
 800a154:	d103      	bne.n	800a15e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 ff96 	bl	800b088 <vPortFree>
	}
 800a15c:	e010      	b.n	800a180 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a164:	2b02      	cmp	r3, #2
 800a166:	d00b      	beq.n	800a180 <prvDeleteTCB+0x58>
	__asm volatile
 800a168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a16c:	f383 8811 	msr	BASEPRI, r3
 800a170:	f3bf 8f6f 	isb	sy
 800a174:	f3bf 8f4f 	dsb	sy
 800a178:	60fb      	str	r3, [r7, #12]
}
 800a17a:	bf00      	nop
 800a17c:	bf00      	nop
 800a17e:	e7fd      	b.n	800a17c <prvDeleteTCB+0x54>
	}
 800a180:	bf00      	nop
 800a182:	3710      	adds	r7, #16
 800a184:	46bd      	mov	sp, r7
 800a186:	bd80      	pop	{r7, pc}

0800a188 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a188:	b480      	push	{r7}
 800a18a:	b083      	sub	sp, #12
 800a18c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a18e:	4b0c      	ldr	r3, [pc, #48]	@ (800a1c0 <prvResetNextTaskUnblockTime+0x38>)
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d104      	bne.n	800a1a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a198:	4b0a      	ldr	r3, [pc, #40]	@ (800a1c4 <prvResetNextTaskUnblockTime+0x3c>)
 800a19a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a19e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a1a0:	e008      	b.n	800a1b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1a2:	4b07      	ldr	r3, [pc, #28]	@ (800a1c0 <prvResetNextTaskUnblockTime+0x38>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	68db      	ldr	r3, [r3, #12]
 800a1a8:	68db      	ldr	r3, [r3, #12]
 800a1aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	685b      	ldr	r3, [r3, #4]
 800a1b0:	4a04      	ldr	r2, [pc, #16]	@ (800a1c4 <prvResetNextTaskUnblockTime+0x3c>)
 800a1b2:	6013      	str	r3, [r2, #0]
}
 800a1b4:	bf00      	nop
 800a1b6:	370c      	adds	r7, #12
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1be:	4770      	bx	lr
 800a1c0:	200014f4 	.word	0x200014f4
 800a1c4:	2000155c 	.word	0x2000155c

0800a1c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b083      	sub	sp, #12
 800a1cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a1ce:	4b0b      	ldr	r3, [pc, #44]	@ (800a1fc <xTaskGetSchedulerState+0x34>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d102      	bne.n	800a1dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	607b      	str	r3, [r7, #4]
 800a1da:	e008      	b.n	800a1ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a1dc:	4b08      	ldr	r3, [pc, #32]	@ (800a200 <xTaskGetSchedulerState+0x38>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d102      	bne.n	800a1ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a1e4:	2302      	movs	r3, #2
 800a1e6:	607b      	str	r3, [r7, #4]
 800a1e8:	e001      	b.n	800a1ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a1ee:	687b      	ldr	r3, [r7, #4]
	}
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	370c      	adds	r7, #12
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fa:	4770      	bx	lr
 800a1fc:	20001548 	.word	0x20001548
 800a200:	20001564 	.word	0x20001564

0800a204 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a204:	b580      	push	{r7, lr}
 800a206:	b086      	sub	sp, #24
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a210:	2300      	movs	r3, #0
 800a212:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d058      	beq.n	800a2cc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a21a:	4b2f      	ldr	r3, [pc, #188]	@ (800a2d8 <xTaskPriorityDisinherit+0xd4>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	693a      	ldr	r2, [r7, #16]
 800a220:	429a      	cmp	r2, r3
 800a222:	d00b      	beq.n	800a23c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a228:	f383 8811 	msr	BASEPRI, r3
 800a22c:	f3bf 8f6f 	isb	sy
 800a230:	f3bf 8f4f 	dsb	sy
 800a234:	60fb      	str	r3, [r7, #12]
}
 800a236:	bf00      	nop
 800a238:	bf00      	nop
 800a23a:	e7fd      	b.n	800a238 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a23c:	693b      	ldr	r3, [r7, #16]
 800a23e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a240:	2b00      	cmp	r3, #0
 800a242:	d10b      	bne.n	800a25c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a248:	f383 8811 	msr	BASEPRI, r3
 800a24c:	f3bf 8f6f 	isb	sy
 800a250:	f3bf 8f4f 	dsb	sy
 800a254:	60bb      	str	r3, [r7, #8]
}
 800a256:	bf00      	nop
 800a258:	bf00      	nop
 800a25a:	e7fd      	b.n	800a258 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a25c:	693b      	ldr	r3, [r7, #16]
 800a25e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a260:	1e5a      	subs	r2, r3, #1
 800a262:	693b      	ldr	r3, [r7, #16]
 800a264:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a266:	693b      	ldr	r3, [r7, #16]
 800a268:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a26a:	693b      	ldr	r3, [r7, #16]
 800a26c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a26e:	429a      	cmp	r2, r3
 800a270:	d02c      	beq.n	800a2cc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a272:	693b      	ldr	r3, [r7, #16]
 800a274:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a276:	2b00      	cmp	r3, #0
 800a278:	d128      	bne.n	800a2cc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a27a:	693b      	ldr	r3, [r7, #16]
 800a27c:	3304      	adds	r3, #4
 800a27e:	4618      	mov	r0, r3
 800a280:	f7fe fc54 	bl	8008b2c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a284:	693b      	ldr	r3, [r7, #16]
 800a286:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a288:	693b      	ldr	r3, [r7, #16]
 800a28a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a290:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a294:	693b      	ldr	r3, [r7, #16]
 800a296:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a29c:	4b0f      	ldr	r3, [pc, #60]	@ (800a2dc <xTaskPriorityDisinherit+0xd8>)
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	429a      	cmp	r2, r3
 800a2a2:	d903      	bls.n	800a2ac <xTaskPriorityDisinherit+0xa8>
 800a2a4:	693b      	ldr	r3, [r7, #16]
 800a2a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2a8:	4a0c      	ldr	r2, [pc, #48]	@ (800a2dc <xTaskPriorityDisinherit+0xd8>)
 800a2aa:	6013      	str	r3, [r2, #0]
 800a2ac:	693b      	ldr	r3, [r7, #16]
 800a2ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2b0:	4613      	mov	r3, r2
 800a2b2:	009b      	lsls	r3, r3, #2
 800a2b4:	4413      	add	r3, r2
 800a2b6:	009b      	lsls	r3, r3, #2
 800a2b8:	4a09      	ldr	r2, [pc, #36]	@ (800a2e0 <xTaskPriorityDisinherit+0xdc>)
 800a2ba:	441a      	add	r2, r3
 800a2bc:	693b      	ldr	r3, [r7, #16]
 800a2be:	3304      	adds	r3, #4
 800a2c0:	4619      	mov	r1, r3
 800a2c2:	4610      	mov	r0, r2
 800a2c4:	f7fe fbd5 	bl	8008a72 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a2cc:	697b      	ldr	r3, [r7, #20]
	}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3718      	adds	r7, #24
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}
 800a2d6:	bf00      	nop
 800a2d8:	20001068 	.word	0x20001068
 800a2dc:	20001544 	.word	0x20001544
 800a2e0:	2000106c 	.word	0x2000106c

0800a2e4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b084      	sub	sp, #16
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
 800a2ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a2ee:	4b21      	ldr	r3, [pc, #132]	@ (800a374 <prvAddCurrentTaskToDelayedList+0x90>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a2f4:	4b20      	ldr	r3, [pc, #128]	@ (800a378 <prvAddCurrentTaskToDelayedList+0x94>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	3304      	adds	r3, #4
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	f7fe fc16 	bl	8008b2c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a306:	d10a      	bne.n	800a31e <prvAddCurrentTaskToDelayedList+0x3a>
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d007      	beq.n	800a31e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a30e:	4b1a      	ldr	r3, [pc, #104]	@ (800a378 <prvAddCurrentTaskToDelayedList+0x94>)
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	3304      	adds	r3, #4
 800a314:	4619      	mov	r1, r3
 800a316:	4819      	ldr	r0, [pc, #100]	@ (800a37c <prvAddCurrentTaskToDelayedList+0x98>)
 800a318:	f7fe fbab 	bl	8008a72 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a31c:	e026      	b.n	800a36c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a31e:	68fa      	ldr	r2, [r7, #12]
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	4413      	add	r3, r2
 800a324:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a326:	4b14      	ldr	r3, [pc, #80]	@ (800a378 <prvAddCurrentTaskToDelayedList+0x94>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	68ba      	ldr	r2, [r7, #8]
 800a32c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a32e:	68ba      	ldr	r2, [r7, #8]
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	429a      	cmp	r2, r3
 800a334:	d209      	bcs.n	800a34a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a336:	4b12      	ldr	r3, [pc, #72]	@ (800a380 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a338:	681a      	ldr	r2, [r3, #0]
 800a33a:	4b0f      	ldr	r3, [pc, #60]	@ (800a378 <prvAddCurrentTaskToDelayedList+0x94>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	3304      	adds	r3, #4
 800a340:	4619      	mov	r1, r3
 800a342:	4610      	mov	r0, r2
 800a344:	f7fe fbb9 	bl	8008aba <vListInsert>
}
 800a348:	e010      	b.n	800a36c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a34a:	4b0e      	ldr	r3, [pc, #56]	@ (800a384 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a34c:	681a      	ldr	r2, [r3, #0]
 800a34e:	4b0a      	ldr	r3, [pc, #40]	@ (800a378 <prvAddCurrentTaskToDelayedList+0x94>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	3304      	adds	r3, #4
 800a354:	4619      	mov	r1, r3
 800a356:	4610      	mov	r0, r2
 800a358:	f7fe fbaf 	bl	8008aba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a35c:	4b0a      	ldr	r3, [pc, #40]	@ (800a388 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	68ba      	ldr	r2, [r7, #8]
 800a362:	429a      	cmp	r2, r3
 800a364:	d202      	bcs.n	800a36c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a366:	4a08      	ldr	r2, [pc, #32]	@ (800a388 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	6013      	str	r3, [r2, #0]
}
 800a36c:	bf00      	nop
 800a36e:	3710      	adds	r7, #16
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}
 800a374:	20001540 	.word	0x20001540
 800a378:	20001068 	.word	0x20001068
 800a37c:	20001528 	.word	0x20001528
 800a380:	200014f8 	.word	0x200014f8
 800a384:	200014f4 	.word	0x200014f4
 800a388:	2000155c 	.word	0x2000155c

0800a38c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b08a      	sub	sp, #40	@ 0x28
 800a390:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a392:	2300      	movs	r3, #0
 800a394:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a396:	f000 fb13 	bl	800a9c0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a39a:	4b1d      	ldr	r3, [pc, #116]	@ (800a410 <xTimerCreateTimerTask+0x84>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d021      	beq.n	800a3e6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a3aa:	1d3a      	adds	r2, r7, #4
 800a3ac:	f107 0108 	add.w	r1, r7, #8
 800a3b0:	f107 030c 	add.w	r3, r7, #12
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	f7fe fb15 	bl	80089e4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a3ba:	6879      	ldr	r1, [r7, #4]
 800a3bc:	68bb      	ldr	r3, [r7, #8]
 800a3be:	68fa      	ldr	r2, [r7, #12]
 800a3c0:	9202      	str	r2, [sp, #8]
 800a3c2:	9301      	str	r3, [sp, #4]
 800a3c4:	2302      	movs	r3, #2
 800a3c6:	9300      	str	r3, [sp, #0]
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	460a      	mov	r2, r1
 800a3cc:	4911      	ldr	r1, [pc, #68]	@ (800a414 <xTimerCreateTimerTask+0x88>)
 800a3ce:	4812      	ldr	r0, [pc, #72]	@ (800a418 <xTimerCreateTimerTask+0x8c>)
 800a3d0:	f7ff f8d0 	bl	8009574 <xTaskCreateStatic>
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	4a11      	ldr	r2, [pc, #68]	@ (800a41c <xTimerCreateTimerTask+0x90>)
 800a3d8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a3da:	4b10      	ldr	r3, [pc, #64]	@ (800a41c <xTimerCreateTimerTask+0x90>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d001      	beq.n	800a3e6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a3e6:	697b      	ldr	r3, [r7, #20]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d10b      	bne.n	800a404 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a3ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3f0:	f383 8811 	msr	BASEPRI, r3
 800a3f4:	f3bf 8f6f 	isb	sy
 800a3f8:	f3bf 8f4f 	dsb	sy
 800a3fc:	613b      	str	r3, [r7, #16]
}
 800a3fe:	bf00      	nop
 800a400:	bf00      	nop
 800a402:	e7fd      	b.n	800a400 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a404:	697b      	ldr	r3, [r7, #20]
}
 800a406:	4618      	mov	r0, r3
 800a408:	3718      	adds	r7, #24
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
 800a40e:	bf00      	nop
 800a410:	20001598 	.word	0x20001598
 800a414:	0800dd1c 	.word	0x0800dd1c
 800a418:	0800a559 	.word	0x0800a559
 800a41c:	2000159c 	.word	0x2000159c

0800a420 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b08a      	sub	sp, #40	@ 0x28
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	607a      	str	r2, [r7, #4]
 800a42c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a42e:	2300      	movs	r3, #0
 800a430:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d10b      	bne.n	800a450 <xTimerGenericCommand+0x30>
	__asm volatile
 800a438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a43c:	f383 8811 	msr	BASEPRI, r3
 800a440:	f3bf 8f6f 	isb	sy
 800a444:	f3bf 8f4f 	dsb	sy
 800a448:	623b      	str	r3, [r7, #32]
}
 800a44a:	bf00      	nop
 800a44c:	bf00      	nop
 800a44e:	e7fd      	b.n	800a44c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a450:	4b19      	ldr	r3, [pc, #100]	@ (800a4b8 <xTimerGenericCommand+0x98>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d02a      	beq.n	800a4ae <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	2b05      	cmp	r3, #5
 800a468:	dc18      	bgt.n	800a49c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a46a:	f7ff fead 	bl	800a1c8 <xTaskGetSchedulerState>
 800a46e:	4603      	mov	r3, r0
 800a470:	2b02      	cmp	r3, #2
 800a472:	d109      	bne.n	800a488 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a474:	4b10      	ldr	r3, [pc, #64]	@ (800a4b8 <xTimerGenericCommand+0x98>)
 800a476:	6818      	ldr	r0, [r3, #0]
 800a478:	f107 0110 	add.w	r1, r7, #16
 800a47c:	2300      	movs	r3, #0
 800a47e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a480:	f7fe fc88 	bl	8008d94 <xQueueGenericSend>
 800a484:	6278      	str	r0, [r7, #36]	@ 0x24
 800a486:	e012      	b.n	800a4ae <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a488:	4b0b      	ldr	r3, [pc, #44]	@ (800a4b8 <xTimerGenericCommand+0x98>)
 800a48a:	6818      	ldr	r0, [r3, #0]
 800a48c:	f107 0110 	add.w	r1, r7, #16
 800a490:	2300      	movs	r3, #0
 800a492:	2200      	movs	r2, #0
 800a494:	f7fe fc7e 	bl	8008d94 <xQueueGenericSend>
 800a498:	6278      	str	r0, [r7, #36]	@ 0x24
 800a49a:	e008      	b.n	800a4ae <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a49c:	4b06      	ldr	r3, [pc, #24]	@ (800a4b8 <xTimerGenericCommand+0x98>)
 800a49e:	6818      	ldr	r0, [r3, #0]
 800a4a0:	f107 0110 	add.w	r1, r7, #16
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	683a      	ldr	r2, [r7, #0]
 800a4a8:	f7fe fd76 	bl	8008f98 <xQueueGenericSendFromISR>
 800a4ac:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a4ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3728      	adds	r7, #40	@ 0x28
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}
 800a4b8:	20001598 	.word	0x20001598

0800a4bc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b088      	sub	sp, #32
 800a4c0:	af02      	add	r7, sp, #8
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4c6:	4b23      	ldr	r3, [pc, #140]	@ (800a554 <prvProcessExpiredTimer+0x98>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	68db      	ldr	r3, [r3, #12]
 800a4cc:	68db      	ldr	r3, [r3, #12]
 800a4ce:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a4d0:	697b      	ldr	r3, [r7, #20]
 800a4d2:	3304      	adds	r3, #4
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	f7fe fb29 	bl	8008b2c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a4da:	697b      	ldr	r3, [r7, #20]
 800a4dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a4e0:	f003 0304 	and.w	r3, r3, #4
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d023      	beq.n	800a530 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a4e8:	697b      	ldr	r3, [r7, #20]
 800a4ea:	699a      	ldr	r2, [r3, #24]
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	18d1      	adds	r1, r2, r3
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	683a      	ldr	r2, [r7, #0]
 800a4f4:	6978      	ldr	r0, [r7, #20]
 800a4f6:	f000 f8d5 	bl	800a6a4 <prvInsertTimerInActiveList>
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d020      	beq.n	800a542 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a500:	2300      	movs	r3, #0
 800a502:	9300      	str	r3, [sp, #0]
 800a504:	2300      	movs	r3, #0
 800a506:	687a      	ldr	r2, [r7, #4]
 800a508:	2100      	movs	r1, #0
 800a50a:	6978      	ldr	r0, [r7, #20]
 800a50c:	f7ff ff88 	bl	800a420 <xTimerGenericCommand>
 800a510:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d114      	bne.n	800a542 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a51c:	f383 8811 	msr	BASEPRI, r3
 800a520:	f3bf 8f6f 	isb	sy
 800a524:	f3bf 8f4f 	dsb	sy
 800a528:	60fb      	str	r3, [r7, #12]
}
 800a52a:	bf00      	nop
 800a52c:	bf00      	nop
 800a52e:	e7fd      	b.n	800a52c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a536:	f023 0301 	bic.w	r3, r3, #1
 800a53a:	b2da      	uxtb	r2, r3
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a542:	697b      	ldr	r3, [r7, #20]
 800a544:	6a1b      	ldr	r3, [r3, #32]
 800a546:	6978      	ldr	r0, [r7, #20]
 800a548:	4798      	blx	r3
}
 800a54a:	bf00      	nop
 800a54c:	3718      	adds	r7, #24
 800a54e:	46bd      	mov	sp, r7
 800a550:	bd80      	pop	{r7, pc}
 800a552:	bf00      	nop
 800a554:	20001590 	.word	0x20001590

0800a558 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b084      	sub	sp, #16
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a560:	f107 0308 	add.w	r3, r7, #8
 800a564:	4618      	mov	r0, r3
 800a566:	f000 f859 	bl	800a61c <prvGetNextExpireTime>
 800a56a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	4619      	mov	r1, r3
 800a570:	68f8      	ldr	r0, [r7, #12]
 800a572:	f000 f805 	bl	800a580 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a576:	f000 f8d7 	bl	800a728 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a57a:	bf00      	nop
 800a57c:	e7f0      	b.n	800a560 <prvTimerTask+0x8>
	...

0800a580 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b084      	sub	sp, #16
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
 800a588:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a58a:	f7ff fa37 	bl	80099fc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a58e:	f107 0308 	add.w	r3, r7, #8
 800a592:	4618      	mov	r0, r3
 800a594:	f000 f866 	bl	800a664 <prvSampleTimeNow>
 800a598:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a59a:	68bb      	ldr	r3, [r7, #8]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d130      	bne.n	800a602 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d10a      	bne.n	800a5bc <prvProcessTimerOrBlockTask+0x3c>
 800a5a6:	687a      	ldr	r2, [r7, #4]
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	429a      	cmp	r2, r3
 800a5ac:	d806      	bhi.n	800a5bc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a5ae:	f7ff fa33 	bl	8009a18 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a5b2:	68f9      	ldr	r1, [r7, #12]
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f7ff ff81 	bl	800a4bc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a5ba:	e024      	b.n	800a606 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d008      	beq.n	800a5d4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a5c2:	4b13      	ldr	r3, [pc, #76]	@ (800a610 <prvProcessTimerOrBlockTask+0x90>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d101      	bne.n	800a5d0 <prvProcessTimerOrBlockTask+0x50>
 800a5cc:	2301      	movs	r3, #1
 800a5ce:	e000      	b.n	800a5d2 <prvProcessTimerOrBlockTask+0x52>
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a5d4:	4b0f      	ldr	r3, [pc, #60]	@ (800a614 <prvProcessTimerOrBlockTask+0x94>)
 800a5d6:	6818      	ldr	r0, [r3, #0]
 800a5d8:	687a      	ldr	r2, [r7, #4]
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	1ad3      	subs	r3, r2, r3
 800a5de:	683a      	ldr	r2, [r7, #0]
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	f7fe ff93 	bl	800950c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a5e6:	f7ff fa17 	bl	8009a18 <xTaskResumeAll>
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d10a      	bne.n	800a606 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a5f0:	4b09      	ldr	r3, [pc, #36]	@ (800a618 <prvProcessTimerOrBlockTask+0x98>)
 800a5f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5f6:	601a      	str	r2, [r3, #0]
 800a5f8:	f3bf 8f4f 	dsb	sy
 800a5fc:	f3bf 8f6f 	isb	sy
}
 800a600:	e001      	b.n	800a606 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a602:	f7ff fa09 	bl	8009a18 <xTaskResumeAll>
}
 800a606:	bf00      	nop
 800a608:	3710      	adds	r7, #16
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}
 800a60e:	bf00      	nop
 800a610:	20001594 	.word	0x20001594
 800a614:	20001598 	.word	0x20001598
 800a618:	e000ed04 	.word	0xe000ed04

0800a61c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a61c:	b480      	push	{r7}
 800a61e:	b085      	sub	sp, #20
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a624:	4b0e      	ldr	r3, [pc, #56]	@ (800a660 <prvGetNextExpireTime+0x44>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d101      	bne.n	800a632 <prvGetNextExpireTime+0x16>
 800a62e:	2201      	movs	r2, #1
 800a630:	e000      	b.n	800a634 <prvGetNextExpireTime+0x18>
 800a632:	2200      	movs	r2, #0
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d105      	bne.n	800a64c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a640:	4b07      	ldr	r3, [pc, #28]	@ (800a660 <prvGetNextExpireTime+0x44>)
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	68db      	ldr	r3, [r3, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	60fb      	str	r3, [r7, #12]
 800a64a:	e001      	b.n	800a650 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a64c:	2300      	movs	r3, #0
 800a64e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a650:	68fb      	ldr	r3, [r7, #12]
}
 800a652:	4618      	mov	r0, r3
 800a654:	3714      	adds	r7, #20
 800a656:	46bd      	mov	sp, r7
 800a658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65c:	4770      	bx	lr
 800a65e:	bf00      	nop
 800a660:	20001590 	.word	0x20001590

0800a664 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b084      	sub	sp, #16
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a66c:	f7ff fa72 	bl	8009b54 <xTaskGetTickCount>
 800a670:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a672:	4b0b      	ldr	r3, [pc, #44]	@ (800a6a0 <prvSampleTimeNow+0x3c>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	68fa      	ldr	r2, [r7, #12]
 800a678:	429a      	cmp	r2, r3
 800a67a:	d205      	bcs.n	800a688 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a67c:	f000 f93a 	bl	800a8f4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2201      	movs	r2, #1
 800a684:	601a      	str	r2, [r3, #0]
 800a686:	e002      	b.n	800a68e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2200      	movs	r2, #0
 800a68c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a68e:	4a04      	ldr	r2, [pc, #16]	@ (800a6a0 <prvSampleTimeNow+0x3c>)
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a694:	68fb      	ldr	r3, [r7, #12]
}
 800a696:	4618      	mov	r0, r3
 800a698:	3710      	adds	r7, #16
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}
 800a69e:	bf00      	nop
 800a6a0:	200015a0 	.word	0x200015a0

0800a6a4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b086      	sub	sp, #24
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	60f8      	str	r0, [r7, #12]
 800a6ac:	60b9      	str	r1, [r7, #8]
 800a6ae:	607a      	str	r2, [r7, #4]
 800a6b0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	68ba      	ldr	r2, [r7, #8]
 800a6ba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	68fa      	ldr	r2, [r7, #12]
 800a6c0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a6c2:	68ba      	ldr	r2, [r7, #8]
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	d812      	bhi.n	800a6f0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6ca:	687a      	ldr	r2, [r7, #4]
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	1ad2      	subs	r2, r2, r3
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	699b      	ldr	r3, [r3, #24]
 800a6d4:	429a      	cmp	r2, r3
 800a6d6:	d302      	bcc.n	800a6de <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a6d8:	2301      	movs	r3, #1
 800a6da:	617b      	str	r3, [r7, #20]
 800a6dc:	e01b      	b.n	800a716 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a6de:	4b10      	ldr	r3, [pc, #64]	@ (800a720 <prvInsertTimerInActiveList+0x7c>)
 800a6e0:	681a      	ldr	r2, [r3, #0]
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	3304      	adds	r3, #4
 800a6e6:	4619      	mov	r1, r3
 800a6e8:	4610      	mov	r0, r2
 800a6ea:	f7fe f9e6 	bl	8008aba <vListInsert>
 800a6ee:	e012      	b.n	800a716 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	429a      	cmp	r2, r3
 800a6f6:	d206      	bcs.n	800a706 <prvInsertTimerInActiveList+0x62>
 800a6f8:	68ba      	ldr	r2, [r7, #8]
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	429a      	cmp	r2, r3
 800a6fe:	d302      	bcc.n	800a706 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a700:	2301      	movs	r3, #1
 800a702:	617b      	str	r3, [r7, #20]
 800a704:	e007      	b.n	800a716 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a706:	4b07      	ldr	r3, [pc, #28]	@ (800a724 <prvInsertTimerInActiveList+0x80>)
 800a708:	681a      	ldr	r2, [r3, #0]
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	3304      	adds	r3, #4
 800a70e:	4619      	mov	r1, r3
 800a710:	4610      	mov	r0, r2
 800a712:	f7fe f9d2 	bl	8008aba <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a716:	697b      	ldr	r3, [r7, #20]
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3718      	adds	r7, #24
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}
 800a720:	20001594 	.word	0x20001594
 800a724:	20001590 	.word	0x20001590

0800a728 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b08e      	sub	sp, #56	@ 0x38
 800a72c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a72e:	e0ce      	b.n	800a8ce <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2b00      	cmp	r3, #0
 800a734:	da19      	bge.n	800a76a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a736:	1d3b      	adds	r3, r7, #4
 800a738:	3304      	adds	r3, #4
 800a73a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a73c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d10b      	bne.n	800a75a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a746:	f383 8811 	msr	BASEPRI, r3
 800a74a:	f3bf 8f6f 	isb	sy
 800a74e:	f3bf 8f4f 	dsb	sy
 800a752:	61fb      	str	r3, [r7, #28]
}
 800a754:	bf00      	nop
 800a756:	bf00      	nop
 800a758:	e7fd      	b.n	800a756 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a75a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a760:	6850      	ldr	r0, [r2, #4]
 800a762:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a764:	6892      	ldr	r2, [r2, #8]
 800a766:	4611      	mov	r1, r2
 800a768:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	f2c0 80ae 	blt.w	800a8ce <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a778:	695b      	ldr	r3, [r3, #20]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d004      	beq.n	800a788 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a77e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a780:	3304      	adds	r3, #4
 800a782:	4618      	mov	r0, r3
 800a784:	f7fe f9d2 	bl	8008b2c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a788:	463b      	mov	r3, r7
 800a78a:	4618      	mov	r0, r3
 800a78c:	f7ff ff6a 	bl	800a664 <prvSampleTimeNow>
 800a790:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2b09      	cmp	r3, #9
 800a796:	f200 8097 	bhi.w	800a8c8 <prvProcessReceivedCommands+0x1a0>
 800a79a:	a201      	add	r2, pc, #4	@ (adr r2, 800a7a0 <prvProcessReceivedCommands+0x78>)
 800a79c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7a0:	0800a7c9 	.word	0x0800a7c9
 800a7a4:	0800a7c9 	.word	0x0800a7c9
 800a7a8:	0800a7c9 	.word	0x0800a7c9
 800a7ac:	0800a83f 	.word	0x0800a83f
 800a7b0:	0800a853 	.word	0x0800a853
 800a7b4:	0800a89f 	.word	0x0800a89f
 800a7b8:	0800a7c9 	.word	0x0800a7c9
 800a7bc:	0800a7c9 	.word	0x0800a7c9
 800a7c0:	0800a83f 	.word	0x0800a83f
 800a7c4:	0800a853 	.word	0x0800a853
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a7c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a7ce:	f043 0301 	orr.w	r3, r3, #1
 800a7d2:	b2da      	uxtb	r2, r3
 800a7d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a7da:	68ba      	ldr	r2, [r7, #8]
 800a7dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7de:	699b      	ldr	r3, [r3, #24]
 800a7e0:	18d1      	adds	r1, r2, r3
 800a7e2:	68bb      	ldr	r3, [r7, #8]
 800a7e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a7e8:	f7ff ff5c 	bl	800a6a4 <prvInsertTimerInActiveList>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d06c      	beq.n	800a8cc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a7f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7f4:	6a1b      	ldr	r3, [r3, #32]
 800a7f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a7f8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a7fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a800:	f003 0304 	and.w	r3, r3, #4
 800a804:	2b00      	cmp	r3, #0
 800a806:	d061      	beq.n	800a8cc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a808:	68ba      	ldr	r2, [r7, #8]
 800a80a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a80c:	699b      	ldr	r3, [r3, #24]
 800a80e:	441a      	add	r2, r3
 800a810:	2300      	movs	r3, #0
 800a812:	9300      	str	r3, [sp, #0]
 800a814:	2300      	movs	r3, #0
 800a816:	2100      	movs	r1, #0
 800a818:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a81a:	f7ff fe01 	bl	800a420 <xTimerGenericCommand>
 800a81e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a820:	6a3b      	ldr	r3, [r7, #32]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d152      	bne.n	800a8cc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a82a:	f383 8811 	msr	BASEPRI, r3
 800a82e:	f3bf 8f6f 	isb	sy
 800a832:	f3bf 8f4f 	dsb	sy
 800a836:	61bb      	str	r3, [r7, #24]
}
 800a838:	bf00      	nop
 800a83a:	bf00      	nop
 800a83c:	e7fd      	b.n	800a83a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a83e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a840:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a844:	f023 0301 	bic.w	r3, r3, #1
 800a848:	b2da      	uxtb	r2, r3
 800a84a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a84c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a850:	e03d      	b.n	800a8ce <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a854:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a858:	f043 0301 	orr.w	r3, r3, #1
 800a85c:	b2da      	uxtb	r2, r3
 800a85e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a860:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a864:	68ba      	ldr	r2, [r7, #8]
 800a866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a868:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a86a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a86c:	699b      	ldr	r3, [r3, #24]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d10b      	bne.n	800a88a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a876:	f383 8811 	msr	BASEPRI, r3
 800a87a:	f3bf 8f6f 	isb	sy
 800a87e:	f3bf 8f4f 	dsb	sy
 800a882:	617b      	str	r3, [r7, #20]
}
 800a884:	bf00      	nop
 800a886:	bf00      	nop
 800a888:	e7fd      	b.n	800a886 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a88a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a88c:	699a      	ldr	r2, [r3, #24]
 800a88e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a890:	18d1      	adds	r1, r2, r3
 800a892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a894:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a896:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a898:	f7ff ff04 	bl	800a6a4 <prvInsertTimerInActiveList>
					break;
 800a89c:	e017      	b.n	800a8ce <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a89e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a8a4:	f003 0302 	and.w	r3, r3, #2
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d103      	bne.n	800a8b4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a8ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8ae:	f000 fbeb 	bl	800b088 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a8b2:	e00c      	b.n	800a8ce <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a8b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a8ba:	f023 0301 	bic.w	r3, r3, #1
 800a8be:	b2da      	uxtb	r2, r3
 800a8c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a8c6:	e002      	b.n	800a8ce <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a8c8:	bf00      	nop
 800a8ca:	e000      	b.n	800a8ce <prvProcessReceivedCommands+0x1a6>
					break;
 800a8cc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a8ce:	4b08      	ldr	r3, [pc, #32]	@ (800a8f0 <prvProcessReceivedCommands+0x1c8>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	1d39      	adds	r1, r7, #4
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	f7fe fbfc 	bl	80090d4 <xQueueReceive>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	f47f af26 	bne.w	800a730 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a8e4:	bf00      	nop
 800a8e6:	bf00      	nop
 800a8e8:	3730      	adds	r7, #48	@ 0x30
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bd80      	pop	{r7, pc}
 800a8ee:	bf00      	nop
 800a8f0:	20001598 	.word	0x20001598

0800a8f4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b088      	sub	sp, #32
 800a8f8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a8fa:	e049      	b.n	800a990 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a8fc:	4b2e      	ldr	r3, [pc, #184]	@ (800a9b8 <prvSwitchTimerLists+0xc4>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	68db      	ldr	r3, [r3, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a906:	4b2c      	ldr	r3, [pc, #176]	@ (800a9b8 <prvSwitchTimerLists+0xc4>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	68db      	ldr	r3, [r3, #12]
 800a90c:	68db      	ldr	r3, [r3, #12]
 800a90e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	3304      	adds	r3, #4
 800a914:	4618      	mov	r0, r3
 800a916:	f7fe f909 	bl	8008b2c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	6a1b      	ldr	r3, [r3, #32]
 800a91e:	68f8      	ldr	r0, [r7, #12]
 800a920:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a928:	f003 0304 	and.w	r3, r3, #4
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d02f      	beq.n	800a990 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	699b      	ldr	r3, [r3, #24]
 800a934:	693a      	ldr	r2, [r7, #16]
 800a936:	4413      	add	r3, r2
 800a938:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a93a:	68ba      	ldr	r2, [r7, #8]
 800a93c:	693b      	ldr	r3, [r7, #16]
 800a93e:	429a      	cmp	r2, r3
 800a940:	d90e      	bls.n	800a960 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	68ba      	ldr	r2, [r7, #8]
 800a946:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	68fa      	ldr	r2, [r7, #12]
 800a94c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a94e:	4b1a      	ldr	r3, [pc, #104]	@ (800a9b8 <prvSwitchTimerLists+0xc4>)
 800a950:	681a      	ldr	r2, [r3, #0]
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	3304      	adds	r3, #4
 800a956:	4619      	mov	r1, r3
 800a958:	4610      	mov	r0, r2
 800a95a:	f7fe f8ae 	bl	8008aba <vListInsert>
 800a95e:	e017      	b.n	800a990 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a960:	2300      	movs	r3, #0
 800a962:	9300      	str	r3, [sp, #0]
 800a964:	2300      	movs	r3, #0
 800a966:	693a      	ldr	r2, [r7, #16]
 800a968:	2100      	movs	r1, #0
 800a96a:	68f8      	ldr	r0, [r7, #12]
 800a96c:	f7ff fd58 	bl	800a420 <xTimerGenericCommand>
 800a970:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d10b      	bne.n	800a990 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a97c:	f383 8811 	msr	BASEPRI, r3
 800a980:	f3bf 8f6f 	isb	sy
 800a984:	f3bf 8f4f 	dsb	sy
 800a988:	603b      	str	r3, [r7, #0]
}
 800a98a:	bf00      	nop
 800a98c:	bf00      	nop
 800a98e:	e7fd      	b.n	800a98c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a990:	4b09      	ldr	r3, [pc, #36]	@ (800a9b8 <prvSwitchTimerLists+0xc4>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d1b0      	bne.n	800a8fc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a99a:	4b07      	ldr	r3, [pc, #28]	@ (800a9b8 <prvSwitchTimerLists+0xc4>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a9a0:	4b06      	ldr	r3, [pc, #24]	@ (800a9bc <prvSwitchTimerLists+0xc8>)
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	4a04      	ldr	r2, [pc, #16]	@ (800a9b8 <prvSwitchTimerLists+0xc4>)
 800a9a6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a9a8:	4a04      	ldr	r2, [pc, #16]	@ (800a9bc <prvSwitchTimerLists+0xc8>)
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	6013      	str	r3, [r2, #0]
}
 800a9ae:	bf00      	nop
 800a9b0:	3718      	adds	r7, #24
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}
 800a9b6:	bf00      	nop
 800a9b8:	20001590 	.word	0x20001590
 800a9bc:	20001594 	.word	0x20001594

0800a9c0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b082      	sub	sp, #8
 800a9c4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a9c6:	f000 f96f 	bl	800aca8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a9ca:	4b15      	ldr	r3, [pc, #84]	@ (800aa20 <prvCheckForValidListAndQueue+0x60>)
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d120      	bne.n	800aa14 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a9d2:	4814      	ldr	r0, [pc, #80]	@ (800aa24 <prvCheckForValidListAndQueue+0x64>)
 800a9d4:	f7fe f820 	bl	8008a18 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a9d8:	4813      	ldr	r0, [pc, #76]	@ (800aa28 <prvCheckForValidListAndQueue+0x68>)
 800a9da:	f7fe f81d 	bl	8008a18 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a9de:	4b13      	ldr	r3, [pc, #76]	@ (800aa2c <prvCheckForValidListAndQueue+0x6c>)
 800a9e0:	4a10      	ldr	r2, [pc, #64]	@ (800aa24 <prvCheckForValidListAndQueue+0x64>)
 800a9e2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a9e4:	4b12      	ldr	r3, [pc, #72]	@ (800aa30 <prvCheckForValidListAndQueue+0x70>)
 800a9e6:	4a10      	ldr	r2, [pc, #64]	@ (800aa28 <prvCheckForValidListAndQueue+0x68>)
 800a9e8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	9300      	str	r3, [sp, #0]
 800a9ee:	4b11      	ldr	r3, [pc, #68]	@ (800aa34 <prvCheckForValidListAndQueue+0x74>)
 800a9f0:	4a11      	ldr	r2, [pc, #68]	@ (800aa38 <prvCheckForValidListAndQueue+0x78>)
 800a9f2:	2110      	movs	r1, #16
 800a9f4:	200a      	movs	r0, #10
 800a9f6:	f7fe f92d 	bl	8008c54 <xQueueGenericCreateStatic>
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	4a08      	ldr	r2, [pc, #32]	@ (800aa20 <prvCheckForValidListAndQueue+0x60>)
 800a9fe:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800aa00:	4b07      	ldr	r3, [pc, #28]	@ (800aa20 <prvCheckForValidListAndQueue+0x60>)
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d005      	beq.n	800aa14 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800aa08:	4b05      	ldr	r3, [pc, #20]	@ (800aa20 <prvCheckForValidListAndQueue+0x60>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	490b      	ldr	r1, [pc, #44]	@ (800aa3c <prvCheckForValidListAndQueue+0x7c>)
 800aa0e:	4618      	mov	r0, r3
 800aa10:	f7fe fd52 	bl	80094b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aa14:	f000 f97a 	bl	800ad0c <vPortExitCritical>
}
 800aa18:	bf00      	nop
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	bf00      	nop
 800aa20:	20001598 	.word	0x20001598
 800aa24:	20001568 	.word	0x20001568
 800aa28:	2000157c 	.word	0x2000157c
 800aa2c:	20001590 	.word	0x20001590
 800aa30:	20001594 	.word	0x20001594
 800aa34:	20001644 	.word	0x20001644
 800aa38:	200015a4 	.word	0x200015a4
 800aa3c:	0800dd24 	.word	0x0800dd24

0800aa40 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800aa40:	b480      	push	{r7}
 800aa42:	b085      	sub	sp, #20
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	60f8      	str	r0, [r7, #12]
 800aa48:	60b9      	str	r1, [r7, #8]
 800aa4a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	3b04      	subs	r3, #4
 800aa50:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800aa58:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	3b04      	subs	r3, #4
 800aa5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	f023 0201 	bic.w	r2, r3, #1
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	3b04      	subs	r3, #4
 800aa6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800aa70:	4a0c      	ldr	r2, [pc, #48]	@ (800aaa4 <pxPortInitialiseStack+0x64>)
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	3b14      	subs	r3, #20
 800aa7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800aa7c:	687a      	ldr	r2, [r7, #4]
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	3b04      	subs	r3, #4
 800aa86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	f06f 0202 	mvn.w	r2, #2
 800aa8e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	3b20      	subs	r3, #32
 800aa94:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800aa96:	68fb      	ldr	r3, [r7, #12]
}
 800aa98:	4618      	mov	r0, r3
 800aa9a:	3714      	adds	r7, #20
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa2:	4770      	bx	lr
 800aaa4:	0800aaa9 	.word	0x0800aaa9

0800aaa8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800aaa8:	b480      	push	{r7}
 800aaaa:	b085      	sub	sp, #20
 800aaac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800aaae:	2300      	movs	r3, #0
 800aab0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800aab2:	4b13      	ldr	r3, [pc, #76]	@ (800ab00 <prvTaskExitError+0x58>)
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aaba:	d00b      	beq.n	800aad4 <prvTaskExitError+0x2c>
	__asm volatile
 800aabc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aac0:	f383 8811 	msr	BASEPRI, r3
 800aac4:	f3bf 8f6f 	isb	sy
 800aac8:	f3bf 8f4f 	dsb	sy
 800aacc:	60fb      	str	r3, [r7, #12]
}
 800aace:	bf00      	nop
 800aad0:	bf00      	nop
 800aad2:	e7fd      	b.n	800aad0 <prvTaskExitError+0x28>
	__asm volatile
 800aad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aad8:	f383 8811 	msr	BASEPRI, r3
 800aadc:	f3bf 8f6f 	isb	sy
 800aae0:	f3bf 8f4f 	dsb	sy
 800aae4:	60bb      	str	r3, [r7, #8]
}
 800aae6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800aae8:	bf00      	nop
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d0fc      	beq.n	800aaea <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800aaf0:	bf00      	nop
 800aaf2:	bf00      	nop
 800aaf4:	3714      	adds	r7, #20
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafc:	4770      	bx	lr
 800aafe:	bf00      	nop
 800ab00:	20000018 	.word	0x20000018
	...

0800ab10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ab10:	4b07      	ldr	r3, [pc, #28]	@ (800ab30 <pxCurrentTCBConst2>)
 800ab12:	6819      	ldr	r1, [r3, #0]
 800ab14:	6808      	ldr	r0, [r1, #0]
 800ab16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab1a:	f380 8809 	msr	PSP, r0
 800ab1e:	f3bf 8f6f 	isb	sy
 800ab22:	f04f 0000 	mov.w	r0, #0
 800ab26:	f380 8811 	msr	BASEPRI, r0
 800ab2a:	4770      	bx	lr
 800ab2c:	f3af 8000 	nop.w

0800ab30 <pxCurrentTCBConst2>:
 800ab30:	20001068 	.word	0x20001068
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ab34:	bf00      	nop
 800ab36:	bf00      	nop

0800ab38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ab38:	4808      	ldr	r0, [pc, #32]	@ (800ab5c <prvPortStartFirstTask+0x24>)
 800ab3a:	6800      	ldr	r0, [r0, #0]
 800ab3c:	6800      	ldr	r0, [r0, #0]
 800ab3e:	f380 8808 	msr	MSP, r0
 800ab42:	f04f 0000 	mov.w	r0, #0
 800ab46:	f380 8814 	msr	CONTROL, r0
 800ab4a:	b662      	cpsie	i
 800ab4c:	b661      	cpsie	f
 800ab4e:	f3bf 8f4f 	dsb	sy
 800ab52:	f3bf 8f6f 	isb	sy
 800ab56:	df00      	svc	0
 800ab58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ab5a:	bf00      	nop
 800ab5c:	e000ed08 	.word	0xe000ed08

0800ab60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	b086      	sub	sp, #24
 800ab64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ab66:	4b47      	ldr	r3, [pc, #284]	@ (800ac84 <xPortStartScheduler+0x124>)
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	4a47      	ldr	r2, [pc, #284]	@ (800ac88 <xPortStartScheduler+0x128>)
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d10b      	bne.n	800ab88 <xPortStartScheduler+0x28>
	__asm volatile
 800ab70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab74:	f383 8811 	msr	BASEPRI, r3
 800ab78:	f3bf 8f6f 	isb	sy
 800ab7c:	f3bf 8f4f 	dsb	sy
 800ab80:	60fb      	str	r3, [r7, #12]
}
 800ab82:	bf00      	nop
 800ab84:	bf00      	nop
 800ab86:	e7fd      	b.n	800ab84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ab88:	4b3e      	ldr	r3, [pc, #248]	@ (800ac84 <xPortStartScheduler+0x124>)
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	4a3f      	ldr	r2, [pc, #252]	@ (800ac8c <xPortStartScheduler+0x12c>)
 800ab8e:	4293      	cmp	r3, r2
 800ab90:	d10b      	bne.n	800abaa <xPortStartScheduler+0x4a>
	__asm volatile
 800ab92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab96:	f383 8811 	msr	BASEPRI, r3
 800ab9a:	f3bf 8f6f 	isb	sy
 800ab9e:	f3bf 8f4f 	dsb	sy
 800aba2:	613b      	str	r3, [r7, #16]
}
 800aba4:	bf00      	nop
 800aba6:	bf00      	nop
 800aba8:	e7fd      	b.n	800aba6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800abaa:	4b39      	ldr	r3, [pc, #228]	@ (800ac90 <xPortStartScheduler+0x130>)
 800abac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	781b      	ldrb	r3, [r3, #0]
 800abb2:	b2db      	uxtb	r3, r3
 800abb4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	22ff      	movs	r2, #255	@ 0xff
 800abba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	781b      	ldrb	r3, [r3, #0]
 800abc0:	b2db      	uxtb	r3, r3
 800abc2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800abc4:	78fb      	ldrb	r3, [r7, #3]
 800abc6:	b2db      	uxtb	r3, r3
 800abc8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800abcc:	b2da      	uxtb	r2, r3
 800abce:	4b31      	ldr	r3, [pc, #196]	@ (800ac94 <xPortStartScheduler+0x134>)
 800abd0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800abd2:	4b31      	ldr	r3, [pc, #196]	@ (800ac98 <xPortStartScheduler+0x138>)
 800abd4:	2207      	movs	r2, #7
 800abd6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800abd8:	e009      	b.n	800abee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800abda:	4b2f      	ldr	r3, [pc, #188]	@ (800ac98 <xPortStartScheduler+0x138>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	3b01      	subs	r3, #1
 800abe0:	4a2d      	ldr	r2, [pc, #180]	@ (800ac98 <xPortStartScheduler+0x138>)
 800abe2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800abe4:	78fb      	ldrb	r3, [r7, #3]
 800abe6:	b2db      	uxtb	r3, r3
 800abe8:	005b      	lsls	r3, r3, #1
 800abea:	b2db      	uxtb	r3, r3
 800abec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800abee:	78fb      	ldrb	r3, [r7, #3]
 800abf0:	b2db      	uxtb	r3, r3
 800abf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800abf6:	2b80      	cmp	r3, #128	@ 0x80
 800abf8:	d0ef      	beq.n	800abda <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800abfa:	4b27      	ldr	r3, [pc, #156]	@ (800ac98 <xPortStartScheduler+0x138>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f1c3 0307 	rsb	r3, r3, #7
 800ac02:	2b04      	cmp	r3, #4
 800ac04:	d00b      	beq.n	800ac1e <xPortStartScheduler+0xbe>
	__asm volatile
 800ac06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac0a:	f383 8811 	msr	BASEPRI, r3
 800ac0e:	f3bf 8f6f 	isb	sy
 800ac12:	f3bf 8f4f 	dsb	sy
 800ac16:	60bb      	str	r3, [r7, #8]
}
 800ac18:	bf00      	nop
 800ac1a:	bf00      	nop
 800ac1c:	e7fd      	b.n	800ac1a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ac1e:	4b1e      	ldr	r3, [pc, #120]	@ (800ac98 <xPortStartScheduler+0x138>)
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	021b      	lsls	r3, r3, #8
 800ac24:	4a1c      	ldr	r2, [pc, #112]	@ (800ac98 <xPortStartScheduler+0x138>)
 800ac26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ac28:	4b1b      	ldr	r3, [pc, #108]	@ (800ac98 <xPortStartScheduler+0x138>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ac30:	4a19      	ldr	r2, [pc, #100]	@ (800ac98 <xPortStartScheduler+0x138>)
 800ac32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	b2da      	uxtb	r2, r3
 800ac38:	697b      	ldr	r3, [r7, #20]
 800ac3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ac3c:	4b17      	ldr	r3, [pc, #92]	@ (800ac9c <xPortStartScheduler+0x13c>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	4a16      	ldr	r2, [pc, #88]	@ (800ac9c <xPortStartScheduler+0x13c>)
 800ac42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ac46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ac48:	4b14      	ldr	r3, [pc, #80]	@ (800ac9c <xPortStartScheduler+0x13c>)
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	4a13      	ldr	r2, [pc, #76]	@ (800ac9c <xPortStartScheduler+0x13c>)
 800ac4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ac52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ac54:	f000 f8da 	bl	800ae0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ac58:	4b11      	ldr	r3, [pc, #68]	@ (800aca0 <xPortStartScheduler+0x140>)
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ac5e:	f000 f8f9 	bl	800ae54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ac62:	4b10      	ldr	r3, [pc, #64]	@ (800aca4 <xPortStartScheduler+0x144>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	4a0f      	ldr	r2, [pc, #60]	@ (800aca4 <xPortStartScheduler+0x144>)
 800ac68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ac6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ac6e:	f7ff ff63 	bl	800ab38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ac72:	f7ff f839 	bl	8009ce8 <vTaskSwitchContext>
	prvTaskExitError();
 800ac76:	f7ff ff17 	bl	800aaa8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ac7a:	2300      	movs	r3, #0
}
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	3718      	adds	r7, #24
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}
 800ac84:	e000ed00 	.word	0xe000ed00
 800ac88:	410fc271 	.word	0x410fc271
 800ac8c:	410fc270 	.word	0x410fc270
 800ac90:	e000e400 	.word	0xe000e400
 800ac94:	20001694 	.word	0x20001694
 800ac98:	20001698 	.word	0x20001698
 800ac9c:	e000ed20 	.word	0xe000ed20
 800aca0:	20000018 	.word	0x20000018
 800aca4:	e000ef34 	.word	0xe000ef34

0800aca8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800aca8:	b480      	push	{r7}
 800acaa:	b083      	sub	sp, #12
 800acac:	af00      	add	r7, sp, #0
	__asm volatile
 800acae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acb2:	f383 8811 	msr	BASEPRI, r3
 800acb6:	f3bf 8f6f 	isb	sy
 800acba:	f3bf 8f4f 	dsb	sy
 800acbe:	607b      	str	r3, [r7, #4]
}
 800acc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800acc2:	4b10      	ldr	r3, [pc, #64]	@ (800ad04 <vPortEnterCritical+0x5c>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	3301      	adds	r3, #1
 800acc8:	4a0e      	ldr	r2, [pc, #56]	@ (800ad04 <vPortEnterCritical+0x5c>)
 800acca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800accc:	4b0d      	ldr	r3, [pc, #52]	@ (800ad04 <vPortEnterCritical+0x5c>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	2b01      	cmp	r3, #1
 800acd2:	d110      	bne.n	800acf6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800acd4:	4b0c      	ldr	r3, [pc, #48]	@ (800ad08 <vPortEnterCritical+0x60>)
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	b2db      	uxtb	r3, r3
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d00b      	beq.n	800acf6 <vPortEnterCritical+0x4e>
	__asm volatile
 800acde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ace2:	f383 8811 	msr	BASEPRI, r3
 800ace6:	f3bf 8f6f 	isb	sy
 800acea:	f3bf 8f4f 	dsb	sy
 800acee:	603b      	str	r3, [r7, #0]
}
 800acf0:	bf00      	nop
 800acf2:	bf00      	nop
 800acf4:	e7fd      	b.n	800acf2 <vPortEnterCritical+0x4a>
	}
}
 800acf6:	bf00      	nop
 800acf8:	370c      	adds	r7, #12
 800acfa:	46bd      	mov	sp, r7
 800acfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad00:	4770      	bx	lr
 800ad02:	bf00      	nop
 800ad04:	20000018 	.word	0x20000018
 800ad08:	e000ed04 	.word	0xe000ed04

0800ad0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b083      	sub	sp, #12
 800ad10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ad12:	4b12      	ldr	r3, [pc, #72]	@ (800ad5c <vPortExitCritical+0x50>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d10b      	bne.n	800ad32 <vPortExitCritical+0x26>
	__asm volatile
 800ad1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad1e:	f383 8811 	msr	BASEPRI, r3
 800ad22:	f3bf 8f6f 	isb	sy
 800ad26:	f3bf 8f4f 	dsb	sy
 800ad2a:	607b      	str	r3, [r7, #4]
}
 800ad2c:	bf00      	nop
 800ad2e:	bf00      	nop
 800ad30:	e7fd      	b.n	800ad2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ad32:	4b0a      	ldr	r3, [pc, #40]	@ (800ad5c <vPortExitCritical+0x50>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	3b01      	subs	r3, #1
 800ad38:	4a08      	ldr	r2, [pc, #32]	@ (800ad5c <vPortExitCritical+0x50>)
 800ad3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ad3c:	4b07      	ldr	r3, [pc, #28]	@ (800ad5c <vPortExitCritical+0x50>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d105      	bne.n	800ad50 <vPortExitCritical+0x44>
 800ad44:	2300      	movs	r3, #0
 800ad46:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	f383 8811 	msr	BASEPRI, r3
}
 800ad4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ad50:	bf00      	nop
 800ad52:	370c      	adds	r7, #12
 800ad54:	46bd      	mov	sp, r7
 800ad56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5a:	4770      	bx	lr
 800ad5c:	20000018 	.word	0x20000018

0800ad60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ad60:	f3ef 8009 	mrs	r0, PSP
 800ad64:	f3bf 8f6f 	isb	sy
 800ad68:	4b15      	ldr	r3, [pc, #84]	@ (800adc0 <pxCurrentTCBConst>)
 800ad6a:	681a      	ldr	r2, [r3, #0]
 800ad6c:	f01e 0f10 	tst.w	lr, #16
 800ad70:	bf08      	it	eq
 800ad72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ad76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad7a:	6010      	str	r0, [r2, #0]
 800ad7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ad80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ad84:	f380 8811 	msr	BASEPRI, r0
 800ad88:	f3bf 8f4f 	dsb	sy
 800ad8c:	f3bf 8f6f 	isb	sy
 800ad90:	f7fe ffaa 	bl	8009ce8 <vTaskSwitchContext>
 800ad94:	f04f 0000 	mov.w	r0, #0
 800ad98:	f380 8811 	msr	BASEPRI, r0
 800ad9c:	bc09      	pop	{r0, r3}
 800ad9e:	6819      	ldr	r1, [r3, #0]
 800ada0:	6808      	ldr	r0, [r1, #0]
 800ada2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ada6:	f01e 0f10 	tst.w	lr, #16
 800adaa:	bf08      	it	eq
 800adac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800adb0:	f380 8809 	msr	PSP, r0
 800adb4:	f3bf 8f6f 	isb	sy
 800adb8:	4770      	bx	lr
 800adba:	bf00      	nop
 800adbc:	f3af 8000 	nop.w

0800adc0 <pxCurrentTCBConst>:
 800adc0:	20001068 	.word	0x20001068
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800adc4:	bf00      	nop
 800adc6:	bf00      	nop

0800adc8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b082      	sub	sp, #8
 800adcc:	af00      	add	r7, sp, #0
	__asm volatile
 800adce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800add2:	f383 8811 	msr	BASEPRI, r3
 800add6:	f3bf 8f6f 	isb	sy
 800adda:	f3bf 8f4f 	dsb	sy
 800adde:	607b      	str	r3, [r7, #4]
}
 800ade0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ade2:	f7fe fec7 	bl	8009b74 <xTaskIncrementTick>
 800ade6:	4603      	mov	r3, r0
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d003      	beq.n	800adf4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800adec:	4b06      	ldr	r3, [pc, #24]	@ (800ae08 <xPortSysTickHandler+0x40>)
 800adee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adf2:	601a      	str	r2, [r3, #0]
 800adf4:	2300      	movs	r3, #0
 800adf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	f383 8811 	msr	BASEPRI, r3
}
 800adfe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ae00:	bf00      	nop
 800ae02:	3708      	adds	r7, #8
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}
 800ae08:	e000ed04 	.word	0xe000ed04

0800ae0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ae0c:	b480      	push	{r7}
 800ae0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ae10:	4b0b      	ldr	r3, [pc, #44]	@ (800ae40 <vPortSetupTimerInterrupt+0x34>)
 800ae12:	2200      	movs	r2, #0
 800ae14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ae16:	4b0b      	ldr	r3, [pc, #44]	@ (800ae44 <vPortSetupTimerInterrupt+0x38>)
 800ae18:	2200      	movs	r2, #0
 800ae1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ae1c:	4b0a      	ldr	r3, [pc, #40]	@ (800ae48 <vPortSetupTimerInterrupt+0x3c>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	4a0a      	ldr	r2, [pc, #40]	@ (800ae4c <vPortSetupTimerInterrupt+0x40>)
 800ae22:	fba2 2303 	umull	r2, r3, r2, r3
 800ae26:	099b      	lsrs	r3, r3, #6
 800ae28:	4a09      	ldr	r2, [pc, #36]	@ (800ae50 <vPortSetupTimerInterrupt+0x44>)
 800ae2a:	3b01      	subs	r3, #1
 800ae2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ae2e:	4b04      	ldr	r3, [pc, #16]	@ (800ae40 <vPortSetupTimerInterrupt+0x34>)
 800ae30:	2207      	movs	r2, #7
 800ae32:	601a      	str	r2, [r3, #0]
}
 800ae34:	bf00      	nop
 800ae36:	46bd      	mov	sp, r7
 800ae38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3c:	4770      	bx	lr
 800ae3e:	bf00      	nop
 800ae40:	e000e010 	.word	0xe000e010
 800ae44:	e000e018 	.word	0xe000e018
 800ae48:	2000000c 	.word	0x2000000c
 800ae4c:	10624dd3 	.word	0x10624dd3
 800ae50:	e000e014 	.word	0xe000e014

0800ae54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ae54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ae64 <vPortEnableVFP+0x10>
 800ae58:	6801      	ldr	r1, [r0, #0]
 800ae5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ae5e:	6001      	str	r1, [r0, #0]
 800ae60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ae62:	bf00      	nop
 800ae64:	e000ed88 	.word	0xe000ed88

0800ae68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ae68:	b480      	push	{r7}
 800ae6a:	b085      	sub	sp, #20
 800ae6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ae6e:	f3ef 8305 	mrs	r3, IPSR
 800ae72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	2b0f      	cmp	r3, #15
 800ae78:	d915      	bls.n	800aea6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ae7a:	4a18      	ldr	r2, [pc, #96]	@ (800aedc <vPortValidateInterruptPriority+0x74>)
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	4413      	add	r3, r2
 800ae80:	781b      	ldrb	r3, [r3, #0]
 800ae82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ae84:	4b16      	ldr	r3, [pc, #88]	@ (800aee0 <vPortValidateInterruptPriority+0x78>)
 800ae86:	781b      	ldrb	r3, [r3, #0]
 800ae88:	7afa      	ldrb	r2, [r7, #11]
 800ae8a:	429a      	cmp	r2, r3
 800ae8c:	d20b      	bcs.n	800aea6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ae8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae92:	f383 8811 	msr	BASEPRI, r3
 800ae96:	f3bf 8f6f 	isb	sy
 800ae9a:	f3bf 8f4f 	dsb	sy
 800ae9e:	607b      	str	r3, [r7, #4]
}
 800aea0:	bf00      	nop
 800aea2:	bf00      	nop
 800aea4:	e7fd      	b.n	800aea2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aea6:	4b0f      	ldr	r3, [pc, #60]	@ (800aee4 <vPortValidateInterruptPriority+0x7c>)
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800aeae:	4b0e      	ldr	r3, [pc, #56]	@ (800aee8 <vPortValidateInterruptPriority+0x80>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	d90b      	bls.n	800aece <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800aeb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeba:	f383 8811 	msr	BASEPRI, r3
 800aebe:	f3bf 8f6f 	isb	sy
 800aec2:	f3bf 8f4f 	dsb	sy
 800aec6:	603b      	str	r3, [r7, #0]
}
 800aec8:	bf00      	nop
 800aeca:	bf00      	nop
 800aecc:	e7fd      	b.n	800aeca <vPortValidateInterruptPriority+0x62>
	}
 800aece:	bf00      	nop
 800aed0:	3714      	adds	r7, #20
 800aed2:	46bd      	mov	sp, r7
 800aed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed8:	4770      	bx	lr
 800aeda:	bf00      	nop
 800aedc:	e000e3f0 	.word	0xe000e3f0
 800aee0:	20001694 	.word	0x20001694
 800aee4:	e000ed0c 	.word	0xe000ed0c
 800aee8:	20001698 	.word	0x20001698

0800aeec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aeec:	b580      	push	{r7, lr}
 800aeee:	b08a      	sub	sp, #40	@ 0x28
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aef4:	2300      	movs	r3, #0
 800aef6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aef8:	f7fe fd80 	bl	80099fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aefc:	4b5c      	ldr	r3, [pc, #368]	@ (800b070 <pvPortMalloc+0x184>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d101      	bne.n	800af08 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800af04:	f000 f924 	bl	800b150 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800af08:	4b5a      	ldr	r3, [pc, #360]	@ (800b074 <pvPortMalloc+0x188>)
 800af0a:	681a      	ldr	r2, [r3, #0]
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	4013      	ands	r3, r2
 800af10:	2b00      	cmp	r3, #0
 800af12:	f040 8095 	bne.w	800b040 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d01e      	beq.n	800af5a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800af1c:	2208      	movs	r2, #8
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	4413      	add	r3, r2
 800af22:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f003 0307 	and.w	r3, r3, #7
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d015      	beq.n	800af5a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	f023 0307 	bic.w	r3, r3, #7
 800af34:	3308      	adds	r3, #8
 800af36:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	f003 0307 	and.w	r3, r3, #7
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d00b      	beq.n	800af5a <pvPortMalloc+0x6e>
	__asm volatile
 800af42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af46:	f383 8811 	msr	BASEPRI, r3
 800af4a:	f3bf 8f6f 	isb	sy
 800af4e:	f3bf 8f4f 	dsb	sy
 800af52:	617b      	str	r3, [r7, #20]
}
 800af54:	bf00      	nop
 800af56:	bf00      	nop
 800af58:	e7fd      	b.n	800af56 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d06f      	beq.n	800b040 <pvPortMalloc+0x154>
 800af60:	4b45      	ldr	r3, [pc, #276]	@ (800b078 <pvPortMalloc+0x18c>)
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	687a      	ldr	r2, [r7, #4]
 800af66:	429a      	cmp	r2, r3
 800af68:	d86a      	bhi.n	800b040 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800af6a:	4b44      	ldr	r3, [pc, #272]	@ (800b07c <pvPortMalloc+0x190>)
 800af6c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800af6e:	4b43      	ldr	r3, [pc, #268]	@ (800b07c <pvPortMalloc+0x190>)
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800af74:	e004      	b.n	800af80 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800af76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af78:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800af7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800af80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af82:	685b      	ldr	r3, [r3, #4]
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	429a      	cmp	r2, r3
 800af88:	d903      	bls.n	800af92 <pvPortMalloc+0xa6>
 800af8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d1f1      	bne.n	800af76 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800af92:	4b37      	ldr	r3, [pc, #220]	@ (800b070 <pvPortMalloc+0x184>)
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af98:	429a      	cmp	r2, r3
 800af9a:	d051      	beq.n	800b040 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800af9c:	6a3b      	ldr	r3, [r7, #32]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	2208      	movs	r2, #8
 800afa2:	4413      	add	r3, r2
 800afa4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800afa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afa8:	681a      	ldr	r2, [r3, #0]
 800afaa:	6a3b      	ldr	r3, [r7, #32]
 800afac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800afae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afb0:	685a      	ldr	r2, [r3, #4]
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	1ad2      	subs	r2, r2, r3
 800afb6:	2308      	movs	r3, #8
 800afb8:	005b      	lsls	r3, r3, #1
 800afba:	429a      	cmp	r2, r3
 800afbc:	d920      	bls.n	800b000 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800afbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	4413      	add	r3, r2
 800afc4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800afc6:	69bb      	ldr	r3, [r7, #24]
 800afc8:	f003 0307 	and.w	r3, r3, #7
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d00b      	beq.n	800afe8 <pvPortMalloc+0xfc>
	__asm volatile
 800afd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afd4:	f383 8811 	msr	BASEPRI, r3
 800afd8:	f3bf 8f6f 	isb	sy
 800afdc:	f3bf 8f4f 	dsb	sy
 800afe0:	613b      	str	r3, [r7, #16]
}
 800afe2:	bf00      	nop
 800afe4:	bf00      	nop
 800afe6:	e7fd      	b.n	800afe4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800afe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afea:	685a      	ldr	r2, [r3, #4]
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	1ad2      	subs	r2, r2, r3
 800aff0:	69bb      	ldr	r3, [r7, #24]
 800aff2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800aff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aff6:	687a      	ldr	r2, [r7, #4]
 800aff8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800affa:	69b8      	ldr	r0, [r7, #24]
 800affc:	f000 f90a 	bl	800b214 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b000:	4b1d      	ldr	r3, [pc, #116]	@ (800b078 <pvPortMalloc+0x18c>)
 800b002:	681a      	ldr	r2, [r3, #0]
 800b004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b006:	685b      	ldr	r3, [r3, #4]
 800b008:	1ad3      	subs	r3, r2, r3
 800b00a:	4a1b      	ldr	r2, [pc, #108]	@ (800b078 <pvPortMalloc+0x18c>)
 800b00c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b00e:	4b1a      	ldr	r3, [pc, #104]	@ (800b078 <pvPortMalloc+0x18c>)
 800b010:	681a      	ldr	r2, [r3, #0]
 800b012:	4b1b      	ldr	r3, [pc, #108]	@ (800b080 <pvPortMalloc+0x194>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	429a      	cmp	r2, r3
 800b018:	d203      	bcs.n	800b022 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b01a:	4b17      	ldr	r3, [pc, #92]	@ (800b078 <pvPortMalloc+0x18c>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	4a18      	ldr	r2, [pc, #96]	@ (800b080 <pvPortMalloc+0x194>)
 800b020:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b024:	685a      	ldr	r2, [r3, #4]
 800b026:	4b13      	ldr	r3, [pc, #76]	@ (800b074 <pvPortMalloc+0x188>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	431a      	orrs	r2, r3
 800b02c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b02e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b032:	2200      	movs	r2, #0
 800b034:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b036:	4b13      	ldr	r3, [pc, #76]	@ (800b084 <pvPortMalloc+0x198>)
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	3301      	adds	r3, #1
 800b03c:	4a11      	ldr	r2, [pc, #68]	@ (800b084 <pvPortMalloc+0x198>)
 800b03e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b040:	f7fe fcea 	bl	8009a18 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b044:	69fb      	ldr	r3, [r7, #28]
 800b046:	f003 0307 	and.w	r3, r3, #7
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d00b      	beq.n	800b066 <pvPortMalloc+0x17a>
	__asm volatile
 800b04e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b052:	f383 8811 	msr	BASEPRI, r3
 800b056:	f3bf 8f6f 	isb	sy
 800b05a:	f3bf 8f4f 	dsb	sy
 800b05e:	60fb      	str	r3, [r7, #12]
}
 800b060:	bf00      	nop
 800b062:	bf00      	nop
 800b064:	e7fd      	b.n	800b062 <pvPortMalloc+0x176>
	return pvReturn;
 800b066:	69fb      	ldr	r3, [r7, #28]
}
 800b068:	4618      	mov	r0, r3
 800b06a:	3728      	adds	r7, #40	@ 0x28
 800b06c:	46bd      	mov	sp, r7
 800b06e:	bd80      	pop	{r7, pc}
 800b070:	200052a4 	.word	0x200052a4
 800b074:	200052b8 	.word	0x200052b8
 800b078:	200052a8 	.word	0x200052a8
 800b07c:	2000529c 	.word	0x2000529c
 800b080:	200052ac 	.word	0x200052ac
 800b084:	200052b0 	.word	0x200052b0

0800b088 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b086      	sub	sp, #24
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d04f      	beq.n	800b13a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b09a:	2308      	movs	r3, #8
 800b09c:	425b      	negs	r3, r3
 800b09e:	697a      	ldr	r2, [r7, #20]
 800b0a0:	4413      	add	r3, r2
 800b0a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b0a4:	697b      	ldr	r3, [r7, #20]
 800b0a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b0a8:	693b      	ldr	r3, [r7, #16]
 800b0aa:	685a      	ldr	r2, [r3, #4]
 800b0ac:	4b25      	ldr	r3, [pc, #148]	@ (800b144 <vPortFree+0xbc>)
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	4013      	ands	r3, r2
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d10b      	bne.n	800b0ce <vPortFree+0x46>
	__asm volatile
 800b0b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0ba:	f383 8811 	msr	BASEPRI, r3
 800b0be:	f3bf 8f6f 	isb	sy
 800b0c2:	f3bf 8f4f 	dsb	sy
 800b0c6:	60fb      	str	r3, [r7, #12]
}
 800b0c8:	bf00      	nop
 800b0ca:	bf00      	nop
 800b0cc:	e7fd      	b.n	800b0ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b0ce:	693b      	ldr	r3, [r7, #16]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d00b      	beq.n	800b0ee <vPortFree+0x66>
	__asm volatile
 800b0d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0da:	f383 8811 	msr	BASEPRI, r3
 800b0de:	f3bf 8f6f 	isb	sy
 800b0e2:	f3bf 8f4f 	dsb	sy
 800b0e6:	60bb      	str	r3, [r7, #8]
}
 800b0e8:	bf00      	nop
 800b0ea:	bf00      	nop
 800b0ec:	e7fd      	b.n	800b0ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b0ee:	693b      	ldr	r3, [r7, #16]
 800b0f0:	685a      	ldr	r2, [r3, #4]
 800b0f2:	4b14      	ldr	r3, [pc, #80]	@ (800b144 <vPortFree+0xbc>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	4013      	ands	r3, r2
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d01e      	beq.n	800b13a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b0fc:	693b      	ldr	r3, [r7, #16]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d11a      	bne.n	800b13a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b104:	693b      	ldr	r3, [r7, #16]
 800b106:	685a      	ldr	r2, [r3, #4]
 800b108:	4b0e      	ldr	r3, [pc, #56]	@ (800b144 <vPortFree+0xbc>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	43db      	mvns	r3, r3
 800b10e:	401a      	ands	r2, r3
 800b110:	693b      	ldr	r3, [r7, #16]
 800b112:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b114:	f7fe fc72 	bl	80099fc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b118:	693b      	ldr	r3, [r7, #16]
 800b11a:	685a      	ldr	r2, [r3, #4]
 800b11c:	4b0a      	ldr	r3, [pc, #40]	@ (800b148 <vPortFree+0xc0>)
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	4413      	add	r3, r2
 800b122:	4a09      	ldr	r2, [pc, #36]	@ (800b148 <vPortFree+0xc0>)
 800b124:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b126:	6938      	ldr	r0, [r7, #16]
 800b128:	f000 f874 	bl	800b214 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b12c:	4b07      	ldr	r3, [pc, #28]	@ (800b14c <vPortFree+0xc4>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	3301      	adds	r3, #1
 800b132:	4a06      	ldr	r2, [pc, #24]	@ (800b14c <vPortFree+0xc4>)
 800b134:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b136:	f7fe fc6f 	bl	8009a18 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b13a:	bf00      	nop
 800b13c:	3718      	adds	r7, #24
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}
 800b142:	bf00      	nop
 800b144:	200052b8 	.word	0x200052b8
 800b148:	200052a8 	.word	0x200052a8
 800b14c:	200052b4 	.word	0x200052b4

0800b150 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b150:	b480      	push	{r7}
 800b152:	b085      	sub	sp, #20
 800b154:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b156:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b15a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b15c:	4b27      	ldr	r3, [pc, #156]	@ (800b1fc <prvHeapInit+0xac>)
 800b15e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	f003 0307 	and.w	r3, r3, #7
 800b166:	2b00      	cmp	r3, #0
 800b168:	d00c      	beq.n	800b184 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	3307      	adds	r3, #7
 800b16e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	f023 0307 	bic.w	r3, r3, #7
 800b176:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b178:	68ba      	ldr	r2, [r7, #8]
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	1ad3      	subs	r3, r2, r3
 800b17e:	4a1f      	ldr	r2, [pc, #124]	@ (800b1fc <prvHeapInit+0xac>)
 800b180:	4413      	add	r3, r2
 800b182:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b188:	4a1d      	ldr	r2, [pc, #116]	@ (800b200 <prvHeapInit+0xb0>)
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b18e:	4b1c      	ldr	r3, [pc, #112]	@ (800b200 <prvHeapInit+0xb0>)
 800b190:	2200      	movs	r2, #0
 800b192:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	68ba      	ldr	r2, [r7, #8]
 800b198:	4413      	add	r3, r2
 800b19a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b19c:	2208      	movs	r2, #8
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	1a9b      	subs	r3, r3, r2
 800b1a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	f023 0307 	bic.w	r3, r3, #7
 800b1aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	4a15      	ldr	r2, [pc, #84]	@ (800b204 <prvHeapInit+0xb4>)
 800b1b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b1b2:	4b14      	ldr	r3, [pc, #80]	@ (800b204 <prvHeapInit+0xb4>)
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b1ba:	4b12      	ldr	r3, [pc, #72]	@ (800b204 <prvHeapInit+0xb4>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	2200      	movs	r2, #0
 800b1c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	68fa      	ldr	r2, [r7, #12]
 800b1ca:	1ad2      	subs	r2, r2, r3
 800b1cc:	683b      	ldr	r3, [r7, #0]
 800b1ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b1d0:	4b0c      	ldr	r3, [pc, #48]	@ (800b204 <prvHeapInit+0xb4>)
 800b1d2:	681a      	ldr	r2, [r3, #0]
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	685b      	ldr	r3, [r3, #4]
 800b1dc:	4a0a      	ldr	r2, [pc, #40]	@ (800b208 <prvHeapInit+0xb8>)
 800b1de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	685b      	ldr	r3, [r3, #4]
 800b1e4:	4a09      	ldr	r2, [pc, #36]	@ (800b20c <prvHeapInit+0xbc>)
 800b1e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b1e8:	4b09      	ldr	r3, [pc, #36]	@ (800b210 <prvHeapInit+0xc0>)
 800b1ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b1ee:	601a      	str	r2, [r3, #0]
}
 800b1f0:	bf00      	nop
 800b1f2:	3714      	adds	r7, #20
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fa:	4770      	bx	lr
 800b1fc:	2000169c 	.word	0x2000169c
 800b200:	2000529c 	.word	0x2000529c
 800b204:	200052a4 	.word	0x200052a4
 800b208:	200052ac 	.word	0x200052ac
 800b20c:	200052a8 	.word	0x200052a8
 800b210:	200052b8 	.word	0x200052b8

0800b214 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b214:	b480      	push	{r7}
 800b216:	b085      	sub	sp, #20
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b21c:	4b28      	ldr	r3, [pc, #160]	@ (800b2c0 <prvInsertBlockIntoFreeList+0xac>)
 800b21e:	60fb      	str	r3, [r7, #12]
 800b220:	e002      	b.n	800b228 <prvInsertBlockIntoFreeList+0x14>
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	60fb      	str	r3, [r7, #12]
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	687a      	ldr	r2, [r7, #4]
 800b22e:	429a      	cmp	r2, r3
 800b230:	d8f7      	bhi.n	800b222 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	685b      	ldr	r3, [r3, #4]
 800b23a:	68ba      	ldr	r2, [r7, #8]
 800b23c:	4413      	add	r3, r2
 800b23e:	687a      	ldr	r2, [r7, #4]
 800b240:	429a      	cmp	r2, r3
 800b242:	d108      	bne.n	800b256 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	685a      	ldr	r2, [r3, #4]
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	685b      	ldr	r3, [r3, #4]
 800b24c:	441a      	add	r2, r3
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	685b      	ldr	r3, [r3, #4]
 800b25e:	68ba      	ldr	r2, [r7, #8]
 800b260:	441a      	add	r2, r3
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	429a      	cmp	r2, r3
 800b268:	d118      	bne.n	800b29c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	681a      	ldr	r2, [r3, #0]
 800b26e:	4b15      	ldr	r3, [pc, #84]	@ (800b2c4 <prvInsertBlockIntoFreeList+0xb0>)
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	429a      	cmp	r2, r3
 800b274:	d00d      	beq.n	800b292 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	685a      	ldr	r2, [r3, #4]
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	685b      	ldr	r3, [r3, #4]
 800b280:	441a      	add	r2, r3
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	681a      	ldr	r2, [r3, #0]
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	601a      	str	r2, [r3, #0]
 800b290:	e008      	b.n	800b2a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b292:	4b0c      	ldr	r3, [pc, #48]	@ (800b2c4 <prvInsertBlockIntoFreeList+0xb0>)
 800b294:	681a      	ldr	r2, [r3, #0]
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	601a      	str	r2, [r3, #0]
 800b29a:	e003      	b.n	800b2a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	681a      	ldr	r2, [r3, #0]
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b2a4:	68fa      	ldr	r2, [r7, #12]
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	429a      	cmp	r2, r3
 800b2aa:	d002      	beq.n	800b2b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	687a      	ldr	r2, [r7, #4]
 800b2b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b2b2:	bf00      	nop
 800b2b4:	3714      	adds	r7, #20
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2bc:	4770      	bx	lr
 800b2be:	bf00      	nop
 800b2c0:	2000529c 	.word	0x2000529c
 800b2c4:	200052a4 	.word	0x200052a4

0800b2c8 <__cvt>:
 800b2c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b2cc:	ec57 6b10 	vmov	r6, r7, d0
 800b2d0:	2f00      	cmp	r7, #0
 800b2d2:	460c      	mov	r4, r1
 800b2d4:	4619      	mov	r1, r3
 800b2d6:	463b      	mov	r3, r7
 800b2d8:	bfbb      	ittet	lt
 800b2da:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b2de:	461f      	movlt	r7, r3
 800b2e0:	2300      	movge	r3, #0
 800b2e2:	232d      	movlt	r3, #45	@ 0x2d
 800b2e4:	700b      	strb	r3, [r1, #0]
 800b2e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b2e8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b2ec:	4691      	mov	r9, r2
 800b2ee:	f023 0820 	bic.w	r8, r3, #32
 800b2f2:	bfbc      	itt	lt
 800b2f4:	4632      	movlt	r2, r6
 800b2f6:	4616      	movlt	r6, r2
 800b2f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b2fc:	d005      	beq.n	800b30a <__cvt+0x42>
 800b2fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b302:	d100      	bne.n	800b306 <__cvt+0x3e>
 800b304:	3401      	adds	r4, #1
 800b306:	2102      	movs	r1, #2
 800b308:	e000      	b.n	800b30c <__cvt+0x44>
 800b30a:	2103      	movs	r1, #3
 800b30c:	ab03      	add	r3, sp, #12
 800b30e:	9301      	str	r3, [sp, #4]
 800b310:	ab02      	add	r3, sp, #8
 800b312:	9300      	str	r3, [sp, #0]
 800b314:	ec47 6b10 	vmov	d0, r6, r7
 800b318:	4653      	mov	r3, sl
 800b31a:	4622      	mov	r2, r4
 800b31c:	f000 fdbc 	bl	800be98 <_dtoa_r>
 800b320:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b324:	4605      	mov	r5, r0
 800b326:	d119      	bne.n	800b35c <__cvt+0x94>
 800b328:	f019 0f01 	tst.w	r9, #1
 800b32c:	d00e      	beq.n	800b34c <__cvt+0x84>
 800b32e:	eb00 0904 	add.w	r9, r0, r4
 800b332:	2200      	movs	r2, #0
 800b334:	2300      	movs	r3, #0
 800b336:	4630      	mov	r0, r6
 800b338:	4639      	mov	r1, r7
 800b33a:	f7f5 fbc5 	bl	8000ac8 <__aeabi_dcmpeq>
 800b33e:	b108      	cbz	r0, 800b344 <__cvt+0x7c>
 800b340:	f8cd 900c 	str.w	r9, [sp, #12]
 800b344:	2230      	movs	r2, #48	@ 0x30
 800b346:	9b03      	ldr	r3, [sp, #12]
 800b348:	454b      	cmp	r3, r9
 800b34a:	d31e      	bcc.n	800b38a <__cvt+0xc2>
 800b34c:	9b03      	ldr	r3, [sp, #12]
 800b34e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b350:	1b5b      	subs	r3, r3, r5
 800b352:	4628      	mov	r0, r5
 800b354:	6013      	str	r3, [r2, #0]
 800b356:	b004      	add	sp, #16
 800b358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b35c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b360:	eb00 0904 	add.w	r9, r0, r4
 800b364:	d1e5      	bne.n	800b332 <__cvt+0x6a>
 800b366:	7803      	ldrb	r3, [r0, #0]
 800b368:	2b30      	cmp	r3, #48	@ 0x30
 800b36a:	d10a      	bne.n	800b382 <__cvt+0xba>
 800b36c:	2200      	movs	r2, #0
 800b36e:	2300      	movs	r3, #0
 800b370:	4630      	mov	r0, r6
 800b372:	4639      	mov	r1, r7
 800b374:	f7f5 fba8 	bl	8000ac8 <__aeabi_dcmpeq>
 800b378:	b918      	cbnz	r0, 800b382 <__cvt+0xba>
 800b37a:	f1c4 0401 	rsb	r4, r4, #1
 800b37e:	f8ca 4000 	str.w	r4, [sl]
 800b382:	f8da 3000 	ldr.w	r3, [sl]
 800b386:	4499      	add	r9, r3
 800b388:	e7d3      	b.n	800b332 <__cvt+0x6a>
 800b38a:	1c59      	adds	r1, r3, #1
 800b38c:	9103      	str	r1, [sp, #12]
 800b38e:	701a      	strb	r2, [r3, #0]
 800b390:	e7d9      	b.n	800b346 <__cvt+0x7e>

0800b392 <__exponent>:
 800b392:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b394:	2900      	cmp	r1, #0
 800b396:	bfba      	itte	lt
 800b398:	4249      	neglt	r1, r1
 800b39a:	232d      	movlt	r3, #45	@ 0x2d
 800b39c:	232b      	movge	r3, #43	@ 0x2b
 800b39e:	2909      	cmp	r1, #9
 800b3a0:	7002      	strb	r2, [r0, #0]
 800b3a2:	7043      	strb	r3, [r0, #1]
 800b3a4:	dd29      	ble.n	800b3fa <__exponent+0x68>
 800b3a6:	f10d 0307 	add.w	r3, sp, #7
 800b3aa:	461d      	mov	r5, r3
 800b3ac:	270a      	movs	r7, #10
 800b3ae:	461a      	mov	r2, r3
 800b3b0:	fbb1 f6f7 	udiv	r6, r1, r7
 800b3b4:	fb07 1416 	mls	r4, r7, r6, r1
 800b3b8:	3430      	adds	r4, #48	@ 0x30
 800b3ba:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b3be:	460c      	mov	r4, r1
 800b3c0:	2c63      	cmp	r4, #99	@ 0x63
 800b3c2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b3c6:	4631      	mov	r1, r6
 800b3c8:	dcf1      	bgt.n	800b3ae <__exponent+0x1c>
 800b3ca:	3130      	adds	r1, #48	@ 0x30
 800b3cc:	1e94      	subs	r4, r2, #2
 800b3ce:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b3d2:	1c41      	adds	r1, r0, #1
 800b3d4:	4623      	mov	r3, r4
 800b3d6:	42ab      	cmp	r3, r5
 800b3d8:	d30a      	bcc.n	800b3f0 <__exponent+0x5e>
 800b3da:	f10d 0309 	add.w	r3, sp, #9
 800b3de:	1a9b      	subs	r3, r3, r2
 800b3e0:	42ac      	cmp	r4, r5
 800b3e2:	bf88      	it	hi
 800b3e4:	2300      	movhi	r3, #0
 800b3e6:	3302      	adds	r3, #2
 800b3e8:	4403      	add	r3, r0
 800b3ea:	1a18      	subs	r0, r3, r0
 800b3ec:	b003      	add	sp, #12
 800b3ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3f0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b3f4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b3f8:	e7ed      	b.n	800b3d6 <__exponent+0x44>
 800b3fa:	2330      	movs	r3, #48	@ 0x30
 800b3fc:	3130      	adds	r1, #48	@ 0x30
 800b3fe:	7083      	strb	r3, [r0, #2]
 800b400:	70c1      	strb	r1, [r0, #3]
 800b402:	1d03      	adds	r3, r0, #4
 800b404:	e7f1      	b.n	800b3ea <__exponent+0x58>
	...

0800b408 <_printf_float>:
 800b408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b40c:	b08d      	sub	sp, #52	@ 0x34
 800b40e:	460c      	mov	r4, r1
 800b410:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b414:	4616      	mov	r6, r2
 800b416:	461f      	mov	r7, r3
 800b418:	4605      	mov	r5, r0
 800b41a:	f000 fca3 	bl	800bd64 <_localeconv_r>
 800b41e:	6803      	ldr	r3, [r0, #0]
 800b420:	9304      	str	r3, [sp, #16]
 800b422:	4618      	mov	r0, r3
 800b424:	f7f4 ff24 	bl	8000270 <strlen>
 800b428:	2300      	movs	r3, #0
 800b42a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b42c:	f8d8 3000 	ldr.w	r3, [r8]
 800b430:	9005      	str	r0, [sp, #20]
 800b432:	3307      	adds	r3, #7
 800b434:	f023 0307 	bic.w	r3, r3, #7
 800b438:	f103 0208 	add.w	r2, r3, #8
 800b43c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b440:	f8d4 b000 	ldr.w	fp, [r4]
 800b444:	f8c8 2000 	str.w	r2, [r8]
 800b448:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b44c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b450:	9307      	str	r3, [sp, #28]
 800b452:	f8cd 8018 	str.w	r8, [sp, #24]
 800b456:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b45a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b45e:	4b9c      	ldr	r3, [pc, #624]	@ (800b6d0 <_printf_float+0x2c8>)
 800b460:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b464:	f7f5 fb62 	bl	8000b2c <__aeabi_dcmpun>
 800b468:	bb70      	cbnz	r0, 800b4c8 <_printf_float+0xc0>
 800b46a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b46e:	4b98      	ldr	r3, [pc, #608]	@ (800b6d0 <_printf_float+0x2c8>)
 800b470:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b474:	f7f5 fb3c 	bl	8000af0 <__aeabi_dcmple>
 800b478:	bb30      	cbnz	r0, 800b4c8 <_printf_float+0xc0>
 800b47a:	2200      	movs	r2, #0
 800b47c:	2300      	movs	r3, #0
 800b47e:	4640      	mov	r0, r8
 800b480:	4649      	mov	r1, r9
 800b482:	f7f5 fb2b 	bl	8000adc <__aeabi_dcmplt>
 800b486:	b110      	cbz	r0, 800b48e <_printf_float+0x86>
 800b488:	232d      	movs	r3, #45	@ 0x2d
 800b48a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b48e:	4a91      	ldr	r2, [pc, #580]	@ (800b6d4 <_printf_float+0x2cc>)
 800b490:	4b91      	ldr	r3, [pc, #580]	@ (800b6d8 <_printf_float+0x2d0>)
 800b492:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b496:	bf8c      	ite	hi
 800b498:	4690      	movhi	r8, r2
 800b49a:	4698      	movls	r8, r3
 800b49c:	2303      	movs	r3, #3
 800b49e:	6123      	str	r3, [r4, #16]
 800b4a0:	f02b 0304 	bic.w	r3, fp, #4
 800b4a4:	6023      	str	r3, [r4, #0]
 800b4a6:	f04f 0900 	mov.w	r9, #0
 800b4aa:	9700      	str	r7, [sp, #0]
 800b4ac:	4633      	mov	r3, r6
 800b4ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b4b0:	4621      	mov	r1, r4
 800b4b2:	4628      	mov	r0, r5
 800b4b4:	f000 f9d2 	bl	800b85c <_printf_common>
 800b4b8:	3001      	adds	r0, #1
 800b4ba:	f040 808d 	bne.w	800b5d8 <_printf_float+0x1d0>
 800b4be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b4c2:	b00d      	add	sp, #52	@ 0x34
 800b4c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4c8:	4642      	mov	r2, r8
 800b4ca:	464b      	mov	r3, r9
 800b4cc:	4640      	mov	r0, r8
 800b4ce:	4649      	mov	r1, r9
 800b4d0:	f7f5 fb2c 	bl	8000b2c <__aeabi_dcmpun>
 800b4d4:	b140      	cbz	r0, 800b4e8 <_printf_float+0xe0>
 800b4d6:	464b      	mov	r3, r9
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	bfbc      	itt	lt
 800b4dc:	232d      	movlt	r3, #45	@ 0x2d
 800b4de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b4e2:	4a7e      	ldr	r2, [pc, #504]	@ (800b6dc <_printf_float+0x2d4>)
 800b4e4:	4b7e      	ldr	r3, [pc, #504]	@ (800b6e0 <_printf_float+0x2d8>)
 800b4e6:	e7d4      	b.n	800b492 <_printf_float+0x8a>
 800b4e8:	6863      	ldr	r3, [r4, #4]
 800b4ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b4ee:	9206      	str	r2, [sp, #24]
 800b4f0:	1c5a      	adds	r2, r3, #1
 800b4f2:	d13b      	bne.n	800b56c <_printf_float+0x164>
 800b4f4:	2306      	movs	r3, #6
 800b4f6:	6063      	str	r3, [r4, #4]
 800b4f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	6022      	str	r2, [r4, #0]
 800b500:	9303      	str	r3, [sp, #12]
 800b502:	ab0a      	add	r3, sp, #40	@ 0x28
 800b504:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b508:	ab09      	add	r3, sp, #36	@ 0x24
 800b50a:	9300      	str	r3, [sp, #0]
 800b50c:	6861      	ldr	r1, [r4, #4]
 800b50e:	ec49 8b10 	vmov	d0, r8, r9
 800b512:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b516:	4628      	mov	r0, r5
 800b518:	f7ff fed6 	bl	800b2c8 <__cvt>
 800b51c:	9b06      	ldr	r3, [sp, #24]
 800b51e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b520:	2b47      	cmp	r3, #71	@ 0x47
 800b522:	4680      	mov	r8, r0
 800b524:	d129      	bne.n	800b57a <_printf_float+0x172>
 800b526:	1cc8      	adds	r0, r1, #3
 800b528:	db02      	blt.n	800b530 <_printf_float+0x128>
 800b52a:	6863      	ldr	r3, [r4, #4]
 800b52c:	4299      	cmp	r1, r3
 800b52e:	dd41      	ble.n	800b5b4 <_printf_float+0x1ac>
 800b530:	f1aa 0a02 	sub.w	sl, sl, #2
 800b534:	fa5f fa8a 	uxtb.w	sl, sl
 800b538:	3901      	subs	r1, #1
 800b53a:	4652      	mov	r2, sl
 800b53c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b540:	9109      	str	r1, [sp, #36]	@ 0x24
 800b542:	f7ff ff26 	bl	800b392 <__exponent>
 800b546:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b548:	1813      	adds	r3, r2, r0
 800b54a:	2a01      	cmp	r2, #1
 800b54c:	4681      	mov	r9, r0
 800b54e:	6123      	str	r3, [r4, #16]
 800b550:	dc02      	bgt.n	800b558 <_printf_float+0x150>
 800b552:	6822      	ldr	r2, [r4, #0]
 800b554:	07d2      	lsls	r2, r2, #31
 800b556:	d501      	bpl.n	800b55c <_printf_float+0x154>
 800b558:	3301      	adds	r3, #1
 800b55a:	6123      	str	r3, [r4, #16]
 800b55c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b560:	2b00      	cmp	r3, #0
 800b562:	d0a2      	beq.n	800b4aa <_printf_float+0xa2>
 800b564:	232d      	movs	r3, #45	@ 0x2d
 800b566:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b56a:	e79e      	b.n	800b4aa <_printf_float+0xa2>
 800b56c:	9a06      	ldr	r2, [sp, #24]
 800b56e:	2a47      	cmp	r2, #71	@ 0x47
 800b570:	d1c2      	bne.n	800b4f8 <_printf_float+0xf0>
 800b572:	2b00      	cmp	r3, #0
 800b574:	d1c0      	bne.n	800b4f8 <_printf_float+0xf0>
 800b576:	2301      	movs	r3, #1
 800b578:	e7bd      	b.n	800b4f6 <_printf_float+0xee>
 800b57a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b57e:	d9db      	bls.n	800b538 <_printf_float+0x130>
 800b580:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b584:	d118      	bne.n	800b5b8 <_printf_float+0x1b0>
 800b586:	2900      	cmp	r1, #0
 800b588:	6863      	ldr	r3, [r4, #4]
 800b58a:	dd0b      	ble.n	800b5a4 <_printf_float+0x19c>
 800b58c:	6121      	str	r1, [r4, #16]
 800b58e:	b913      	cbnz	r3, 800b596 <_printf_float+0x18e>
 800b590:	6822      	ldr	r2, [r4, #0]
 800b592:	07d0      	lsls	r0, r2, #31
 800b594:	d502      	bpl.n	800b59c <_printf_float+0x194>
 800b596:	3301      	adds	r3, #1
 800b598:	440b      	add	r3, r1
 800b59a:	6123      	str	r3, [r4, #16]
 800b59c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b59e:	f04f 0900 	mov.w	r9, #0
 800b5a2:	e7db      	b.n	800b55c <_printf_float+0x154>
 800b5a4:	b913      	cbnz	r3, 800b5ac <_printf_float+0x1a4>
 800b5a6:	6822      	ldr	r2, [r4, #0]
 800b5a8:	07d2      	lsls	r2, r2, #31
 800b5aa:	d501      	bpl.n	800b5b0 <_printf_float+0x1a8>
 800b5ac:	3302      	adds	r3, #2
 800b5ae:	e7f4      	b.n	800b59a <_printf_float+0x192>
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	e7f2      	b.n	800b59a <_printf_float+0x192>
 800b5b4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b5b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5ba:	4299      	cmp	r1, r3
 800b5bc:	db05      	blt.n	800b5ca <_printf_float+0x1c2>
 800b5be:	6823      	ldr	r3, [r4, #0]
 800b5c0:	6121      	str	r1, [r4, #16]
 800b5c2:	07d8      	lsls	r0, r3, #31
 800b5c4:	d5ea      	bpl.n	800b59c <_printf_float+0x194>
 800b5c6:	1c4b      	adds	r3, r1, #1
 800b5c8:	e7e7      	b.n	800b59a <_printf_float+0x192>
 800b5ca:	2900      	cmp	r1, #0
 800b5cc:	bfd4      	ite	le
 800b5ce:	f1c1 0202 	rsble	r2, r1, #2
 800b5d2:	2201      	movgt	r2, #1
 800b5d4:	4413      	add	r3, r2
 800b5d6:	e7e0      	b.n	800b59a <_printf_float+0x192>
 800b5d8:	6823      	ldr	r3, [r4, #0]
 800b5da:	055a      	lsls	r2, r3, #21
 800b5dc:	d407      	bmi.n	800b5ee <_printf_float+0x1e6>
 800b5de:	6923      	ldr	r3, [r4, #16]
 800b5e0:	4642      	mov	r2, r8
 800b5e2:	4631      	mov	r1, r6
 800b5e4:	4628      	mov	r0, r5
 800b5e6:	47b8      	blx	r7
 800b5e8:	3001      	adds	r0, #1
 800b5ea:	d12b      	bne.n	800b644 <_printf_float+0x23c>
 800b5ec:	e767      	b.n	800b4be <_printf_float+0xb6>
 800b5ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b5f2:	f240 80dd 	bls.w	800b7b0 <_printf_float+0x3a8>
 800b5f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	f7f5 fa63 	bl	8000ac8 <__aeabi_dcmpeq>
 800b602:	2800      	cmp	r0, #0
 800b604:	d033      	beq.n	800b66e <_printf_float+0x266>
 800b606:	4a37      	ldr	r2, [pc, #220]	@ (800b6e4 <_printf_float+0x2dc>)
 800b608:	2301      	movs	r3, #1
 800b60a:	4631      	mov	r1, r6
 800b60c:	4628      	mov	r0, r5
 800b60e:	47b8      	blx	r7
 800b610:	3001      	adds	r0, #1
 800b612:	f43f af54 	beq.w	800b4be <_printf_float+0xb6>
 800b616:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b61a:	4543      	cmp	r3, r8
 800b61c:	db02      	blt.n	800b624 <_printf_float+0x21c>
 800b61e:	6823      	ldr	r3, [r4, #0]
 800b620:	07d8      	lsls	r0, r3, #31
 800b622:	d50f      	bpl.n	800b644 <_printf_float+0x23c>
 800b624:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b628:	4631      	mov	r1, r6
 800b62a:	4628      	mov	r0, r5
 800b62c:	47b8      	blx	r7
 800b62e:	3001      	adds	r0, #1
 800b630:	f43f af45 	beq.w	800b4be <_printf_float+0xb6>
 800b634:	f04f 0900 	mov.w	r9, #0
 800b638:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800b63c:	f104 0a1a 	add.w	sl, r4, #26
 800b640:	45c8      	cmp	r8, r9
 800b642:	dc09      	bgt.n	800b658 <_printf_float+0x250>
 800b644:	6823      	ldr	r3, [r4, #0]
 800b646:	079b      	lsls	r3, r3, #30
 800b648:	f100 8103 	bmi.w	800b852 <_printf_float+0x44a>
 800b64c:	68e0      	ldr	r0, [r4, #12]
 800b64e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b650:	4298      	cmp	r0, r3
 800b652:	bfb8      	it	lt
 800b654:	4618      	movlt	r0, r3
 800b656:	e734      	b.n	800b4c2 <_printf_float+0xba>
 800b658:	2301      	movs	r3, #1
 800b65a:	4652      	mov	r2, sl
 800b65c:	4631      	mov	r1, r6
 800b65e:	4628      	mov	r0, r5
 800b660:	47b8      	blx	r7
 800b662:	3001      	adds	r0, #1
 800b664:	f43f af2b 	beq.w	800b4be <_printf_float+0xb6>
 800b668:	f109 0901 	add.w	r9, r9, #1
 800b66c:	e7e8      	b.n	800b640 <_printf_float+0x238>
 800b66e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b670:	2b00      	cmp	r3, #0
 800b672:	dc39      	bgt.n	800b6e8 <_printf_float+0x2e0>
 800b674:	4a1b      	ldr	r2, [pc, #108]	@ (800b6e4 <_printf_float+0x2dc>)
 800b676:	2301      	movs	r3, #1
 800b678:	4631      	mov	r1, r6
 800b67a:	4628      	mov	r0, r5
 800b67c:	47b8      	blx	r7
 800b67e:	3001      	adds	r0, #1
 800b680:	f43f af1d 	beq.w	800b4be <_printf_float+0xb6>
 800b684:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b688:	ea59 0303 	orrs.w	r3, r9, r3
 800b68c:	d102      	bne.n	800b694 <_printf_float+0x28c>
 800b68e:	6823      	ldr	r3, [r4, #0]
 800b690:	07d9      	lsls	r1, r3, #31
 800b692:	d5d7      	bpl.n	800b644 <_printf_float+0x23c>
 800b694:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b698:	4631      	mov	r1, r6
 800b69a:	4628      	mov	r0, r5
 800b69c:	47b8      	blx	r7
 800b69e:	3001      	adds	r0, #1
 800b6a0:	f43f af0d 	beq.w	800b4be <_printf_float+0xb6>
 800b6a4:	f04f 0a00 	mov.w	sl, #0
 800b6a8:	f104 0b1a 	add.w	fp, r4, #26
 800b6ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6ae:	425b      	negs	r3, r3
 800b6b0:	4553      	cmp	r3, sl
 800b6b2:	dc01      	bgt.n	800b6b8 <_printf_float+0x2b0>
 800b6b4:	464b      	mov	r3, r9
 800b6b6:	e793      	b.n	800b5e0 <_printf_float+0x1d8>
 800b6b8:	2301      	movs	r3, #1
 800b6ba:	465a      	mov	r2, fp
 800b6bc:	4631      	mov	r1, r6
 800b6be:	4628      	mov	r0, r5
 800b6c0:	47b8      	blx	r7
 800b6c2:	3001      	adds	r0, #1
 800b6c4:	f43f aefb 	beq.w	800b4be <_printf_float+0xb6>
 800b6c8:	f10a 0a01 	add.w	sl, sl, #1
 800b6cc:	e7ee      	b.n	800b6ac <_printf_float+0x2a4>
 800b6ce:	bf00      	nop
 800b6d0:	7fefffff 	.word	0x7fefffff
 800b6d4:	0800e884 	.word	0x0800e884
 800b6d8:	0800e880 	.word	0x0800e880
 800b6dc:	0800e88c 	.word	0x0800e88c
 800b6e0:	0800e888 	.word	0x0800e888
 800b6e4:	0800e890 	.word	0x0800e890
 800b6e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b6ea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b6ee:	4553      	cmp	r3, sl
 800b6f0:	bfa8      	it	ge
 800b6f2:	4653      	movge	r3, sl
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	4699      	mov	r9, r3
 800b6f8:	dc36      	bgt.n	800b768 <_printf_float+0x360>
 800b6fa:	f04f 0b00 	mov.w	fp, #0
 800b6fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b702:	f104 021a 	add.w	r2, r4, #26
 800b706:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b708:	9306      	str	r3, [sp, #24]
 800b70a:	eba3 0309 	sub.w	r3, r3, r9
 800b70e:	455b      	cmp	r3, fp
 800b710:	dc31      	bgt.n	800b776 <_printf_float+0x36e>
 800b712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b714:	459a      	cmp	sl, r3
 800b716:	dc3a      	bgt.n	800b78e <_printf_float+0x386>
 800b718:	6823      	ldr	r3, [r4, #0]
 800b71a:	07da      	lsls	r2, r3, #31
 800b71c:	d437      	bmi.n	800b78e <_printf_float+0x386>
 800b71e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b720:	ebaa 0903 	sub.w	r9, sl, r3
 800b724:	9b06      	ldr	r3, [sp, #24]
 800b726:	ebaa 0303 	sub.w	r3, sl, r3
 800b72a:	4599      	cmp	r9, r3
 800b72c:	bfa8      	it	ge
 800b72e:	4699      	movge	r9, r3
 800b730:	f1b9 0f00 	cmp.w	r9, #0
 800b734:	dc33      	bgt.n	800b79e <_printf_float+0x396>
 800b736:	f04f 0800 	mov.w	r8, #0
 800b73a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b73e:	f104 0b1a 	add.w	fp, r4, #26
 800b742:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b744:	ebaa 0303 	sub.w	r3, sl, r3
 800b748:	eba3 0309 	sub.w	r3, r3, r9
 800b74c:	4543      	cmp	r3, r8
 800b74e:	f77f af79 	ble.w	800b644 <_printf_float+0x23c>
 800b752:	2301      	movs	r3, #1
 800b754:	465a      	mov	r2, fp
 800b756:	4631      	mov	r1, r6
 800b758:	4628      	mov	r0, r5
 800b75a:	47b8      	blx	r7
 800b75c:	3001      	adds	r0, #1
 800b75e:	f43f aeae 	beq.w	800b4be <_printf_float+0xb6>
 800b762:	f108 0801 	add.w	r8, r8, #1
 800b766:	e7ec      	b.n	800b742 <_printf_float+0x33a>
 800b768:	4642      	mov	r2, r8
 800b76a:	4631      	mov	r1, r6
 800b76c:	4628      	mov	r0, r5
 800b76e:	47b8      	blx	r7
 800b770:	3001      	adds	r0, #1
 800b772:	d1c2      	bne.n	800b6fa <_printf_float+0x2f2>
 800b774:	e6a3      	b.n	800b4be <_printf_float+0xb6>
 800b776:	2301      	movs	r3, #1
 800b778:	4631      	mov	r1, r6
 800b77a:	4628      	mov	r0, r5
 800b77c:	9206      	str	r2, [sp, #24]
 800b77e:	47b8      	blx	r7
 800b780:	3001      	adds	r0, #1
 800b782:	f43f ae9c 	beq.w	800b4be <_printf_float+0xb6>
 800b786:	9a06      	ldr	r2, [sp, #24]
 800b788:	f10b 0b01 	add.w	fp, fp, #1
 800b78c:	e7bb      	b.n	800b706 <_printf_float+0x2fe>
 800b78e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b792:	4631      	mov	r1, r6
 800b794:	4628      	mov	r0, r5
 800b796:	47b8      	blx	r7
 800b798:	3001      	adds	r0, #1
 800b79a:	d1c0      	bne.n	800b71e <_printf_float+0x316>
 800b79c:	e68f      	b.n	800b4be <_printf_float+0xb6>
 800b79e:	9a06      	ldr	r2, [sp, #24]
 800b7a0:	464b      	mov	r3, r9
 800b7a2:	4442      	add	r2, r8
 800b7a4:	4631      	mov	r1, r6
 800b7a6:	4628      	mov	r0, r5
 800b7a8:	47b8      	blx	r7
 800b7aa:	3001      	adds	r0, #1
 800b7ac:	d1c3      	bne.n	800b736 <_printf_float+0x32e>
 800b7ae:	e686      	b.n	800b4be <_printf_float+0xb6>
 800b7b0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b7b4:	f1ba 0f01 	cmp.w	sl, #1
 800b7b8:	dc01      	bgt.n	800b7be <_printf_float+0x3b6>
 800b7ba:	07db      	lsls	r3, r3, #31
 800b7bc:	d536      	bpl.n	800b82c <_printf_float+0x424>
 800b7be:	2301      	movs	r3, #1
 800b7c0:	4642      	mov	r2, r8
 800b7c2:	4631      	mov	r1, r6
 800b7c4:	4628      	mov	r0, r5
 800b7c6:	47b8      	blx	r7
 800b7c8:	3001      	adds	r0, #1
 800b7ca:	f43f ae78 	beq.w	800b4be <_printf_float+0xb6>
 800b7ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7d2:	4631      	mov	r1, r6
 800b7d4:	4628      	mov	r0, r5
 800b7d6:	47b8      	blx	r7
 800b7d8:	3001      	adds	r0, #1
 800b7da:	f43f ae70 	beq.w	800b4be <_printf_float+0xb6>
 800b7de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b7ea:	f7f5 f96d 	bl	8000ac8 <__aeabi_dcmpeq>
 800b7ee:	b9c0      	cbnz	r0, 800b822 <_printf_float+0x41a>
 800b7f0:	4653      	mov	r3, sl
 800b7f2:	f108 0201 	add.w	r2, r8, #1
 800b7f6:	4631      	mov	r1, r6
 800b7f8:	4628      	mov	r0, r5
 800b7fa:	47b8      	blx	r7
 800b7fc:	3001      	adds	r0, #1
 800b7fe:	d10c      	bne.n	800b81a <_printf_float+0x412>
 800b800:	e65d      	b.n	800b4be <_printf_float+0xb6>
 800b802:	2301      	movs	r3, #1
 800b804:	465a      	mov	r2, fp
 800b806:	4631      	mov	r1, r6
 800b808:	4628      	mov	r0, r5
 800b80a:	47b8      	blx	r7
 800b80c:	3001      	adds	r0, #1
 800b80e:	f43f ae56 	beq.w	800b4be <_printf_float+0xb6>
 800b812:	f108 0801 	add.w	r8, r8, #1
 800b816:	45d0      	cmp	r8, sl
 800b818:	dbf3      	blt.n	800b802 <_printf_float+0x3fa>
 800b81a:	464b      	mov	r3, r9
 800b81c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b820:	e6df      	b.n	800b5e2 <_printf_float+0x1da>
 800b822:	f04f 0800 	mov.w	r8, #0
 800b826:	f104 0b1a 	add.w	fp, r4, #26
 800b82a:	e7f4      	b.n	800b816 <_printf_float+0x40e>
 800b82c:	2301      	movs	r3, #1
 800b82e:	4642      	mov	r2, r8
 800b830:	e7e1      	b.n	800b7f6 <_printf_float+0x3ee>
 800b832:	2301      	movs	r3, #1
 800b834:	464a      	mov	r2, r9
 800b836:	4631      	mov	r1, r6
 800b838:	4628      	mov	r0, r5
 800b83a:	47b8      	blx	r7
 800b83c:	3001      	adds	r0, #1
 800b83e:	f43f ae3e 	beq.w	800b4be <_printf_float+0xb6>
 800b842:	f108 0801 	add.w	r8, r8, #1
 800b846:	68e3      	ldr	r3, [r4, #12]
 800b848:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b84a:	1a5b      	subs	r3, r3, r1
 800b84c:	4543      	cmp	r3, r8
 800b84e:	dcf0      	bgt.n	800b832 <_printf_float+0x42a>
 800b850:	e6fc      	b.n	800b64c <_printf_float+0x244>
 800b852:	f04f 0800 	mov.w	r8, #0
 800b856:	f104 0919 	add.w	r9, r4, #25
 800b85a:	e7f4      	b.n	800b846 <_printf_float+0x43e>

0800b85c <_printf_common>:
 800b85c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b860:	4616      	mov	r6, r2
 800b862:	4698      	mov	r8, r3
 800b864:	688a      	ldr	r2, [r1, #8]
 800b866:	690b      	ldr	r3, [r1, #16]
 800b868:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b86c:	4293      	cmp	r3, r2
 800b86e:	bfb8      	it	lt
 800b870:	4613      	movlt	r3, r2
 800b872:	6033      	str	r3, [r6, #0]
 800b874:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b878:	4607      	mov	r7, r0
 800b87a:	460c      	mov	r4, r1
 800b87c:	b10a      	cbz	r2, 800b882 <_printf_common+0x26>
 800b87e:	3301      	adds	r3, #1
 800b880:	6033      	str	r3, [r6, #0]
 800b882:	6823      	ldr	r3, [r4, #0]
 800b884:	0699      	lsls	r1, r3, #26
 800b886:	bf42      	ittt	mi
 800b888:	6833      	ldrmi	r3, [r6, #0]
 800b88a:	3302      	addmi	r3, #2
 800b88c:	6033      	strmi	r3, [r6, #0]
 800b88e:	6825      	ldr	r5, [r4, #0]
 800b890:	f015 0506 	ands.w	r5, r5, #6
 800b894:	d106      	bne.n	800b8a4 <_printf_common+0x48>
 800b896:	f104 0a19 	add.w	sl, r4, #25
 800b89a:	68e3      	ldr	r3, [r4, #12]
 800b89c:	6832      	ldr	r2, [r6, #0]
 800b89e:	1a9b      	subs	r3, r3, r2
 800b8a0:	42ab      	cmp	r3, r5
 800b8a2:	dc26      	bgt.n	800b8f2 <_printf_common+0x96>
 800b8a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b8a8:	6822      	ldr	r2, [r4, #0]
 800b8aa:	3b00      	subs	r3, #0
 800b8ac:	bf18      	it	ne
 800b8ae:	2301      	movne	r3, #1
 800b8b0:	0692      	lsls	r2, r2, #26
 800b8b2:	d42b      	bmi.n	800b90c <_printf_common+0xb0>
 800b8b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b8b8:	4641      	mov	r1, r8
 800b8ba:	4638      	mov	r0, r7
 800b8bc:	47c8      	blx	r9
 800b8be:	3001      	adds	r0, #1
 800b8c0:	d01e      	beq.n	800b900 <_printf_common+0xa4>
 800b8c2:	6823      	ldr	r3, [r4, #0]
 800b8c4:	6922      	ldr	r2, [r4, #16]
 800b8c6:	f003 0306 	and.w	r3, r3, #6
 800b8ca:	2b04      	cmp	r3, #4
 800b8cc:	bf02      	ittt	eq
 800b8ce:	68e5      	ldreq	r5, [r4, #12]
 800b8d0:	6833      	ldreq	r3, [r6, #0]
 800b8d2:	1aed      	subeq	r5, r5, r3
 800b8d4:	68a3      	ldr	r3, [r4, #8]
 800b8d6:	bf0c      	ite	eq
 800b8d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b8dc:	2500      	movne	r5, #0
 800b8de:	4293      	cmp	r3, r2
 800b8e0:	bfc4      	itt	gt
 800b8e2:	1a9b      	subgt	r3, r3, r2
 800b8e4:	18ed      	addgt	r5, r5, r3
 800b8e6:	2600      	movs	r6, #0
 800b8e8:	341a      	adds	r4, #26
 800b8ea:	42b5      	cmp	r5, r6
 800b8ec:	d11a      	bne.n	800b924 <_printf_common+0xc8>
 800b8ee:	2000      	movs	r0, #0
 800b8f0:	e008      	b.n	800b904 <_printf_common+0xa8>
 800b8f2:	2301      	movs	r3, #1
 800b8f4:	4652      	mov	r2, sl
 800b8f6:	4641      	mov	r1, r8
 800b8f8:	4638      	mov	r0, r7
 800b8fa:	47c8      	blx	r9
 800b8fc:	3001      	adds	r0, #1
 800b8fe:	d103      	bne.n	800b908 <_printf_common+0xac>
 800b900:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b904:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b908:	3501      	adds	r5, #1
 800b90a:	e7c6      	b.n	800b89a <_printf_common+0x3e>
 800b90c:	18e1      	adds	r1, r4, r3
 800b90e:	1c5a      	adds	r2, r3, #1
 800b910:	2030      	movs	r0, #48	@ 0x30
 800b912:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b916:	4422      	add	r2, r4
 800b918:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b91c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b920:	3302      	adds	r3, #2
 800b922:	e7c7      	b.n	800b8b4 <_printf_common+0x58>
 800b924:	2301      	movs	r3, #1
 800b926:	4622      	mov	r2, r4
 800b928:	4641      	mov	r1, r8
 800b92a:	4638      	mov	r0, r7
 800b92c:	47c8      	blx	r9
 800b92e:	3001      	adds	r0, #1
 800b930:	d0e6      	beq.n	800b900 <_printf_common+0xa4>
 800b932:	3601      	adds	r6, #1
 800b934:	e7d9      	b.n	800b8ea <_printf_common+0x8e>
	...

0800b938 <_printf_i>:
 800b938:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b93c:	7e0f      	ldrb	r7, [r1, #24]
 800b93e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b940:	2f78      	cmp	r7, #120	@ 0x78
 800b942:	4691      	mov	r9, r2
 800b944:	4680      	mov	r8, r0
 800b946:	460c      	mov	r4, r1
 800b948:	469a      	mov	sl, r3
 800b94a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b94e:	d807      	bhi.n	800b960 <_printf_i+0x28>
 800b950:	2f62      	cmp	r7, #98	@ 0x62
 800b952:	d80a      	bhi.n	800b96a <_printf_i+0x32>
 800b954:	2f00      	cmp	r7, #0
 800b956:	f000 80d1 	beq.w	800bafc <_printf_i+0x1c4>
 800b95a:	2f58      	cmp	r7, #88	@ 0x58
 800b95c:	f000 80b8 	beq.w	800bad0 <_printf_i+0x198>
 800b960:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b964:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b968:	e03a      	b.n	800b9e0 <_printf_i+0xa8>
 800b96a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b96e:	2b15      	cmp	r3, #21
 800b970:	d8f6      	bhi.n	800b960 <_printf_i+0x28>
 800b972:	a101      	add	r1, pc, #4	@ (adr r1, 800b978 <_printf_i+0x40>)
 800b974:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b978:	0800b9d1 	.word	0x0800b9d1
 800b97c:	0800b9e5 	.word	0x0800b9e5
 800b980:	0800b961 	.word	0x0800b961
 800b984:	0800b961 	.word	0x0800b961
 800b988:	0800b961 	.word	0x0800b961
 800b98c:	0800b961 	.word	0x0800b961
 800b990:	0800b9e5 	.word	0x0800b9e5
 800b994:	0800b961 	.word	0x0800b961
 800b998:	0800b961 	.word	0x0800b961
 800b99c:	0800b961 	.word	0x0800b961
 800b9a0:	0800b961 	.word	0x0800b961
 800b9a4:	0800bae3 	.word	0x0800bae3
 800b9a8:	0800ba0f 	.word	0x0800ba0f
 800b9ac:	0800ba9d 	.word	0x0800ba9d
 800b9b0:	0800b961 	.word	0x0800b961
 800b9b4:	0800b961 	.word	0x0800b961
 800b9b8:	0800bb05 	.word	0x0800bb05
 800b9bc:	0800b961 	.word	0x0800b961
 800b9c0:	0800ba0f 	.word	0x0800ba0f
 800b9c4:	0800b961 	.word	0x0800b961
 800b9c8:	0800b961 	.word	0x0800b961
 800b9cc:	0800baa5 	.word	0x0800baa5
 800b9d0:	6833      	ldr	r3, [r6, #0]
 800b9d2:	1d1a      	adds	r2, r3, #4
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	6032      	str	r2, [r6, #0]
 800b9d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b9dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b9e0:	2301      	movs	r3, #1
 800b9e2:	e09c      	b.n	800bb1e <_printf_i+0x1e6>
 800b9e4:	6833      	ldr	r3, [r6, #0]
 800b9e6:	6820      	ldr	r0, [r4, #0]
 800b9e8:	1d19      	adds	r1, r3, #4
 800b9ea:	6031      	str	r1, [r6, #0]
 800b9ec:	0606      	lsls	r6, r0, #24
 800b9ee:	d501      	bpl.n	800b9f4 <_printf_i+0xbc>
 800b9f0:	681d      	ldr	r5, [r3, #0]
 800b9f2:	e003      	b.n	800b9fc <_printf_i+0xc4>
 800b9f4:	0645      	lsls	r5, r0, #25
 800b9f6:	d5fb      	bpl.n	800b9f0 <_printf_i+0xb8>
 800b9f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b9fc:	2d00      	cmp	r5, #0
 800b9fe:	da03      	bge.n	800ba08 <_printf_i+0xd0>
 800ba00:	232d      	movs	r3, #45	@ 0x2d
 800ba02:	426d      	negs	r5, r5
 800ba04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba08:	4858      	ldr	r0, [pc, #352]	@ (800bb6c <_printf_i+0x234>)
 800ba0a:	230a      	movs	r3, #10
 800ba0c:	e011      	b.n	800ba32 <_printf_i+0xfa>
 800ba0e:	6821      	ldr	r1, [r4, #0]
 800ba10:	6833      	ldr	r3, [r6, #0]
 800ba12:	0608      	lsls	r0, r1, #24
 800ba14:	f853 5b04 	ldr.w	r5, [r3], #4
 800ba18:	d402      	bmi.n	800ba20 <_printf_i+0xe8>
 800ba1a:	0649      	lsls	r1, r1, #25
 800ba1c:	bf48      	it	mi
 800ba1e:	b2ad      	uxthmi	r5, r5
 800ba20:	2f6f      	cmp	r7, #111	@ 0x6f
 800ba22:	4852      	ldr	r0, [pc, #328]	@ (800bb6c <_printf_i+0x234>)
 800ba24:	6033      	str	r3, [r6, #0]
 800ba26:	bf14      	ite	ne
 800ba28:	230a      	movne	r3, #10
 800ba2a:	2308      	moveq	r3, #8
 800ba2c:	2100      	movs	r1, #0
 800ba2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ba32:	6866      	ldr	r6, [r4, #4]
 800ba34:	60a6      	str	r6, [r4, #8]
 800ba36:	2e00      	cmp	r6, #0
 800ba38:	db05      	blt.n	800ba46 <_printf_i+0x10e>
 800ba3a:	6821      	ldr	r1, [r4, #0]
 800ba3c:	432e      	orrs	r6, r5
 800ba3e:	f021 0104 	bic.w	r1, r1, #4
 800ba42:	6021      	str	r1, [r4, #0]
 800ba44:	d04b      	beq.n	800bade <_printf_i+0x1a6>
 800ba46:	4616      	mov	r6, r2
 800ba48:	fbb5 f1f3 	udiv	r1, r5, r3
 800ba4c:	fb03 5711 	mls	r7, r3, r1, r5
 800ba50:	5dc7      	ldrb	r7, [r0, r7]
 800ba52:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ba56:	462f      	mov	r7, r5
 800ba58:	42bb      	cmp	r3, r7
 800ba5a:	460d      	mov	r5, r1
 800ba5c:	d9f4      	bls.n	800ba48 <_printf_i+0x110>
 800ba5e:	2b08      	cmp	r3, #8
 800ba60:	d10b      	bne.n	800ba7a <_printf_i+0x142>
 800ba62:	6823      	ldr	r3, [r4, #0]
 800ba64:	07df      	lsls	r7, r3, #31
 800ba66:	d508      	bpl.n	800ba7a <_printf_i+0x142>
 800ba68:	6923      	ldr	r3, [r4, #16]
 800ba6a:	6861      	ldr	r1, [r4, #4]
 800ba6c:	4299      	cmp	r1, r3
 800ba6e:	bfde      	ittt	le
 800ba70:	2330      	movle	r3, #48	@ 0x30
 800ba72:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ba76:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800ba7a:	1b92      	subs	r2, r2, r6
 800ba7c:	6122      	str	r2, [r4, #16]
 800ba7e:	f8cd a000 	str.w	sl, [sp]
 800ba82:	464b      	mov	r3, r9
 800ba84:	aa03      	add	r2, sp, #12
 800ba86:	4621      	mov	r1, r4
 800ba88:	4640      	mov	r0, r8
 800ba8a:	f7ff fee7 	bl	800b85c <_printf_common>
 800ba8e:	3001      	adds	r0, #1
 800ba90:	d14a      	bne.n	800bb28 <_printf_i+0x1f0>
 800ba92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba96:	b004      	add	sp, #16
 800ba98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba9c:	6823      	ldr	r3, [r4, #0]
 800ba9e:	f043 0320 	orr.w	r3, r3, #32
 800baa2:	6023      	str	r3, [r4, #0]
 800baa4:	4832      	ldr	r0, [pc, #200]	@ (800bb70 <_printf_i+0x238>)
 800baa6:	2778      	movs	r7, #120	@ 0x78
 800baa8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800baac:	6823      	ldr	r3, [r4, #0]
 800baae:	6831      	ldr	r1, [r6, #0]
 800bab0:	061f      	lsls	r7, r3, #24
 800bab2:	f851 5b04 	ldr.w	r5, [r1], #4
 800bab6:	d402      	bmi.n	800babe <_printf_i+0x186>
 800bab8:	065f      	lsls	r7, r3, #25
 800baba:	bf48      	it	mi
 800babc:	b2ad      	uxthmi	r5, r5
 800babe:	6031      	str	r1, [r6, #0]
 800bac0:	07d9      	lsls	r1, r3, #31
 800bac2:	bf44      	itt	mi
 800bac4:	f043 0320 	orrmi.w	r3, r3, #32
 800bac8:	6023      	strmi	r3, [r4, #0]
 800baca:	b11d      	cbz	r5, 800bad4 <_printf_i+0x19c>
 800bacc:	2310      	movs	r3, #16
 800bace:	e7ad      	b.n	800ba2c <_printf_i+0xf4>
 800bad0:	4826      	ldr	r0, [pc, #152]	@ (800bb6c <_printf_i+0x234>)
 800bad2:	e7e9      	b.n	800baa8 <_printf_i+0x170>
 800bad4:	6823      	ldr	r3, [r4, #0]
 800bad6:	f023 0320 	bic.w	r3, r3, #32
 800bada:	6023      	str	r3, [r4, #0]
 800badc:	e7f6      	b.n	800bacc <_printf_i+0x194>
 800bade:	4616      	mov	r6, r2
 800bae0:	e7bd      	b.n	800ba5e <_printf_i+0x126>
 800bae2:	6833      	ldr	r3, [r6, #0]
 800bae4:	6825      	ldr	r5, [r4, #0]
 800bae6:	6961      	ldr	r1, [r4, #20]
 800bae8:	1d18      	adds	r0, r3, #4
 800baea:	6030      	str	r0, [r6, #0]
 800baec:	062e      	lsls	r6, r5, #24
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	d501      	bpl.n	800baf6 <_printf_i+0x1be>
 800baf2:	6019      	str	r1, [r3, #0]
 800baf4:	e002      	b.n	800bafc <_printf_i+0x1c4>
 800baf6:	0668      	lsls	r0, r5, #25
 800baf8:	d5fb      	bpl.n	800baf2 <_printf_i+0x1ba>
 800bafa:	8019      	strh	r1, [r3, #0]
 800bafc:	2300      	movs	r3, #0
 800bafe:	6123      	str	r3, [r4, #16]
 800bb00:	4616      	mov	r6, r2
 800bb02:	e7bc      	b.n	800ba7e <_printf_i+0x146>
 800bb04:	6833      	ldr	r3, [r6, #0]
 800bb06:	1d1a      	adds	r2, r3, #4
 800bb08:	6032      	str	r2, [r6, #0]
 800bb0a:	681e      	ldr	r6, [r3, #0]
 800bb0c:	6862      	ldr	r2, [r4, #4]
 800bb0e:	2100      	movs	r1, #0
 800bb10:	4630      	mov	r0, r6
 800bb12:	f7f4 fb5d 	bl	80001d0 <memchr>
 800bb16:	b108      	cbz	r0, 800bb1c <_printf_i+0x1e4>
 800bb18:	1b80      	subs	r0, r0, r6
 800bb1a:	6060      	str	r0, [r4, #4]
 800bb1c:	6863      	ldr	r3, [r4, #4]
 800bb1e:	6123      	str	r3, [r4, #16]
 800bb20:	2300      	movs	r3, #0
 800bb22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb26:	e7aa      	b.n	800ba7e <_printf_i+0x146>
 800bb28:	6923      	ldr	r3, [r4, #16]
 800bb2a:	4632      	mov	r2, r6
 800bb2c:	4649      	mov	r1, r9
 800bb2e:	4640      	mov	r0, r8
 800bb30:	47d0      	blx	sl
 800bb32:	3001      	adds	r0, #1
 800bb34:	d0ad      	beq.n	800ba92 <_printf_i+0x15a>
 800bb36:	6823      	ldr	r3, [r4, #0]
 800bb38:	079b      	lsls	r3, r3, #30
 800bb3a:	d413      	bmi.n	800bb64 <_printf_i+0x22c>
 800bb3c:	68e0      	ldr	r0, [r4, #12]
 800bb3e:	9b03      	ldr	r3, [sp, #12]
 800bb40:	4298      	cmp	r0, r3
 800bb42:	bfb8      	it	lt
 800bb44:	4618      	movlt	r0, r3
 800bb46:	e7a6      	b.n	800ba96 <_printf_i+0x15e>
 800bb48:	2301      	movs	r3, #1
 800bb4a:	4632      	mov	r2, r6
 800bb4c:	4649      	mov	r1, r9
 800bb4e:	4640      	mov	r0, r8
 800bb50:	47d0      	blx	sl
 800bb52:	3001      	adds	r0, #1
 800bb54:	d09d      	beq.n	800ba92 <_printf_i+0x15a>
 800bb56:	3501      	adds	r5, #1
 800bb58:	68e3      	ldr	r3, [r4, #12]
 800bb5a:	9903      	ldr	r1, [sp, #12]
 800bb5c:	1a5b      	subs	r3, r3, r1
 800bb5e:	42ab      	cmp	r3, r5
 800bb60:	dcf2      	bgt.n	800bb48 <_printf_i+0x210>
 800bb62:	e7eb      	b.n	800bb3c <_printf_i+0x204>
 800bb64:	2500      	movs	r5, #0
 800bb66:	f104 0619 	add.w	r6, r4, #25
 800bb6a:	e7f5      	b.n	800bb58 <_printf_i+0x220>
 800bb6c:	0800e892 	.word	0x0800e892
 800bb70:	0800e8a3 	.word	0x0800e8a3

0800bb74 <std>:
 800bb74:	2300      	movs	r3, #0
 800bb76:	b510      	push	{r4, lr}
 800bb78:	4604      	mov	r4, r0
 800bb7a:	e9c0 3300 	strd	r3, r3, [r0]
 800bb7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bb82:	6083      	str	r3, [r0, #8]
 800bb84:	8181      	strh	r1, [r0, #12]
 800bb86:	6643      	str	r3, [r0, #100]	@ 0x64
 800bb88:	81c2      	strh	r2, [r0, #14]
 800bb8a:	6183      	str	r3, [r0, #24]
 800bb8c:	4619      	mov	r1, r3
 800bb8e:	2208      	movs	r2, #8
 800bb90:	305c      	adds	r0, #92	@ 0x5c
 800bb92:	f000 f8b1 	bl	800bcf8 <memset>
 800bb96:	4b0d      	ldr	r3, [pc, #52]	@ (800bbcc <std+0x58>)
 800bb98:	6263      	str	r3, [r4, #36]	@ 0x24
 800bb9a:	4b0d      	ldr	r3, [pc, #52]	@ (800bbd0 <std+0x5c>)
 800bb9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bb9e:	4b0d      	ldr	r3, [pc, #52]	@ (800bbd4 <std+0x60>)
 800bba0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bba2:	4b0d      	ldr	r3, [pc, #52]	@ (800bbd8 <std+0x64>)
 800bba4:	6323      	str	r3, [r4, #48]	@ 0x30
 800bba6:	4b0d      	ldr	r3, [pc, #52]	@ (800bbdc <std+0x68>)
 800bba8:	6224      	str	r4, [r4, #32]
 800bbaa:	429c      	cmp	r4, r3
 800bbac:	d006      	beq.n	800bbbc <std+0x48>
 800bbae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bbb2:	4294      	cmp	r4, r2
 800bbb4:	d002      	beq.n	800bbbc <std+0x48>
 800bbb6:	33d0      	adds	r3, #208	@ 0xd0
 800bbb8:	429c      	cmp	r4, r3
 800bbba:	d105      	bne.n	800bbc8 <std+0x54>
 800bbbc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bbc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbc4:	f000 b8ca 	b.w	800bd5c <__retarget_lock_init_recursive>
 800bbc8:	bd10      	pop	{r4, pc}
 800bbca:	bf00      	nop
 800bbcc:	0800d3f1 	.word	0x0800d3f1
 800bbd0:	0800d413 	.word	0x0800d413
 800bbd4:	0800d44b 	.word	0x0800d44b
 800bbd8:	0800d46f 	.word	0x0800d46f
 800bbdc:	200052bc 	.word	0x200052bc

0800bbe0 <stdio_exit_handler>:
 800bbe0:	4a02      	ldr	r2, [pc, #8]	@ (800bbec <stdio_exit_handler+0xc>)
 800bbe2:	4903      	ldr	r1, [pc, #12]	@ (800bbf0 <stdio_exit_handler+0x10>)
 800bbe4:	4803      	ldr	r0, [pc, #12]	@ (800bbf4 <stdio_exit_handler+0x14>)
 800bbe6:	f000 b869 	b.w	800bcbc <_fwalk_sglue>
 800bbea:	bf00      	nop
 800bbec:	2000001c 	.word	0x2000001c
 800bbf0:	0800cc95 	.word	0x0800cc95
 800bbf4:	2000002c 	.word	0x2000002c

0800bbf8 <cleanup_stdio>:
 800bbf8:	6841      	ldr	r1, [r0, #4]
 800bbfa:	4b0c      	ldr	r3, [pc, #48]	@ (800bc2c <cleanup_stdio+0x34>)
 800bbfc:	4299      	cmp	r1, r3
 800bbfe:	b510      	push	{r4, lr}
 800bc00:	4604      	mov	r4, r0
 800bc02:	d001      	beq.n	800bc08 <cleanup_stdio+0x10>
 800bc04:	f001 f846 	bl	800cc94 <_fflush_r>
 800bc08:	68a1      	ldr	r1, [r4, #8]
 800bc0a:	4b09      	ldr	r3, [pc, #36]	@ (800bc30 <cleanup_stdio+0x38>)
 800bc0c:	4299      	cmp	r1, r3
 800bc0e:	d002      	beq.n	800bc16 <cleanup_stdio+0x1e>
 800bc10:	4620      	mov	r0, r4
 800bc12:	f001 f83f 	bl	800cc94 <_fflush_r>
 800bc16:	68e1      	ldr	r1, [r4, #12]
 800bc18:	4b06      	ldr	r3, [pc, #24]	@ (800bc34 <cleanup_stdio+0x3c>)
 800bc1a:	4299      	cmp	r1, r3
 800bc1c:	d004      	beq.n	800bc28 <cleanup_stdio+0x30>
 800bc1e:	4620      	mov	r0, r4
 800bc20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc24:	f001 b836 	b.w	800cc94 <_fflush_r>
 800bc28:	bd10      	pop	{r4, pc}
 800bc2a:	bf00      	nop
 800bc2c:	200052bc 	.word	0x200052bc
 800bc30:	20005324 	.word	0x20005324
 800bc34:	2000538c 	.word	0x2000538c

0800bc38 <global_stdio_init.part.0>:
 800bc38:	b510      	push	{r4, lr}
 800bc3a:	4b0b      	ldr	r3, [pc, #44]	@ (800bc68 <global_stdio_init.part.0+0x30>)
 800bc3c:	4c0b      	ldr	r4, [pc, #44]	@ (800bc6c <global_stdio_init.part.0+0x34>)
 800bc3e:	4a0c      	ldr	r2, [pc, #48]	@ (800bc70 <global_stdio_init.part.0+0x38>)
 800bc40:	601a      	str	r2, [r3, #0]
 800bc42:	4620      	mov	r0, r4
 800bc44:	2200      	movs	r2, #0
 800bc46:	2104      	movs	r1, #4
 800bc48:	f7ff ff94 	bl	800bb74 <std>
 800bc4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bc50:	2201      	movs	r2, #1
 800bc52:	2109      	movs	r1, #9
 800bc54:	f7ff ff8e 	bl	800bb74 <std>
 800bc58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bc5c:	2202      	movs	r2, #2
 800bc5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc62:	2112      	movs	r1, #18
 800bc64:	f7ff bf86 	b.w	800bb74 <std>
 800bc68:	200053f4 	.word	0x200053f4
 800bc6c:	200052bc 	.word	0x200052bc
 800bc70:	0800bbe1 	.word	0x0800bbe1

0800bc74 <__sfp_lock_acquire>:
 800bc74:	4801      	ldr	r0, [pc, #4]	@ (800bc7c <__sfp_lock_acquire+0x8>)
 800bc76:	f000 b872 	b.w	800bd5e <__retarget_lock_acquire_recursive>
 800bc7a:	bf00      	nop
 800bc7c:	200053f9 	.word	0x200053f9

0800bc80 <__sfp_lock_release>:
 800bc80:	4801      	ldr	r0, [pc, #4]	@ (800bc88 <__sfp_lock_release+0x8>)
 800bc82:	f000 b86d 	b.w	800bd60 <__retarget_lock_release_recursive>
 800bc86:	bf00      	nop
 800bc88:	200053f9 	.word	0x200053f9

0800bc8c <__sinit>:
 800bc8c:	b510      	push	{r4, lr}
 800bc8e:	4604      	mov	r4, r0
 800bc90:	f7ff fff0 	bl	800bc74 <__sfp_lock_acquire>
 800bc94:	6a23      	ldr	r3, [r4, #32]
 800bc96:	b11b      	cbz	r3, 800bca0 <__sinit+0x14>
 800bc98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc9c:	f7ff bff0 	b.w	800bc80 <__sfp_lock_release>
 800bca0:	4b04      	ldr	r3, [pc, #16]	@ (800bcb4 <__sinit+0x28>)
 800bca2:	6223      	str	r3, [r4, #32]
 800bca4:	4b04      	ldr	r3, [pc, #16]	@ (800bcb8 <__sinit+0x2c>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d1f5      	bne.n	800bc98 <__sinit+0xc>
 800bcac:	f7ff ffc4 	bl	800bc38 <global_stdio_init.part.0>
 800bcb0:	e7f2      	b.n	800bc98 <__sinit+0xc>
 800bcb2:	bf00      	nop
 800bcb4:	0800bbf9 	.word	0x0800bbf9
 800bcb8:	200053f4 	.word	0x200053f4

0800bcbc <_fwalk_sglue>:
 800bcbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bcc0:	4607      	mov	r7, r0
 800bcc2:	4688      	mov	r8, r1
 800bcc4:	4614      	mov	r4, r2
 800bcc6:	2600      	movs	r6, #0
 800bcc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bccc:	f1b9 0901 	subs.w	r9, r9, #1
 800bcd0:	d505      	bpl.n	800bcde <_fwalk_sglue+0x22>
 800bcd2:	6824      	ldr	r4, [r4, #0]
 800bcd4:	2c00      	cmp	r4, #0
 800bcd6:	d1f7      	bne.n	800bcc8 <_fwalk_sglue+0xc>
 800bcd8:	4630      	mov	r0, r6
 800bcda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcde:	89ab      	ldrh	r3, [r5, #12]
 800bce0:	2b01      	cmp	r3, #1
 800bce2:	d907      	bls.n	800bcf4 <_fwalk_sglue+0x38>
 800bce4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bce8:	3301      	adds	r3, #1
 800bcea:	d003      	beq.n	800bcf4 <_fwalk_sglue+0x38>
 800bcec:	4629      	mov	r1, r5
 800bcee:	4638      	mov	r0, r7
 800bcf0:	47c0      	blx	r8
 800bcf2:	4306      	orrs	r6, r0
 800bcf4:	3568      	adds	r5, #104	@ 0x68
 800bcf6:	e7e9      	b.n	800bccc <_fwalk_sglue+0x10>

0800bcf8 <memset>:
 800bcf8:	4402      	add	r2, r0
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	4293      	cmp	r3, r2
 800bcfe:	d100      	bne.n	800bd02 <memset+0xa>
 800bd00:	4770      	bx	lr
 800bd02:	f803 1b01 	strb.w	r1, [r3], #1
 800bd06:	e7f9      	b.n	800bcfc <memset+0x4>

0800bd08 <__errno>:
 800bd08:	4b01      	ldr	r3, [pc, #4]	@ (800bd10 <__errno+0x8>)
 800bd0a:	6818      	ldr	r0, [r3, #0]
 800bd0c:	4770      	bx	lr
 800bd0e:	bf00      	nop
 800bd10:	20000028 	.word	0x20000028

0800bd14 <__libc_init_array>:
 800bd14:	b570      	push	{r4, r5, r6, lr}
 800bd16:	4d0d      	ldr	r5, [pc, #52]	@ (800bd4c <__libc_init_array+0x38>)
 800bd18:	4c0d      	ldr	r4, [pc, #52]	@ (800bd50 <__libc_init_array+0x3c>)
 800bd1a:	1b64      	subs	r4, r4, r5
 800bd1c:	10a4      	asrs	r4, r4, #2
 800bd1e:	2600      	movs	r6, #0
 800bd20:	42a6      	cmp	r6, r4
 800bd22:	d109      	bne.n	800bd38 <__libc_init_array+0x24>
 800bd24:	4d0b      	ldr	r5, [pc, #44]	@ (800bd54 <__libc_init_array+0x40>)
 800bd26:	4c0c      	ldr	r4, [pc, #48]	@ (800bd58 <__libc_init_array+0x44>)
 800bd28:	f001 ff7c 	bl	800dc24 <_init>
 800bd2c:	1b64      	subs	r4, r4, r5
 800bd2e:	10a4      	asrs	r4, r4, #2
 800bd30:	2600      	movs	r6, #0
 800bd32:	42a6      	cmp	r6, r4
 800bd34:	d105      	bne.n	800bd42 <__libc_init_array+0x2e>
 800bd36:	bd70      	pop	{r4, r5, r6, pc}
 800bd38:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd3c:	4798      	blx	r3
 800bd3e:	3601      	adds	r6, #1
 800bd40:	e7ee      	b.n	800bd20 <__libc_init_array+0xc>
 800bd42:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd46:	4798      	blx	r3
 800bd48:	3601      	adds	r6, #1
 800bd4a:	e7f2      	b.n	800bd32 <__libc_init_array+0x1e>
 800bd4c:	0800ebfc 	.word	0x0800ebfc
 800bd50:	0800ebfc 	.word	0x0800ebfc
 800bd54:	0800ebfc 	.word	0x0800ebfc
 800bd58:	0800ec00 	.word	0x0800ec00

0800bd5c <__retarget_lock_init_recursive>:
 800bd5c:	4770      	bx	lr

0800bd5e <__retarget_lock_acquire_recursive>:
 800bd5e:	4770      	bx	lr

0800bd60 <__retarget_lock_release_recursive>:
 800bd60:	4770      	bx	lr
	...

0800bd64 <_localeconv_r>:
 800bd64:	4800      	ldr	r0, [pc, #0]	@ (800bd68 <_localeconv_r+0x4>)
 800bd66:	4770      	bx	lr
 800bd68:	20000168 	.word	0x20000168

0800bd6c <memcpy>:
 800bd6c:	440a      	add	r2, r1
 800bd6e:	4291      	cmp	r1, r2
 800bd70:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800bd74:	d100      	bne.n	800bd78 <memcpy+0xc>
 800bd76:	4770      	bx	lr
 800bd78:	b510      	push	{r4, lr}
 800bd7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd82:	4291      	cmp	r1, r2
 800bd84:	d1f9      	bne.n	800bd7a <memcpy+0xe>
 800bd86:	bd10      	pop	{r4, pc}

0800bd88 <quorem>:
 800bd88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd8c:	6903      	ldr	r3, [r0, #16]
 800bd8e:	690c      	ldr	r4, [r1, #16]
 800bd90:	42a3      	cmp	r3, r4
 800bd92:	4607      	mov	r7, r0
 800bd94:	db7e      	blt.n	800be94 <quorem+0x10c>
 800bd96:	3c01      	subs	r4, #1
 800bd98:	f101 0814 	add.w	r8, r1, #20
 800bd9c:	00a3      	lsls	r3, r4, #2
 800bd9e:	f100 0514 	add.w	r5, r0, #20
 800bda2:	9300      	str	r3, [sp, #0]
 800bda4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bda8:	9301      	str	r3, [sp, #4]
 800bdaa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bdae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bdb2:	3301      	adds	r3, #1
 800bdb4:	429a      	cmp	r2, r3
 800bdb6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bdba:	fbb2 f6f3 	udiv	r6, r2, r3
 800bdbe:	d32e      	bcc.n	800be1e <quorem+0x96>
 800bdc0:	f04f 0a00 	mov.w	sl, #0
 800bdc4:	46c4      	mov	ip, r8
 800bdc6:	46ae      	mov	lr, r5
 800bdc8:	46d3      	mov	fp, sl
 800bdca:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bdce:	b298      	uxth	r0, r3
 800bdd0:	fb06 a000 	mla	r0, r6, r0, sl
 800bdd4:	0c02      	lsrs	r2, r0, #16
 800bdd6:	0c1b      	lsrs	r3, r3, #16
 800bdd8:	fb06 2303 	mla	r3, r6, r3, r2
 800bddc:	f8de 2000 	ldr.w	r2, [lr]
 800bde0:	b280      	uxth	r0, r0
 800bde2:	b292      	uxth	r2, r2
 800bde4:	1a12      	subs	r2, r2, r0
 800bde6:	445a      	add	r2, fp
 800bde8:	f8de 0000 	ldr.w	r0, [lr]
 800bdec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bdf0:	b29b      	uxth	r3, r3
 800bdf2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bdf6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bdfa:	b292      	uxth	r2, r2
 800bdfc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800be00:	45e1      	cmp	r9, ip
 800be02:	f84e 2b04 	str.w	r2, [lr], #4
 800be06:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800be0a:	d2de      	bcs.n	800bdca <quorem+0x42>
 800be0c:	9b00      	ldr	r3, [sp, #0]
 800be0e:	58eb      	ldr	r3, [r5, r3]
 800be10:	b92b      	cbnz	r3, 800be1e <quorem+0x96>
 800be12:	9b01      	ldr	r3, [sp, #4]
 800be14:	3b04      	subs	r3, #4
 800be16:	429d      	cmp	r5, r3
 800be18:	461a      	mov	r2, r3
 800be1a:	d32f      	bcc.n	800be7c <quorem+0xf4>
 800be1c:	613c      	str	r4, [r7, #16]
 800be1e:	4638      	mov	r0, r7
 800be20:	f001 f9de 	bl	800d1e0 <__mcmp>
 800be24:	2800      	cmp	r0, #0
 800be26:	db25      	blt.n	800be74 <quorem+0xec>
 800be28:	4629      	mov	r1, r5
 800be2a:	2000      	movs	r0, #0
 800be2c:	f858 2b04 	ldr.w	r2, [r8], #4
 800be30:	f8d1 c000 	ldr.w	ip, [r1]
 800be34:	fa1f fe82 	uxth.w	lr, r2
 800be38:	fa1f f38c 	uxth.w	r3, ip
 800be3c:	eba3 030e 	sub.w	r3, r3, lr
 800be40:	4403      	add	r3, r0
 800be42:	0c12      	lsrs	r2, r2, #16
 800be44:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800be48:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800be4c:	b29b      	uxth	r3, r3
 800be4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800be52:	45c1      	cmp	r9, r8
 800be54:	f841 3b04 	str.w	r3, [r1], #4
 800be58:	ea4f 4022 	mov.w	r0, r2, asr #16
 800be5c:	d2e6      	bcs.n	800be2c <quorem+0xa4>
 800be5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800be62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800be66:	b922      	cbnz	r2, 800be72 <quorem+0xea>
 800be68:	3b04      	subs	r3, #4
 800be6a:	429d      	cmp	r5, r3
 800be6c:	461a      	mov	r2, r3
 800be6e:	d30b      	bcc.n	800be88 <quorem+0x100>
 800be70:	613c      	str	r4, [r7, #16]
 800be72:	3601      	adds	r6, #1
 800be74:	4630      	mov	r0, r6
 800be76:	b003      	add	sp, #12
 800be78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be7c:	6812      	ldr	r2, [r2, #0]
 800be7e:	3b04      	subs	r3, #4
 800be80:	2a00      	cmp	r2, #0
 800be82:	d1cb      	bne.n	800be1c <quorem+0x94>
 800be84:	3c01      	subs	r4, #1
 800be86:	e7c6      	b.n	800be16 <quorem+0x8e>
 800be88:	6812      	ldr	r2, [r2, #0]
 800be8a:	3b04      	subs	r3, #4
 800be8c:	2a00      	cmp	r2, #0
 800be8e:	d1ef      	bne.n	800be70 <quorem+0xe8>
 800be90:	3c01      	subs	r4, #1
 800be92:	e7ea      	b.n	800be6a <quorem+0xe2>
 800be94:	2000      	movs	r0, #0
 800be96:	e7ee      	b.n	800be76 <quorem+0xee>

0800be98 <_dtoa_r>:
 800be98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be9c:	69c7      	ldr	r7, [r0, #28]
 800be9e:	b097      	sub	sp, #92	@ 0x5c
 800bea0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800bea4:	ec55 4b10 	vmov	r4, r5, d0
 800bea8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800beaa:	9107      	str	r1, [sp, #28]
 800beac:	4681      	mov	r9, r0
 800beae:	920c      	str	r2, [sp, #48]	@ 0x30
 800beb0:	9311      	str	r3, [sp, #68]	@ 0x44
 800beb2:	b97f      	cbnz	r7, 800bed4 <_dtoa_r+0x3c>
 800beb4:	2010      	movs	r0, #16
 800beb6:	f000 fdbf 	bl	800ca38 <malloc>
 800beba:	4602      	mov	r2, r0
 800bebc:	f8c9 001c 	str.w	r0, [r9, #28]
 800bec0:	b920      	cbnz	r0, 800becc <_dtoa_r+0x34>
 800bec2:	4ba9      	ldr	r3, [pc, #676]	@ (800c168 <_dtoa_r+0x2d0>)
 800bec4:	21ef      	movs	r1, #239	@ 0xef
 800bec6:	48a9      	ldr	r0, [pc, #676]	@ (800c16c <_dtoa_r+0x2d4>)
 800bec8:	f001 fb2c 	bl	800d524 <__assert_func>
 800becc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bed0:	6007      	str	r7, [r0, #0]
 800bed2:	60c7      	str	r7, [r0, #12]
 800bed4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bed8:	6819      	ldr	r1, [r3, #0]
 800beda:	b159      	cbz	r1, 800bef4 <_dtoa_r+0x5c>
 800bedc:	685a      	ldr	r2, [r3, #4]
 800bede:	604a      	str	r2, [r1, #4]
 800bee0:	2301      	movs	r3, #1
 800bee2:	4093      	lsls	r3, r2
 800bee4:	608b      	str	r3, [r1, #8]
 800bee6:	4648      	mov	r0, r9
 800bee8:	f000 ff48 	bl	800cd7c <_Bfree>
 800beec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bef0:	2200      	movs	r2, #0
 800bef2:	601a      	str	r2, [r3, #0]
 800bef4:	1e2b      	subs	r3, r5, #0
 800bef6:	bfb9      	ittee	lt
 800bef8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800befc:	9305      	strlt	r3, [sp, #20]
 800befe:	2300      	movge	r3, #0
 800bf00:	6033      	strge	r3, [r6, #0]
 800bf02:	9f05      	ldr	r7, [sp, #20]
 800bf04:	4b9a      	ldr	r3, [pc, #616]	@ (800c170 <_dtoa_r+0x2d8>)
 800bf06:	bfbc      	itt	lt
 800bf08:	2201      	movlt	r2, #1
 800bf0a:	6032      	strlt	r2, [r6, #0]
 800bf0c:	43bb      	bics	r3, r7
 800bf0e:	d112      	bne.n	800bf36 <_dtoa_r+0x9e>
 800bf10:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bf12:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bf16:	6013      	str	r3, [r2, #0]
 800bf18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bf1c:	4323      	orrs	r3, r4
 800bf1e:	f000 855a 	beq.w	800c9d6 <_dtoa_r+0xb3e>
 800bf22:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf24:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c184 <_dtoa_r+0x2ec>
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	f000 855c 	beq.w	800c9e6 <_dtoa_r+0xb4e>
 800bf2e:	f10a 0303 	add.w	r3, sl, #3
 800bf32:	f000 bd56 	b.w	800c9e2 <_dtoa_r+0xb4a>
 800bf36:	ed9d 7b04 	vldr	d7, [sp, #16]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	ec51 0b17 	vmov	r0, r1, d7
 800bf40:	2300      	movs	r3, #0
 800bf42:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800bf46:	f7f4 fdbf 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf4a:	4680      	mov	r8, r0
 800bf4c:	b158      	cbz	r0, 800bf66 <_dtoa_r+0xce>
 800bf4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bf50:	2301      	movs	r3, #1
 800bf52:	6013      	str	r3, [r2, #0]
 800bf54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf56:	b113      	cbz	r3, 800bf5e <_dtoa_r+0xc6>
 800bf58:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bf5a:	4b86      	ldr	r3, [pc, #536]	@ (800c174 <_dtoa_r+0x2dc>)
 800bf5c:	6013      	str	r3, [r2, #0]
 800bf5e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c188 <_dtoa_r+0x2f0>
 800bf62:	f000 bd40 	b.w	800c9e6 <_dtoa_r+0xb4e>
 800bf66:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800bf6a:	aa14      	add	r2, sp, #80	@ 0x50
 800bf6c:	a915      	add	r1, sp, #84	@ 0x54
 800bf6e:	4648      	mov	r0, r9
 800bf70:	f001 f9e6 	bl	800d340 <__d2b>
 800bf74:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bf78:	9002      	str	r0, [sp, #8]
 800bf7a:	2e00      	cmp	r6, #0
 800bf7c:	d078      	beq.n	800c070 <_dtoa_r+0x1d8>
 800bf7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bf80:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800bf84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bf88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bf8c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bf90:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bf94:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bf98:	4619      	mov	r1, r3
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	4b76      	ldr	r3, [pc, #472]	@ (800c178 <_dtoa_r+0x2e0>)
 800bf9e:	f7f4 f973 	bl	8000288 <__aeabi_dsub>
 800bfa2:	a36b      	add	r3, pc, #428	@ (adr r3, 800c150 <_dtoa_r+0x2b8>)
 800bfa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfa8:	f7f4 fb26 	bl	80005f8 <__aeabi_dmul>
 800bfac:	a36a      	add	r3, pc, #424	@ (adr r3, 800c158 <_dtoa_r+0x2c0>)
 800bfae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb2:	f7f4 f96b 	bl	800028c <__adddf3>
 800bfb6:	4604      	mov	r4, r0
 800bfb8:	4630      	mov	r0, r6
 800bfba:	460d      	mov	r5, r1
 800bfbc:	f7f4 fab2 	bl	8000524 <__aeabi_i2d>
 800bfc0:	a367      	add	r3, pc, #412	@ (adr r3, 800c160 <_dtoa_r+0x2c8>)
 800bfc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfc6:	f7f4 fb17 	bl	80005f8 <__aeabi_dmul>
 800bfca:	4602      	mov	r2, r0
 800bfcc:	460b      	mov	r3, r1
 800bfce:	4620      	mov	r0, r4
 800bfd0:	4629      	mov	r1, r5
 800bfd2:	f7f4 f95b 	bl	800028c <__adddf3>
 800bfd6:	4604      	mov	r4, r0
 800bfd8:	460d      	mov	r5, r1
 800bfda:	f7f4 fdbd 	bl	8000b58 <__aeabi_d2iz>
 800bfde:	2200      	movs	r2, #0
 800bfe0:	4607      	mov	r7, r0
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	4620      	mov	r0, r4
 800bfe6:	4629      	mov	r1, r5
 800bfe8:	f7f4 fd78 	bl	8000adc <__aeabi_dcmplt>
 800bfec:	b140      	cbz	r0, 800c000 <_dtoa_r+0x168>
 800bfee:	4638      	mov	r0, r7
 800bff0:	f7f4 fa98 	bl	8000524 <__aeabi_i2d>
 800bff4:	4622      	mov	r2, r4
 800bff6:	462b      	mov	r3, r5
 800bff8:	f7f4 fd66 	bl	8000ac8 <__aeabi_dcmpeq>
 800bffc:	b900      	cbnz	r0, 800c000 <_dtoa_r+0x168>
 800bffe:	3f01      	subs	r7, #1
 800c000:	2f16      	cmp	r7, #22
 800c002:	d852      	bhi.n	800c0aa <_dtoa_r+0x212>
 800c004:	4b5d      	ldr	r3, [pc, #372]	@ (800c17c <_dtoa_r+0x2e4>)
 800c006:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c00a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c00e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c012:	f7f4 fd63 	bl	8000adc <__aeabi_dcmplt>
 800c016:	2800      	cmp	r0, #0
 800c018:	d049      	beq.n	800c0ae <_dtoa_r+0x216>
 800c01a:	3f01      	subs	r7, #1
 800c01c:	2300      	movs	r3, #0
 800c01e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c020:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c022:	1b9b      	subs	r3, r3, r6
 800c024:	1e5a      	subs	r2, r3, #1
 800c026:	bf45      	ittet	mi
 800c028:	f1c3 0301 	rsbmi	r3, r3, #1
 800c02c:	9300      	strmi	r3, [sp, #0]
 800c02e:	2300      	movpl	r3, #0
 800c030:	2300      	movmi	r3, #0
 800c032:	9206      	str	r2, [sp, #24]
 800c034:	bf54      	ite	pl
 800c036:	9300      	strpl	r3, [sp, #0]
 800c038:	9306      	strmi	r3, [sp, #24]
 800c03a:	2f00      	cmp	r7, #0
 800c03c:	db39      	blt.n	800c0b2 <_dtoa_r+0x21a>
 800c03e:	9b06      	ldr	r3, [sp, #24]
 800c040:	970d      	str	r7, [sp, #52]	@ 0x34
 800c042:	443b      	add	r3, r7
 800c044:	9306      	str	r3, [sp, #24]
 800c046:	2300      	movs	r3, #0
 800c048:	9308      	str	r3, [sp, #32]
 800c04a:	9b07      	ldr	r3, [sp, #28]
 800c04c:	2b09      	cmp	r3, #9
 800c04e:	d863      	bhi.n	800c118 <_dtoa_r+0x280>
 800c050:	2b05      	cmp	r3, #5
 800c052:	bfc4      	itt	gt
 800c054:	3b04      	subgt	r3, #4
 800c056:	9307      	strgt	r3, [sp, #28]
 800c058:	9b07      	ldr	r3, [sp, #28]
 800c05a:	f1a3 0302 	sub.w	r3, r3, #2
 800c05e:	bfcc      	ite	gt
 800c060:	2400      	movgt	r4, #0
 800c062:	2401      	movle	r4, #1
 800c064:	2b03      	cmp	r3, #3
 800c066:	d863      	bhi.n	800c130 <_dtoa_r+0x298>
 800c068:	e8df f003 	tbb	[pc, r3]
 800c06c:	2b375452 	.word	0x2b375452
 800c070:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c074:	441e      	add	r6, r3
 800c076:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c07a:	2b20      	cmp	r3, #32
 800c07c:	bfc1      	itttt	gt
 800c07e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c082:	409f      	lslgt	r7, r3
 800c084:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c088:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c08c:	bfd6      	itet	le
 800c08e:	f1c3 0320 	rsble	r3, r3, #32
 800c092:	ea47 0003 	orrgt.w	r0, r7, r3
 800c096:	fa04 f003 	lslle.w	r0, r4, r3
 800c09a:	f7f4 fa33 	bl	8000504 <__aeabi_ui2d>
 800c09e:	2201      	movs	r2, #1
 800c0a0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c0a4:	3e01      	subs	r6, #1
 800c0a6:	9212      	str	r2, [sp, #72]	@ 0x48
 800c0a8:	e776      	b.n	800bf98 <_dtoa_r+0x100>
 800c0aa:	2301      	movs	r3, #1
 800c0ac:	e7b7      	b.n	800c01e <_dtoa_r+0x186>
 800c0ae:	9010      	str	r0, [sp, #64]	@ 0x40
 800c0b0:	e7b6      	b.n	800c020 <_dtoa_r+0x188>
 800c0b2:	9b00      	ldr	r3, [sp, #0]
 800c0b4:	1bdb      	subs	r3, r3, r7
 800c0b6:	9300      	str	r3, [sp, #0]
 800c0b8:	427b      	negs	r3, r7
 800c0ba:	9308      	str	r3, [sp, #32]
 800c0bc:	2300      	movs	r3, #0
 800c0be:	930d      	str	r3, [sp, #52]	@ 0x34
 800c0c0:	e7c3      	b.n	800c04a <_dtoa_r+0x1b2>
 800c0c2:	2301      	movs	r3, #1
 800c0c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c0c8:	eb07 0b03 	add.w	fp, r7, r3
 800c0cc:	f10b 0301 	add.w	r3, fp, #1
 800c0d0:	2b01      	cmp	r3, #1
 800c0d2:	9303      	str	r3, [sp, #12]
 800c0d4:	bfb8      	it	lt
 800c0d6:	2301      	movlt	r3, #1
 800c0d8:	e006      	b.n	800c0e8 <_dtoa_r+0x250>
 800c0da:	2301      	movs	r3, #1
 800c0dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	dd28      	ble.n	800c136 <_dtoa_r+0x29e>
 800c0e4:	469b      	mov	fp, r3
 800c0e6:	9303      	str	r3, [sp, #12]
 800c0e8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c0ec:	2100      	movs	r1, #0
 800c0ee:	2204      	movs	r2, #4
 800c0f0:	f102 0514 	add.w	r5, r2, #20
 800c0f4:	429d      	cmp	r5, r3
 800c0f6:	d926      	bls.n	800c146 <_dtoa_r+0x2ae>
 800c0f8:	6041      	str	r1, [r0, #4]
 800c0fa:	4648      	mov	r0, r9
 800c0fc:	f000 fdfe 	bl	800ccfc <_Balloc>
 800c100:	4682      	mov	sl, r0
 800c102:	2800      	cmp	r0, #0
 800c104:	d142      	bne.n	800c18c <_dtoa_r+0x2f4>
 800c106:	4b1e      	ldr	r3, [pc, #120]	@ (800c180 <_dtoa_r+0x2e8>)
 800c108:	4602      	mov	r2, r0
 800c10a:	f240 11af 	movw	r1, #431	@ 0x1af
 800c10e:	e6da      	b.n	800bec6 <_dtoa_r+0x2e>
 800c110:	2300      	movs	r3, #0
 800c112:	e7e3      	b.n	800c0dc <_dtoa_r+0x244>
 800c114:	2300      	movs	r3, #0
 800c116:	e7d5      	b.n	800c0c4 <_dtoa_r+0x22c>
 800c118:	2401      	movs	r4, #1
 800c11a:	2300      	movs	r3, #0
 800c11c:	9307      	str	r3, [sp, #28]
 800c11e:	9409      	str	r4, [sp, #36]	@ 0x24
 800c120:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800c124:	2200      	movs	r2, #0
 800c126:	f8cd b00c 	str.w	fp, [sp, #12]
 800c12a:	2312      	movs	r3, #18
 800c12c:	920c      	str	r2, [sp, #48]	@ 0x30
 800c12e:	e7db      	b.n	800c0e8 <_dtoa_r+0x250>
 800c130:	2301      	movs	r3, #1
 800c132:	9309      	str	r3, [sp, #36]	@ 0x24
 800c134:	e7f4      	b.n	800c120 <_dtoa_r+0x288>
 800c136:	f04f 0b01 	mov.w	fp, #1
 800c13a:	f8cd b00c 	str.w	fp, [sp, #12]
 800c13e:	465b      	mov	r3, fp
 800c140:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c144:	e7d0      	b.n	800c0e8 <_dtoa_r+0x250>
 800c146:	3101      	adds	r1, #1
 800c148:	0052      	lsls	r2, r2, #1
 800c14a:	e7d1      	b.n	800c0f0 <_dtoa_r+0x258>
 800c14c:	f3af 8000 	nop.w
 800c150:	636f4361 	.word	0x636f4361
 800c154:	3fd287a7 	.word	0x3fd287a7
 800c158:	8b60c8b3 	.word	0x8b60c8b3
 800c15c:	3fc68a28 	.word	0x3fc68a28
 800c160:	509f79fb 	.word	0x509f79fb
 800c164:	3fd34413 	.word	0x3fd34413
 800c168:	0800e8c1 	.word	0x0800e8c1
 800c16c:	0800e8d8 	.word	0x0800e8d8
 800c170:	7ff00000 	.word	0x7ff00000
 800c174:	0800e891 	.word	0x0800e891
 800c178:	3ff80000 	.word	0x3ff80000
 800c17c:	0800ea28 	.word	0x0800ea28
 800c180:	0800e930 	.word	0x0800e930
 800c184:	0800e8bd 	.word	0x0800e8bd
 800c188:	0800e890 	.word	0x0800e890
 800c18c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c190:	6018      	str	r0, [r3, #0]
 800c192:	9b03      	ldr	r3, [sp, #12]
 800c194:	2b0e      	cmp	r3, #14
 800c196:	f200 80a1 	bhi.w	800c2dc <_dtoa_r+0x444>
 800c19a:	2c00      	cmp	r4, #0
 800c19c:	f000 809e 	beq.w	800c2dc <_dtoa_r+0x444>
 800c1a0:	2f00      	cmp	r7, #0
 800c1a2:	dd33      	ble.n	800c20c <_dtoa_r+0x374>
 800c1a4:	4b9c      	ldr	r3, [pc, #624]	@ (800c418 <_dtoa_r+0x580>)
 800c1a6:	f007 020f 	and.w	r2, r7, #15
 800c1aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c1ae:	ed93 7b00 	vldr	d7, [r3]
 800c1b2:	05f8      	lsls	r0, r7, #23
 800c1b4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c1b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c1bc:	d516      	bpl.n	800c1ec <_dtoa_r+0x354>
 800c1be:	4b97      	ldr	r3, [pc, #604]	@ (800c41c <_dtoa_r+0x584>)
 800c1c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c1c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c1c8:	f7f4 fb40 	bl	800084c <__aeabi_ddiv>
 800c1cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c1d0:	f004 040f 	and.w	r4, r4, #15
 800c1d4:	2603      	movs	r6, #3
 800c1d6:	4d91      	ldr	r5, [pc, #580]	@ (800c41c <_dtoa_r+0x584>)
 800c1d8:	b954      	cbnz	r4, 800c1f0 <_dtoa_r+0x358>
 800c1da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c1de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c1e2:	f7f4 fb33 	bl	800084c <__aeabi_ddiv>
 800c1e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c1ea:	e028      	b.n	800c23e <_dtoa_r+0x3a6>
 800c1ec:	2602      	movs	r6, #2
 800c1ee:	e7f2      	b.n	800c1d6 <_dtoa_r+0x33e>
 800c1f0:	07e1      	lsls	r1, r4, #31
 800c1f2:	d508      	bpl.n	800c206 <_dtoa_r+0x36e>
 800c1f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c1f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c1fc:	f7f4 f9fc 	bl	80005f8 <__aeabi_dmul>
 800c200:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c204:	3601      	adds	r6, #1
 800c206:	1064      	asrs	r4, r4, #1
 800c208:	3508      	adds	r5, #8
 800c20a:	e7e5      	b.n	800c1d8 <_dtoa_r+0x340>
 800c20c:	f000 80af 	beq.w	800c36e <_dtoa_r+0x4d6>
 800c210:	427c      	negs	r4, r7
 800c212:	4b81      	ldr	r3, [pc, #516]	@ (800c418 <_dtoa_r+0x580>)
 800c214:	4d81      	ldr	r5, [pc, #516]	@ (800c41c <_dtoa_r+0x584>)
 800c216:	f004 020f 	and.w	r2, r4, #15
 800c21a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c222:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c226:	f7f4 f9e7 	bl	80005f8 <__aeabi_dmul>
 800c22a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c22e:	1124      	asrs	r4, r4, #4
 800c230:	2300      	movs	r3, #0
 800c232:	2602      	movs	r6, #2
 800c234:	2c00      	cmp	r4, #0
 800c236:	f040 808f 	bne.w	800c358 <_dtoa_r+0x4c0>
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d1d3      	bne.n	800c1e6 <_dtoa_r+0x34e>
 800c23e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c240:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c244:	2b00      	cmp	r3, #0
 800c246:	f000 8094 	beq.w	800c372 <_dtoa_r+0x4da>
 800c24a:	4b75      	ldr	r3, [pc, #468]	@ (800c420 <_dtoa_r+0x588>)
 800c24c:	2200      	movs	r2, #0
 800c24e:	4620      	mov	r0, r4
 800c250:	4629      	mov	r1, r5
 800c252:	f7f4 fc43 	bl	8000adc <__aeabi_dcmplt>
 800c256:	2800      	cmp	r0, #0
 800c258:	f000 808b 	beq.w	800c372 <_dtoa_r+0x4da>
 800c25c:	9b03      	ldr	r3, [sp, #12]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	f000 8087 	beq.w	800c372 <_dtoa_r+0x4da>
 800c264:	f1bb 0f00 	cmp.w	fp, #0
 800c268:	dd34      	ble.n	800c2d4 <_dtoa_r+0x43c>
 800c26a:	4620      	mov	r0, r4
 800c26c:	4b6d      	ldr	r3, [pc, #436]	@ (800c424 <_dtoa_r+0x58c>)
 800c26e:	2200      	movs	r2, #0
 800c270:	4629      	mov	r1, r5
 800c272:	f7f4 f9c1 	bl	80005f8 <__aeabi_dmul>
 800c276:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c27a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c27e:	3601      	adds	r6, #1
 800c280:	465c      	mov	r4, fp
 800c282:	4630      	mov	r0, r6
 800c284:	f7f4 f94e 	bl	8000524 <__aeabi_i2d>
 800c288:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c28c:	f7f4 f9b4 	bl	80005f8 <__aeabi_dmul>
 800c290:	4b65      	ldr	r3, [pc, #404]	@ (800c428 <_dtoa_r+0x590>)
 800c292:	2200      	movs	r2, #0
 800c294:	f7f3 fffa 	bl	800028c <__adddf3>
 800c298:	4605      	mov	r5, r0
 800c29a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c29e:	2c00      	cmp	r4, #0
 800c2a0:	d16a      	bne.n	800c378 <_dtoa_r+0x4e0>
 800c2a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c2a6:	4b61      	ldr	r3, [pc, #388]	@ (800c42c <_dtoa_r+0x594>)
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	f7f3 ffed 	bl	8000288 <__aeabi_dsub>
 800c2ae:	4602      	mov	r2, r0
 800c2b0:	460b      	mov	r3, r1
 800c2b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c2b6:	462a      	mov	r2, r5
 800c2b8:	4633      	mov	r3, r6
 800c2ba:	f7f4 fc2d 	bl	8000b18 <__aeabi_dcmpgt>
 800c2be:	2800      	cmp	r0, #0
 800c2c0:	f040 8298 	bne.w	800c7f4 <_dtoa_r+0x95c>
 800c2c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c2c8:	462a      	mov	r2, r5
 800c2ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c2ce:	f7f4 fc05 	bl	8000adc <__aeabi_dcmplt>
 800c2d2:	bb38      	cbnz	r0, 800c324 <_dtoa_r+0x48c>
 800c2d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c2d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c2dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	f2c0 8157 	blt.w	800c592 <_dtoa_r+0x6fa>
 800c2e4:	2f0e      	cmp	r7, #14
 800c2e6:	f300 8154 	bgt.w	800c592 <_dtoa_r+0x6fa>
 800c2ea:	4b4b      	ldr	r3, [pc, #300]	@ (800c418 <_dtoa_r+0x580>)
 800c2ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c2f0:	ed93 7b00 	vldr	d7, [r3]
 800c2f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	ed8d 7b00 	vstr	d7, [sp]
 800c2fc:	f280 80e5 	bge.w	800c4ca <_dtoa_r+0x632>
 800c300:	9b03      	ldr	r3, [sp, #12]
 800c302:	2b00      	cmp	r3, #0
 800c304:	f300 80e1 	bgt.w	800c4ca <_dtoa_r+0x632>
 800c308:	d10c      	bne.n	800c324 <_dtoa_r+0x48c>
 800c30a:	4b48      	ldr	r3, [pc, #288]	@ (800c42c <_dtoa_r+0x594>)
 800c30c:	2200      	movs	r2, #0
 800c30e:	ec51 0b17 	vmov	r0, r1, d7
 800c312:	f7f4 f971 	bl	80005f8 <__aeabi_dmul>
 800c316:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c31a:	f7f4 fbf3 	bl	8000b04 <__aeabi_dcmpge>
 800c31e:	2800      	cmp	r0, #0
 800c320:	f000 8266 	beq.w	800c7f0 <_dtoa_r+0x958>
 800c324:	2400      	movs	r4, #0
 800c326:	4625      	mov	r5, r4
 800c328:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c32a:	4656      	mov	r6, sl
 800c32c:	ea6f 0803 	mvn.w	r8, r3
 800c330:	2700      	movs	r7, #0
 800c332:	4621      	mov	r1, r4
 800c334:	4648      	mov	r0, r9
 800c336:	f000 fd21 	bl	800cd7c <_Bfree>
 800c33a:	2d00      	cmp	r5, #0
 800c33c:	f000 80bd 	beq.w	800c4ba <_dtoa_r+0x622>
 800c340:	b12f      	cbz	r7, 800c34e <_dtoa_r+0x4b6>
 800c342:	42af      	cmp	r7, r5
 800c344:	d003      	beq.n	800c34e <_dtoa_r+0x4b6>
 800c346:	4639      	mov	r1, r7
 800c348:	4648      	mov	r0, r9
 800c34a:	f000 fd17 	bl	800cd7c <_Bfree>
 800c34e:	4629      	mov	r1, r5
 800c350:	4648      	mov	r0, r9
 800c352:	f000 fd13 	bl	800cd7c <_Bfree>
 800c356:	e0b0      	b.n	800c4ba <_dtoa_r+0x622>
 800c358:	07e2      	lsls	r2, r4, #31
 800c35a:	d505      	bpl.n	800c368 <_dtoa_r+0x4d0>
 800c35c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c360:	f7f4 f94a 	bl	80005f8 <__aeabi_dmul>
 800c364:	3601      	adds	r6, #1
 800c366:	2301      	movs	r3, #1
 800c368:	1064      	asrs	r4, r4, #1
 800c36a:	3508      	adds	r5, #8
 800c36c:	e762      	b.n	800c234 <_dtoa_r+0x39c>
 800c36e:	2602      	movs	r6, #2
 800c370:	e765      	b.n	800c23e <_dtoa_r+0x3a6>
 800c372:	9c03      	ldr	r4, [sp, #12]
 800c374:	46b8      	mov	r8, r7
 800c376:	e784      	b.n	800c282 <_dtoa_r+0x3ea>
 800c378:	4b27      	ldr	r3, [pc, #156]	@ (800c418 <_dtoa_r+0x580>)
 800c37a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c37c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c380:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c384:	4454      	add	r4, sl
 800c386:	2900      	cmp	r1, #0
 800c388:	d054      	beq.n	800c434 <_dtoa_r+0x59c>
 800c38a:	4929      	ldr	r1, [pc, #164]	@ (800c430 <_dtoa_r+0x598>)
 800c38c:	2000      	movs	r0, #0
 800c38e:	f7f4 fa5d 	bl	800084c <__aeabi_ddiv>
 800c392:	4633      	mov	r3, r6
 800c394:	462a      	mov	r2, r5
 800c396:	f7f3 ff77 	bl	8000288 <__aeabi_dsub>
 800c39a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c39e:	4656      	mov	r6, sl
 800c3a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3a4:	f7f4 fbd8 	bl	8000b58 <__aeabi_d2iz>
 800c3a8:	4605      	mov	r5, r0
 800c3aa:	f7f4 f8bb 	bl	8000524 <__aeabi_i2d>
 800c3ae:	4602      	mov	r2, r0
 800c3b0:	460b      	mov	r3, r1
 800c3b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3b6:	f7f3 ff67 	bl	8000288 <__aeabi_dsub>
 800c3ba:	3530      	adds	r5, #48	@ 0x30
 800c3bc:	4602      	mov	r2, r0
 800c3be:	460b      	mov	r3, r1
 800c3c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c3c4:	f806 5b01 	strb.w	r5, [r6], #1
 800c3c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c3cc:	f7f4 fb86 	bl	8000adc <__aeabi_dcmplt>
 800c3d0:	2800      	cmp	r0, #0
 800c3d2:	d172      	bne.n	800c4ba <_dtoa_r+0x622>
 800c3d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c3d8:	4911      	ldr	r1, [pc, #68]	@ (800c420 <_dtoa_r+0x588>)
 800c3da:	2000      	movs	r0, #0
 800c3dc:	f7f3 ff54 	bl	8000288 <__aeabi_dsub>
 800c3e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c3e4:	f7f4 fb7a 	bl	8000adc <__aeabi_dcmplt>
 800c3e8:	2800      	cmp	r0, #0
 800c3ea:	f040 80b4 	bne.w	800c556 <_dtoa_r+0x6be>
 800c3ee:	42a6      	cmp	r6, r4
 800c3f0:	f43f af70 	beq.w	800c2d4 <_dtoa_r+0x43c>
 800c3f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c3f8:	4b0a      	ldr	r3, [pc, #40]	@ (800c424 <_dtoa_r+0x58c>)
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	f7f4 f8fc 	bl	80005f8 <__aeabi_dmul>
 800c400:	4b08      	ldr	r3, [pc, #32]	@ (800c424 <_dtoa_r+0x58c>)
 800c402:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c406:	2200      	movs	r2, #0
 800c408:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c40c:	f7f4 f8f4 	bl	80005f8 <__aeabi_dmul>
 800c410:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c414:	e7c4      	b.n	800c3a0 <_dtoa_r+0x508>
 800c416:	bf00      	nop
 800c418:	0800ea28 	.word	0x0800ea28
 800c41c:	0800ea00 	.word	0x0800ea00
 800c420:	3ff00000 	.word	0x3ff00000
 800c424:	40240000 	.word	0x40240000
 800c428:	401c0000 	.word	0x401c0000
 800c42c:	40140000 	.word	0x40140000
 800c430:	3fe00000 	.word	0x3fe00000
 800c434:	4631      	mov	r1, r6
 800c436:	4628      	mov	r0, r5
 800c438:	f7f4 f8de 	bl	80005f8 <__aeabi_dmul>
 800c43c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c440:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c442:	4656      	mov	r6, sl
 800c444:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c448:	f7f4 fb86 	bl	8000b58 <__aeabi_d2iz>
 800c44c:	4605      	mov	r5, r0
 800c44e:	f7f4 f869 	bl	8000524 <__aeabi_i2d>
 800c452:	4602      	mov	r2, r0
 800c454:	460b      	mov	r3, r1
 800c456:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c45a:	f7f3 ff15 	bl	8000288 <__aeabi_dsub>
 800c45e:	3530      	adds	r5, #48	@ 0x30
 800c460:	f806 5b01 	strb.w	r5, [r6], #1
 800c464:	4602      	mov	r2, r0
 800c466:	460b      	mov	r3, r1
 800c468:	42a6      	cmp	r6, r4
 800c46a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c46e:	f04f 0200 	mov.w	r2, #0
 800c472:	d124      	bne.n	800c4be <_dtoa_r+0x626>
 800c474:	4baf      	ldr	r3, [pc, #700]	@ (800c734 <_dtoa_r+0x89c>)
 800c476:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c47a:	f7f3 ff07 	bl	800028c <__adddf3>
 800c47e:	4602      	mov	r2, r0
 800c480:	460b      	mov	r3, r1
 800c482:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c486:	f7f4 fb47 	bl	8000b18 <__aeabi_dcmpgt>
 800c48a:	2800      	cmp	r0, #0
 800c48c:	d163      	bne.n	800c556 <_dtoa_r+0x6be>
 800c48e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c492:	49a8      	ldr	r1, [pc, #672]	@ (800c734 <_dtoa_r+0x89c>)
 800c494:	2000      	movs	r0, #0
 800c496:	f7f3 fef7 	bl	8000288 <__aeabi_dsub>
 800c49a:	4602      	mov	r2, r0
 800c49c:	460b      	mov	r3, r1
 800c49e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4a2:	f7f4 fb1b 	bl	8000adc <__aeabi_dcmplt>
 800c4a6:	2800      	cmp	r0, #0
 800c4a8:	f43f af14 	beq.w	800c2d4 <_dtoa_r+0x43c>
 800c4ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c4ae:	1e73      	subs	r3, r6, #1
 800c4b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c4b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c4b6:	2b30      	cmp	r3, #48	@ 0x30
 800c4b8:	d0f8      	beq.n	800c4ac <_dtoa_r+0x614>
 800c4ba:	4647      	mov	r7, r8
 800c4bc:	e03b      	b.n	800c536 <_dtoa_r+0x69e>
 800c4be:	4b9e      	ldr	r3, [pc, #632]	@ (800c738 <_dtoa_r+0x8a0>)
 800c4c0:	f7f4 f89a 	bl	80005f8 <__aeabi_dmul>
 800c4c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4c8:	e7bc      	b.n	800c444 <_dtoa_r+0x5ac>
 800c4ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c4ce:	4656      	mov	r6, sl
 800c4d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c4d4:	4620      	mov	r0, r4
 800c4d6:	4629      	mov	r1, r5
 800c4d8:	f7f4 f9b8 	bl	800084c <__aeabi_ddiv>
 800c4dc:	f7f4 fb3c 	bl	8000b58 <__aeabi_d2iz>
 800c4e0:	4680      	mov	r8, r0
 800c4e2:	f7f4 f81f 	bl	8000524 <__aeabi_i2d>
 800c4e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c4ea:	f7f4 f885 	bl	80005f8 <__aeabi_dmul>
 800c4ee:	4602      	mov	r2, r0
 800c4f0:	460b      	mov	r3, r1
 800c4f2:	4620      	mov	r0, r4
 800c4f4:	4629      	mov	r1, r5
 800c4f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c4fa:	f7f3 fec5 	bl	8000288 <__aeabi_dsub>
 800c4fe:	f806 4b01 	strb.w	r4, [r6], #1
 800c502:	9d03      	ldr	r5, [sp, #12]
 800c504:	eba6 040a 	sub.w	r4, r6, sl
 800c508:	42a5      	cmp	r5, r4
 800c50a:	4602      	mov	r2, r0
 800c50c:	460b      	mov	r3, r1
 800c50e:	d133      	bne.n	800c578 <_dtoa_r+0x6e0>
 800c510:	f7f3 febc 	bl	800028c <__adddf3>
 800c514:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c518:	4604      	mov	r4, r0
 800c51a:	460d      	mov	r5, r1
 800c51c:	f7f4 fafc 	bl	8000b18 <__aeabi_dcmpgt>
 800c520:	b9c0      	cbnz	r0, 800c554 <_dtoa_r+0x6bc>
 800c522:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c526:	4620      	mov	r0, r4
 800c528:	4629      	mov	r1, r5
 800c52a:	f7f4 facd 	bl	8000ac8 <__aeabi_dcmpeq>
 800c52e:	b110      	cbz	r0, 800c536 <_dtoa_r+0x69e>
 800c530:	f018 0f01 	tst.w	r8, #1
 800c534:	d10e      	bne.n	800c554 <_dtoa_r+0x6bc>
 800c536:	9902      	ldr	r1, [sp, #8]
 800c538:	4648      	mov	r0, r9
 800c53a:	f000 fc1f 	bl	800cd7c <_Bfree>
 800c53e:	2300      	movs	r3, #0
 800c540:	7033      	strb	r3, [r6, #0]
 800c542:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c544:	3701      	adds	r7, #1
 800c546:	601f      	str	r7, [r3, #0]
 800c548:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	f000 824b 	beq.w	800c9e6 <_dtoa_r+0xb4e>
 800c550:	601e      	str	r6, [r3, #0]
 800c552:	e248      	b.n	800c9e6 <_dtoa_r+0xb4e>
 800c554:	46b8      	mov	r8, r7
 800c556:	4633      	mov	r3, r6
 800c558:	461e      	mov	r6, r3
 800c55a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c55e:	2a39      	cmp	r2, #57	@ 0x39
 800c560:	d106      	bne.n	800c570 <_dtoa_r+0x6d8>
 800c562:	459a      	cmp	sl, r3
 800c564:	d1f8      	bne.n	800c558 <_dtoa_r+0x6c0>
 800c566:	2230      	movs	r2, #48	@ 0x30
 800c568:	f108 0801 	add.w	r8, r8, #1
 800c56c:	f88a 2000 	strb.w	r2, [sl]
 800c570:	781a      	ldrb	r2, [r3, #0]
 800c572:	3201      	adds	r2, #1
 800c574:	701a      	strb	r2, [r3, #0]
 800c576:	e7a0      	b.n	800c4ba <_dtoa_r+0x622>
 800c578:	4b6f      	ldr	r3, [pc, #444]	@ (800c738 <_dtoa_r+0x8a0>)
 800c57a:	2200      	movs	r2, #0
 800c57c:	f7f4 f83c 	bl	80005f8 <__aeabi_dmul>
 800c580:	2200      	movs	r2, #0
 800c582:	2300      	movs	r3, #0
 800c584:	4604      	mov	r4, r0
 800c586:	460d      	mov	r5, r1
 800c588:	f7f4 fa9e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c58c:	2800      	cmp	r0, #0
 800c58e:	d09f      	beq.n	800c4d0 <_dtoa_r+0x638>
 800c590:	e7d1      	b.n	800c536 <_dtoa_r+0x69e>
 800c592:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c594:	2a00      	cmp	r2, #0
 800c596:	f000 80ea 	beq.w	800c76e <_dtoa_r+0x8d6>
 800c59a:	9a07      	ldr	r2, [sp, #28]
 800c59c:	2a01      	cmp	r2, #1
 800c59e:	f300 80cd 	bgt.w	800c73c <_dtoa_r+0x8a4>
 800c5a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c5a4:	2a00      	cmp	r2, #0
 800c5a6:	f000 80c1 	beq.w	800c72c <_dtoa_r+0x894>
 800c5aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c5ae:	9c08      	ldr	r4, [sp, #32]
 800c5b0:	9e00      	ldr	r6, [sp, #0]
 800c5b2:	9a00      	ldr	r2, [sp, #0]
 800c5b4:	441a      	add	r2, r3
 800c5b6:	9200      	str	r2, [sp, #0]
 800c5b8:	9a06      	ldr	r2, [sp, #24]
 800c5ba:	2101      	movs	r1, #1
 800c5bc:	441a      	add	r2, r3
 800c5be:	4648      	mov	r0, r9
 800c5c0:	9206      	str	r2, [sp, #24]
 800c5c2:	f000 fc8f 	bl	800cee4 <__i2b>
 800c5c6:	4605      	mov	r5, r0
 800c5c8:	b166      	cbz	r6, 800c5e4 <_dtoa_r+0x74c>
 800c5ca:	9b06      	ldr	r3, [sp, #24]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	dd09      	ble.n	800c5e4 <_dtoa_r+0x74c>
 800c5d0:	42b3      	cmp	r3, r6
 800c5d2:	9a00      	ldr	r2, [sp, #0]
 800c5d4:	bfa8      	it	ge
 800c5d6:	4633      	movge	r3, r6
 800c5d8:	1ad2      	subs	r2, r2, r3
 800c5da:	9200      	str	r2, [sp, #0]
 800c5dc:	9a06      	ldr	r2, [sp, #24]
 800c5de:	1af6      	subs	r6, r6, r3
 800c5e0:	1ad3      	subs	r3, r2, r3
 800c5e2:	9306      	str	r3, [sp, #24]
 800c5e4:	9b08      	ldr	r3, [sp, #32]
 800c5e6:	b30b      	cbz	r3, 800c62c <_dtoa_r+0x794>
 800c5e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	f000 80c6 	beq.w	800c77c <_dtoa_r+0x8e4>
 800c5f0:	2c00      	cmp	r4, #0
 800c5f2:	f000 80c0 	beq.w	800c776 <_dtoa_r+0x8de>
 800c5f6:	4629      	mov	r1, r5
 800c5f8:	4622      	mov	r2, r4
 800c5fa:	4648      	mov	r0, r9
 800c5fc:	f000 fd2a 	bl	800d054 <__pow5mult>
 800c600:	9a02      	ldr	r2, [sp, #8]
 800c602:	4601      	mov	r1, r0
 800c604:	4605      	mov	r5, r0
 800c606:	4648      	mov	r0, r9
 800c608:	f000 fc82 	bl	800cf10 <__multiply>
 800c60c:	9902      	ldr	r1, [sp, #8]
 800c60e:	4680      	mov	r8, r0
 800c610:	4648      	mov	r0, r9
 800c612:	f000 fbb3 	bl	800cd7c <_Bfree>
 800c616:	9b08      	ldr	r3, [sp, #32]
 800c618:	1b1b      	subs	r3, r3, r4
 800c61a:	9308      	str	r3, [sp, #32]
 800c61c:	f000 80b1 	beq.w	800c782 <_dtoa_r+0x8ea>
 800c620:	9a08      	ldr	r2, [sp, #32]
 800c622:	4641      	mov	r1, r8
 800c624:	4648      	mov	r0, r9
 800c626:	f000 fd15 	bl	800d054 <__pow5mult>
 800c62a:	9002      	str	r0, [sp, #8]
 800c62c:	2101      	movs	r1, #1
 800c62e:	4648      	mov	r0, r9
 800c630:	f000 fc58 	bl	800cee4 <__i2b>
 800c634:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c636:	4604      	mov	r4, r0
 800c638:	2b00      	cmp	r3, #0
 800c63a:	f000 81d8 	beq.w	800c9ee <_dtoa_r+0xb56>
 800c63e:	461a      	mov	r2, r3
 800c640:	4601      	mov	r1, r0
 800c642:	4648      	mov	r0, r9
 800c644:	f000 fd06 	bl	800d054 <__pow5mult>
 800c648:	9b07      	ldr	r3, [sp, #28]
 800c64a:	2b01      	cmp	r3, #1
 800c64c:	4604      	mov	r4, r0
 800c64e:	f300 809f 	bgt.w	800c790 <_dtoa_r+0x8f8>
 800c652:	9b04      	ldr	r3, [sp, #16]
 800c654:	2b00      	cmp	r3, #0
 800c656:	f040 8097 	bne.w	800c788 <_dtoa_r+0x8f0>
 800c65a:	9b05      	ldr	r3, [sp, #20]
 800c65c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c660:	2b00      	cmp	r3, #0
 800c662:	f040 8093 	bne.w	800c78c <_dtoa_r+0x8f4>
 800c666:	9b05      	ldr	r3, [sp, #20]
 800c668:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c66c:	0d1b      	lsrs	r3, r3, #20
 800c66e:	051b      	lsls	r3, r3, #20
 800c670:	b133      	cbz	r3, 800c680 <_dtoa_r+0x7e8>
 800c672:	9b00      	ldr	r3, [sp, #0]
 800c674:	3301      	adds	r3, #1
 800c676:	9300      	str	r3, [sp, #0]
 800c678:	9b06      	ldr	r3, [sp, #24]
 800c67a:	3301      	adds	r3, #1
 800c67c:	9306      	str	r3, [sp, #24]
 800c67e:	2301      	movs	r3, #1
 800c680:	9308      	str	r3, [sp, #32]
 800c682:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c684:	2b00      	cmp	r3, #0
 800c686:	f000 81b8 	beq.w	800c9fa <_dtoa_r+0xb62>
 800c68a:	6923      	ldr	r3, [r4, #16]
 800c68c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c690:	6918      	ldr	r0, [r3, #16]
 800c692:	f000 fbdb 	bl	800ce4c <__hi0bits>
 800c696:	f1c0 0020 	rsb	r0, r0, #32
 800c69a:	9b06      	ldr	r3, [sp, #24]
 800c69c:	4418      	add	r0, r3
 800c69e:	f010 001f 	ands.w	r0, r0, #31
 800c6a2:	f000 8082 	beq.w	800c7aa <_dtoa_r+0x912>
 800c6a6:	f1c0 0320 	rsb	r3, r0, #32
 800c6aa:	2b04      	cmp	r3, #4
 800c6ac:	dd73      	ble.n	800c796 <_dtoa_r+0x8fe>
 800c6ae:	9b00      	ldr	r3, [sp, #0]
 800c6b0:	f1c0 001c 	rsb	r0, r0, #28
 800c6b4:	4403      	add	r3, r0
 800c6b6:	9300      	str	r3, [sp, #0]
 800c6b8:	9b06      	ldr	r3, [sp, #24]
 800c6ba:	4403      	add	r3, r0
 800c6bc:	4406      	add	r6, r0
 800c6be:	9306      	str	r3, [sp, #24]
 800c6c0:	9b00      	ldr	r3, [sp, #0]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	dd05      	ble.n	800c6d2 <_dtoa_r+0x83a>
 800c6c6:	9902      	ldr	r1, [sp, #8]
 800c6c8:	461a      	mov	r2, r3
 800c6ca:	4648      	mov	r0, r9
 800c6cc:	f000 fd1c 	bl	800d108 <__lshift>
 800c6d0:	9002      	str	r0, [sp, #8]
 800c6d2:	9b06      	ldr	r3, [sp, #24]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	dd05      	ble.n	800c6e4 <_dtoa_r+0x84c>
 800c6d8:	4621      	mov	r1, r4
 800c6da:	461a      	mov	r2, r3
 800c6dc:	4648      	mov	r0, r9
 800c6de:	f000 fd13 	bl	800d108 <__lshift>
 800c6e2:	4604      	mov	r4, r0
 800c6e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d061      	beq.n	800c7ae <_dtoa_r+0x916>
 800c6ea:	9802      	ldr	r0, [sp, #8]
 800c6ec:	4621      	mov	r1, r4
 800c6ee:	f000 fd77 	bl	800d1e0 <__mcmp>
 800c6f2:	2800      	cmp	r0, #0
 800c6f4:	da5b      	bge.n	800c7ae <_dtoa_r+0x916>
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	9902      	ldr	r1, [sp, #8]
 800c6fa:	220a      	movs	r2, #10
 800c6fc:	4648      	mov	r0, r9
 800c6fe:	f000 fb5f 	bl	800cdc0 <__multadd>
 800c702:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c704:	9002      	str	r0, [sp, #8]
 800c706:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	f000 8177 	beq.w	800c9fe <_dtoa_r+0xb66>
 800c710:	4629      	mov	r1, r5
 800c712:	2300      	movs	r3, #0
 800c714:	220a      	movs	r2, #10
 800c716:	4648      	mov	r0, r9
 800c718:	f000 fb52 	bl	800cdc0 <__multadd>
 800c71c:	f1bb 0f00 	cmp.w	fp, #0
 800c720:	4605      	mov	r5, r0
 800c722:	dc6f      	bgt.n	800c804 <_dtoa_r+0x96c>
 800c724:	9b07      	ldr	r3, [sp, #28]
 800c726:	2b02      	cmp	r3, #2
 800c728:	dc49      	bgt.n	800c7be <_dtoa_r+0x926>
 800c72a:	e06b      	b.n	800c804 <_dtoa_r+0x96c>
 800c72c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c72e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c732:	e73c      	b.n	800c5ae <_dtoa_r+0x716>
 800c734:	3fe00000 	.word	0x3fe00000
 800c738:	40240000 	.word	0x40240000
 800c73c:	9b03      	ldr	r3, [sp, #12]
 800c73e:	1e5c      	subs	r4, r3, #1
 800c740:	9b08      	ldr	r3, [sp, #32]
 800c742:	42a3      	cmp	r3, r4
 800c744:	db09      	blt.n	800c75a <_dtoa_r+0x8c2>
 800c746:	1b1c      	subs	r4, r3, r4
 800c748:	9b03      	ldr	r3, [sp, #12]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	f6bf af30 	bge.w	800c5b0 <_dtoa_r+0x718>
 800c750:	9b00      	ldr	r3, [sp, #0]
 800c752:	9a03      	ldr	r2, [sp, #12]
 800c754:	1a9e      	subs	r6, r3, r2
 800c756:	2300      	movs	r3, #0
 800c758:	e72b      	b.n	800c5b2 <_dtoa_r+0x71a>
 800c75a:	9b08      	ldr	r3, [sp, #32]
 800c75c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c75e:	9408      	str	r4, [sp, #32]
 800c760:	1ae3      	subs	r3, r4, r3
 800c762:	441a      	add	r2, r3
 800c764:	9e00      	ldr	r6, [sp, #0]
 800c766:	9b03      	ldr	r3, [sp, #12]
 800c768:	920d      	str	r2, [sp, #52]	@ 0x34
 800c76a:	2400      	movs	r4, #0
 800c76c:	e721      	b.n	800c5b2 <_dtoa_r+0x71a>
 800c76e:	9c08      	ldr	r4, [sp, #32]
 800c770:	9e00      	ldr	r6, [sp, #0]
 800c772:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c774:	e728      	b.n	800c5c8 <_dtoa_r+0x730>
 800c776:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c77a:	e751      	b.n	800c620 <_dtoa_r+0x788>
 800c77c:	9a08      	ldr	r2, [sp, #32]
 800c77e:	9902      	ldr	r1, [sp, #8]
 800c780:	e750      	b.n	800c624 <_dtoa_r+0x78c>
 800c782:	f8cd 8008 	str.w	r8, [sp, #8]
 800c786:	e751      	b.n	800c62c <_dtoa_r+0x794>
 800c788:	2300      	movs	r3, #0
 800c78a:	e779      	b.n	800c680 <_dtoa_r+0x7e8>
 800c78c:	9b04      	ldr	r3, [sp, #16]
 800c78e:	e777      	b.n	800c680 <_dtoa_r+0x7e8>
 800c790:	2300      	movs	r3, #0
 800c792:	9308      	str	r3, [sp, #32]
 800c794:	e779      	b.n	800c68a <_dtoa_r+0x7f2>
 800c796:	d093      	beq.n	800c6c0 <_dtoa_r+0x828>
 800c798:	9a00      	ldr	r2, [sp, #0]
 800c79a:	331c      	adds	r3, #28
 800c79c:	441a      	add	r2, r3
 800c79e:	9200      	str	r2, [sp, #0]
 800c7a0:	9a06      	ldr	r2, [sp, #24]
 800c7a2:	441a      	add	r2, r3
 800c7a4:	441e      	add	r6, r3
 800c7a6:	9206      	str	r2, [sp, #24]
 800c7a8:	e78a      	b.n	800c6c0 <_dtoa_r+0x828>
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	e7f4      	b.n	800c798 <_dtoa_r+0x900>
 800c7ae:	9b03      	ldr	r3, [sp, #12]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	46b8      	mov	r8, r7
 800c7b4:	dc20      	bgt.n	800c7f8 <_dtoa_r+0x960>
 800c7b6:	469b      	mov	fp, r3
 800c7b8:	9b07      	ldr	r3, [sp, #28]
 800c7ba:	2b02      	cmp	r3, #2
 800c7bc:	dd1e      	ble.n	800c7fc <_dtoa_r+0x964>
 800c7be:	f1bb 0f00 	cmp.w	fp, #0
 800c7c2:	f47f adb1 	bne.w	800c328 <_dtoa_r+0x490>
 800c7c6:	4621      	mov	r1, r4
 800c7c8:	465b      	mov	r3, fp
 800c7ca:	2205      	movs	r2, #5
 800c7cc:	4648      	mov	r0, r9
 800c7ce:	f000 faf7 	bl	800cdc0 <__multadd>
 800c7d2:	4601      	mov	r1, r0
 800c7d4:	4604      	mov	r4, r0
 800c7d6:	9802      	ldr	r0, [sp, #8]
 800c7d8:	f000 fd02 	bl	800d1e0 <__mcmp>
 800c7dc:	2800      	cmp	r0, #0
 800c7de:	f77f ada3 	ble.w	800c328 <_dtoa_r+0x490>
 800c7e2:	4656      	mov	r6, sl
 800c7e4:	2331      	movs	r3, #49	@ 0x31
 800c7e6:	f806 3b01 	strb.w	r3, [r6], #1
 800c7ea:	f108 0801 	add.w	r8, r8, #1
 800c7ee:	e59f      	b.n	800c330 <_dtoa_r+0x498>
 800c7f0:	9c03      	ldr	r4, [sp, #12]
 800c7f2:	46b8      	mov	r8, r7
 800c7f4:	4625      	mov	r5, r4
 800c7f6:	e7f4      	b.n	800c7e2 <_dtoa_r+0x94a>
 800c7f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c7fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	f000 8101 	beq.w	800ca06 <_dtoa_r+0xb6e>
 800c804:	2e00      	cmp	r6, #0
 800c806:	dd05      	ble.n	800c814 <_dtoa_r+0x97c>
 800c808:	4629      	mov	r1, r5
 800c80a:	4632      	mov	r2, r6
 800c80c:	4648      	mov	r0, r9
 800c80e:	f000 fc7b 	bl	800d108 <__lshift>
 800c812:	4605      	mov	r5, r0
 800c814:	9b08      	ldr	r3, [sp, #32]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d05c      	beq.n	800c8d4 <_dtoa_r+0xa3c>
 800c81a:	6869      	ldr	r1, [r5, #4]
 800c81c:	4648      	mov	r0, r9
 800c81e:	f000 fa6d 	bl	800ccfc <_Balloc>
 800c822:	4606      	mov	r6, r0
 800c824:	b928      	cbnz	r0, 800c832 <_dtoa_r+0x99a>
 800c826:	4b82      	ldr	r3, [pc, #520]	@ (800ca30 <_dtoa_r+0xb98>)
 800c828:	4602      	mov	r2, r0
 800c82a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c82e:	f7ff bb4a 	b.w	800bec6 <_dtoa_r+0x2e>
 800c832:	692a      	ldr	r2, [r5, #16]
 800c834:	3202      	adds	r2, #2
 800c836:	0092      	lsls	r2, r2, #2
 800c838:	f105 010c 	add.w	r1, r5, #12
 800c83c:	300c      	adds	r0, #12
 800c83e:	f7ff fa95 	bl	800bd6c <memcpy>
 800c842:	2201      	movs	r2, #1
 800c844:	4631      	mov	r1, r6
 800c846:	4648      	mov	r0, r9
 800c848:	f000 fc5e 	bl	800d108 <__lshift>
 800c84c:	f10a 0301 	add.w	r3, sl, #1
 800c850:	9300      	str	r3, [sp, #0]
 800c852:	eb0a 030b 	add.w	r3, sl, fp
 800c856:	9308      	str	r3, [sp, #32]
 800c858:	9b04      	ldr	r3, [sp, #16]
 800c85a:	f003 0301 	and.w	r3, r3, #1
 800c85e:	462f      	mov	r7, r5
 800c860:	9306      	str	r3, [sp, #24]
 800c862:	4605      	mov	r5, r0
 800c864:	9b00      	ldr	r3, [sp, #0]
 800c866:	9802      	ldr	r0, [sp, #8]
 800c868:	4621      	mov	r1, r4
 800c86a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800c86e:	f7ff fa8b 	bl	800bd88 <quorem>
 800c872:	4603      	mov	r3, r0
 800c874:	3330      	adds	r3, #48	@ 0x30
 800c876:	9003      	str	r0, [sp, #12]
 800c878:	4639      	mov	r1, r7
 800c87a:	9802      	ldr	r0, [sp, #8]
 800c87c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c87e:	f000 fcaf 	bl	800d1e0 <__mcmp>
 800c882:	462a      	mov	r2, r5
 800c884:	9004      	str	r0, [sp, #16]
 800c886:	4621      	mov	r1, r4
 800c888:	4648      	mov	r0, r9
 800c88a:	f000 fcc5 	bl	800d218 <__mdiff>
 800c88e:	68c2      	ldr	r2, [r0, #12]
 800c890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c892:	4606      	mov	r6, r0
 800c894:	bb02      	cbnz	r2, 800c8d8 <_dtoa_r+0xa40>
 800c896:	4601      	mov	r1, r0
 800c898:	9802      	ldr	r0, [sp, #8]
 800c89a:	f000 fca1 	bl	800d1e0 <__mcmp>
 800c89e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8a0:	4602      	mov	r2, r0
 800c8a2:	4631      	mov	r1, r6
 800c8a4:	4648      	mov	r0, r9
 800c8a6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c8a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8aa:	f000 fa67 	bl	800cd7c <_Bfree>
 800c8ae:	9b07      	ldr	r3, [sp, #28]
 800c8b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c8b2:	9e00      	ldr	r6, [sp, #0]
 800c8b4:	ea42 0103 	orr.w	r1, r2, r3
 800c8b8:	9b06      	ldr	r3, [sp, #24]
 800c8ba:	4319      	orrs	r1, r3
 800c8bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8be:	d10d      	bne.n	800c8dc <_dtoa_r+0xa44>
 800c8c0:	2b39      	cmp	r3, #57	@ 0x39
 800c8c2:	d027      	beq.n	800c914 <_dtoa_r+0xa7c>
 800c8c4:	9a04      	ldr	r2, [sp, #16]
 800c8c6:	2a00      	cmp	r2, #0
 800c8c8:	dd01      	ble.n	800c8ce <_dtoa_r+0xa36>
 800c8ca:	9b03      	ldr	r3, [sp, #12]
 800c8cc:	3331      	adds	r3, #49	@ 0x31
 800c8ce:	f88b 3000 	strb.w	r3, [fp]
 800c8d2:	e52e      	b.n	800c332 <_dtoa_r+0x49a>
 800c8d4:	4628      	mov	r0, r5
 800c8d6:	e7b9      	b.n	800c84c <_dtoa_r+0x9b4>
 800c8d8:	2201      	movs	r2, #1
 800c8da:	e7e2      	b.n	800c8a2 <_dtoa_r+0xa0a>
 800c8dc:	9904      	ldr	r1, [sp, #16]
 800c8de:	2900      	cmp	r1, #0
 800c8e0:	db04      	blt.n	800c8ec <_dtoa_r+0xa54>
 800c8e2:	9807      	ldr	r0, [sp, #28]
 800c8e4:	4301      	orrs	r1, r0
 800c8e6:	9806      	ldr	r0, [sp, #24]
 800c8e8:	4301      	orrs	r1, r0
 800c8ea:	d120      	bne.n	800c92e <_dtoa_r+0xa96>
 800c8ec:	2a00      	cmp	r2, #0
 800c8ee:	ddee      	ble.n	800c8ce <_dtoa_r+0xa36>
 800c8f0:	9902      	ldr	r1, [sp, #8]
 800c8f2:	9300      	str	r3, [sp, #0]
 800c8f4:	2201      	movs	r2, #1
 800c8f6:	4648      	mov	r0, r9
 800c8f8:	f000 fc06 	bl	800d108 <__lshift>
 800c8fc:	4621      	mov	r1, r4
 800c8fe:	9002      	str	r0, [sp, #8]
 800c900:	f000 fc6e 	bl	800d1e0 <__mcmp>
 800c904:	2800      	cmp	r0, #0
 800c906:	9b00      	ldr	r3, [sp, #0]
 800c908:	dc02      	bgt.n	800c910 <_dtoa_r+0xa78>
 800c90a:	d1e0      	bne.n	800c8ce <_dtoa_r+0xa36>
 800c90c:	07da      	lsls	r2, r3, #31
 800c90e:	d5de      	bpl.n	800c8ce <_dtoa_r+0xa36>
 800c910:	2b39      	cmp	r3, #57	@ 0x39
 800c912:	d1da      	bne.n	800c8ca <_dtoa_r+0xa32>
 800c914:	2339      	movs	r3, #57	@ 0x39
 800c916:	f88b 3000 	strb.w	r3, [fp]
 800c91a:	4633      	mov	r3, r6
 800c91c:	461e      	mov	r6, r3
 800c91e:	3b01      	subs	r3, #1
 800c920:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c924:	2a39      	cmp	r2, #57	@ 0x39
 800c926:	d04e      	beq.n	800c9c6 <_dtoa_r+0xb2e>
 800c928:	3201      	adds	r2, #1
 800c92a:	701a      	strb	r2, [r3, #0]
 800c92c:	e501      	b.n	800c332 <_dtoa_r+0x49a>
 800c92e:	2a00      	cmp	r2, #0
 800c930:	dd03      	ble.n	800c93a <_dtoa_r+0xaa2>
 800c932:	2b39      	cmp	r3, #57	@ 0x39
 800c934:	d0ee      	beq.n	800c914 <_dtoa_r+0xa7c>
 800c936:	3301      	adds	r3, #1
 800c938:	e7c9      	b.n	800c8ce <_dtoa_r+0xa36>
 800c93a:	9a00      	ldr	r2, [sp, #0]
 800c93c:	9908      	ldr	r1, [sp, #32]
 800c93e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c942:	428a      	cmp	r2, r1
 800c944:	d028      	beq.n	800c998 <_dtoa_r+0xb00>
 800c946:	9902      	ldr	r1, [sp, #8]
 800c948:	2300      	movs	r3, #0
 800c94a:	220a      	movs	r2, #10
 800c94c:	4648      	mov	r0, r9
 800c94e:	f000 fa37 	bl	800cdc0 <__multadd>
 800c952:	42af      	cmp	r7, r5
 800c954:	9002      	str	r0, [sp, #8]
 800c956:	f04f 0300 	mov.w	r3, #0
 800c95a:	f04f 020a 	mov.w	r2, #10
 800c95e:	4639      	mov	r1, r7
 800c960:	4648      	mov	r0, r9
 800c962:	d107      	bne.n	800c974 <_dtoa_r+0xadc>
 800c964:	f000 fa2c 	bl	800cdc0 <__multadd>
 800c968:	4607      	mov	r7, r0
 800c96a:	4605      	mov	r5, r0
 800c96c:	9b00      	ldr	r3, [sp, #0]
 800c96e:	3301      	adds	r3, #1
 800c970:	9300      	str	r3, [sp, #0]
 800c972:	e777      	b.n	800c864 <_dtoa_r+0x9cc>
 800c974:	f000 fa24 	bl	800cdc0 <__multadd>
 800c978:	4629      	mov	r1, r5
 800c97a:	4607      	mov	r7, r0
 800c97c:	2300      	movs	r3, #0
 800c97e:	220a      	movs	r2, #10
 800c980:	4648      	mov	r0, r9
 800c982:	f000 fa1d 	bl	800cdc0 <__multadd>
 800c986:	4605      	mov	r5, r0
 800c988:	e7f0      	b.n	800c96c <_dtoa_r+0xad4>
 800c98a:	f1bb 0f00 	cmp.w	fp, #0
 800c98e:	bfcc      	ite	gt
 800c990:	465e      	movgt	r6, fp
 800c992:	2601      	movle	r6, #1
 800c994:	4456      	add	r6, sl
 800c996:	2700      	movs	r7, #0
 800c998:	9902      	ldr	r1, [sp, #8]
 800c99a:	9300      	str	r3, [sp, #0]
 800c99c:	2201      	movs	r2, #1
 800c99e:	4648      	mov	r0, r9
 800c9a0:	f000 fbb2 	bl	800d108 <__lshift>
 800c9a4:	4621      	mov	r1, r4
 800c9a6:	9002      	str	r0, [sp, #8]
 800c9a8:	f000 fc1a 	bl	800d1e0 <__mcmp>
 800c9ac:	2800      	cmp	r0, #0
 800c9ae:	dcb4      	bgt.n	800c91a <_dtoa_r+0xa82>
 800c9b0:	d102      	bne.n	800c9b8 <_dtoa_r+0xb20>
 800c9b2:	9b00      	ldr	r3, [sp, #0]
 800c9b4:	07db      	lsls	r3, r3, #31
 800c9b6:	d4b0      	bmi.n	800c91a <_dtoa_r+0xa82>
 800c9b8:	4633      	mov	r3, r6
 800c9ba:	461e      	mov	r6, r3
 800c9bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c9c0:	2a30      	cmp	r2, #48	@ 0x30
 800c9c2:	d0fa      	beq.n	800c9ba <_dtoa_r+0xb22>
 800c9c4:	e4b5      	b.n	800c332 <_dtoa_r+0x49a>
 800c9c6:	459a      	cmp	sl, r3
 800c9c8:	d1a8      	bne.n	800c91c <_dtoa_r+0xa84>
 800c9ca:	2331      	movs	r3, #49	@ 0x31
 800c9cc:	f108 0801 	add.w	r8, r8, #1
 800c9d0:	f88a 3000 	strb.w	r3, [sl]
 800c9d4:	e4ad      	b.n	800c332 <_dtoa_r+0x49a>
 800c9d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c9d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ca34 <_dtoa_r+0xb9c>
 800c9dc:	b11b      	cbz	r3, 800c9e6 <_dtoa_r+0xb4e>
 800c9de:	f10a 0308 	add.w	r3, sl, #8
 800c9e2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c9e4:	6013      	str	r3, [r2, #0]
 800c9e6:	4650      	mov	r0, sl
 800c9e8:	b017      	add	sp, #92	@ 0x5c
 800c9ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9ee:	9b07      	ldr	r3, [sp, #28]
 800c9f0:	2b01      	cmp	r3, #1
 800c9f2:	f77f ae2e 	ble.w	800c652 <_dtoa_r+0x7ba>
 800c9f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c9f8:	9308      	str	r3, [sp, #32]
 800c9fa:	2001      	movs	r0, #1
 800c9fc:	e64d      	b.n	800c69a <_dtoa_r+0x802>
 800c9fe:	f1bb 0f00 	cmp.w	fp, #0
 800ca02:	f77f aed9 	ble.w	800c7b8 <_dtoa_r+0x920>
 800ca06:	4656      	mov	r6, sl
 800ca08:	9802      	ldr	r0, [sp, #8]
 800ca0a:	4621      	mov	r1, r4
 800ca0c:	f7ff f9bc 	bl	800bd88 <quorem>
 800ca10:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ca14:	f806 3b01 	strb.w	r3, [r6], #1
 800ca18:	eba6 020a 	sub.w	r2, r6, sl
 800ca1c:	4593      	cmp	fp, r2
 800ca1e:	ddb4      	ble.n	800c98a <_dtoa_r+0xaf2>
 800ca20:	9902      	ldr	r1, [sp, #8]
 800ca22:	2300      	movs	r3, #0
 800ca24:	220a      	movs	r2, #10
 800ca26:	4648      	mov	r0, r9
 800ca28:	f000 f9ca 	bl	800cdc0 <__multadd>
 800ca2c:	9002      	str	r0, [sp, #8]
 800ca2e:	e7eb      	b.n	800ca08 <_dtoa_r+0xb70>
 800ca30:	0800e930 	.word	0x0800e930
 800ca34:	0800e8b4 	.word	0x0800e8b4

0800ca38 <malloc>:
 800ca38:	4b02      	ldr	r3, [pc, #8]	@ (800ca44 <malloc+0xc>)
 800ca3a:	4601      	mov	r1, r0
 800ca3c:	6818      	ldr	r0, [r3, #0]
 800ca3e:	f000 b825 	b.w	800ca8c <_malloc_r>
 800ca42:	bf00      	nop
 800ca44:	20000028 	.word	0x20000028

0800ca48 <sbrk_aligned>:
 800ca48:	b570      	push	{r4, r5, r6, lr}
 800ca4a:	4e0f      	ldr	r6, [pc, #60]	@ (800ca88 <sbrk_aligned+0x40>)
 800ca4c:	460c      	mov	r4, r1
 800ca4e:	6831      	ldr	r1, [r6, #0]
 800ca50:	4605      	mov	r5, r0
 800ca52:	b911      	cbnz	r1, 800ca5a <sbrk_aligned+0x12>
 800ca54:	f000 fd34 	bl	800d4c0 <_sbrk_r>
 800ca58:	6030      	str	r0, [r6, #0]
 800ca5a:	4621      	mov	r1, r4
 800ca5c:	4628      	mov	r0, r5
 800ca5e:	f000 fd2f 	bl	800d4c0 <_sbrk_r>
 800ca62:	1c43      	adds	r3, r0, #1
 800ca64:	d103      	bne.n	800ca6e <sbrk_aligned+0x26>
 800ca66:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ca6a:	4620      	mov	r0, r4
 800ca6c:	bd70      	pop	{r4, r5, r6, pc}
 800ca6e:	1cc4      	adds	r4, r0, #3
 800ca70:	f024 0403 	bic.w	r4, r4, #3
 800ca74:	42a0      	cmp	r0, r4
 800ca76:	d0f8      	beq.n	800ca6a <sbrk_aligned+0x22>
 800ca78:	1a21      	subs	r1, r4, r0
 800ca7a:	4628      	mov	r0, r5
 800ca7c:	f000 fd20 	bl	800d4c0 <_sbrk_r>
 800ca80:	3001      	adds	r0, #1
 800ca82:	d1f2      	bne.n	800ca6a <sbrk_aligned+0x22>
 800ca84:	e7ef      	b.n	800ca66 <sbrk_aligned+0x1e>
 800ca86:	bf00      	nop
 800ca88:	200053fc 	.word	0x200053fc

0800ca8c <_malloc_r>:
 800ca8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca90:	1ccd      	adds	r5, r1, #3
 800ca92:	f025 0503 	bic.w	r5, r5, #3
 800ca96:	3508      	adds	r5, #8
 800ca98:	2d0c      	cmp	r5, #12
 800ca9a:	bf38      	it	cc
 800ca9c:	250c      	movcc	r5, #12
 800ca9e:	2d00      	cmp	r5, #0
 800caa0:	4606      	mov	r6, r0
 800caa2:	db01      	blt.n	800caa8 <_malloc_r+0x1c>
 800caa4:	42a9      	cmp	r1, r5
 800caa6:	d904      	bls.n	800cab2 <_malloc_r+0x26>
 800caa8:	230c      	movs	r3, #12
 800caaa:	6033      	str	r3, [r6, #0]
 800caac:	2000      	movs	r0, #0
 800caae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cab2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cb88 <_malloc_r+0xfc>
 800cab6:	f000 f915 	bl	800cce4 <__malloc_lock>
 800caba:	f8d8 3000 	ldr.w	r3, [r8]
 800cabe:	461c      	mov	r4, r3
 800cac0:	bb44      	cbnz	r4, 800cb14 <_malloc_r+0x88>
 800cac2:	4629      	mov	r1, r5
 800cac4:	4630      	mov	r0, r6
 800cac6:	f7ff ffbf 	bl	800ca48 <sbrk_aligned>
 800caca:	1c43      	adds	r3, r0, #1
 800cacc:	4604      	mov	r4, r0
 800cace:	d158      	bne.n	800cb82 <_malloc_r+0xf6>
 800cad0:	f8d8 4000 	ldr.w	r4, [r8]
 800cad4:	4627      	mov	r7, r4
 800cad6:	2f00      	cmp	r7, #0
 800cad8:	d143      	bne.n	800cb62 <_malloc_r+0xd6>
 800cada:	2c00      	cmp	r4, #0
 800cadc:	d04b      	beq.n	800cb76 <_malloc_r+0xea>
 800cade:	6823      	ldr	r3, [r4, #0]
 800cae0:	4639      	mov	r1, r7
 800cae2:	4630      	mov	r0, r6
 800cae4:	eb04 0903 	add.w	r9, r4, r3
 800cae8:	f000 fcea 	bl	800d4c0 <_sbrk_r>
 800caec:	4581      	cmp	r9, r0
 800caee:	d142      	bne.n	800cb76 <_malloc_r+0xea>
 800caf0:	6821      	ldr	r1, [r4, #0]
 800caf2:	1a6d      	subs	r5, r5, r1
 800caf4:	4629      	mov	r1, r5
 800caf6:	4630      	mov	r0, r6
 800caf8:	f7ff ffa6 	bl	800ca48 <sbrk_aligned>
 800cafc:	3001      	adds	r0, #1
 800cafe:	d03a      	beq.n	800cb76 <_malloc_r+0xea>
 800cb00:	6823      	ldr	r3, [r4, #0]
 800cb02:	442b      	add	r3, r5
 800cb04:	6023      	str	r3, [r4, #0]
 800cb06:	f8d8 3000 	ldr.w	r3, [r8]
 800cb0a:	685a      	ldr	r2, [r3, #4]
 800cb0c:	bb62      	cbnz	r2, 800cb68 <_malloc_r+0xdc>
 800cb0e:	f8c8 7000 	str.w	r7, [r8]
 800cb12:	e00f      	b.n	800cb34 <_malloc_r+0xa8>
 800cb14:	6822      	ldr	r2, [r4, #0]
 800cb16:	1b52      	subs	r2, r2, r5
 800cb18:	d420      	bmi.n	800cb5c <_malloc_r+0xd0>
 800cb1a:	2a0b      	cmp	r2, #11
 800cb1c:	d917      	bls.n	800cb4e <_malloc_r+0xc2>
 800cb1e:	1961      	adds	r1, r4, r5
 800cb20:	42a3      	cmp	r3, r4
 800cb22:	6025      	str	r5, [r4, #0]
 800cb24:	bf18      	it	ne
 800cb26:	6059      	strne	r1, [r3, #4]
 800cb28:	6863      	ldr	r3, [r4, #4]
 800cb2a:	bf08      	it	eq
 800cb2c:	f8c8 1000 	streq.w	r1, [r8]
 800cb30:	5162      	str	r2, [r4, r5]
 800cb32:	604b      	str	r3, [r1, #4]
 800cb34:	4630      	mov	r0, r6
 800cb36:	f000 f8db 	bl	800ccf0 <__malloc_unlock>
 800cb3a:	f104 000b 	add.w	r0, r4, #11
 800cb3e:	1d23      	adds	r3, r4, #4
 800cb40:	f020 0007 	bic.w	r0, r0, #7
 800cb44:	1ac2      	subs	r2, r0, r3
 800cb46:	bf1c      	itt	ne
 800cb48:	1a1b      	subne	r3, r3, r0
 800cb4a:	50a3      	strne	r3, [r4, r2]
 800cb4c:	e7af      	b.n	800caae <_malloc_r+0x22>
 800cb4e:	6862      	ldr	r2, [r4, #4]
 800cb50:	42a3      	cmp	r3, r4
 800cb52:	bf0c      	ite	eq
 800cb54:	f8c8 2000 	streq.w	r2, [r8]
 800cb58:	605a      	strne	r2, [r3, #4]
 800cb5a:	e7eb      	b.n	800cb34 <_malloc_r+0xa8>
 800cb5c:	4623      	mov	r3, r4
 800cb5e:	6864      	ldr	r4, [r4, #4]
 800cb60:	e7ae      	b.n	800cac0 <_malloc_r+0x34>
 800cb62:	463c      	mov	r4, r7
 800cb64:	687f      	ldr	r7, [r7, #4]
 800cb66:	e7b6      	b.n	800cad6 <_malloc_r+0x4a>
 800cb68:	461a      	mov	r2, r3
 800cb6a:	685b      	ldr	r3, [r3, #4]
 800cb6c:	42a3      	cmp	r3, r4
 800cb6e:	d1fb      	bne.n	800cb68 <_malloc_r+0xdc>
 800cb70:	2300      	movs	r3, #0
 800cb72:	6053      	str	r3, [r2, #4]
 800cb74:	e7de      	b.n	800cb34 <_malloc_r+0xa8>
 800cb76:	230c      	movs	r3, #12
 800cb78:	6033      	str	r3, [r6, #0]
 800cb7a:	4630      	mov	r0, r6
 800cb7c:	f000 f8b8 	bl	800ccf0 <__malloc_unlock>
 800cb80:	e794      	b.n	800caac <_malloc_r+0x20>
 800cb82:	6005      	str	r5, [r0, #0]
 800cb84:	e7d6      	b.n	800cb34 <_malloc_r+0xa8>
 800cb86:	bf00      	nop
 800cb88:	20005400 	.word	0x20005400

0800cb8c <__sflush_r>:
 800cb8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cb90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb94:	0716      	lsls	r6, r2, #28
 800cb96:	4605      	mov	r5, r0
 800cb98:	460c      	mov	r4, r1
 800cb9a:	d454      	bmi.n	800cc46 <__sflush_r+0xba>
 800cb9c:	684b      	ldr	r3, [r1, #4]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	dc02      	bgt.n	800cba8 <__sflush_r+0x1c>
 800cba2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	dd48      	ble.n	800cc3a <__sflush_r+0xae>
 800cba8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cbaa:	2e00      	cmp	r6, #0
 800cbac:	d045      	beq.n	800cc3a <__sflush_r+0xae>
 800cbae:	2300      	movs	r3, #0
 800cbb0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cbb4:	682f      	ldr	r7, [r5, #0]
 800cbb6:	6a21      	ldr	r1, [r4, #32]
 800cbb8:	602b      	str	r3, [r5, #0]
 800cbba:	d030      	beq.n	800cc1e <__sflush_r+0x92>
 800cbbc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cbbe:	89a3      	ldrh	r3, [r4, #12]
 800cbc0:	0759      	lsls	r1, r3, #29
 800cbc2:	d505      	bpl.n	800cbd0 <__sflush_r+0x44>
 800cbc4:	6863      	ldr	r3, [r4, #4]
 800cbc6:	1ad2      	subs	r2, r2, r3
 800cbc8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cbca:	b10b      	cbz	r3, 800cbd0 <__sflush_r+0x44>
 800cbcc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cbce:	1ad2      	subs	r2, r2, r3
 800cbd0:	2300      	movs	r3, #0
 800cbd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cbd4:	6a21      	ldr	r1, [r4, #32]
 800cbd6:	4628      	mov	r0, r5
 800cbd8:	47b0      	blx	r6
 800cbda:	1c43      	adds	r3, r0, #1
 800cbdc:	89a3      	ldrh	r3, [r4, #12]
 800cbde:	d106      	bne.n	800cbee <__sflush_r+0x62>
 800cbe0:	6829      	ldr	r1, [r5, #0]
 800cbe2:	291d      	cmp	r1, #29
 800cbe4:	d82b      	bhi.n	800cc3e <__sflush_r+0xb2>
 800cbe6:	4a2a      	ldr	r2, [pc, #168]	@ (800cc90 <__sflush_r+0x104>)
 800cbe8:	40ca      	lsrs	r2, r1
 800cbea:	07d6      	lsls	r6, r2, #31
 800cbec:	d527      	bpl.n	800cc3e <__sflush_r+0xb2>
 800cbee:	2200      	movs	r2, #0
 800cbf0:	6062      	str	r2, [r4, #4]
 800cbf2:	04d9      	lsls	r1, r3, #19
 800cbf4:	6922      	ldr	r2, [r4, #16]
 800cbf6:	6022      	str	r2, [r4, #0]
 800cbf8:	d504      	bpl.n	800cc04 <__sflush_r+0x78>
 800cbfa:	1c42      	adds	r2, r0, #1
 800cbfc:	d101      	bne.n	800cc02 <__sflush_r+0x76>
 800cbfe:	682b      	ldr	r3, [r5, #0]
 800cc00:	b903      	cbnz	r3, 800cc04 <__sflush_r+0x78>
 800cc02:	6560      	str	r0, [r4, #84]	@ 0x54
 800cc04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cc06:	602f      	str	r7, [r5, #0]
 800cc08:	b1b9      	cbz	r1, 800cc3a <__sflush_r+0xae>
 800cc0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cc0e:	4299      	cmp	r1, r3
 800cc10:	d002      	beq.n	800cc18 <__sflush_r+0x8c>
 800cc12:	4628      	mov	r0, r5
 800cc14:	f000 fcb8 	bl	800d588 <_free_r>
 800cc18:	2300      	movs	r3, #0
 800cc1a:	6363      	str	r3, [r4, #52]	@ 0x34
 800cc1c:	e00d      	b.n	800cc3a <__sflush_r+0xae>
 800cc1e:	2301      	movs	r3, #1
 800cc20:	4628      	mov	r0, r5
 800cc22:	47b0      	blx	r6
 800cc24:	4602      	mov	r2, r0
 800cc26:	1c50      	adds	r0, r2, #1
 800cc28:	d1c9      	bne.n	800cbbe <__sflush_r+0x32>
 800cc2a:	682b      	ldr	r3, [r5, #0]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d0c6      	beq.n	800cbbe <__sflush_r+0x32>
 800cc30:	2b1d      	cmp	r3, #29
 800cc32:	d001      	beq.n	800cc38 <__sflush_r+0xac>
 800cc34:	2b16      	cmp	r3, #22
 800cc36:	d11e      	bne.n	800cc76 <__sflush_r+0xea>
 800cc38:	602f      	str	r7, [r5, #0]
 800cc3a:	2000      	movs	r0, #0
 800cc3c:	e022      	b.n	800cc84 <__sflush_r+0xf8>
 800cc3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc42:	b21b      	sxth	r3, r3
 800cc44:	e01b      	b.n	800cc7e <__sflush_r+0xf2>
 800cc46:	690f      	ldr	r7, [r1, #16]
 800cc48:	2f00      	cmp	r7, #0
 800cc4a:	d0f6      	beq.n	800cc3a <__sflush_r+0xae>
 800cc4c:	0793      	lsls	r3, r2, #30
 800cc4e:	680e      	ldr	r6, [r1, #0]
 800cc50:	bf08      	it	eq
 800cc52:	694b      	ldreq	r3, [r1, #20]
 800cc54:	600f      	str	r7, [r1, #0]
 800cc56:	bf18      	it	ne
 800cc58:	2300      	movne	r3, #0
 800cc5a:	eba6 0807 	sub.w	r8, r6, r7
 800cc5e:	608b      	str	r3, [r1, #8]
 800cc60:	f1b8 0f00 	cmp.w	r8, #0
 800cc64:	dde9      	ble.n	800cc3a <__sflush_r+0xae>
 800cc66:	6a21      	ldr	r1, [r4, #32]
 800cc68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cc6a:	4643      	mov	r3, r8
 800cc6c:	463a      	mov	r2, r7
 800cc6e:	4628      	mov	r0, r5
 800cc70:	47b0      	blx	r6
 800cc72:	2800      	cmp	r0, #0
 800cc74:	dc08      	bgt.n	800cc88 <__sflush_r+0xfc>
 800cc76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc7e:	81a3      	strh	r3, [r4, #12]
 800cc80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cc84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc88:	4407      	add	r7, r0
 800cc8a:	eba8 0800 	sub.w	r8, r8, r0
 800cc8e:	e7e7      	b.n	800cc60 <__sflush_r+0xd4>
 800cc90:	20400001 	.word	0x20400001

0800cc94 <_fflush_r>:
 800cc94:	b538      	push	{r3, r4, r5, lr}
 800cc96:	690b      	ldr	r3, [r1, #16]
 800cc98:	4605      	mov	r5, r0
 800cc9a:	460c      	mov	r4, r1
 800cc9c:	b913      	cbnz	r3, 800cca4 <_fflush_r+0x10>
 800cc9e:	2500      	movs	r5, #0
 800cca0:	4628      	mov	r0, r5
 800cca2:	bd38      	pop	{r3, r4, r5, pc}
 800cca4:	b118      	cbz	r0, 800ccae <_fflush_r+0x1a>
 800cca6:	6a03      	ldr	r3, [r0, #32]
 800cca8:	b90b      	cbnz	r3, 800ccae <_fflush_r+0x1a>
 800ccaa:	f7fe ffef 	bl	800bc8c <__sinit>
 800ccae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d0f3      	beq.n	800cc9e <_fflush_r+0xa>
 800ccb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ccb8:	07d0      	lsls	r0, r2, #31
 800ccba:	d404      	bmi.n	800ccc6 <_fflush_r+0x32>
 800ccbc:	0599      	lsls	r1, r3, #22
 800ccbe:	d402      	bmi.n	800ccc6 <_fflush_r+0x32>
 800ccc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ccc2:	f7ff f84c 	bl	800bd5e <__retarget_lock_acquire_recursive>
 800ccc6:	4628      	mov	r0, r5
 800ccc8:	4621      	mov	r1, r4
 800ccca:	f7ff ff5f 	bl	800cb8c <__sflush_r>
 800ccce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ccd0:	07da      	lsls	r2, r3, #31
 800ccd2:	4605      	mov	r5, r0
 800ccd4:	d4e4      	bmi.n	800cca0 <_fflush_r+0xc>
 800ccd6:	89a3      	ldrh	r3, [r4, #12]
 800ccd8:	059b      	lsls	r3, r3, #22
 800ccda:	d4e1      	bmi.n	800cca0 <_fflush_r+0xc>
 800ccdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ccde:	f7ff f83f 	bl	800bd60 <__retarget_lock_release_recursive>
 800cce2:	e7dd      	b.n	800cca0 <_fflush_r+0xc>

0800cce4 <__malloc_lock>:
 800cce4:	4801      	ldr	r0, [pc, #4]	@ (800ccec <__malloc_lock+0x8>)
 800cce6:	f7ff b83a 	b.w	800bd5e <__retarget_lock_acquire_recursive>
 800ccea:	bf00      	nop
 800ccec:	200053f8 	.word	0x200053f8

0800ccf0 <__malloc_unlock>:
 800ccf0:	4801      	ldr	r0, [pc, #4]	@ (800ccf8 <__malloc_unlock+0x8>)
 800ccf2:	f7ff b835 	b.w	800bd60 <__retarget_lock_release_recursive>
 800ccf6:	bf00      	nop
 800ccf8:	200053f8 	.word	0x200053f8

0800ccfc <_Balloc>:
 800ccfc:	b570      	push	{r4, r5, r6, lr}
 800ccfe:	69c6      	ldr	r6, [r0, #28]
 800cd00:	4604      	mov	r4, r0
 800cd02:	460d      	mov	r5, r1
 800cd04:	b976      	cbnz	r6, 800cd24 <_Balloc+0x28>
 800cd06:	2010      	movs	r0, #16
 800cd08:	f7ff fe96 	bl	800ca38 <malloc>
 800cd0c:	4602      	mov	r2, r0
 800cd0e:	61e0      	str	r0, [r4, #28]
 800cd10:	b920      	cbnz	r0, 800cd1c <_Balloc+0x20>
 800cd12:	4b18      	ldr	r3, [pc, #96]	@ (800cd74 <_Balloc+0x78>)
 800cd14:	4818      	ldr	r0, [pc, #96]	@ (800cd78 <_Balloc+0x7c>)
 800cd16:	216b      	movs	r1, #107	@ 0x6b
 800cd18:	f000 fc04 	bl	800d524 <__assert_func>
 800cd1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd20:	6006      	str	r6, [r0, #0]
 800cd22:	60c6      	str	r6, [r0, #12]
 800cd24:	69e6      	ldr	r6, [r4, #28]
 800cd26:	68f3      	ldr	r3, [r6, #12]
 800cd28:	b183      	cbz	r3, 800cd4c <_Balloc+0x50>
 800cd2a:	69e3      	ldr	r3, [r4, #28]
 800cd2c:	68db      	ldr	r3, [r3, #12]
 800cd2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cd32:	b9b8      	cbnz	r0, 800cd64 <_Balloc+0x68>
 800cd34:	2101      	movs	r1, #1
 800cd36:	fa01 f605 	lsl.w	r6, r1, r5
 800cd3a:	1d72      	adds	r2, r6, #5
 800cd3c:	0092      	lsls	r2, r2, #2
 800cd3e:	4620      	mov	r0, r4
 800cd40:	f000 fc0e 	bl	800d560 <_calloc_r>
 800cd44:	b160      	cbz	r0, 800cd60 <_Balloc+0x64>
 800cd46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cd4a:	e00e      	b.n	800cd6a <_Balloc+0x6e>
 800cd4c:	2221      	movs	r2, #33	@ 0x21
 800cd4e:	2104      	movs	r1, #4
 800cd50:	4620      	mov	r0, r4
 800cd52:	f000 fc05 	bl	800d560 <_calloc_r>
 800cd56:	69e3      	ldr	r3, [r4, #28]
 800cd58:	60f0      	str	r0, [r6, #12]
 800cd5a:	68db      	ldr	r3, [r3, #12]
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d1e4      	bne.n	800cd2a <_Balloc+0x2e>
 800cd60:	2000      	movs	r0, #0
 800cd62:	bd70      	pop	{r4, r5, r6, pc}
 800cd64:	6802      	ldr	r2, [r0, #0]
 800cd66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cd70:	e7f7      	b.n	800cd62 <_Balloc+0x66>
 800cd72:	bf00      	nop
 800cd74:	0800e8c1 	.word	0x0800e8c1
 800cd78:	0800e941 	.word	0x0800e941

0800cd7c <_Bfree>:
 800cd7c:	b570      	push	{r4, r5, r6, lr}
 800cd7e:	69c6      	ldr	r6, [r0, #28]
 800cd80:	4605      	mov	r5, r0
 800cd82:	460c      	mov	r4, r1
 800cd84:	b976      	cbnz	r6, 800cda4 <_Bfree+0x28>
 800cd86:	2010      	movs	r0, #16
 800cd88:	f7ff fe56 	bl	800ca38 <malloc>
 800cd8c:	4602      	mov	r2, r0
 800cd8e:	61e8      	str	r0, [r5, #28]
 800cd90:	b920      	cbnz	r0, 800cd9c <_Bfree+0x20>
 800cd92:	4b09      	ldr	r3, [pc, #36]	@ (800cdb8 <_Bfree+0x3c>)
 800cd94:	4809      	ldr	r0, [pc, #36]	@ (800cdbc <_Bfree+0x40>)
 800cd96:	218f      	movs	r1, #143	@ 0x8f
 800cd98:	f000 fbc4 	bl	800d524 <__assert_func>
 800cd9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cda0:	6006      	str	r6, [r0, #0]
 800cda2:	60c6      	str	r6, [r0, #12]
 800cda4:	b13c      	cbz	r4, 800cdb6 <_Bfree+0x3a>
 800cda6:	69eb      	ldr	r3, [r5, #28]
 800cda8:	6862      	ldr	r2, [r4, #4]
 800cdaa:	68db      	ldr	r3, [r3, #12]
 800cdac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cdb0:	6021      	str	r1, [r4, #0]
 800cdb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cdb6:	bd70      	pop	{r4, r5, r6, pc}
 800cdb8:	0800e8c1 	.word	0x0800e8c1
 800cdbc:	0800e941 	.word	0x0800e941

0800cdc0 <__multadd>:
 800cdc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdc4:	690d      	ldr	r5, [r1, #16]
 800cdc6:	4607      	mov	r7, r0
 800cdc8:	460c      	mov	r4, r1
 800cdca:	461e      	mov	r6, r3
 800cdcc:	f101 0c14 	add.w	ip, r1, #20
 800cdd0:	2000      	movs	r0, #0
 800cdd2:	f8dc 3000 	ldr.w	r3, [ip]
 800cdd6:	b299      	uxth	r1, r3
 800cdd8:	fb02 6101 	mla	r1, r2, r1, r6
 800cddc:	0c1e      	lsrs	r6, r3, #16
 800cdde:	0c0b      	lsrs	r3, r1, #16
 800cde0:	fb02 3306 	mla	r3, r2, r6, r3
 800cde4:	b289      	uxth	r1, r1
 800cde6:	3001      	adds	r0, #1
 800cde8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cdec:	4285      	cmp	r5, r0
 800cdee:	f84c 1b04 	str.w	r1, [ip], #4
 800cdf2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cdf6:	dcec      	bgt.n	800cdd2 <__multadd+0x12>
 800cdf8:	b30e      	cbz	r6, 800ce3e <__multadd+0x7e>
 800cdfa:	68a3      	ldr	r3, [r4, #8]
 800cdfc:	42ab      	cmp	r3, r5
 800cdfe:	dc19      	bgt.n	800ce34 <__multadd+0x74>
 800ce00:	6861      	ldr	r1, [r4, #4]
 800ce02:	4638      	mov	r0, r7
 800ce04:	3101      	adds	r1, #1
 800ce06:	f7ff ff79 	bl	800ccfc <_Balloc>
 800ce0a:	4680      	mov	r8, r0
 800ce0c:	b928      	cbnz	r0, 800ce1a <__multadd+0x5a>
 800ce0e:	4602      	mov	r2, r0
 800ce10:	4b0c      	ldr	r3, [pc, #48]	@ (800ce44 <__multadd+0x84>)
 800ce12:	480d      	ldr	r0, [pc, #52]	@ (800ce48 <__multadd+0x88>)
 800ce14:	21ba      	movs	r1, #186	@ 0xba
 800ce16:	f000 fb85 	bl	800d524 <__assert_func>
 800ce1a:	6922      	ldr	r2, [r4, #16]
 800ce1c:	3202      	adds	r2, #2
 800ce1e:	f104 010c 	add.w	r1, r4, #12
 800ce22:	0092      	lsls	r2, r2, #2
 800ce24:	300c      	adds	r0, #12
 800ce26:	f7fe ffa1 	bl	800bd6c <memcpy>
 800ce2a:	4621      	mov	r1, r4
 800ce2c:	4638      	mov	r0, r7
 800ce2e:	f7ff ffa5 	bl	800cd7c <_Bfree>
 800ce32:	4644      	mov	r4, r8
 800ce34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ce38:	3501      	adds	r5, #1
 800ce3a:	615e      	str	r6, [r3, #20]
 800ce3c:	6125      	str	r5, [r4, #16]
 800ce3e:	4620      	mov	r0, r4
 800ce40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce44:	0800e930 	.word	0x0800e930
 800ce48:	0800e941 	.word	0x0800e941

0800ce4c <__hi0bits>:
 800ce4c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ce50:	4603      	mov	r3, r0
 800ce52:	bf36      	itet	cc
 800ce54:	0403      	lslcc	r3, r0, #16
 800ce56:	2000      	movcs	r0, #0
 800ce58:	2010      	movcc	r0, #16
 800ce5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ce5e:	bf3c      	itt	cc
 800ce60:	021b      	lslcc	r3, r3, #8
 800ce62:	3008      	addcc	r0, #8
 800ce64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ce68:	bf3c      	itt	cc
 800ce6a:	011b      	lslcc	r3, r3, #4
 800ce6c:	3004      	addcc	r0, #4
 800ce6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce72:	bf3c      	itt	cc
 800ce74:	009b      	lslcc	r3, r3, #2
 800ce76:	3002      	addcc	r0, #2
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	db05      	blt.n	800ce88 <__hi0bits+0x3c>
 800ce7c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ce80:	f100 0001 	add.w	r0, r0, #1
 800ce84:	bf08      	it	eq
 800ce86:	2020      	moveq	r0, #32
 800ce88:	4770      	bx	lr

0800ce8a <__lo0bits>:
 800ce8a:	6803      	ldr	r3, [r0, #0]
 800ce8c:	4602      	mov	r2, r0
 800ce8e:	f013 0007 	ands.w	r0, r3, #7
 800ce92:	d00b      	beq.n	800ceac <__lo0bits+0x22>
 800ce94:	07d9      	lsls	r1, r3, #31
 800ce96:	d421      	bmi.n	800cedc <__lo0bits+0x52>
 800ce98:	0798      	lsls	r0, r3, #30
 800ce9a:	bf49      	itett	mi
 800ce9c:	085b      	lsrmi	r3, r3, #1
 800ce9e:	089b      	lsrpl	r3, r3, #2
 800cea0:	2001      	movmi	r0, #1
 800cea2:	6013      	strmi	r3, [r2, #0]
 800cea4:	bf5c      	itt	pl
 800cea6:	6013      	strpl	r3, [r2, #0]
 800cea8:	2002      	movpl	r0, #2
 800ceaa:	4770      	bx	lr
 800ceac:	b299      	uxth	r1, r3
 800ceae:	b909      	cbnz	r1, 800ceb4 <__lo0bits+0x2a>
 800ceb0:	0c1b      	lsrs	r3, r3, #16
 800ceb2:	2010      	movs	r0, #16
 800ceb4:	b2d9      	uxtb	r1, r3
 800ceb6:	b909      	cbnz	r1, 800cebc <__lo0bits+0x32>
 800ceb8:	3008      	adds	r0, #8
 800ceba:	0a1b      	lsrs	r3, r3, #8
 800cebc:	0719      	lsls	r1, r3, #28
 800cebe:	bf04      	itt	eq
 800cec0:	091b      	lsreq	r3, r3, #4
 800cec2:	3004      	addeq	r0, #4
 800cec4:	0799      	lsls	r1, r3, #30
 800cec6:	bf04      	itt	eq
 800cec8:	089b      	lsreq	r3, r3, #2
 800ceca:	3002      	addeq	r0, #2
 800cecc:	07d9      	lsls	r1, r3, #31
 800cece:	d403      	bmi.n	800ced8 <__lo0bits+0x4e>
 800ced0:	085b      	lsrs	r3, r3, #1
 800ced2:	f100 0001 	add.w	r0, r0, #1
 800ced6:	d003      	beq.n	800cee0 <__lo0bits+0x56>
 800ced8:	6013      	str	r3, [r2, #0]
 800ceda:	4770      	bx	lr
 800cedc:	2000      	movs	r0, #0
 800cede:	4770      	bx	lr
 800cee0:	2020      	movs	r0, #32
 800cee2:	4770      	bx	lr

0800cee4 <__i2b>:
 800cee4:	b510      	push	{r4, lr}
 800cee6:	460c      	mov	r4, r1
 800cee8:	2101      	movs	r1, #1
 800ceea:	f7ff ff07 	bl	800ccfc <_Balloc>
 800ceee:	4602      	mov	r2, r0
 800cef0:	b928      	cbnz	r0, 800cefe <__i2b+0x1a>
 800cef2:	4b05      	ldr	r3, [pc, #20]	@ (800cf08 <__i2b+0x24>)
 800cef4:	4805      	ldr	r0, [pc, #20]	@ (800cf0c <__i2b+0x28>)
 800cef6:	f240 1145 	movw	r1, #325	@ 0x145
 800cefa:	f000 fb13 	bl	800d524 <__assert_func>
 800cefe:	2301      	movs	r3, #1
 800cf00:	6144      	str	r4, [r0, #20]
 800cf02:	6103      	str	r3, [r0, #16]
 800cf04:	bd10      	pop	{r4, pc}
 800cf06:	bf00      	nop
 800cf08:	0800e930 	.word	0x0800e930
 800cf0c:	0800e941 	.word	0x0800e941

0800cf10 <__multiply>:
 800cf10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf14:	4617      	mov	r7, r2
 800cf16:	690a      	ldr	r2, [r1, #16]
 800cf18:	693b      	ldr	r3, [r7, #16]
 800cf1a:	429a      	cmp	r2, r3
 800cf1c:	bfa8      	it	ge
 800cf1e:	463b      	movge	r3, r7
 800cf20:	4689      	mov	r9, r1
 800cf22:	bfa4      	itt	ge
 800cf24:	460f      	movge	r7, r1
 800cf26:	4699      	movge	r9, r3
 800cf28:	693d      	ldr	r5, [r7, #16]
 800cf2a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cf2e:	68bb      	ldr	r3, [r7, #8]
 800cf30:	6879      	ldr	r1, [r7, #4]
 800cf32:	eb05 060a 	add.w	r6, r5, sl
 800cf36:	42b3      	cmp	r3, r6
 800cf38:	b085      	sub	sp, #20
 800cf3a:	bfb8      	it	lt
 800cf3c:	3101      	addlt	r1, #1
 800cf3e:	f7ff fedd 	bl	800ccfc <_Balloc>
 800cf42:	b930      	cbnz	r0, 800cf52 <__multiply+0x42>
 800cf44:	4602      	mov	r2, r0
 800cf46:	4b41      	ldr	r3, [pc, #260]	@ (800d04c <__multiply+0x13c>)
 800cf48:	4841      	ldr	r0, [pc, #260]	@ (800d050 <__multiply+0x140>)
 800cf4a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cf4e:	f000 fae9 	bl	800d524 <__assert_func>
 800cf52:	f100 0414 	add.w	r4, r0, #20
 800cf56:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800cf5a:	4623      	mov	r3, r4
 800cf5c:	2200      	movs	r2, #0
 800cf5e:	4573      	cmp	r3, lr
 800cf60:	d320      	bcc.n	800cfa4 <__multiply+0x94>
 800cf62:	f107 0814 	add.w	r8, r7, #20
 800cf66:	f109 0114 	add.w	r1, r9, #20
 800cf6a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800cf6e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cf72:	9302      	str	r3, [sp, #8]
 800cf74:	1beb      	subs	r3, r5, r7
 800cf76:	3b15      	subs	r3, #21
 800cf78:	f023 0303 	bic.w	r3, r3, #3
 800cf7c:	3304      	adds	r3, #4
 800cf7e:	3715      	adds	r7, #21
 800cf80:	42bd      	cmp	r5, r7
 800cf82:	bf38      	it	cc
 800cf84:	2304      	movcc	r3, #4
 800cf86:	9301      	str	r3, [sp, #4]
 800cf88:	9b02      	ldr	r3, [sp, #8]
 800cf8a:	9103      	str	r1, [sp, #12]
 800cf8c:	428b      	cmp	r3, r1
 800cf8e:	d80c      	bhi.n	800cfaa <__multiply+0x9a>
 800cf90:	2e00      	cmp	r6, #0
 800cf92:	dd03      	ble.n	800cf9c <__multiply+0x8c>
 800cf94:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d055      	beq.n	800d048 <__multiply+0x138>
 800cf9c:	6106      	str	r6, [r0, #16]
 800cf9e:	b005      	add	sp, #20
 800cfa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfa4:	f843 2b04 	str.w	r2, [r3], #4
 800cfa8:	e7d9      	b.n	800cf5e <__multiply+0x4e>
 800cfaa:	f8b1 a000 	ldrh.w	sl, [r1]
 800cfae:	f1ba 0f00 	cmp.w	sl, #0
 800cfb2:	d01f      	beq.n	800cff4 <__multiply+0xe4>
 800cfb4:	46c4      	mov	ip, r8
 800cfb6:	46a1      	mov	r9, r4
 800cfb8:	2700      	movs	r7, #0
 800cfba:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cfbe:	f8d9 3000 	ldr.w	r3, [r9]
 800cfc2:	fa1f fb82 	uxth.w	fp, r2
 800cfc6:	b29b      	uxth	r3, r3
 800cfc8:	fb0a 330b 	mla	r3, sl, fp, r3
 800cfcc:	443b      	add	r3, r7
 800cfce:	f8d9 7000 	ldr.w	r7, [r9]
 800cfd2:	0c12      	lsrs	r2, r2, #16
 800cfd4:	0c3f      	lsrs	r7, r7, #16
 800cfd6:	fb0a 7202 	mla	r2, sl, r2, r7
 800cfda:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cfde:	b29b      	uxth	r3, r3
 800cfe0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cfe4:	4565      	cmp	r5, ip
 800cfe6:	f849 3b04 	str.w	r3, [r9], #4
 800cfea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cfee:	d8e4      	bhi.n	800cfba <__multiply+0xaa>
 800cff0:	9b01      	ldr	r3, [sp, #4]
 800cff2:	50e7      	str	r7, [r4, r3]
 800cff4:	9b03      	ldr	r3, [sp, #12]
 800cff6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cffa:	3104      	adds	r1, #4
 800cffc:	f1b9 0f00 	cmp.w	r9, #0
 800d000:	d020      	beq.n	800d044 <__multiply+0x134>
 800d002:	6823      	ldr	r3, [r4, #0]
 800d004:	4647      	mov	r7, r8
 800d006:	46a4      	mov	ip, r4
 800d008:	f04f 0a00 	mov.w	sl, #0
 800d00c:	f8b7 b000 	ldrh.w	fp, [r7]
 800d010:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d014:	fb09 220b 	mla	r2, r9, fp, r2
 800d018:	4452      	add	r2, sl
 800d01a:	b29b      	uxth	r3, r3
 800d01c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d020:	f84c 3b04 	str.w	r3, [ip], #4
 800d024:	f857 3b04 	ldr.w	r3, [r7], #4
 800d028:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d02c:	f8bc 3000 	ldrh.w	r3, [ip]
 800d030:	fb09 330a 	mla	r3, r9, sl, r3
 800d034:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d038:	42bd      	cmp	r5, r7
 800d03a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d03e:	d8e5      	bhi.n	800d00c <__multiply+0xfc>
 800d040:	9a01      	ldr	r2, [sp, #4]
 800d042:	50a3      	str	r3, [r4, r2]
 800d044:	3404      	adds	r4, #4
 800d046:	e79f      	b.n	800cf88 <__multiply+0x78>
 800d048:	3e01      	subs	r6, #1
 800d04a:	e7a1      	b.n	800cf90 <__multiply+0x80>
 800d04c:	0800e930 	.word	0x0800e930
 800d050:	0800e941 	.word	0x0800e941

0800d054 <__pow5mult>:
 800d054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d058:	4615      	mov	r5, r2
 800d05a:	f012 0203 	ands.w	r2, r2, #3
 800d05e:	4607      	mov	r7, r0
 800d060:	460e      	mov	r6, r1
 800d062:	d007      	beq.n	800d074 <__pow5mult+0x20>
 800d064:	4c25      	ldr	r4, [pc, #148]	@ (800d0fc <__pow5mult+0xa8>)
 800d066:	3a01      	subs	r2, #1
 800d068:	2300      	movs	r3, #0
 800d06a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d06e:	f7ff fea7 	bl	800cdc0 <__multadd>
 800d072:	4606      	mov	r6, r0
 800d074:	10ad      	asrs	r5, r5, #2
 800d076:	d03d      	beq.n	800d0f4 <__pow5mult+0xa0>
 800d078:	69fc      	ldr	r4, [r7, #28]
 800d07a:	b97c      	cbnz	r4, 800d09c <__pow5mult+0x48>
 800d07c:	2010      	movs	r0, #16
 800d07e:	f7ff fcdb 	bl	800ca38 <malloc>
 800d082:	4602      	mov	r2, r0
 800d084:	61f8      	str	r0, [r7, #28]
 800d086:	b928      	cbnz	r0, 800d094 <__pow5mult+0x40>
 800d088:	4b1d      	ldr	r3, [pc, #116]	@ (800d100 <__pow5mult+0xac>)
 800d08a:	481e      	ldr	r0, [pc, #120]	@ (800d104 <__pow5mult+0xb0>)
 800d08c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d090:	f000 fa48 	bl	800d524 <__assert_func>
 800d094:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d098:	6004      	str	r4, [r0, #0]
 800d09a:	60c4      	str	r4, [r0, #12]
 800d09c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d0a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d0a4:	b94c      	cbnz	r4, 800d0ba <__pow5mult+0x66>
 800d0a6:	f240 2171 	movw	r1, #625	@ 0x271
 800d0aa:	4638      	mov	r0, r7
 800d0ac:	f7ff ff1a 	bl	800cee4 <__i2b>
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	f8c8 0008 	str.w	r0, [r8, #8]
 800d0b6:	4604      	mov	r4, r0
 800d0b8:	6003      	str	r3, [r0, #0]
 800d0ba:	f04f 0900 	mov.w	r9, #0
 800d0be:	07eb      	lsls	r3, r5, #31
 800d0c0:	d50a      	bpl.n	800d0d8 <__pow5mult+0x84>
 800d0c2:	4631      	mov	r1, r6
 800d0c4:	4622      	mov	r2, r4
 800d0c6:	4638      	mov	r0, r7
 800d0c8:	f7ff ff22 	bl	800cf10 <__multiply>
 800d0cc:	4631      	mov	r1, r6
 800d0ce:	4680      	mov	r8, r0
 800d0d0:	4638      	mov	r0, r7
 800d0d2:	f7ff fe53 	bl	800cd7c <_Bfree>
 800d0d6:	4646      	mov	r6, r8
 800d0d8:	106d      	asrs	r5, r5, #1
 800d0da:	d00b      	beq.n	800d0f4 <__pow5mult+0xa0>
 800d0dc:	6820      	ldr	r0, [r4, #0]
 800d0de:	b938      	cbnz	r0, 800d0f0 <__pow5mult+0x9c>
 800d0e0:	4622      	mov	r2, r4
 800d0e2:	4621      	mov	r1, r4
 800d0e4:	4638      	mov	r0, r7
 800d0e6:	f7ff ff13 	bl	800cf10 <__multiply>
 800d0ea:	6020      	str	r0, [r4, #0]
 800d0ec:	f8c0 9000 	str.w	r9, [r0]
 800d0f0:	4604      	mov	r4, r0
 800d0f2:	e7e4      	b.n	800d0be <__pow5mult+0x6a>
 800d0f4:	4630      	mov	r0, r6
 800d0f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0fa:	bf00      	nop
 800d0fc:	0800e9f4 	.word	0x0800e9f4
 800d100:	0800e8c1 	.word	0x0800e8c1
 800d104:	0800e941 	.word	0x0800e941

0800d108 <__lshift>:
 800d108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d10c:	460c      	mov	r4, r1
 800d10e:	6849      	ldr	r1, [r1, #4]
 800d110:	6923      	ldr	r3, [r4, #16]
 800d112:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d116:	68a3      	ldr	r3, [r4, #8]
 800d118:	4607      	mov	r7, r0
 800d11a:	4691      	mov	r9, r2
 800d11c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d120:	f108 0601 	add.w	r6, r8, #1
 800d124:	42b3      	cmp	r3, r6
 800d126:	db0b      	blt.n	800d140 <__lshift+0x38>
 800d128:	4638      	mov	r0, r7
 800d12a:	f7ff fde7 	bl	800ccfc <_Balloc>
 800d12e:	4605      	mov	r5, r0
 800d130:	b948      	cbnz	r0, 800d146 <__lshift+0x3e>
 800d132:	4602      	mov	r2, r0
 800d134:	4b28      	ldr	r3, [pc, #160]	@ (800d1d8 <__lshift+0xd0>)
 800d136:	4829      	ldr	r0, [pc, #164]	@ (800d1dc <__lshift+0xd4>)
 800d138:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d13c:	f000 f9f2 	bl	800d524 <__assert_func>
 800d140:	3101      	adds	r1, #1
 800d142:	005b      	lsls	r3, r3, #1
 800d144:	e7ee      	b.n	800d124 <__lshift+0x1c>
 800d146:	2300      	movs	r3, #0
 800d148:	f100 0114 	add.w	r1, r0, #20
 800d14c:	f100 0210 	add.w	r2, r0, #16
 800d150:	4618      	mov	r0, r3
 800d152:	4553      	cmp	r3, sl
 800d154:	db33      	blt.n	800d1be <__lshift+0xb6>
 800d156:	6920      	ldr	r0, [r4, #16]
 800d158:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d15c:	f104 0314 	add.w	r3, r4, #20
 800d160:	f019 091f 	ands.w	r9, r9, #31
 800d164:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d168:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d16c:	d02b      	beq.n	800d1c6 <__lshift+0xbe>
 800d16e:	f1c9 0e20 	rsb	lr, r9, #32
 800d172:	468a      	mov	sl, r1
 800d174:	2200      	movs	r2, #0
 800d176:	6818      	ldr	r0, [r3, #0]
 800d178:	fa00 f009 	lsl.w	r0, r0, r9
 800d17c:	4310      	orrs	r0, r2
 800d17e:	f84a 0b04 	str.w	r0, [sl], #4
 800d182:	f853 2b04 	ldr.w	r2, [r3], #4
 800d186:	459c      	cmp	ip, r3
 800d188:	fa22 f20e 	lsr.w	r2, r2, lr
 800d18c:	d8f3      	bhi.n	800d176 <__lshift+0x6e>
 800d18e:	ebac 0304 	sub.w	r3, ip, r4
 800d192:	3b15      	subs	r3, #21
 800d194:	f023 0303 	bic.w	r3, r3, #3
 800d198:	3304      	adds	r3, #4
 800d19a:	f104 0015 	add.w	r0, r4, #21
 800d19e:	4560      	cmp	r0, ip
 800d1a0:	bf88      	it	hi
 800d1a2:	2304      	movhi	r3, #4
 800d1a4:	50ca      	str	r2, [r1, r3]
 800d1a6:	b10a      	cbz	r2, 800d1ac <__lshift+0xa4>
 800d1a8:	f108 0602 	add.w	r6, r8, #2
 800d1ac:	3e01      	subs	r6, #1
 800d1ae:	4638      	mov	r0, r7
 800d1b0:	612e      	str	r6, [r5, #16]
 800d1b2:	4621      	mov	r1, r4
 800d1b4:	f7ff fde2 	bl	800cd7c <_Bfree>
 800d1b8:	4628      	mov	r0, r5
 800d1ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1be:	f842 0f04 	str.w	r0, [r2, #4]!
 800d1c2:	3301      	adds	r3, #1
 800d1c4:	e7c5      	b.n	800d152 <__lshift+0x4a>
 800d1c6:	3904      	subs	r1, #4
 800d1c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1cc:	f841 2f04 	str.w	r2, [r1, #4]!
 800d1d0:	459c      	cmp	ip, r3
 800d1d2:	d8f9      	bhi.n	800d1c8 <__lshift+0xc0>
 800d1d4:	e7ea      	b.n	800d1ac <__lshift+0xa4>
 800d1d6:	bf00      	nop
 800d1d8:	0800e930 	.word	0x0800e930
 800d1dc:	0800e941 	.word	0x0800e941

0800d1e0 <__mcmp>:
 800d1e0:	690a      	ldr	r2, [r1, #16]
 800d1e2:	4603      	mov	r3, r0
 800d1e4:	6900      	ldr	r0, [r0, #16]
 800d1e6:	1a80      	subs	r0, r0, r2
 800d1e8:	b530      	push	{r4, r5, lr}
 800d1ea:	d10e      	bne.n	800d20a <__mcmp+0x2a>
 800d1ec:	3314      	adds	r3, #20
 800d1ee:	3114      	adds	r1, #20
 800d1f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d1f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d1f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d1fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d200:	4295      	cmp	r5, r2
 800d202:	d003      	beq.n	800d20c <__mcmp+0x2c>
 800d204:	d205      	bcs.n	800d212 <__mcmp+0x32>
 800d206:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d20a:	bd30      	pop	{r4, r5, pc}
 800d20c:	42a3      	cmp	r3, r4
 800d20e:	d3f3      	bcc.n	800d1f8 <__mcmp+0x18>
 800d210:	e7fb      	b.n	800d20a <__mcmp+0x2a>
 800d212:	2001      	movs	r0, #1
 800d214:	e7f9      	b.n	800d20a <__mcmp+0x2a>
	...

0800d218 <__mdiff>:
 800d218:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d21c:	4689      	mov	r9, r1
 800d21e:	4606      	mov	r6, r0
 800d220:	4611      	mov	r1, r2
 800d222:	4648      	mov	r0, r9
 800d224:	4614      	mov	r4, r2
 800d226:	f7ff ffdb 	bl	800d1e0 <__mcmp>
 800d22a:	1e05      	subs	r5, r0, #0
 800d22c:	d112      	bne.n	800d254 <__mdiff+0x3c>
 800d22e:	4629      	mov	r1, r5
 800d230:	4630      	mov	r0, r6
 800d232:	f7ff fd63 	bl	800ccfc <_Balloc>
 800d236:	4602      	mov	r2, r0
 800d238:	b928      	cbnz	r0, 800d246 <__mdiff+0x2e>
 800d23a:	4b3f      	ldr	r3, [pc, #252]	@ (800d338 <__mdiff+0x120>)
 800d23c:	f240 2137 	movw	r1, #567	@ 0x237
 800d240:	483e      	ldr	r0, [pc, #248]	@ (800d33c <__mdiff+0x124>)
 800d242:	f000 f96f 	bl	800d524 <__assert_func>
 800d246:	2301      	movs	r3, #1
 800d248:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d24c:	4610      	mov	r0, r2
 800d24e:	b003      	add	sp, #12
 800d250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d254:	bfbc      	itt	lt
 800d256:	464b      	movlt	r3, r9
 800d258:	46a1      	movlt	r9, r4
 800d25a:	4630      	mov	r0, r6
 800d25c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d260:	bfba      	itte	lt
 800d262:	461c      	movlt	r4, r3
 800d264:	2501      	movlt	r5, #1
 800d266:	2500      	movge	r5, #0
 800d268:	f7ff fd48 	bl	800ccfc <_Balloc>
 800d26c:	4602      	mov	r2, r0
 800d26e:	b918      	cbnz	r0, 800d278 <__mdiff+0x60>
 800d270:	4b31      	ldr	r3, [pc, #196]	@ (800d338 <__mdiff+0x120>)
 800d272:	f240 2145 	movw	r1, #581	@ 0x245
 800d276:	e7e3      	b.n	800d240 <__mdiff+0x28>
 800d278:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d27c:	6926      	ldr	r6, [r4, #16]
 800d27e:	60c5      	str	r5, [r0, #12]
 800d280:	f109 0310 	add.w	r3, r9, #16
 800d284:	f109 0514 	add.w	r5, r9, #20
 800d288:	f104 0e14 	add.w	lr, r4, #20
 800d28c:	f100 0b14 	add.w	fp, r0, #20
 800d290:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d294:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d298:	9301      	str	r3, [sp, #4]
 800d29a:	46d9      	mov	r9, fp
 800d29c:	f04f 0c00 	mov.w	ip, #0
 800d2a0:	9b01      	ldr	r3, [sp, #4]
 800d2a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d2a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d2aa:	9301      	str	r3, [sp, #4]
 800d2ac:	fa1f f38a 	uxth.w	r3, sl
 800d2b0:	4619      	mov	r1, r3
 800d2b2:	b283      	uxth	r3, r0
 800d2b4:	1acb      	subs	r3, r1, r3
 800d2b6:	0c00      	lsrs	r0, r0, #16
 800d2b8:	4463      	add	r3, ip
 800d2ba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d2be:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d2c2:	b29b      	uxth	r3, r3
 800d2c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d2c8:	4576      	cmp	r6, lr
 800d2ca:	f849 3b04 	str.w	r3, [r9], #4
 800d2ce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d2d2:	d8e5      	bhi.n	800d2a0 <__mdiff+0x88>
 800d2d4:	1b33      	subs	r3, r6, r4
 800d2d6:	3b15      	subs	r3, #21
 800d2d8:	f023 0303 	bic.w	r3, r3, #3
 800d2dc:	3415      	adds	r4, #21
 800d2de:	3304      	adds	r3, #4
 800d2e0:	42a6      	cmp	r6, r4
 800d2e2:	bf38      	it	cc
 800d2e4:	2304      	movcc	r3, #4
 800d2e6:	441d      	add	r5, r3
 800d2e8:	445b      	add	r3, fp
 800d2ea:	461e      	mov	r6, r3
 800d2ec:	462c      	mov	r4, r5
 800d2ee:	4544      	cmp	r4, r8
 800d2f0:	d30e      	bcc.n	800d310 <__mdiff+0xf8>
 800d2f2:	f108 0103 	add.w	r1, r8, #3
 800d2f6:	1b49      	subs	r1, r1, r5
 800d2f8:	f021 0103 	bic.w	r1, r1, #3
 800d2fc:	3d03      	subs	r5, #3
 800d2fe:	45a8      	cmp	r8, r5
 800d300:	bf38      	it	cc
 800d302:	2100      	movcc	r1, #0
 800d304:	440b      	add	r3, r1
 800d306:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d30a:	b191      	cbz	r1, 800d332 <__mdiff+0x11a>
 800d30c:	6117      	str	r7, [r2, #16]
 800d30e:	e79d      	b.n	800d24c <__mdiff+0x34>
 800d310:	f854 1b04 	ldr.w	r1, [r4], #4
 800d314:	46e6      	mov	lr, ip
 800d316:	0c08      	lsrs	r0, r1, #16
 800d318:	fa1c fc81 	uxtah	ip, ip, r1
 800d31c:	4471      	add	r1, lr
 800d31e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d322:	b289      	uxth	r1, r1
 800d324:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d328:	f846 1b04 	str.w	r1, [r6], #4
 800d32c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d330:	e7dd      	b.n	800d2ee <__mdiff+0xd6>
 800d332:	3f01      	subs	r7, #1
 800d334:	e7e7      	b.n	800d306 <__mdiff+0xee>
 800d336:	bf00      	nop
 800d338:	0800e930 	.word	0x0800e930
 800d33c:	0800e941 	.word	0x0800e941

0800d340 <__d2b>:
 800d340:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d344:	460f      	mov	r7, r1
 800d346:	2101      	movs	r1, #1
 800d348:	ec59 8b10 	vmov	r8, r9, d0
 800d34c:	4616      	mov	r6, r2
 800d34e:	f7ff fcd5 	bl	800ccfc <_Balloc>
 800d352:	4604      	mov	r4, r0
 800d354:	b930      	cbnz	r0, 800d364 <__d2b+0x24>
 800d356:	4602      	mov	r2, r0
 800d358:	4b23      	ldr	r3, [pc, #140]	@ (800d3e8 <__d2b+0xa8>)
 800d35a:	4824      	ldr	r0, [pc, #144]	@ (800d3ec <__d2b+0xac>)
 800d35c:	f240 310f 	movw	r1, #783	@ 0x30f
 800d360:	f000 f8e0 	bl	800d524 <__assert_func>
 800d364:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d368:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d36c:	b10d      	cbz	r5, 800d372 <__d2b+0x32>
 800d36e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d372:	9301      	str	r3, [sp, #4]
 800d374:	f1b8 0300 	subs.w	r3, r8, #0
 800d378:	d023      	beq.n	800d3c2 <__d2b+0x82>
 800d37a:	4668      	mov	r0, sp
 800d37c:	9300      	str	r3, [sp, #0]
 800d37e:	f7ff fd84 	bl	800ce8a <__lo0bits>
 800d382:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d386:	b1d0      	cbz	r0, 800d3be <__d2b+0x7e>
 800d388:	f1c0 0320 	rsb	r3, r0, #32
 800d38c:	fa02 f303 	lsl.w	r3, r2, r3
 800d390:	430b      	orrs	r3, r1
 800d392:	40c2      	lsrs	r2, r0
 800d394:	6163      	str	r3, [r4, #20]
 800d396:	9201      	str	r2, [sp, #4]
 800d398:	9b01      	ldr	r3, [sp, #4]
 800d39a:	61a3      	str	r3, [r4, #24]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	bf0c      	ite	eq
 800d3a0:	2201      	moveq	r2, #1
 800d3a2:	2202      	movne	r2, #2
 800d3a4:	6122      	str	r2, [r4, #16]
 800d3a6:	b1a5      	cbz	r5, 800d3d2 <__d2b+0x92>
 800d3a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d3ac:	4405      	add	r5, r0
 800d3ae:	603d      	str	r5, [r7, #0]
 800d3b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d3b4:	6030      	str	r0, [r6, #0]
 800d3b6:	4620      	mov	r0, r4
 800d3b8:	b003      	add	sp, #12
 800d3ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d3be:	6161      	str	r1, [r4, #20]
 800d3c0:	e7ea      	b.n	800d398 <__d2b+0x58>
 800d3c2:	a801      	add	r0, sp, #4
 800d3c4:	f7ff fd61 	bl	800ce8a <__lo0bits>
 800d3c8:	9b01      	ldr	r3, [sp, #4]
 800d3ca:	6163      	str	r3, [r4, #20]
 800d3cc:	3020      	adds	r0, #32
 800d3ce:	2201      	movs	r2, #1
 800d3d0:	e7e8      	b.n	800d3a4 <__d2b+0x64>
 800d3d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d3d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d3da:	6038      	str	r0, [r7, #0]
 800d3dc:	6918      	ldr	r0, [r3, #16]
 800d3de:	f7ff fd35 	bl	800ce4c <__hi0bits>
 800d3e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d3e6:	e7e5      	b.n	800d3b4 <__d2b+0x74>
 800d3e8:	0800e930 	.word	0x0800e930
 800d3ec:	0800e941 	.word	0x0800e941

0800d3f0 <__sread>:
 800d3f0:	b510      	push	{r4, lr}
 800d3f2:	460c      	mov	r4, r1
 800d3f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3f8:	f000 f850 	bl	800d49c <_read_r>
 800d3fc:	2800      	cmp	r0, #0
 800d3fe:	bfab      	itete	ge
 800d400:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d402:	89a3      	ldrhlt	r3, [r4, #12]
 800d404:	181b      	addge	r3, r3, r0
 800d406:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d40a:	bfac      	ite	ge
 800d40c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d40e:	81a3      	strhlt	r3, [r4, #12]
 800d410:	bd10      	pop	{r4, pc}

0800d412 <__swrite>:
 800d412:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d416:	461f      	mov	r7, r3
 800d418:	898b      	ldrh	r3, [r1, #12]
 800d41a:	05db      	lsls	r3, r3, #23
 800d41c:	4605      	mov	r5, r0
 800d41e:	460c      	mov	r4, r1
 800d420:	4616      	mov	r6, r2
 800d422:	d505      	bpl.n	800d430 <__swrite+0x1e>
 800d424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d428:	2302      	movs	r3, #2
 800d42a:	2200      	movs	r2, #0
 800d42c:	f000 f824 	bl	800d478 <_lseek_r>
 800d430:	89a3      	ldrh	r3, [r4, #12]
 800d432:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d436:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d43a:	81a3      	strh	r3, [r4, #12]
 800d43c:	4632      	mov	r2, r6
 800d43e:	463b      	mov	r3, r7
 800d440:	4628      	mov	r0, r5
 800d442:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d446:	f000 b84b 	b.w	800d4e0 <_write_r>

0800d44a <__sseek>:
 800d44a:	b510      	push	{r4, lr}
 800d44c:	460c      	mov	r4, r1
 800d44e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d452:	f000 f811 	bl	800d478 <_lseek_r>
 800d456:	1c43      	adds	r3, r0, #1
 800d458:	89a3      	ldrh	r3, [r4, #12]
 800d45a:	bf15      	itete	ne
 800d45c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d45e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d462:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d466:	81a3      	strheq	r3, [r4, #12]
 800d468:	bf18      	it	ne
 800d46a:	81a3      	strhne	r3, [r4, #12]
 800d46c:	bd10      	pop	{r4, pc}

0800d46e <__sclose>:
 800d46e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d472:	f000 b847 	b.w	800d504 <_close_r>
	...

0800d478 <_lseek_r>:
 800d478:	b538      	push	{r3, r4, r5, lr}
 800d47a:	4d07      	ldr	r5, [pc, #28]	@ (800d498 <_lseek_r+0x20>)
 800d47c:	4604      	mov	r4, r0
 800d47e:	4608      	mov	r0, r1
 800d480:	4611      	mov	r1, r2
 800d482:	2200      	movs	r2, #0
 800d484:	602a      	str	r2, [r5, #0]
 800d486:	461a      	mov	r2, r3
 800d488:	f7f6 fd09 	bl	8003e9e <_lseek>
 800d48c:	1c43      	adds	r3, r0, #1
 800d48e:	d102      	bne.n	800d496 <_lseek_r+0x1e>
 800d490:	682b      	ldr	r3, [r5, #0]
 800d492:	b103      	cbz	r3, 800d496 <_lseek_r+0x1e>
 800d494:	6023      	str	r3, [r4, #0]
 800d496:	bd38      	pop	{r3, r4, r5, pc}
 800d498:	20005404 	.word	0x20005404

0800d49c <_read_r>:
 800d49c:	b538      	push	{r3, r4, r5, lr}
 800d49e:	4d07      	ldr	r5, [pc, #28]	@ (800d4bc <_read_r+0x20>)
 800d4a0:	4604      	mov	r4, r0
 800d4a2:	4608      	mov	r0, r1
 800d4a4:	4611      	mov	r1, r2
 800d4a6:	2200      	movs	r2, #0
 800d4a8:	602a      	str	r2, [r5, #0]
 800d4aa:	461a      	mov	r2, r3
 800d4ac:	f7f6 fc97 	bl	8003dde <_read>
 800d4b0:	1c43      	adds	r3, r0, #1
 800d4b2:	d102      	bne.n	800d4ba <_read_r+0x1e>
 800d4b4:	682b      	ldr	r3, [r5, #0]
 800d4b6:	b103      	cbz	r3, 800d4ba <_read_r+0x1e>
 800d4b8:	6023      	str	r3, [r4, #0]
 800d4ba:	bd38      	pop	{r3, r4, r5, pc}
 800d4bc:	20005404 	.word	0x20005404

0800d4c0 <_sbrk_r>:
 800d4c0:	b538      	push	{r3, r4, r5, lr}
 800d4c2:	4d06      	ldr	r5, [pc, #24]	@ (800d4dc <_sbrk_r+0x1c>)
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	4604      	mov	r4, r0
 800d4c8:	4608      	mov	r0, r1
 800d4ca:	602b      	str	r3, [r5, #0]
 800d4cc:	f7f6 fcf4 	bl	8003eb8 <_sbrk>
 800d4d0:	1c43      	adds	r3, r0, #1
 800d4d2:	d102      	bne.n	800d4da <_sbrk_r+0x1a>
 800d4d4:	682b      	ldr	r3, [r5, #0]
 800d4d6:	b103      	cbz	r3, 800d4da <_sbrk_r+0x1a>
 800d4d8:	6023      	str	r3, [r4, #0]
 800d4da:	bd38      	pop	{r3, r4, r5, pc}
 800d4dc:	20005404 	.word	0x20005404

0800d4e0 <_write_r>:
 800d4e0:	b538      	push	{r3, r4, r5, lr}
 800d4e2:	4d07      	ldr	r5, [pc, #28]	@ (800d500 <_write_r+0x20>)
 800d4e4:	4604      	mov	r4, r0
 800d4e6:	4608      	mov	r0, r1
 800d4e8:	4611      	mov	r1, r2
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	602a      	str	r2, [r5, #0]
 800d4ee:	461a      	mov	r2, r3
 800d4f0:	f7f6 fc92 	bl	8003e18 <_write>
 800d4f4:	1c43      	adds	r3, r0, #1
 800d4f6:	d102      	bne.n	800d4fe <_write_r+0x1e>
 800d4f8:	682b      	ldr	r3, [r5, #0]
 800d4fa:	b103      	cbz	r3, 800d4fe <_write_r+0x1e>
 800d4fc:	6023      	str	r3, [r4, #0]
 800d4fe:	bd38      	pop	{r3, r4, r5, pc}
 800d500:	20005404 	.word	0x20005404

0800d504 <_close_r>:
 800d504:	b538      	push	{r3, r4, r5, lr}
 800d506:	4d06      	ldr	r5, [pc, #24]	@ (800d520 <_close_r+0x1c>)
 800d508:	2300      	movs	r3, #0
 800d50a:	4604      	mov	r4, r0
 800d50c:	4608      	mov	r0, r1
 800d50e:	602b      	str	r3, [r5, #0]
 800d510:	f7f6 fc9e 	bl	8003e50 <_close>
 800d514:	1c43      	adds	r3, r0, #1
 800d516:	d102      	bne.n	800d51e <_close_r+0x1a>
 800d518:	682b      	ldr	r3, [r5, #0]
 800d51a:	b103      	cbz	r3, 800d51e <_close_r+0x1a>
 800d51c:	6023      	str	r3, [r4, #0]
 800d51e:	bd38      	pop	{r3, r4, r5, pc}
 800d520:	20005404 	.word	0x20005404

0800d524 <__assert_func>:
 800d524:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d526:	4614      	mov	r4, r2
 800d528:	461a      	mov	r2, r3
 800d52a:	4b09      	ldr	r3, [pc, #36]	@ (800d550 <__assert_func+0x2c>)
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	4605      	mov	r5, r0
 800d530:	68d8      	ldr	r0, [r3, #12]
 800d532:	b14c      	cbz	r4, 800d548 <__assert_func+0x24>
 800d534:	4b07      	ldr	r3, [pc, #28]	@ (800d554 <__assert_func+0x30>)
 800d536:	9100      	str	r1, [sp, #0]
 800d538:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d53c:	4906      	ldr	r1, [pc, #24]	@ (800d558 <__assert_func+0x34>)
 800d53e:	462b      	mov	r3, r5
 800d540:	f000 f87e 	bl	800d640 <fiprintf>
 800d544:	f000 f89b 	bl	800d67e <abort>
 800d548:	4b04      	ldr	r3, [pc, #16]	@ (800d55c <__assert_func+0x38>)
 800d54a:	461c      	mov	r4, r3
 800d54c:	e7f3      	b.n	800d536 <__assert_func+0x12>
 800d54e:	bf00      	nop
 800d550:	20000028 	.word	0x20000028
 800d554:	0800e9a4 	.word	0x0800e9a4
 800d558:	0800e9b1 	.word	0x0800e9b1
 800d55c:	0800e9df 	.word	0x0800e9df

0800d560 <_calloc_r>:
 800d560:	b570      	push	{r4, r5, r6, lr}
 800d562:	fba1 5402 	umull	r5, r4, r1, r2
 800d566:	b934      	cbnz	r4, 800d576 <_calloc_r+0x16>
 800d568:	4629      	mov	r1, r5
 800d56a:	f7ff fa8f 	bl	800ca8c <_malloc_r>
 800d56e:	4606      	mov	r6, r0
 800d570:	b928      	cbnz	r0, 800d57e <_calloc_r+0x1e>
 800d572:	4630      	mov	r0, r6
 800d574:	bd70      	pop	{r4, r5, r6, pc}
 800d576:	220c      	movs	r2, #12
 800d578:	6002      	str	r2, [r0, #0]
 800d57a:	2600      	movs	r6, #0
 800d57c:	e7f9      	b.n	800d572 <_calloc_r+0x12>
 800d57e:	462a      	mov	r2, r5
 800d580:	4621      	mov	r1, r4
 800d582:	f7fe fbb9 	bl	800bcf8 <memset>
 800d586:	e7f4      	b.n	800d572 <_calloc_r+0x12>

0800d588 <_free_r>:
 800d588:	b538      	push	{r3, r4, r5, lr}
 800d58a:	4605      	mov	r5, r0
 800d58c:	2900      	cmp	r1, #0
 800d58e:	d041      	beq.n	800d614 <_free_r+0x8c>
 800d590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d594:	1f0c      	subs	r4, r1, #4
 800d596:	2b00      	cmp	r3, #0
 800d598:	bfb8      	it	lt
 800d59a:	18e4      	addlt	r4, r4, r3
 800d59c:	f7ff fba2 	bl	800cce4 <__malloc_lock>
 800d5a0:	4a1d      	ldr	r2, [pc, #116]	@ (800d618 <_free_r+0x90>)
 800d5a2:	6813      	ldr	r3, [r2, #0]
 800d5a4:	b933      	cbnz	r3, 800d5b4 <_free_r+0x2c>
 800d5a6:	6063      	str	r3, [r4, #4]
 800d5a8:	6014      	str	r4, [r2, #0]
 800d5aa:	4628      	mov	r0, r5
 800d5ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d5b0:	f7ff bb9e 	b.w	800ccf0 <__malloc_unlock>
 800d5b4:	42a3      	cmp	r3, r4
 800d5b6:	d908      	bls.n	800d5ca <_free_r+0x42>
 800d5b8:	6820      	ldr	r0, [r4, #0]
 800d5ba:	1821      	adds	r1, r4, r0
 800d5bc:	428b      	cmp	r3, r1
 800d5be:	bf01      	itttt	eq
 800d5c0:	6819      	ldreq	r1, [r3, #0]
 800d5c2:	685b      	ldreq	r3, [r3, #4]
 800d5c4:	1809      	addeq	r1, r1, r0
 800d5c6:	6021      	streq	r1, [r4, #0]
 800d5c8:	e7ed      	b.n	800d5a6 <_free_r+0x1e>
 800d5ca:	461a      	mov	r2, r3
 800d5cc:	685b      	ldr	r3, [r3, #4]
 800d5ce:	b10b      	cbz	r3, 800d5d4 <_free_r+0x4c>
 800d5d0:	42a3      	cmp	r3, r4
 800d5d2:	d9fa      	bls.n	800d5ca <_free_r+0x42>
 800d5d4:	6811      	ldr	r1, [r2, #0]
 800d5d6:	1850      	adds	r0, r2, r1
 800d5d8:	42a0      	cmp	r0, r4
 800d5da:	d10b      	bne.n	800d5f4 <_free_r+0x6c>
 800d5dc:	6820      	ldr	r0, [r4, #0]
 800d5de:	4401      	add	r1, r0
 800d5e0:	1850      	adds	r0, r2, r1
 800d5e2:	4283      	cmp	r3, r0
 800d5e4:	6011      	str	r1, [r2, #0]
 800d5e6:	d1e0      	bne.n	800d5aa <_free_r+0x22>
 800d5e8:	6818      	ldr	r0, [r3, #0]
 800d5ea:	685b      	ldr	r3, [r3, #4]
 800d5ec:	6053      	str	r3, [r2, #4]
 800d5ee:	4408      	add	r0, r1
 800d5f0:	6010      	str	r0, [r2, #0]
 800d5f2:	e7da      	b.n	800d5aa <_free_r+0x22>
 800d5f4:	d902      	bls.n	800d5fc <_free_r+0x74>
 800d5f6:	230c      	movs	r3, #12
 800d5f8:	602b      	str	r3, [r5, #0]
 800d5fa:	e7d6      	b.n	800d5aa <_free_r+0x22>
 800d5fc:	6820      	ldr	r0, [r4, #0]
 800d5fe:	1821      	adds	r1, r4, r0
 800d600:	428b      	cmp	r3, r1
 800d602:	bf04      	itt	eq
 800d604:	6819      	ldreq	r1, [r3, #0]
 800d606:	685b      	ldreq	r3, [r3, #4]
 800d608:	6063      	str	r3, [r4, #4]
 800d60a:	bf04      	itt	eq
 800d60c:	1809      	addeq	r1, r1, r0
 800d60e:	6021      	streq	r1, [r4, #0]
 800d610:	6054      	str	r4, [r2, #4]
 800d612:	e7ca      	b.n	800d5aa <_free_r+0x22>
 800d614:	bd38      	pop	{r3, r4, r5, pc}
 800d616:	bf00      	nop
 800d618:	20005400 	.word	0x20005400

0800d61c <__ascii_mbtowc>:
 800d61c:	b082      	sub	sp, #8
 800d61e:	b901      	cbnz	r1, 800d622 <__ascii_mbtowc+0x6>
 800d620:	a901      	add	r1, sp, #4
 800d622:	b142      	cbz	r2, 800d636 <__ascii_mbtowc+0x1a>
 800d624:	b14b      	cbz	r3, 800d63a <__ascii_mbtowc+0x1e>
 800d626:	7813      	ldrb	r3, [r2, #0]
 800d628:	600b      	str	r3, [r1, #0]
 800d62a:	7812      	ldrb	r2, [r2, #0]
 800d62c:	1e10      	subs	r0, r2, #0
 800d62e:	bf18      	it	ne
 800d630:	2001      	movne	r0, #1
 800d632:	b002      	add	sp, #8
 800d634:	4770      	bx	lr
 800d636:	4610      	mov	r0, r2
 800d638:	e7fb      	b.n	800d632 <__ascii_mbtowc+0x16>
 800d63a:	f06f 0001 	mvn.w	r0, #1
 800d63e:	e7f8      	b.n	800d632 <__ascii_mbtowc+0x16>

0800d640 <fiprintf>:
 800d640:	b40e      	push	{r1, r2, r3}
 800d642:	b503      	push	{r0, r1, lr}
 800d644:	4601      	mov	r1, r0
 800d646:	ab03      	add	r3, sp, #12
 800d648:	4805      	ldr	r0, [pc, #20]	@ (800d660 <fiprintf+0x20>)
 800d64a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d64e:	6800      	ldr	r0, [r0, #0]
 800d650:	9301      	str	r3, [sp, #4]
 800d652:	f000 f845 	bl	800d6e0 <_vfiprintf_r>
 800d656:	b002      	add	sp, #8
 800d658:	f85d eb04 	ldr.w	lr, [sp], #4
 800d65c:	b003      	add	sp, #12
 800d65e:	4770      	bx	lr
 800d660:	20000028 	.word	0x20000028

0800d664 <__ascii_wctomb>:
 800d664:	4603      	mov	r3, r0
 800d666:	4608      	mov	r0, r1
 800d668:	b141      	cbz	r1, 800d67c <__ascii_wctomb+0x18>
 800d66a:	2aff      	cmp	r2, #255	@ 0xff
 800d66c:	d904      	bls.n	800d678 <__ascii_wctomb+0x14>
 800d66e:	228a      	movs	r2, #138	@ 0x8a
 800d670:	601a      	str	r2, [r3, #0]
 800d672:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d676:	4770      	bx	lr
 800d678:	700a      	strb	r2, [r1, #0]
 800d67a:	2001      	movs	r0, #1
 800d67c:	4770      	bx	lr

0800d67e <abort>:
 800d67e:	b508      	push	{r3, lr}
 800d680:	2006      	movs	r0, #6
 800d682:	f000 fa63 	bl	800db4c <raise>
 800d686:	2001      	movs	r0, #1
 800d688:	f7f6 fb9e 	bl	8003dc8 <_exit>

0800d68c <__sfputc_r>:
 800d68c:	6893      	ldr	r3, [r2, #8]
 800d68e:	3b01      	subs	r3, #1
 800d690:	2b00      	cmp	r3, #0
 800d692:	b410      	push	{r4}
 800d694:	6093      	str	r3, [r2, #8]
 800d696:	da08      	bge.n	800d6aa <__sfputc_r+0x1e>
 800d698:	6994      	ldr	r4, [r2, #24]
 800d69a:	42a3      	cmp	r3, r4
 800d69c:	db01      	blt.n	800d6a2 <__sfputc_r+0x16>
 800d69e:	290a      	cmp	r1, #10
 800d6a0:	d103      	bne.n	800d6aa <__sfputc_r+0x1e>
 800d6a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6a6:	f000 b933 	b.w	800d910 <__swbuf_r>
 800d6aa:	6813      	ldr	r3, [r2, #0]
 800d6ac:	1c58      	adds	r0, r3, #1
 800d6ae:	6010      	str	r0, [r2, #0]
 800d6b0:	7019      	strb	r1, [r3, #0]
 800d6b2:	4608      	mov	r0, r1
 800d6b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6b8:	4770      	bx	lr

0800d6ba <__sfputs_r>:
 800d6ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6bc:	4606      	mov	r6, r0
 800d6be:	460f      	mov	r7, r1
 800d6c0:	4614      	mov	r4, r2
 800d6c2:	18d5      	adds	r5, r2, r3
 800d6c4:	42ac      	cmp	r4, r5
 800d6c6:	d101      	bne.n	800d6cc <__sfputs_r+0x12>
 800d6c8:	2000      	movs	r0, #0
 800d6ca:	e007      	b.n	800d6dc <__sfputs_r+0x22>
 800d6cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6d0:	463a      	mov	r2, r7
 800d6d2:	4630      	mov	r0, r6
 800d6d4:	f7ff ffda 	bl	800d68c <__sfputc_r>
 800d6d8:	1c43      	adds	r3, r0, #1
 800d6da:	d1f3      	bne.n	800d6c4 <__sfputs_r+0xa>
 800d6dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d6e0 <_vfiprintf_r>:
 800d6e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6e4:	460d      	mov	r5, r1
 800d6e6:	b09d      	sub	sp, #116	@ 0x74
 800d6e8:	4614      	mov	r4, r2
 800d6ea:	4698      	mov	r8, r3
 800d6ec:	4606      	mov	r6, r0
 800d6ee:	b118      	cbz	r0, 800d6f8 <_vfiprintf_r+0x18>
 800d6f0:	6a03      	ldr	r3, [r0, #32]
 800d6f2:	b90b      	cbnz	r3, 800d6f8 <_vfiprintf_r+0x18>
 800d6f4:	f7fe faca 	bl	800bc8c <__sinit>
 800d6f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d6fa:	07d9      	lsls	r1, r3, #31
 800d6fc:	d405      	bmi.n	800d70a <_vfiprintf_r+0x2a>
 800d6fe:	89ab      	ldrh	r3, [r5, #12]
 800d700:	059a      	lsls	r2, r3, #22
 800d702:	d402      	bmi.n	800d70a <_vfiprintf_r+0x2a>
 800d704:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d706:	f7fe fb2a 	bl	800bd5e <__retarget_lock_acquire_recursive>
 800d70a:	89ab      	ldrh	r3, [r5, #12]
 800d70c:	071b      	lsls	r3, r3, #28
 800d70e:	d501      	bpl.n	800d714 <_vfiprintf_r+0x34>
 800d710:	692b      	ldr	r3, [r5, #16]
 800d712:	b99b      	cbnz	r3, 800d73c <_vfiprintf_r+0x5c>
 800d714:	4629      	mov	r1, r5
 800d716:	4630      	mov	r0, r6
 800d718:	f000 f938 	bl	800d98c <__swsetup_r>
 800d71c:	b170      	cbz	r0, 800d73c <_vfiprintf_r+0x5c>
 800d71e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d720:	07dc      	lsls	r4, r3, #31
 800d722:	d504      	bpl.n	800d72e <_vfiprintf_r+0x4e>
 800d724:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d728:	b01d      	add	sp, #116	@ 0x74
 800d72a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d72e:	89ab      	ldrh	r3, [r5, #12]
 800d730:	0598      	lsls	r0, r3, #22
 800d732:	d4f7      	bmi.n	800d724 <_vfiprintf_r+0x44>
 800d734:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d736:	f7fe fb13 	bl	800bd60 <__retarget_lock_release_recursive>
 800d73a:	e7f3      	b.n	800d724 <_vfiprintf_r+0x44>
 800d73c:	2300      	movs	r3, #0
 800d73e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d740:	2320      	movs	r3, #32
 800d742:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d746:	f8cd 800c 	str.w	r8, [sp, #12]
 800d74a:	2330      	movs	r3, #48	@ 0x30
 800d74c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d8fc <_vfiprintf_r+0x21c>
 800d750:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d754:	f04f 0901 	mov.w	r9, #1
 800d758:	4623      	mov	r3, r4
 800d75a:	469a      	mov	sl, r3
 800d75c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d760:	b10a      	cbz	r2, 800d766 <_vfiprintf_r+0x86>
 800d762:	2a25      	cmp	r2, #37	@ 0x25
 800d764:	d1f9      	bne.n	800d75a <_vfiprintf_r+0x7a>
 800d766:	ebba 0b04 	subs.w	fp, sl, r4
 800d76a:	d00b      	beq.n	800d784 <_vfiprintf_r+0xa4>
 800d76c:	465b      	mov	r3, fp
 800d76e:	4622      	mov	r2, r4
 800d770:	4629      	mov	r1, r5
 800d772:	4630      	mov	r0, r6
 800d774:	f7ff ffa1 	bl	800d6ba <__sfputs_r>
 800d778:	3001      	adds	r0, #1
 800d77a:	f000 80a7 	beq.w	800d8cc <_vfiprintf_r+0x1ec>
 800d77e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d780:	445a      	add	r2, fp
 800d782:	9209      	str	r2, [sp, #36]	@ 0x24
 800d784:	f89a 3000 	ldrb.w	r3, [sl]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	f000 809f 	beq.w	800d8cc <_vfiprintf_r+0x1ec>
 800d78e:	2300      	movs	r3, #0
 800d790:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d794:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d798:	f10a 0a01 	add.w	sl, sl, #1
 800d79c:	9304      	str	r3, [sp, #16]
 800d79e:	9307      	str	r3, [sp, #28]
 800d7a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d7a4:	931a      	str	r3, [sp, #104]	@ 0x68
 800d7a6:	4654      	mov	r4, sl
 800d7a8:	2205      	movs	r2, #5
 800d7aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7ae:	4853      	ldr	r0, [pc, #332]	@ (800d8fc <_vfiprintf_r+0x21c>)
 800d7b0:	f7f2 fd0e 	bl	80001d0 <memchr>
 800d7b4:	9a04      	ldr	r2, [sp, #16]
 800d7b6:	b9d8      	cbnz	r0, 800d7f0 <_vfiprintf_r+0x110>
 800d7b8:	06d1      	lsls	r1, r2, #27
 800d7ba:	bf44      	itt	mi
 800d7bc:	2320      	movmi	r3, #32
 800d7be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7c2:	0713      	lsls	r3, r2, #28
 800d7c4:	bf44      	itt	mi
 800d7c6:	232b      	movmi	r3, #43	@ 0x2b
 800d7c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7cc:	f89a 3000 	ldrb.w	r3, [sl]
 800d7d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d7d2:	d015      	beq.n	800d800 <_vfiprintf_r+0x120>
 800d7d4:	9a07      	ldr	r2, [sp, #28]
 800d7d6:	4654      	mov	r4, sl
 800d7d8:	2000      	movs	r0, #0
 800d7da:	f04f 0c0a 	mov.w	ip, #10
 800d7de:	4621      	mov	r1, r4
 800d7e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d7e4:	3b30      	subs	r3, #48	@ 0x30
 800d7e6:	2b09      	cmp	r3, #9
 800d7e8:	d94b      	bls.n	800d882 <_vfiprintf_r+0x1a2>
 800d7ea:	b1b0      	cbz	r0, 800d81a <_vfiprintf_r+0x13a>
 800d7ec:	9207      	str	r2, [sp, #28]
 800d7ee:	e014      	b.n	800d81a <_vfiprintf_r+0x13a>
 800d7f0:	eba0 0308 	sub.w	r3, r0, r8
 800d7f4:	fa09 f303 	lsl.w	r3, r9, r3
 800d7f8:	4313      	orrs	r3, r2
 800d7fa:	9304      	str	r3, [sp, #16]
 800d7fc:	46a2      	mov	sl, r4
 800d7fe:	e7d2      	b.n	800d7a6 <_vfiprintf_r+0xc6>
 800d800:	9b03      	ldr	r3, [sp, #12]
 800d802:	1d19      	adds	r1, r3, #4
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	9103      	str	r1, [sp, #12]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	bfbb      	ittet	lt
 800d80c:	425b      	neglt	r3, r3
 800d80e:	f042 0202 	orrlt.w	r2, r2, #2
 800d812:	9307      	strge	r3, [sp, #28]
 800d814:	9307      	strlt	r3, [sp, #28]
 800d816:	bfb8      	it	lt
 800d818:	9204      	strlt	r2, [sp, #16]
 800d81a:	7823      	ldrb	r3, [r4, #0]
 800d81c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d81e:	d10a      	bne.n	800d836 <_vfiprintf_r+0x156>
 800d820:	7863      	ldrb	r3, [r4, #1]
 800d822:	2b2a      	cmp	r3, #42	@ 0x2a
 800d824:	d132      	bne.n	800d88c <_vfiprintf_r+0x1ac>
 800d826:	9b03      	ldr	r3, [sp, #12]
 800d828:	1d1a      	adds	r2, r3, #4
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	9203      	str	r2, [sp, #12]
 800d82e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d832:	3402      	adds	r4, #2
 800d834:	9305      	str	r3, [sp, #20]
 800d836:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d90c <_vfiprintf_r+0x22c>
 800d83a:	7821      	ldrb	r1, [r4, #0]
 800d83c:	2203      	movs	r2, #3
 800d83e:	4650      	mov	r0, sl
 800d840:	f7f2 fcc6 	bl	80001d0 <memchr>
 800d844:	b138      	cbz	r0, 800d856 <_vfiprintf_r+0x176>
 800d846:	9b04      	ldr	r3, [sp, #16]
 800d848:	eba0 000a 	sub.w	r0, r0, sl
 800d84c:	2240      	movs	r2, #64	@ 0x40
 800d84e:	4082      	lsls	r2, r0
 800d850:	4313      	orrs	r3, r2
 800d852:	3401      	adds	r4, #1
 800d854:	9304      	str	r3, [sp, #16]
 800d856:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d85a:	4829      	ldr	r0, [pc, #164]	@ (800d900 <_vfiprintf_r+0x220>)
 800d85c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d860:	2206      	movs	r2, #6
 800d862:	f7f2 fcb5 	bl	80001d0 <memchr>
 800d866:	2800      	cmp	r0, #0
 800d868:	d03f      	beq.n	800d8ea <_vfiprintf_r+0x20a>
 800d86a:	4b26      	ldr	r3, [pc, #152]	@ (800d904 <_vfiprintf_r+0x224>)
 800d86c:	bb1b      	cbnz	r3, 800d8b6 <_vfiprintf_r+0x1d6>
 800d86e:	9b03      	ldr	r3, [sp, #12]
 800d870:	3307      	adds	r3, #7
 800d872:	f023 0307 	bic.w	r3, r3, #7
 800d876:	3308      	adds	r3, #8
 800d878:	9303      	str	r3, [sp, #12]
 800d87a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d87c:	443b      	add	r3, r7
 800d87e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d880:	e76a      	b.n	800d758 <_vfiprintf_r+0x78>
 800d882:	fb0c 3202 	mla	r2, ip, r2, r3
 800d886:	460c      	mov	r4, r1
 800d888:	2001      	movs	r0, #1
 800d88a:	e7a8      	b.n	800d7de <_vfiprintf_r+0xfe>
 800d88c:	2300      	movs	r3, #0
 800d88e:	3401      	adds	r4, #1
 800d890:	9305      	str	r3, [sp, #20]
 800d892:	4619      	mov	r1, r3
 800d894:	f04f 0c0a 	mov.w	ip, #10
 800d898:	4620      	mov	r0, r4
 800d89a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d89e:	3a30      	subs	r2, #48	@ 0x30
 800d8a0:	2a09      	cmp	r2, #9
 800d8a2:	d903      	bls.n	800d8ac <_vfiprintf_r+0x1cc>
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d0c6      	beq.n	800d836 <_vfiprintf_r+0x156>
 800d8a8:	9105      	str	r1, [sp, #20]
 800d8aa:	e7c4      	b.n	800d836 <_vfiprintf_r+0x156>
 800d8ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8b0:	4604      	mov	r4, r0
 800d8b2:	2301      	movs	r3, #1
 800d8b4:	e7f0      	b.n	800d898 <_vfiprintf_r+0x1b8>
 800d8b6:	ab03      	add	r3, sp, #12
 800d8b8:	9300      	str	r3, [sp, #0]
 800d8ba:	462a      	mov	r2, r5
 800d8bc:	4b12      	ldr	r3, [pc, #72]	@ (800d908 <_vfiprintf_r+0x228>)
 800d8be:	a904      	add	r1, sp, #16
 800d8c0:	4630      	mov	r0, r6
 800d8c2:	f7fd fda1 	bl	800b408 <_printf_float>
 800d8c6:	4607      	mov	r7, r0
 800d8c8:	1c78      	adds	r0, r7, #1
 800d8ca:	d1d6      	bne.n	800d87a <_vfiprintf_r+0x19a>
 800d8cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8ce:	07d9      	lsls	r1, r3, #31
 800d8d0:	d405      	bmi.n	800d8de <_vfiprintf_r+0x1fe>
 800d8d2:	89ab      	ldrh	r3, [r5, #12]
 800d8d4:	059a      	lsls	r2, r3, #22
 800d8d6:	d402      	bmi.n	800d8de <_vfiprintf_r+0x1fe>
 800d8d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d8da:	f7fe fa41 	bl	800bd60 <__retarget_lock_release_recursive>
 800d8de:	89ab      	ldrh	r3, [r5, #12]
 800d8e0:	065b      	lsls	r3, r3, #25
 800d8e2:	f53f af1f 	bmi.w	800d724 <_vfiprintf_r+0x44>
 800d8e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d8e8:	e71e      	b.n	800d728 <_vfiprintf_r+0x48>
 800d8ea:	ab03      	add	r3, sp, #12
 800d8ec:	9300      	str	r3, [sp, #0]
 800d8ee:	462a      	mov	r2, r5
 800d8f0:	4b05      	ldr	r3, [pc, #20]	@ (800d908 <_vfiprintf_r+0x228>)
 800d8f2:	a904      	add	r1, sp, #16
 800d8f4:	4630      	mov	r0, r6
 800d8f6:	f7fe f81f 	bl	800b938 <_printf_i>
 800d8fa:	e7e4      	b.n	800d8c6 <_vfiprintf_r+0x1e6>
 800d8fc:	0800e9e0 	.word	0x0800e9e0
 800d900:	0800e9ea 	.word	0x0800e9ea
 800d904:	0800b409 	.word	0x0800b409
 800d908:	0800d6bb 	.word	0x0800d6bb
 800d90c:	0800e9e6 	.word	0x0800e9e6

0800d910 <__swbuf_r>:
 800d910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d912:	460e      	mov	r6, r1
 800d914:	4614      	mov	r4, r2
 800d916:	4605      	mov	r5, r0
 800d918:	b118      	cbz	r0, 800d922 <__swbuf_r+0x12>
 800d91a:	6a03      	ldr	r3, [r0, #32]
 800d91c:	b90b      	cbnz	r3, 800d922 <__swbuf_r+0x12>
 800d91e:	f7fe f9b5 	bl	800bc8c <__sinit>
 800d922:	69a3      	ldr	r3, [r4, #24]
 800d924:	60a3      	str	r3, [r4, #8]
 800d926:	89a3      	ldrh	r3, [r4, #12]
 800d928:	071a      	lsls	r2, r3, #28
 800d92a:	d501      	bpl.n	800d930 <__swbuf_r+0x20>
 800d92c:	6923      	ldr	r3, [r4, #16]
 800d92e:	b943      	cbnz	r3, 800d942 <__swbuf_r+0x32>
 800d930:	4621      	mov	r1, r4
 800d932:	4628      	mov	r0, r5
 800d934:	f000 f82a 	bl	800d98c <__swsetup_r>
 800d938:	b118      	cbz	r0, 800d942 <__swbuf_r+0x32>
 800d93a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800d93e:	4638      	mov	r0, r7
 800d940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d942:	6823      	ldr	r3, [r4, #0]
 800d944:	6922      	ldr	r2, [r4, #16]
 800d946:	1a98      	subs	r0, r3, r2
 800d948:	6963      	ldr	r3, [r4, #20]
 800d94a:	b2f6      	uxtb	r6, r6
 800d94c:	4283      	cmp	r3, r0
 800d94e:	4637      	mov	r7, r6
 800d950:	dc05      	bgt.n	800d95e <__swbuf_r+0x4e>
 800d952:	4621      	mov	r1, r4
 800d954:	4628      	mov	r0, r5
 800d956:	f7ff f99d 	bl	800cc94 <_fflush_r>
 800d95a:	2800      	cmp	r0, #0
 800d95c:	d1ed      	bne.n	800d93a <__swbuf_r+0x2a>
 800d95e:	68a3      	ldr	r3, [r4, #8]
 800d960:	3b01      	subs	r3, #1
 800d962:	60a3      	str	r3, [r4, #8]
 800d964:	6823      	ldr	r3, [r4, #0]
 800d966:	1c5a      	adds	r2, r3, #1
 800d968:	6022      	str	r2, [r4, #0]
 800d96a:	701e      	strb	r6, [r3, #0]
 800d96c:	6962      	ldr	r2, [r4, #20]
 800d96e:	1c43      	adds	r3, r0, #1
 800d970:	429a      	cmp	r2, r3
 800d972:	d004      	beq.n	800d97e <__swbuf_r+0x6e>
 800d974:	89a3      	ldrh	r3, [r4, #12]
 800d976:	07db      	lsls	r3, r3, #31
 800d978:	d5e1      	bpl.n	800d93e <__swbuf_r+0x2e>
 800d97a:	2e0a      	cmp	r6, #10
 800d97c:	d1df      	bne.n	800d93e <__swbuf_r+0x2e>
 800d97e:	4621      	mov	r1, r4
 800d980:	4628      	mov	r0, r5
 800d982:	f7ff f987 	bl	800cc94 <_fflush_r>
 800d986:	2800      	cmp	r0, #0
 800d988:	d0d9      	beq.n	800d93e <__swbuf_r+0x2e>
 800d98a:	e7d6      	b.n	800d93a <__swbuf_r+0x2a>

0800d98c <__swsetup_r>:
 800d98c:	b538      	push	{r3, r4, r5, lr}
 800d98e:	4b29      	ldr	r3, [pc, #164]	@ (800da34 <__swsetup_r+0xa8>)
 800d990:	4605      	mov	r5, r0
 800d992:	6818      	ldr	r0, [r3, #0]
 800d994:	460c      	mov	r4, r1
 800d996:	b118      	cbz	r0, 800d9a0 <__swsetup_r+0x14>
 800d998:	6a03      	ldr	r3, [r0, #32]
 800d99a:	b90b      	cbnz	r3, 800d9a0 <__swsetup_r+0x14>
 800d99c:	f7fe f976 	bl	800bc8c <__sinit>
 800d9a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9a4:	0719      	lsls	r1, r3, #28
 800d9a6:	d422      	bmi.n	800d9ee <__swsetup_r+0x62>
 800d9a8:	06da      	lsls	r2, r3, #27
 800d9aa:	d407      	bmi.n	800d9bc <__swsetup_r+0x30>
 800d9ac:	2209      	movs	r2, #9
 800d9ae:	602a      	str	r2, [r5, #0]
 800d9b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9b4:	81a3      	strh	r3, [r4, #12]
 800d9b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d9ba:	e033      	b.n	800da24 <__swsetup_r+0x98>
 800d9bc:	0758      	lsls	r0, r3, #29
 800d9be:	d512      	bpl.n	800d9e6 <__swsetup_r+0x5a>
 800d9c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d9c2:	b141      	cbz	r1, 800d9d6 <__swsetup_r+0x4a>
 800d9c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d9c8:	4299      	cmp	r1, r3
 800d9ca:	d002      	beq.n	800d9d2 <__swsetup_r+0x46>
 800d9cc:	4628      	mov	r0, r5
 800d9ce:	f7ff fddb 	bl	800d588 <_free_r>
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	6363      	str	r3, [r4, #52]	@ 0x34
 800d9d6:	89a3      	ldrh	r3, [r4, #12]
 800d9d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d9dc:	81a3      	strh	r3, [r4, #12]
 800d9de:	2300      	movs	r3, #0
 800d9e0:	6063      	str	r3, [r4, #4]
 800d9e2:	6923      	ldr	r3, [r4, #16]
 800d9e4:	6023      	str	r3, [r4, #0]
 800d9e6:	89a3      	ldrh	r3, [r4, #12]
 800d9e8:	f043 0308 	orr.w	r3, r3, #8
 800d9ec:	81a3      	strh	r3, [r4, #12]
 800d9ee:	6923      	ldr	r3, [r4, #16]
 800d9f0:	b94b      	cbnz	r3, 800da06 <__swsetup_r+0x7a>
 800d9f2:	89a3      	ldrh	r3, [r4, #12]
 800d9f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d9f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d9fc:	d003      	beq.n	800da06 <__swsetup_r+0x7a>
 800d9fe:	4621      	mov	r1, r4
 800da00:	4628      	mov	r0, r5
 800da02:	f000 f83f 	bl	800da84 <__smakebuf_r>
 800da06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da0a:	f013 0201 	ands.w	r2, r3, #1
 800da0e:	d00a      	beq.n	800da26 <__swsetup_r+0x9a>
 800da10:	2200      	movs	r2, #0
 800da12:	60a2      	str	r2, [r4, #8]
 800da14:	6962      	ldr	r2, [r4, #20]
 800da16:	4252      	negs	r2, r2
 800da18:	61a2      	str	r2, [r4, #24]
 800da1a:	6922      	ldr	r2, [r4, #16]
 800da1c:	b942      	cbnz	r2, 800da30 <__swsetup_r+0xa4>
 800da1e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800da22:	d1c5      	bne.n	800d9b0 <__swsetup_r+0x24>
 800da24:	bd38      	pop	{r3, r4, r5, pc}
 800da26:	0799      	lsls	r1, r3, #30
 800da28:	bf58      	it	pl
 800da2a:	6962      	ldrpl	r2, [r4, #20]
 800da2c:	60a2      	str	r2, [r4, #8]
 800da2e:	e7f4      	b.n	800da1a <__swsetup_r+0x8e>
 800da30:	2000      	movs	r0, #0
 800da32:	e7f7      	b.n	800da24 <__swsetup_r+0x98>
 800da34:	20000028 	.word	0x20000028

0800da38 <__swhatbuf_r>:
 800da38:	b570      	push	{r4, r5, r6, lr}
 800da3a:	460c      	mov	r4, r1
 800da3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da40:	2900      	cmp	r1, #0
 800da42:	b096      	sub	sp, #88	@ 0x58
 800da44:	4615      	mov	r5, r2
 800da46:	461e      	mov	r6, r3
 800da48:	da0d      	bge.n	800da66 <__swhatbuf_r+0x2e>
 800da4a:	89a3      	ldrh	r3, [r4, #12]
 800da4c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800da50:	f04f 0100 	mov.w	r1, #0
 800da54:	bf14      	ite	ne
 800da56:	2340      	movne	r3, #64	@ 0x40
 800da58:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800da5c:	2000      	movs	r0, #0
 800da5e:	6031      	str	r1, [r6, #0]
 800da60:	602b      	str	r3, [r5, #0]
 800da62:	b016      	add	sp, #88	@ 0x58
 800da64:	bd70      	pop	{r4, r5, r6, pc}
 800da66:	466a      	mov	r2, sp
 800da68:	f000 f89c 	bl	800dba4 <_fstat_r>
 800da6c:	2800      	cmp	r0, #0
 800da6e:	dbec      	blt.n	800da4a <__swhatbuf_r+0x12>
 800da70:	9901      	ldr	r1, [sp, #4]
 800da72:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800da76:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800da7a:	4259      	negs	r1, r3
 800da7c:	4159      	adcs	r1, r3
 800da7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da82:	e7eb      	b.n	800da5c <__swhatbuf_r+0x24>

0800da84 <__smakebuf_r>:
 800da84:	898b      	ldrh	r3, [r1, #12]
 800da86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da88:	079d      	lsls	r5, r3, #30
 800da8a:	4606      	mov	r6, r0
 800da8c:	460c      	mov	r4, r1
 800da8e:	d507      	bpl.n	800daa0 <__smakebuf_r+0x1c>
 800da90:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800da94:	6023      	str	r3, [r4, #0]
 800da96:	6123      	str	r3, [r4, #16]
 800da98:	2301      	movs	r3, #1
 800da9a:	6163      	str	r3, [r4, #20]
 800da9c:	b003      	add	sp, #12
 800da9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800daa0:	ab01      	add	r3, sp, #4
 800daa2:	466a      	mov	r2, sp
 800daa4:	f7ff ffc8 	bl	800da38 <__swhatbuf_r>
 800daa8:	9f00      	ldr	r7, [sp, #0]
 800daaa:	4605      	mov	r5, r0
 800daac:	4639      	mov	r1, r7
 800daae:	4630      	mov	r0, r6
 800dab0:	f7fe ffec 	bl	800ca8c <_malloc_r>
 800dab4:	b948      	cbnz	r0, 800daca <__smakebuf_r+0x46>
 800dab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800daba:	059a      	lsls	r2, r3, #22
 800dabc:	d4ee      	bmi.n	800da9c <__smakebuf_r+0x18>
 800dabe:	f023 0303 	bic.w	r3, r3, #3
 800dac2:	f043 0302 	orr.w	r3, r3, #2
 800dac6:	81a3      	strh	r3, [r4, #12]
 800dac8:	e7e2      	b.n	800da90 <__smakebuf_r+0xc>
 800daca:	89a3      	ldrh	r3, [r4, #12]
 800dacc:	6020      	str	r0, [r4, #0]
 800dace:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dad2:	81a3      	strh	r3, [r4, #12]
 800dad4:	9b01      	ldr	r3, [sp, #4]
 800dad6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dada:	b15b      	cbz	r3, 800daf4 <__smakebuf_r+0x70>
 800dadc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dae0:	4630      	mov	r0, r6
 800dae2:	f000 f83b 	bl	800db5c <_isatty_r>
 800dae6:	b128      	cbz	r0, 800daf4 <__smakebuf_r+0x70>
 800dae8:	89a3      	ldrh	r3, [r4, #12]
 800daea:	f023 0303 	bic.w	r3, r3, #3
 800daee:	f043 0301 	orr.w	r3, r3, #1
 800daf2:	81a3      	strh	r3, [r4, #12]
 800daf4:	89a3      	ldrh	r3, [r4, #12]
 800daf6:	431d      	orrs	r5, r3
 800daf8:	81a5      	strh	r5, [r4, #12]
 800dafa:	e7cf      	b.n	800da9c <__smakebuf_r+0x18>

0800dafc <_raise_r>:
 800dafc:	291f      	cmp	r1, #31
 800dafe:	b538      	push	{r3, r4, r5, lr}
 800db00:	4605      	mov	r5, r0
 800db02:	460c      	mov	r4, r1
 800db04:	d904      	bls.n	800db10 <_raise_r+0x14>
 800db06:	2316      	movs	r3, #22
 800db08:	6003      	str	r3, [r0, #0]
 800db0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800db0e:	bd38      	pop	{r3, r4, r5, pc}
 800db10:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800db12:	b112      	cbz	r2, 800db1a <_raise_r+0x1e>
 800db14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800db18:	b94b      	cbnz	r3, 800db2e <_raise_r+0x32>
 800db1a:	4628      	mov	r0, r5
 800db1c:	f000 f840 	bl	800dba0 <_getpid_r>
 800db20:	4622      	mov	r2, r4
 800db22:	4601      	mov	r1, r0
 800db24:	4628      	mov	r0, r5
 800db26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800db2a:	f000 b827 	b.w	800db7c <_kill_r>
 800db2e:	2b01      	cmp	r3, #1
 800db30:	d00a      	beq.n	800db48 <_raise_r+0x4c>
 800db32:	1c59      	adds	r1, r3, #1
 800db34:	d103      	bne.n	800db3e <_raise_r+0x42>
 800db36:	2316      	movs	r3, #22
 800db38:	6003      	str	r3, [r0, #0]
 800db3a:	2001      	movs	r0, #1
 800db3c:	e7e7      	b.n	800db0e <_raise_r+0x12>
 800db3e:	2100      	movs	r1, #0
 800db40:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800db44:	4620      	mov	r0, r4
 800db46:	4798      	blx	r3
 800db48:	2000      	movs	r0, #0
 800db4a:	e7e0      	b.n	800db0e <_raise_r+0x12>

0800db4c <raise>:
 800db4c:	4b02      	ldr	r3, [pc, #8]	@ (800db58 <raise+0xc>)
 800db4e:	4601      	mov	r1, r0
 800db50:	6818      	ldr	r0, [r3, #0]
 800db52:	f7ff bfd3 	b.w	800dafc <_raise_r>
 800db56:	bf00      	nop
 800db58:	20000028 	.word	0x20000028

0800db5c <_isatty_r>:
 800db5c:	b538      	push	{r3, r4, r5, lr}
 800db5e:	4d06      	ldr	r5, [pc, #24]	@ (800db78 <_isatty_r+0x1c>)
 800db60:	2300      	movs	r3, #0
 800db62:	4604      	mov	r4, r0
 800db64:	4608      	mov	r0, r1
 800db66:	602b      	str	r3, [r5, #0]
 800db68:	f7f6 f98e 	bl	8003e88 <_isatty>
 800db6c:	1c43      	adds	r3, r0, #1
 800db6e:	d102      	bne.n	800db76 <_isatty_r+0x1a>
 800db70:	682b      	ldr	r3, [r5, #0]
 800db72:	b103      	cbz	r3, 800db76 <_isatty_r+0x1a>
 800db74:	6023      	str	r3, [r4, #0]
 800db76:	bd38      	pop	{r3, r4, r5, pc}
 800db78:	20005404 	.word	0x20005404

0800db7c <_kill_r>:
 800db7c:	b538      	push	{r3, r4, r5, lr}
 800db7e:	4d07      	ldr	r5, [pc, #28]	@ (800db9c <_kill_r+0x20>)
 800db80:	2300      	movs	r3, #0
 800db82:	4604      	mov	r4, r0
 800db84:	4608      	mov	r0, r1
 800db86:	4611      	mov	r1, r2
 800db88:	602b      	str	r3, [r5, #0]
 800db8a:	f7f6 f90d 	bl	8003da8 <_kill>
 800db8e:	1c43      	adds	r3, r0, #1
 800db90:	d102      	bne.n	800db98 <_kill_r+0x1c>
 800db92:	682b      	ldr	r3, [r5, #0]
 800db94:	b103      	cbz	r3, 800db98 <_kill_r+0x1c>
 800db96:	6023      	str	r3, [r4, #0]
 800db98:	bd38      	pop	{r3, r4, r5, pc}
 800db9a:	bf00      	nop
 800db9c:	20005404 	.word	0x20005404

0800dba0 <_getpid_r>:
 800dba0:	f7f6 b8fa 	b.w	8003d98 <_getpid>

0800dba4 <_fstat_r>:
 800dba4:	b538      	push	{r3, r4, r5, lr}
 800dba6:	4d07      	ldr	r5, [pc, #28]	@ (800dbc4 <_fstat_r+0x20>)
 800dba8:	2300      	movs	r3, #0
 800dbaa:	4604      	mov	r4, r0
 800dbac:	4608      	mov	r0, r1
 800dbae:	4611      	mov	r1, r2
 800dbb0:	602b      	str	r3, [r5, #0]
 800dbb2:	f7f6 f959 	bl	8003e68 <_fstat>
 800dbb6:	1c43      	adds	r3, r0, #1
 800dbb8:	d102      	bne.n	800dbc0 <_fstat_r+0x1c>
 800dbba:	682b      	ldr	r3, [r5, #0]
 800dbbc:	b103      	cbz	r3, 800dbc0 <_fstat_r+0x1c>
 800dbbe:	6023      	str	r3, [r4, #0]
 800dbc0:	bd38      	pop	{r3, r4, r5, pc}
 800dbc2:	bf00      	nop
 800dbc4:	20005404 	.word	0x20005404

0800dbc8 <lroundf>:
 800dbc8:	ee10 1a10 	vmov	r1, s0
 800dbcc:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800dbd0:	2900      	cmp	r1, #0
 800dbd2:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800dbd6:	bfac      	ite	ge
 800dbd8:	2001      	movge	r0, #1
 800dbda:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 800dbde:	2a1e      	cmp	r2, #30
 800dbe0:	dc1a      	bgt.n	800dc18 <lroundf+0x50>
 800dbe2:	2a00      	cmp	r2, #0
 800dbe4:	da03      	bge.n	800dbee <lroundf+0x26>
 800dbe6:	3201      	adds	r2, #1
 800dbe8:	bf18      	it	ne
 800dbea:	2000      	movne	r0, #0
 800dbec:	4770      	bx	lr
 800dbee:	2a16      	cmp	r2, #22
 800dbf0:	bfd8      	it	le
 800dbf2:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800dbf6:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800dbfa:	bfd8      	it	le
 800dbfc:	4113      	asrle	r3, r2
 800dbfe:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800dc02:	bfcd      	iteet	gt
 800dc04:	3b96      	subgt	r3, #150	@ 0x96
 800dc06:	185b      	addle	r3, r3, r1
 800dc08:	f1c2 0217 	rsble	r2, r2, #23
 800dc0c:	fa01 f303 	lslgt.w	r3, r1, r3
 800dc10:	bfd8      	it	le
 800dc12:	40d3      	lsrle	r3, r2
 800dc14:	4358      	muls	r0, r3
 800dc16:	4770      	bx	lr
 800dc18:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800dc1c:	ee17 0a90 	vmov	r0, s15
 800dc20:	4770      	bx	lr
	...

0800dc24 <_init>:
 800dc24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc26:	bf00      	nop
 800dc28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc2a:	bc08      	pop	{r3}
 800dc2c:	469e      	mov	lr, r3
 800dc2e:	4770      	bx	lr

0800dc30 <_fini>:
 800dc30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc32:	bf00      	nop
 800dc34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc36:	bc08      	pop	{r3}
 800dc38:	469e      	mov	lr, r3
 800dc3a:	4770      	bx	lr
