ModuleName LTP
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 392 ,X2: 368 ,Y2: 392
Edge X1: 288 ,Y1: 280 ,X2: 288 ,Y2: 392
Edge X1: 272 ,Y1: 280 ,X2: 288 ,Y2: 280
Edge X1: 288 ,Y1: 280 ,X2: 368 ,Y2: 280
Edge X1: 368 ,Y1: 256 ,X2: 368 ,Y2: 280
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 280 ,Y1: 344 ,X2: 312 ,Y2: 344
Edge X1: 280 ,Y1: 208 ,X2: 280 ,Y2: 344
Edge X1: 272 ,Y1: 208 ,X2: 280 ,Y2: 208
Edge X1: 280 ,Y1: 208 ,X2: 312 ,Y2: 208
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 424 ,Y1: 296 ,X2: 440 ,Y2: 296
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 496 ,Y1: 296 ,X2: 504 ,Y2: 296
Edge X1: 504 ,Y1: 176 ,X2: 504 ,Y2: 296
Edge X1: 504 ,Y1: 176 ,X2: 528 ,Y2: 176
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 592 ,Y1: 168 ,X2: 608 ,Y2: 168
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 272 ,Y1: 296 ,X2: 312 ,Y2: 296
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 304 ,X2: 208 ,Y2: 304
Edge X1: 192 ,Y1: 304 ,X2: 192 ,Y2: 408
Edge X1: 192 ,Y1: 408 ,X2: 464 ,Y2: 408
Edge X1: 464 ,Y1: 160 ,X2: 464 ,Y2: 408
Edge X1: 424 ,Y1: 160 ,X2: 464 ,Y2: 160
Edge X1: 464 ,Y1: 160 ,X2: 528 ,Y2: 160
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 288 ,X2: 208 ,Y2: 288
Edge X1: 192 ,Y1: 160 ,X2: 192 ,Y2: 288
Edge X1: 168 ,Y1: 160 ,X2: 192 ,Y2: 160
Edge X1: 192 ,Y1: 160 ,X2: 312 ,Y2: 160
End
Branches
End
End
Ports
Port Left: 168 Top: 160 ,Orientation: 0
Portname: Level ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 272 Top: 208 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 272 Top: 280 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 608 Top: 168 ,Orientation: 0
Portname: Pulse ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 336 Top: 152
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 336 Top: 288
Name: s1
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 528 Top: 152
Name: s3
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 440 Top: 288
Name: s4
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 208 Top: 280
Name: s2
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
