Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_teknofest_wrapper_behav xil_defaultlib.tb_teknofest_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'funct3_E' [D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/sources_1/imports/Desktop/pipeline_top.v:57]
WARNING: [VRFC 10-5021] port 'mem_gnt' is not connected on this instance [D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/new/teknofest_wrapper.sv:82]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/new/programmer.sv" Line 1. Module programmer(UART_BAUD_RATE=32'b010110111000110110000,CPU_FREQ_HZ=32'b0100011110000110100011000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/new/programmer.sv" Line 1. Module programmer(UART_BAUD_RATE=32'b010110111000110110000,CPU_FREQ_HZ=32'b0100011110000110100011000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.PC_Module
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Integer_RF
Compiling module xil_defaultlib.Sign_Extend_Immediate
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.GP_Block
Compiling module xil_defaultlib.KSA_Level_1
Compiling module xil_defaultlib.Greyblock
Compiling module xil_defaultlib.BlackBlock
Compiling module xil_defaultlib.KSA_Level_2
Compiling module xil_defaultlib.KSA_Level_3
Compiling module xil_defaultlib.KSA_Level_4
Compiling module xil_defaultlib.KSA_Level_5
Compiling module xil_defaultlib.KSA_Level_6
Compiling module xil_defaultlib.KSA_Level_7
Compiling module xil_defaultlib.Kogge_Stone_Adder_32bit
Compiling module xil_defaultlib.orc_b
Compiling module xil_defaultlib.LeadingZeroCounter32
Compiling module xil_defaultlib.TrailingZeroCounter32
Compiling module xil_defaultlib.CountPopulation32
Compiling module xil_defaultlib.non_restoring_div32
Compiling module xil_defaultlib.radix4_booth_multiplier
Compiling module xil_defaultlib.carryless_multiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.programmer(UART_BAUD_RATE=32'b01...
Compiling module xil_defaultlib.teknofest_memory(USE_SRAM=32'b01...
Compiling module xil_defaultlib.teknofest_wrapper(USE_SRAM=32'b0...
Compiling module xil_defaultlib.ddr2_model_default
Compiling module xil_defaultlib.tb_teknofest_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_teknofest_wrapper_behav
