
---------- Begin Simulation Statistics ----------
final_tick                               158527379375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1072                       # Simulator instruction rate (inst/s)
host_mem_usage                               27560664                       # Number of bytes of host memory used
host_op_rate                                     1099                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                122585.51                       # Real time elapsed on the host
host_tick_rate                                 434547                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   131423058                       # Number of instructions simulated
sim_ops                                     134776709                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.053269                       # Number of seconds simulated
sim_ticks                                 53269144375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.871456                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  223437                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               306618                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4803                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             16899                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            261037                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45323                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           55290                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9967                       # Number of indirect misses.
system.cpu.branchPred.lookups                  487066                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   85376                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5355                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2696638                       # Number of instructions committed
system.cpu.committedOps                       3060191                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.325839                       # CPI: cycles per instruction
system.cpu.discardedOps                         52247                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1414845                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            720080                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           344333                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7865230                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.231169                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4804                       # number of quiesce instructions executed
system.cpu.numCycles                         11665223                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4804                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1693681     55.35%     55.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9994      0.33%     55.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 815456     26.65%     82.32% # Class of committed instruction
system.cpu.op_class_0::MemWrite                541060     17.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3060191                       # Class of committed instruction
system.cpu.quiesceCycles                     73565408                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3799993                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10119                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2227888                       # Transaction distribution
system.membus.trans_dist::ReadResp            2231502                       # Transaction distribution
system.membus.trans_dist::WriteReq            1350335                       # Transaction distribution
system.membus.trans_dist::WriteResp           1350335                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3128                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1853                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1509                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1509                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            232                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3390                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        19410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        75670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       109778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7061358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      7061358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7171681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        38820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       509696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       106913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       659461                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    225962180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    225962180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               226636489                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3587529                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000013                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003658                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3587481    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      48      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3587529                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9711257225                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            96397999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              634562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18853750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           80448534                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        13879555885                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1163750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2773504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2773504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4642094                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4642093                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        48426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        75670                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14168064                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     14352384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3541                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3541                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     14831195                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27698                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        76098                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       106913                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    226689024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    229638144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        56588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        56588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    236194405                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        25058837001                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         16489804                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          750                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  20260649314                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         38.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12964909000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3690842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18454210                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2768132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3690842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     28604026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3690842                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2768132                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6458974                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3690842                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18454210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6458974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6458974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     35063000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        56588                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       204044                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1771                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149227                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2768132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6458974                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9227105                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2768132                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1062304                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3830435                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2768132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9227105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1062304                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13057540                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2223035                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2223027                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1307648                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1307648                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6991872                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1782                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      7061358                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    223739904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        56588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    225962180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4404576                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4404576    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4404576                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  10554512100                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  12422744000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1810981594                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36908421                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36908421                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1884798436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36908421                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36964739                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     73873160                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1847890015                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     73873160                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36908421                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1958671595                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145162240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     81526784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    228458496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     82509824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    145162240                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    227672064                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36290560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2547712                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38893568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20627456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4536320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25163776                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     33217579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2725071741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1530469185                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4288758505                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1548923396                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2725071741                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4273995137                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     33217579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4273995137                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4255540926                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8562753642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14848                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14848                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          232                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           63                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          295                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       278735                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        75691                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         354427                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       278735                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       278735                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       278735                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        75691                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        354427                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    142213120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        56588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         309504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          142582212                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       200192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     81526784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        83889664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2222080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2227863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1273856                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1310776                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        56318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2669709110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1062304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5810193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2676637924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3758123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36908421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1530469185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3690842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1574826571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3758123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36964739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4200178295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3690842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1062304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5810193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4251464495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3495936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000156457250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3139                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3139                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4009000                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1394128                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2227871                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1310776                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2227871                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1310776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            139272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            139246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            139249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            139236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            139304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            139252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            139201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            139216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            139201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           139257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           139251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           139218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           139252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           139223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           139239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             81931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             81940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             81914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             81919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             81899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             81898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             81927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             81918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             81925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             81922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            81954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            81944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            81938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            81926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81908                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  72756019675                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11139345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            131237580925                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32657.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58907.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4170                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2078341                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1219986                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2227868                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1310776                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1955955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   78522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   78306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   78058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 216067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 205644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  20713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  19836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11651                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       240320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.380826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.887823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.963053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5874      2.44%      2.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5183      2.16%      4.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3327      1.38%      5.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4280      1.78%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4677      1.95%      9.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3322      1.38%     11.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3178      1.32%     12.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4202      1.75%     14.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       206277     85.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       240320                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     709.736222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    914.218510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1875     59.73%     59.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            2      0.06%     59.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      0.06%     59.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.06%     59.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.06%     59.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.10%     60.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.03%     60.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.10%     60.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            6      0.19%     60.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.10%     60.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.03%     60.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.06%     60.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          314     10.00%     70.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.06%     70.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.10%     70.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.03%     70.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.03%     70.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.03%     70.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.03%     70.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            2      0.06%     70.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.03%     70.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.03%     71.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            7      0.22%     71.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          901     28.70%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            2      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3139                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     417.576617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     94.613967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    488.640199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1746     55.62%     55.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            58      1.85%     57.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            29      0.92%     58.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           17      0.54%     58.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           10      0.32%     59.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.35%     59.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           10      0.32%     59.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.22%     60.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.03%     60.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.16%     60.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            7      0.22%     60.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.13%     60.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.10%     60.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            5      0.16%     60.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.10%     61.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.06%     61.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     61.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     61.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     61.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.03%     61.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     61.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           72      2.29%     63.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1140     36.32%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            2      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1696-1727            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1856-1887            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3139                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              142583616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                83889472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               142582724                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83889664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2676.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1574.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2676.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1574.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   53269232750                       # Total gap between requests
system.mem_ctrls.avgGap                      15053.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    142213120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        57036                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       309440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       201856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     81524928                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 56317.780869180708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2669709109.627500057220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1070713.649884863524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5808991.370719758794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3789360.658376446925                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36908420.870426267385                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1530434343.493244886398                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3690842.087042626459                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2222080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3128                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1273856                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3423215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 130844578810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    195920345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    193658555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12851267275                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27688863550                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1014191113550                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3174244720                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57053.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58883.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    218905.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40045.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4108461.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    901330.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    796158.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1033282.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         118586310.524987                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         82769307.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4051960387.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1821669012.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     509960291.399887                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1086087395.662445                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     248182323.600012                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7919215029.037738                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.664206                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12523104145                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2881620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37865875140                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9608                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4804                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9571266.080350                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2611515.167476                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4804    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        60250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12440500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4804                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    112547017125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  45980362250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1006187                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1006187                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1006187                       # number of overall hits
system.cpu.icache.overall_hits::total         1006187                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          232                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            232                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          232                       # number of overall misses
system.cpu.icache.overall_misses::total           232                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10081250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10081250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10081250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10081250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1006419                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1006419                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1006419                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1006419                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000231                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000231                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000231                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000231                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43453.663793                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43453.663793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43453.663793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43453.663793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          232                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          232                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          232                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          232                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9710625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9710625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9710625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9710625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41856.142241                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41856.142241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41856.142241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41856.142241                       # average overall mshr miss latency
system.cpu.icache.replacements                     81                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1006187                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1006187                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          232                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           232                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10081250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10081250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1006419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1006419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000231                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000231                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43453.663793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43453.663793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9710625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9710625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41856.142241                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41856.142241                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           403.380033                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8037690                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                81                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          99230.740741                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   403.380033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.787852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.787852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2013070                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2013070                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1310748                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1310748                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1310748                       # number of overall hits
system.cpu.dcache.overall_hits::total         1310748                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6292                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6292                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6292                       # number of overall misses
system.cpu.dcache.overall_misses::total          6292                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    454349500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    454349500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    454349500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    454349500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1317040                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1317040                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1317040                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1317040                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004777                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004777                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004777                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004777                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72210.664336                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72210.664336                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72210.664336                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72210.664336                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3127                       # number of writebacks
system.cpu.dcache.writebacks::total              3127                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1393                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1393                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1393                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1393                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4899                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4899                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        47540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        47540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    355552625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    355552625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    355552625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    355552625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    105388375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    105388375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003720                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003720                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003720                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003720                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72576.571749                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72576.571749                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72576.571749                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72576.571749                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2216.835822                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2216.835822                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4899                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       815263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          815263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    256851250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    256851250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       818668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       818668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004159                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004159                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75433.553598                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75433.553598                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3390                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3390                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4853                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4853                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    250784500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    250784500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    105388375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    105388375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73977.728614                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73977.728614                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21716.129198                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21716.129198                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       495485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         495485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    197498250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    197498250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       498372                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       498372                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005793                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005793                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68409.508140                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68409.508140                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1378                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1378                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1509                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1509                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        42687                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        42687                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    104768125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    104768125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69428.843605                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69428.843605                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              133003                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4899                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.149010                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5273059                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5273059                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158527379375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               158529144375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1072                       # Simulator instruction rate (inst/s)
host_mem_usage                               27560664                       # Number of bytes of host memory used
host_op_rate                                     1099                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                122586.37                       # Real time elapsed on the host
host_tick_rate                                 434558                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   131424392                       # Number of instructions simulated
sim_ops                                     134778354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.053271                       # Number of seconds simulated
sim_ticks                                 53270909375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.859443                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  223508                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               306766                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4803                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             16920                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            261081                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45323                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           55290                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9967                       # Number of indirect misses.
system.cpu.branchPred.lookups                  487299                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   85441                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5355                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2697972                       # Number of instructions committed
system.cpu.committedOps                       3061836                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.324747                       # CPI: cycles per instruction
system.cpu.discardedOps                         52302                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1415736                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            720470                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           344468                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7866358                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.231227                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4804                       # number of quiesce instructions executed
system.cpu.numCycles                         11668047                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4804                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1694633     55.35%     55.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9994      0.33%     55.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 815837     26.65%     82.32% # Class of committed instruction
system.cpu.op_class_0::MemWrite                541371     17.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3061836                       # Class of committed instruction
system.cpu.quiesceCycles                     73565408                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3801689                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10133                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2228032                       # Transaction distribution
system.membus.trans_dist::ReadResp            2231654                       # Transaction distribution
system.membus.trans_dist::WriteReq            1350335                       # Transaction distribution
system.membus.trans_dist::WriteResp           1350335                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3133                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1855                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1509                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1509                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            232                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3397                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        19410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        75670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       109799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7061647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      7061647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7171991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        38820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       510464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       106913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       660229                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    225971460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    225971460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               226646537                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3587680                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000013                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003658                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3587632    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      48      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3587680                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9711441475                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            96397999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              634562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18853750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           80487924                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        13880350885                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1163750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2773504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2773504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4642382                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4642381                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        48426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        75670                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14168064                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     14352384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4117                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4117                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     14831771                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27698                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        76098                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       106913                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    226689024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    229638144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        65804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        65804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    236203621                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        25059845001                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         16490380                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          750                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  20261513314                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         38.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12965197000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3690720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18453599                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2768040                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3690720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     28603078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3690720                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2768040                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6458760                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3690720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18453599                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6458760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6458760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     35061838                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        65804                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       213260                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2059                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149515                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2768040                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6458760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9226800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2768040                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1235271                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4003311                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2768040                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9226800                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1235271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13230110                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2223179                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2223171                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1307648                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1307648                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6991872                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2070                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      7061646                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    223739904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        65804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    225971396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4404720                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4404720    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4404720                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  10554656100                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  12423464000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1810921592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36907198                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36907198                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1884735988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36907198                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36963514                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     73870712                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1847828790                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     73870712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36907198                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1958606700                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145162240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     81526784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    228458496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     82509824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    145162240                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    227672064                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36290560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2547712                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38893568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20627456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4536320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25163776                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     33216478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2724981452                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1530418477                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4288616408                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1548872076                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2724981452                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4273853529                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     33216478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4273853529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4255399930                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8562469936                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14848                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14848                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          232                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           63                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          295                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       278726                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        75689                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         354415                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       278726                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       278726                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       278726                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        75689                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        354415                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    142213120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        66060                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         309952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          142592132                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       200512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     81526784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        83889984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2222080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2228018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3133                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1273856                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1310781                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        56316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2669620655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1240076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5818410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2676735458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3764006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36907198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1530418477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3690720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1574780400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3764006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36963514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4200039133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3690720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1240076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5818410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4251515858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3495936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000156457250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3140                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3140                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4009267                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1394143                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2228022                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1310781                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2228022                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1310781                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            139272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            139246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            139249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            139236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            139309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            139286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            139233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            139248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            139233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           139270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           139251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           139218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           139252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           139225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           139241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             81931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             81940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             81914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             81919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             81907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             81904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             81927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             81919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             81925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             81922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            81955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            81944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            81938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            81926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81908                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  72761667655                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11140105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            131247218905                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32657.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58907.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4170                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2078479                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1219999                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2228019                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1310781                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1956052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   78560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   78313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   78064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 216067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 205644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  20713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  19836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11651                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       240332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.372917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.870001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.975088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5876      2.44%      2.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5183      2.16%      4.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3327      1.38%      5.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4281      1.78%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4677      1.95%      9.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3323      1.38%     11.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3178      1.32%     12.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4202      1.75%     14.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       206285     85.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       240332                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     709.543631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    914.136581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1875     59.71%     59.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      0.10%     59.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      0.06%     59.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.06%     59.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.06%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.10%     60.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.03%     60.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.10%     60.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            6      0.19%     60.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.10%     60.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.03%     60.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.06%     60.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          314     10.00%     70.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.06%     70.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.10%     70.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.03%     70.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.03%     70.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.03%     70.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.03%     70.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            2      0.06%     70.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.03%     70.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.03%     71.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            7      0.22%     71.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          901     28.69%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            2      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3140                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     417.448726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     94.560431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    488.614917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1747     55.64%     55.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            58      1.85%     57.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            29      0.92%     58.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           17      0.54%     58.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           10      0.32%     59.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.35%     59.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           10      0.32%     59.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.22%     60.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.03%     60.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.16%     60.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            7      0.22%     60.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.13%     60.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.10%     60.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            5      0.16%     60.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.10%     61.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.06%     61.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     61.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     61.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     61.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.03%     61.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     61.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           72      2.29%     63.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1140     36.31%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            2      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1696-1727            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1856-1887            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3140                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              142593344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                83890496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               142592388                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83889984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2676.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1574.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2676.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1574.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   53270996750                       # Total gap between requests
system.mem_ctrls.avgGap                      15053.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    142213120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        66316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       309888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       201984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     81525824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 56315.914918619688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2669620655.410483837128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1244882.071247727843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5817208.747433739714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3791637.919640826527                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36907198.001066595316                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1530400456.018121004105                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3690719.800106659997                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2222080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1039                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3133                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1273856                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3423215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 130844578810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    205039715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    194177165                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12852288400                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27688863550                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1014216921550                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3174244720                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57053.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58883.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    197343.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40094.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4102230.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    901330.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    796178.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1033282.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         118594698.749987                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         82773440.399994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4052240475                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1821691248.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     509960291.399887                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1086135103.612445                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     248182323.600012                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7919577581.512738                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.666086                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12523104145                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2881620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37867640140                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9608                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4804                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9571266.080350                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2611515.167476                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4804    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        60250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12440500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4804                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    112548782125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  45980362250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1006633                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1006633                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1006633                       # number of overall hits
system.cpu.icache.overall_hits::total         1006633                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          232                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            232                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          232                       # number of overall misses
system.cpu.icache.overall_misses::total           232                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10081250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10081250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10081250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10081250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1006865                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1006865                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1006865                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1006865                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000230                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000230                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43453.663793                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43453.663793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43453.663793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43453.663793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          232                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          232                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          232                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          232                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9710625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9710625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9710625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9710625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41856.142241                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41856.142241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41856.142241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41856.142241                       # average overall mshr miss latency
system.cpu.icache.replacements                     81                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1006633                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1006633                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          232                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           232                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10081250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10081250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1006865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1006865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43453.663793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43453.663793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9710625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9710625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41856.142241                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41856.142241                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           403.380087                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34331791                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          70641.545267                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   403.380087                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.787852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.787852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2013962                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2013962                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311452                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311452                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311452                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311452                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6299                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6299                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6299                       # number of overall misses
system.cpu.dcache.overall_misses::total          6299                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    455105125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    455105125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    455105125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    455105125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1317751                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1317751                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1317751                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1317751                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004780                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004780                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004780                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004780                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72250.377044                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72250.377044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72250.377044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72250.377044                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3132                       # number of writebacks
system.cpu.dcache.writebacks::total              3132                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1393                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1393                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1393                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1393                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4906                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4906                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4906                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4906                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        47540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        47540                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    356297500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    356297500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    356297500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    356297500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    105388375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    105388375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003723                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003723                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003723                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003723                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72624.847126                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72624.847126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72624.847126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72624.847126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2216.835822                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2216.835822                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4906                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       815656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          815656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3412                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3412                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    257606875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    257606875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       819068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       819068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75500.256448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75500.256448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4853                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4853                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    251529375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    251529375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    105388375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    105388375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74044.561378                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74044.561378                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21716.129198                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21716.129198                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       495796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         495796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    197498250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    197498250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       498683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       498683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68409.508140                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68409.508140                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1378                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1378                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1509                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1509                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        42687                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        42687                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    104768125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    104768125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003026                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69428.843605                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69428.843605                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1320150                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5418                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            243.660022                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5275910                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5275910                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158529144375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
