<stg><name>entry_proc</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %WidthInBytes_val2_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16">
<![CDATA[
entry:1 %muxLogicCE_to_WidthInBytes_val2_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_WidthInBytes_val2_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:2 %WidthInBytes_val2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %WidthInBytes_val2

]]></Node>
<StgValue><ssdm name="WidthInBytes_val2_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32">
<![CDATA[
entry:3 %muxLogicCE_to_HwReg_frm_buffer2_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_HwReg_frm_buffer2_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry:4 %HwReg_frm_buffer2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %HwReg_frm_buffer2

]]></Node>
<StgValue><ssdm name="HwReg_frm_buffer2_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32">
<![CDATA[
entry:5 %muxLogicCE_to_HwReg_frm_buffer_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_HwReg_frm_buffer_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry:6 %HwReg_frm_buffer_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %HwReg_frm_buffer

]]></Node>
<StgValue><ssdm name="HwReg_frm_buffer_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="16">
<![CDATA[
entry:7 %muxLogicData_to_write_ln0 = muxlogic i16 %WidthInBytes_val2_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:8 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %WidthInBytes_val2_c9, i16 %WidthInBytes_val2_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %HwReg_frm_buffer2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32">
<![CDATA[
entry:10 %muxLogicData_to_write_ln0 = muxlogic i32 %HwReg_frm_buffer2_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %HwReg_frm_buffer2_c, i32 %HwReg_frm_buffer2_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %HwReg_frm_buffer_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32">
<![CDATA[
entry:13 %muxLogicData_to_write_ln0 = muxlogic i32 %HwReg_frm_buffer_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:14 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %HwReg_frm_buffer_c, i32 %HwReg_frm_buffer_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
entry:15 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="18" name="HwReg_frm_buffer" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="HwReg_frm_buffer"/></StgValue>
</port>
<port id="19" name="HwReg_frm_buffer_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="HwReg_frm_buffer_c"/></StgValue>
</port>
<port id="20" name="HwReg_frm_buffer2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="HwReg_frm_buffer2"/></StgValue>
</port>
<port id="21" name="HwReg_frm_buffer2_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="HwReg_frm_buffer2_c"/></StgValue>
</port>
<port id="22" name="WidthInBytes_val2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="WidthInBytes_val2"/></StgValue>
</port>
<port id="23" name="WidthInBytes_val2_c9" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="WidthInBytes_val2_c9"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="25" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="24" toId="2">
</dataflow>
<dataflow id="26" from="WidthInBytes_val2_c9" to="specinterface_ln0" fromId="23" toId="2">
</dataflow>
<dataflow id="28" from="ap_fifo_str" to="specinterface_ln0" fromId="27" toId="2">
</dataflow>
<dataflow id="30" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="2">
</dataflow>
<dataflow id="31" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="2">
</dataflow>
<dataflow id="33" from="p_str" to="specinterface_ln0" fromId="32" toId="2">
</dataflow>
<dataflow id="34" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="2">
</dataflow>
<dataflow id="35" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="2">
</dataflow>
<dataflow id="36" from="p_str" to="specinterface_ln0" fromId="32" toId="2">
</dataflow>
<dataflow id="37" from="p_str" to="specinterface_ln0" fromId="32" toId="2">
</dataflow>
<dataflow id="38" from="p_str" to="specinterface_ln0" fromId="32" toId="2">
</dataflow>
<dataflow id="40" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="2">
</dataflow>
<dataflow id="41" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="2">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="2">
</dataflow>
<dataflow id="44" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="2">
</dataflow>
<dataflow id="45" from="p_str" to="specinterface_ln0" fromId="32" toId="2">
</dataflow>
<dataflow id="47" from="ScalarProp_str" to="specinterface_ln0" fromId="46" toId="2">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="2">
</dataflow>
<dataflow id="50" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="2">
</dataflow>
<dataflow id="52" from="_ssdm_op_Read.ap_auto.i16" to="WidthInBytes_val2_read" fromId="51" toId="4">
</dataflow>
<dataflow id="53" from="WidthInBytes_val2" to="WidthInBytes_val2_read" fromId="22" toId="4">
</dataflow>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i32" to="HwReg_frm_buffer2_read" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="HwReg_frm_buffer2" to="HwReg_frm_buffer2_read" fromId="20" toId="6">
</dataflow>
<dataflow id="57" from="_ssdm_op_Read.ap_auto.i32" to="HwReg_frm_buffer_read" fromId="54" toId="8">
</dataflow>
<dataflow id="58" from="HwReg_frm_buffer" to="HwReg_frm_buffer_read" fromId="18" toId="8">
</dataflow>
<dataflow id="59" from="WidthInBytes_val2_read" to="muxLogicData_to_write_ln0" fromId="4" toId="9">
</dataflow>
<dataflow id="61" from="_ssdm_op_Write.ap_fifo.i16P0A" to="write_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="62" from="WidthInBytes_val2_c9" to="write_ln0" fromId="23" toId="10">
</dataflow>
<dataflow id="63" from="WidthInBytes_val2_read" to="write_ln0" fromId="4" toId="10">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="24" toId="11">
</dataflow>
<dataflow id="65" from="HwReg_frm_buffer2_c" to="specinterface_ln0" fromId="21" toId="11">
</dataflow>
<dataflow id="66" from="ap_fifo_str" to="specinterface_ln0" fromId="27" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="11">
</dataflow>
<dataflow id="69" from="p_str" to="specinterface_ln0" fromId="32" toId="11">
</dataflow>
<dataflow id="70" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="11">
</dataflow>
<dataflow id="71" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="11">
</dataflow>
<dataflow id="72" from="p_str" to="specinterface_ln0" fromId="32" toId="11">
</dataflow>
<dataflow id="73" from="p_str" to="specinterface_ln0" fromId="32" toId="11">
</dataflow>
<dataflow id="74" from="p_str" to="specinterface_ln0" fromId="32" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="11">
</dataflow>
<dataflow id="79" from="p_str" to="specinterface_ln0" fromId="32" toId="11">
</dataflow>
<dataflow id="80" from="ScalarProp_str" to="specinterface_ln0" fromId="46" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="11">
</dataflow>
<dataflow id="83" from="HwReg_frm_buffer2_read" to="muxLogicData_to_write_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="85" from="_ssdm_op_Write.ap_fifo.i32P0A" to="write_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="86" from="HwReg_frm_buffer2_c" to="write_ln0" fromId="21" toId="13">
</dataflow>
<dataflow id="87" from="HwReg_frm_buffer2_read" to="write_ln0" fromId="6" toId="13">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="24" toId="14">
</dataflow>
<dataflow id="89" from="HwReg_frm_buffer_c" to="specinterface_ln0" fromId="19" toId="14">
</dataflow>
<dataflow id="90" from="ap_fifo_str" to="specinterface_ln0" fromId="27" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="14">
</dataflow>
<dataflow id="93" from="p_str" to="specinterface_ln0" fromId="32" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="14">
</dataflow>
<dataflow id="95" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="14">
</dataflow>
<dataflow id="96" from="p_str" to="specinterface_ln0" fromId="32" toId="14">
</dataflow>
<dataflow id="97" from="p_str" to="specinterface_ln0" fromId="32" toId="14">
</dataflow>
<dataflow id="98" from="p_str" to="specinterface_ln0" fromId="32" toId="14">
</dataflow>
<dataflow id="99" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="14">
</dataflow>
<dataflow id="100" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="14">
</dataflow>
<dataflow id="101" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="14">
</dataflow>
<dataflow id="102" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="14">
</dataflow>
<dataflow id="103" from="p_str" to="specinterface_ln0" fromId="32" toId="14">
</dataflow>
<dataflow id="104" from="ScalarProp_str" to="specinterface_ln0" fromId="46" toId="14">
</dataflow>
<dataflow id="105" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="14">
</dataflow>
<dataflow id="107" from="HwReg_frm_buffer_read" to="muxLogicData_to_write_ln0" fromId="8" toId="15">
</dataflow>
<dataflow id="108" from="_ssdm_op_Write.ap_fifo.i32P0A" to="write_ln0" fromId="84" toId="16">
</dataflow>
<dataflow id="109" from="HwReg_frm_buffer_c" to="write_ln0" fromId="19" toId="16">
</dataflow>
<dataflow id="110" from="HwReg_frm_buffer_read" to="write_ln0" fromId="8" toId="16">
</dataflow>
</dataflows>


</stg>
