{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479794239055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479794239070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 21:57:18 2016 " "Processing started: Mon Nov 21 21:57:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479794239070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794239070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794239070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479794239976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1479794239976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 5 5 " "Found 5 design units, including 5 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268645 ""} { "Info" "ISGN_ENTITY_NAME" "2 position_counter " "Found entity 2: position_counter" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268645 ""} { "Info" "ISGN_ENTITY_NAME" "3 characterData " "Found entity 3: characterData" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268645 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift8bitena " "Found entity 4: shift8bitena" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268645 ""} { "Info" "ISGN_ENTITY_NAME" "5 mapping " "Found entity 5: mapping" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 0 0 " "Found 0 design units, including 0 entities, in source file processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_index.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_splitter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_splitter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_splitter_tb " "Found entity 1: instruction_splitter_tb" {  } { { "instruction_splitter_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/instruction_splitter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_tb " "Found entity 1: sign_extender_tb" {  } { { "sign_extender_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/sign_extender_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_addresser_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jump_addresser_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump_addresser_tb " "Found entity 1: jump_addresser_tb" {  } { { "jump_addresser_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/jump_addresser_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode_aluop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file encode_aluop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_aluop_tb " "Found entity 1: encode_aluop_tb" {  } { { "encode_aluop_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/encode_aluop_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_pipeline_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_pipeline_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_pipeline_tb " "Found entity 1: processor_pipeline_tb" {  } { { "processor_pipeline_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_pipeline_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall_logic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file stall_logic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 stall_logic_tb " "Found entity 1: stall_logic_tb" {  } { { "stall_logic_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/stall_logic_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flush_logic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file flush_logic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 flush_logic_tb " "Found entity 1: flush_logic_tb" {  } { { "flush_logic_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/flush_logic_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_pipeline_stall_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_pipeline_stall_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_pipeline_stall_tb " "Found entity 1: processor_pipeline_stall_tb" {  } { { "processor_pipeline_stall_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_pipeline_stall_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_mem_tb " "Found entity 1: bypass_mem_tb" {  } { { "bypass_mem_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/bypass_mem_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_wb_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_wb_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_wb_tb " "Found entity 1: bypass_wb_tb" {  } { { "bypass_wb_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/bypass_wb_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ternary_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ternary_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ternary_tb " "Found entity 1: ternary_tb" {  } { { "ternary_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/ternary_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statusreg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file statusreg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 statusReg_tb " "Found entity 1: statusReg_tb" {  } { { "statusReg_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/statusReg_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_zero_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file check_zero_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_zero_tb " "Found entity 1: check_zero_tb" {  } { { "check_zero_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/check_zero_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_counter_tb " "Found entity 1: fsm_counter_tb" {  } { { "fsm_counter_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/fsm_counter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "multdiv_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/multdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268707 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577.v(753) " "Verilog HDL warning at processor_as577.v(753): extended using \"x\" or \"z\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 753 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1479794268707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G0 g0 processor_as577.v(910) " "Verilog HDL Declaration information at processor_as577.v(910): object \"G0\" differs only in case from object \"g0\" in the same scope" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 910 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479794268707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P0 p0 processor_as577.v(910) " "Verilog HDL Declaration information at processor_as577.v(910): object \"P0\" differs only in case from object \"p0\" in the same scope" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 910 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479794268707 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577.v(1350) " "Verilog HDL warning at processor_as577.v(1350): extended using \"x\" or \"z\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1350 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1479794268707 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577.v(1395) " "Verilog HDL warning at processor_as577.v(1395): extended using \"x\" or \"z\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1395 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1479794268707 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577.v(1493) " "Verilog HDL warning at processor_as577.v(1493): extended using \"x\" or \"z\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1493 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1479794268707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G0 g0 processor_as577.v(1650) " "Verilog HDL Declaration information at processor_as577.v(1650): object \"G0\" differs only in case from object \"g0\" in the same scope" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1650 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479794268707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P0 p0 processor_as577.v(1650) " "Verilog HDL Declaration information at processor_as577.v(1650): object \"P0\" differs only in case from object \"p0\" in the same scope" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1650 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479794268707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_as577.v 61 61 " "Found 61 design units, including 61 entities, in source file processor_as577.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "2 bypass_ex " "Found entity 2: bypass_ex" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "3 bypass_mem " "Found entity 3: bypass_mem" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "4 flush_logic " "Found entity 4: flush_logic" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "5 is_not_zero " "Found entity 5: is_not_zero" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "6 stall_logic " "Found entity 6: stall_logic" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "7 equals_4bit " "Found entity 7: equals_4bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "8 stage_IF_ID " "Found entity 8: stage_IF_ID" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "9 stage_ID_EX " "Found entity 9: stage_ID_EX" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "10 stage_EX_MEM " "Found entity 10: stage_EX_MEM" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "11 stage_MEM_WB " "Found entity 11: stage_MEM_WB" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "12 assign_status " "Found entity 12: assign_status" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "13 jb_PC " "Found entity 13: jb_PC" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "14 is_zero27bits " "Found entity 14: is_zero27bits" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "15 assign_reg_write " "Found entity 15: assign_reg_write" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "16 assign_alu_operands " "Found entity 16: assign_alu_operands" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 527 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "17 assign_registers " "Found entity 17: assign_registers" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "18 control " "Found entity 18: control" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "19 opcode_decode " "Found entity 19: opcode_decode" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "20 encode_ALUop " "Found entity 20: encode_ALUop" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 629 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "21 jump_addresser " "Found entity 21: jump_addresser" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "22 sign_extender " "Found entity 22: sign_extender" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "23 instruction_splitter " "Found entity 23: instruction_splitter" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "24 as577_alu " "Found entity 24: as577_alu" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "25 tristate " "Found entity 25: tristate" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 747 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "26 decoder " "Found entity 26: decoder" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "27 cla " "Found entity 27: cla" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "28 lt " "Found entity 28: lt" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "29 ovf " "Found entity 29: ovf" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 882 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "30 cla8 " "Found entity 30: cla8" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "31 shift1bit " "Found entity 31: shift1bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "32 shift2bit " "Found entity 32: shift2bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1058 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "33 shift4bit " "Found entity 33: shift4bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1076 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "34 shift8bit " "Found entity 34: shift8bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1093 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "35 shift16bit " "Found entity 35: shift16bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "36 shiftXbits " "Found entity 36: shiftXbits" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "37 mux4_5bit " "Found entity 37: mux4_5bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "38 mux4_32bit " "Found entity 38: mux4_32bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "39 regfile_as577 " "Found entity 39: regfile_as577" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "40 register " "Found entity 40: register" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "41 register27 " "Found entity 41: register27" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "42 register5 " "Found entity 42: register5" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "43 multdiv_as577 " "Found entity 43: multdiv_as577" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "44 div " "Found entity 44: div" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "45 negate " "Found entity 45: negate" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "46 checkDivisionException " "Found entity 46: checkDivisionException" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "47 division_cycle " "Found entity 47: division_cycle" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "48 booth_mult " "Found entity 48: booth_mult" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "49 checkMultException " "Found entity 49: checkMultException" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "50 isCountZerobit6 " "Found entity 50: isCountZerobit6" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1530 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "51 isCount31bit6 " "Found entity 51: isCount31bit6" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "52 mux65 " "Found entity 52: mux65" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "53 mux32 " "Found entity 53: mux32" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "54 boothCycle " "Found entity 54: boothCycle" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "55 cla_mul " "Found entity 55: cla_mul" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "56 cla8simple " "Found entity 56: cla8simple" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1647 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "57 up_counter " "Found entity 57: up_counter" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "58 register65 " "Found entity 58: register65" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1801 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "59 register32 " "Found entity 59: register32" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "60 dffeveri " "Found entity 60: dffeveri" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""} { "Info" "ISGN_ENTITY_NAME" "61 shift1bit65 " "Found entity 61: shift1bit65" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1862 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift8bitena_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift8bitena_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift8bitena_tb " "Found entity 1: shift8bitena_tb" {  } { { "shift8bitena_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/shift8bitena_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "characterdata_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file characterdata_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 characterData_tb " "Found entity 1: characterData_tb" {  } { { "characterData_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/characterData_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_fill_characters_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_fill_characters_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_fill_characters_tb " "Found entity 1: keyboard_fill_characters_tb" {  } { { "keyboard_fill_characters_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/keyboard_fill_characters_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794268739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794268739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(50) " "Verilog HDL Implicit Net warning at skeleton.v(50): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794268739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(88) " "Verilog HDL Implicit Net warning at skeleton.v(88): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794268739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(89) " "Verilog HDL Implicit Net warning at skeleton.v(89): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794268739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(89) " "Verilog HDL Implicit Net warning at skeleton.v(89): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794268739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andi processor_as577.v(370) " "Verilog HDL Implicit Net warning at processor_as577.v(370): created implicit net for \"andi\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 370 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794268739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ori processor_as577.v(371) " "Verilog HDL Implicit Net warning at processor_as577.v(371): created implicit net for \"ori\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 371 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794268739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_carryout processor_as577.v(851) " "Verilog HDL Implicit Net warning at processor_as577.v(851): created implicit net for \"data_carryout\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 851 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794268739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_resetn processor_as577.v(1229) " "Verilog HDL Implicit Net warning at processor_as577.v(1229): created implicit net for \"ctrl_resetn\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794268739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_resetn processor_as577.v(1249) " "Verilog HDL Implicit Net warning at processor_as577.v(1249): created implicit net for \"ctrl_resetn\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794268739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_resetn processor_as577.v(1270) " "Verilog HDL Implicit Net warning at processor_as577.v(1270): created implicit net for \"ctrl_resetn\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794268739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479794268864 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(21) " "Output port \"VGA_SYNC\" at skeleton.v(21) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1479794268864 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.v" "div" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794268911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794268989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269020 ""}  } { { "pll.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479794269020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794269082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794269082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_counter position_counter:pos_count " "Elaborating entity \"position_counter\" for hierarchy \"position_counter:pos_count\"" {  } { { "skeleton.v" "pos_count" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 2 skeleton.v(121) " "Verilog HDL assignment warning at skeleton.v(121): truncated value with size 6 to match size of target (2)" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479794269114 "|skeleton|position_counter:pos_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.v" "myprocessor" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg0 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg0\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg1\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg2 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg2\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg3 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg3\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg4 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg4\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg5 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg5\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg6 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg6\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg7 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg7\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg8 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg8\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg9 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg9\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg10 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg10\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg11 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg11\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg12 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg12\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg13 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg13\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg14 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg14\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg15 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg15\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg16 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg16\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg17 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg17\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg18 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg18\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg19 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg19\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg20 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg20\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg21 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg21\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg22 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg22\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg23 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg23\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg24 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg24\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg25 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg25\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg26 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg26\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg27 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg27\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg28 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg28\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg29 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg29\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg30 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg30\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg31 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg31\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794269129 "|skeleton|processor:myprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:myprocessor\|register:pc " "Elaborating entity \"register\" for hierarchy \"processor:myprocessor\|register:pc\"" {  } { { "processor_as577.v" "pc" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla processor:myprocessor\|cla:add1 " "Elaborating entity \"cla\" for hierarchy \"processor:myprocessor\|cla:add1\"" {  } { { "processor_as577.v" "add1" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor_as577.v(854) " "Verilog HDL assignment warning at processor_as577.v(854): truncated value with size 32 to match size of target (1)" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479794269317 "|skeleton|processor:myprocessor|cla:add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla8 processor:myprocessor\|cla:add1\|cla8:adder0 " "Elaborating entity \"cla8\" for hierarchy \"processor:myprocessor\|cla:add1\|cla8:adder0\"" {  } { { "processor_as577.v" "adder0" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ovf processor:myprocessor\|cla:add1\|ovf:ovf1 " "Elaborating entity \"ovf\" for hierarchy \"processor:myprocessor\|cla:add1\|ovf:ovf1\"" {  } { { "processor_as577.v" "ovf1" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lt processor:myprocessor\|cla:add1\|lt:lt1 " "Elaborating entity \"lt\" for hierarchy \"processor:myprocessor\|cla:add1\|lt:lt1\"" {  } { { "processor_as577.v" "lt1" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|imem:myimem " "Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|imem:myimem\"" {  } { { "processor_as577.v" "myimem" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794269489 ""}  } { { "imem.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479794269489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m81 " "Found entity 1: altsyncram_2m81" {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/db/altsyncram_2m81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794269582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794269582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2m81 processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated " "Elaborating entity \"altsyncram_2m81\" for hierarchy \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269582 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken0 " "Variable or input pin \"clocken0\" is defined but never used." {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/db/altsyncram_2m81.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/imem.v" 84 0 0 } } { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 36 0 0 } } { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 64 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1479794269582 "|skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated"}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4087 4096 0 1 1 " "4087 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 4095 " "Addresses ranging from 9 to 4095 are not initialized" {  } { { "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/imem.mif" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/imem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1479794269582 ""}  } { { "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/imem.mif" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/imem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1479794269582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_IF_ID processor:myprocessor\|stage_IF_ID:if_id " "Elaborating entity \"stage_IF_ID\" for hierarchy \"processor:myprocessor\|stage_IF_ID:if_id\"" {  } { { "processor_as577.v" "if_id" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_splitter processor:myprocessor\|instruction_splitter:split_id " "Elaborating entity \"instruction_splitter\" for hierarchy \"processor:myprocessor\|instruction_splitter:split_id\"" {  } { { "processor_as577.v" "split_id" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control processor:myprocessor\|control:ctrl_id " "Elaborating entity \"control\" for hierarchy \"processor:myprocessor\|control:ctrl_id\"" {  } { { "processor_as577.v" "ctrl_id" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_decode processor:myprocessor\|control:ctrl_id\|opcode_decode:dec " "Elaborating entity \"opcode_decode\" for hierarchy \"processor:myprocessor\|control:ctrl_id\|opcode_decode:dec\"" {  } { { "processor_as577.v" "dec" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode_ALUop processor:myprocessor\|control:ctrl_id\|encode_ALUop:enc " "Elaborating entity \"encode_ALUop\" for hierarchy \"processor:myprocessor\|control:ctrl_id\|encode_ALUop:enc\"" {  } { { "processor_as577.v" "enc" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_5bit processor:myprocessor\|control:ctrl_id\|encode_ALUop:enc\|mux4_5bit:mx " "Elaborating entity \"mux4_5bit\" for hierarchy \"processor:myprocessor\|control:ctrl_id\|encode_ALUop:enc\|mux4_5bit:mx\"" {  } { { "processor_as577.v" "mx" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender processor:myprocessor\|sign_extender:sx_id " "Elaborating entity \"sign_extender\" for hierarchy \"processor:myprocessor\|sign_extender:sx_id\"" {  } { { "processor_as577.v" "sx_id" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_registers processor:myprocessor\|assign_registers:asgn2 " "Elaborating entity \"assign_registers\" for hierarchy \"processor:myprocessor\|assign_registers:asgn2\"" {  } { { "processor_as577.v" "asgn2" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_as577 processor:myprocessor\|regfile_as577:rgfile " "Elaborating entity \"regfile_as577\" for hierarchy \"processor:myprocessor\|regfile_as577:rgfile\"" {  } { { "processor_as577.v" "rgfile" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794269973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processor:myprocessor\|regfile_as577:rgfile\|decoder:dc1 " "Elaborating entity \"decoder\" for hierarchy \"processor:myprocessor\|regfile_as577:rgfile\|decoder:dc1\"" {  } { { "processor_as577.v" "dc1" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate processor:myprocessor\|regfile_as577:rgfile\|tristate:loop1\[0\].tsA " "Elaborating entity \"tristate\" for hierarchy \"processor:myprocessor\|regfile_as577:rgfile\|tristate:loop1\[0\].tsA\"" {  } { { "processor_as577.v" "loop1\[0\].tsA" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_ID_EX processor:myprocessor\|stage_ID_EX:id_ex " "Elaborating entity \"stage_ID_EX\" for hierarchy \"processor:myprocessor\|stage_ID_EX:id_ex\"" {  } { { "processor_as577.v" "id_ex" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_ex processor:myprocessor\|bypass_ex:bx " "Elaborating entity \"bypass_ex\" for hierarchy \"processor:myprocessor\|bypass_ex:bx\"" {  } { { "processor_as577.v" "bx" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equals_4bit processor:myprocessor\|bypass_ex:bx\|equals_4bit:eq0 " "Elaborating entity \"equals_4bit\" for hierarchy \"processor:myprocessor\|bypass_ex:bx\|equals_4bit:eq0\"" {  } { { "processor_as577.v" "eq0" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_addresser processor:myprocessor\|jump_addresser:ja " "Elaborating entity \"jump_addresser\" for hierarchy \"processor:myprocessor\|jump_addresser:ja\"" {  } { { "processor_as577.v" "ja" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_32bit processor:myprocessor\|mux4_32bit:mx_bypassA " "Elaborating entity \"mux4_32bit\" for hierarchy \"processor:myprocessor\|mux4_32bit:mx_bypassA\"" {  } { { "processor_as577.v" "mx_bypassA" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_alu_operands processor:myprocessor\|assign_alu_operands:asgn0 " "Elaborating entity \"assign_alu_operands\" for hierarchy \"processor:myprocessor\|assign_alu_operands:asgn0\"" {  } { { "processor_as577.v" "asgn0" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "as577_alu processor:myprocessor\|as577_alu:alu " "Elaborating entity \"as577_alu\" for hierarchy \"processor:myprocessor\|as577_alu:alu\"" {  } { { "processor_as577.v" "alu" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftXbits processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb " "Elaborating entity \"shiftXbits\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\"" {  } { { "processor_as577.v" "sxb" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift1bit:sh1 " "Elaborating entity \"shift1bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift1bit:sh1\"" {  } { { "processor_as577.v" "sh1" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift2bit:sh2 " "Elaborating entity \"shift2bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift2bit:sh2\"" {  } { { "processor_as577.v" "sh2" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift4bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift4bit:sh3 " "Elaborating entity \"shift4bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift4bit:sh3\"" {  } { { "processor_as577.v" "sh3" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift8bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift8bit:sh4 " "Elaborating entity \"shift8bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift8bit:sh4\"" {  } { { "processor_as577.v" "sh4" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift16bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift16bit:sh5 " "Elaborating entity \"shift16bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift16bit:sh5\"" {  } { { "processor_as577.v" "sh5" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv_as577 processor:myprocessor\|multdiv_as577:multdiv " "Elaborating entity \"multdiv_as577\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\"" {  } { { "processor_as577.v" "multdiv" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter processor:myprocessor\|multdiv_as577:multdiv\|up_counter:counter " "Elaborating entity \"up_counter\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|up_counter:counter\"" {  } { { "processor_as577.v" "counter" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffeveri processor:myprocessor\|multdiv_as577:multdiv\|dffeveri:dffe1 " "Elaborating entity \"dffeveri\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|dffeveri:dffe1\"" {  } { { "processor_as577.v" "dffe1" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 processor:myprocessor\|multdiv_as577:multdiv\|register32:rg2 " "Elaborating entity \"register32\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|register32:rg2\"" {  } { { "processor_as577.v" "rg2" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_mult processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm " "Elaborating entity \"booth_mult\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\"" {  } { { "processor_as577.v" "bm" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boothCycle processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1 " "Elaborating entity \"boothCycle\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\"" {  } { { "processor_as577.v" "bc1" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_mul processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|cla_mul:addSub " "Elaborating entity \"cla_mul\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|cla_mul:addSub\"" {  } { { "processor_as577.v" "addSub" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla8simple processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|cla_mul:addSub\|cla8simple:adder0 " "Elaborating entity \"cla8simple\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|cla_mul:addSub\|cla8simple:adder0\"" {  } { { "processor_as577.v" "adder0" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1bit65 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|shift1bit65:sh " "Elaborating entity \"shift1bit65\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|shift1bit65:sh\"" {  } { { "processor_as577.v" "sh" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isCountZerobit6 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|isCountZerobit6:icz " "Elaborating entity \"isCountZerobit6\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|isCountZerobit6:icz\"" {  } { { "processor_as577.v" "icz" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux65 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|mux65:mx " "Elaborating entity \"mux65\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|mux65:mx\"" {  } { { "processor_as577.v" "mx" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register65 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|register65:rg " "Elaborating entity \"register65\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|register65:rg\"" {  } { { "processor_as577.v" "rg" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isCount31bit6 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|isCount31bit6:ic31 " "Elaborating entity \"isCount31bit6\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|isCount31bit6:ic31\"" {  } { { "processor_as577.v" "ic31" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkMultException processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|checkMultException:cme " "Elaborating entity \"checkMultException\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|checkMultException:cme\"" {  } { { "processor_as577.v" "cme" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate processor:myprocessor\|multdiv_as577:multdiv\|negate:n1 " "Elaborating entity \"negate\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|negate:n1\"" {  } { { "processor_as577.v" "n1" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div processor:myprocessor\|multdiv_as577:multdiv\|div:d " "Elaborating entity \"div\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\"" {  } { { "processor_as577.v" "d" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794270973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 processor:myprocessor\|multdiv_as577:multdiv\|div:d\|mux32:mx1 " "Elaborating entity \"mux32\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|mux32:mx1\"" {  } { { "processor_as577.v" "mx1" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division_cycle processor:myprocessor\|multdiv_as577:multdiv\|div:d\|division_cycle:dc " "Elaborating entity \"division_cycle\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|division_cycle:dc\"" {  } { { "processor_as577.v" "dc" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkDivisionException processor:myprocessor\|multdiv_as577:multdiv\|div:d\|checkDivisionException:cde " "Elaborating entity \"checkDivisionException\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|checkDivisionException:cde\"" {  } { { "processor_as577.v" "cde" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_status processor:myprocessor\|assign_status:asgn_sts " "Elaborating entity \"assign_status\" for hierarchy \"processor:myprocessor\|assign_status:asgn_sts\"" {  } { { "processor_as577.v" "asgn_sts" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register27 processor:myprocessor\|register27:rg_sts " "Elaborating entity \"register27\" for hierarchy \"processor:myprocessor\|register27:rg_sts\"" {  } { { "processor_as577.v" "rg_sts" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_not_zero processor:myprocessor\|is_not_zero:inz " "Elaborating entity \"is_not_zero\" for hierarchy \"processor:myprocessor\|is_not_zero:inz\"" {  } { { "processor_as577.v" "inz" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall_logic processor:myprocessor\|stall_logic:sl " "Elaborating entity \"stall_logic\" for hierarchy \"processor:myprocessor\|stall_logic:sl\"" {  } { { "processor_as577.v" "sl" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flush_logic processor:myprocessor\|flush_logic:fl " "Elaborating entity \"flush_logic\" for hierarchy \"processor:myprocessor\|flush_logic:fl\"" {  } { { "processor_as577.v" "fl" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jb_PC processor:myprocessor\|jb_PC:jb " "Elaborating entity \"jb_PC\" for hierarchy \"processor:myprocessor\|jb_PC:jb\"" {  } { { "processor_as577.v" "jb" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_zero27bits processor:myprocessor\|jb_PC:jb\|is_zero27bits:iz " "Elaborating entity \"is_zero27bits\" for hierarchy \"processor:myprocessor\|jb_PC:jb\|is_zero27bits:iz\"" {  } { { "processor_as577.v" "iz" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_EX_MEM processor:myprocessor\|stage_EX_MEM:ex_mem " "Elaborating entity \"stage_EX_MEM\" for hierarchy \"processor:myprocessor\|stage_EX_MEM:ex_mem\"" {  } { { "processor_as577.v" "ex_mem" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_mem processor:myprocessor\|bypass_mem:bm " "Elaborating entity \"bypass_mem\" for hierarchy \"processor:myprocessor\|bypass_mem:bm\"" {  } { { "processor_as577.v" "bm" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:myprocessor\|dmem:mydmem " "Elaborating entity \"dmem\" for hierarchy \"processor:myprocessor\|dmem:mydmem\"" {  } { { "processor_as577.v" "mydmem" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794271816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794271816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794271816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794271816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794271816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794271816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794271816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794271816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794271816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794271816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794271816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794271816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794271816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794271816 ""}  } { { "dmem.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479794271816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vc1 " "Found entity 1: altsyncram_8vc1" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/db/altsyncram_8vc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794271895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794271895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vc1 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated " "Elaborating entity \"altsyncram_8vc1\" for hierarchy \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271895 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4073 4096 0 1 1 " "4073 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "23 4095 " "Addresses ranging from 23 to 4095 are not initialized" {  } { { "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/dmem.mif" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/dmem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1479794271895 ""}  } { { "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/dmem.mif" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/dmem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1479794271895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_MEM_WB processor:myprocessor\|stage_MEM_WB:mem_wb " "Elaborating entity \"stage_MEM_WB\" for hierarchy \"processor:myprocessor\|stage_MEM_WB:mem_wb\"" {  } { { "processor_as577.v" "mem_wb" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register5 processor:myprocessor\|register5:reg_num " "Elaborating entity \"register5\" for hierarchy \"processor:myprocessor\|register5:reg_num\"" {  } { { "processor_as577.v" "reg_num" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794271988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_reg_write processor:myprocessor\|assign_reg_write:asgn1 " "Elaborating entity \"assign_reg_write\" for hierarchy \"processor:myprocessor\|assign_reg_write:asgn1\"" {  } { { "processor_as577.v" "asgn1" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex1 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex1\"" {  } { { "skeleton.v" "hex1" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479794272301 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272410 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479794272410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(40) " "Verilog HDL assignment warning at vga_controller.v(40): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/vga_controller.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479794272426 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/vga_controller.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479794272473 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479794272473 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/vga_controller.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file img_bars.mif " "Parameter \"init_file\" = \"img_bars.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794272551 ""}  } { { "img_data.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479794272551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n6c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6c1 " "Found entity 1: altsyncram_n6c1" {  } { { "db/altsyncram_n6c1.tdf" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/db/altsyncram_n6c1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794272676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794272676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6c1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated " "Elaborating entity \"altsyncram_n6c1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794272676 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "108674 307200 0 3 3 " "108674 out of 307200 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 640 " "Addresses ranging from 0 to 640 are not initialized" {  } { { "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_bars.mif" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_bars.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1479794272723 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "1279 " "Memory Initialization File Address 1279 is not initialized" {  } { { "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_bars.mif" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_bars.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1479794272723 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "2560 110591 " "Addresses ranging from 2560 to 110591 are not initialized" {  } { { "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_bars.mif" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_bars.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1479794272723 ""}  } { { "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_bars.mif" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_bars.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1479794272723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794273551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794273551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_n6c1.tdf" "rden_decode" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/db/altsyncram_n6c1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794273551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794273644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794273644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_n6c1.tdf" "mux2" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/db/altsyncram_n6c1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794273644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/vga_controller.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794273722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_index.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794273754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_index.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794273785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file index.mif " "Parameter \"init_file\" = \"index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794273785 ""}  } { { "img_index.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_index.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479794273785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oob1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oob1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oob1 " "Found entity 1: altsyncram_oob1" {  } { { "db/altsyncram_oob1.tdf" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/db/altsyncram_oob1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794273847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794273847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oob1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_oob1:auto_generated " "Elaborating entity \"altsyncram_oob1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_oob1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794273847 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/db/pll_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479794275519 "|skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1479794275519 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1479794275519 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|xc1 " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|xc1\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1355 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[1\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[1\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[2\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[2\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[3\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[3\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[4\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[4\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[5\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[5\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[6\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[6\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[7\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[7\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[8\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[8\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[9\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[9\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[10\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[10\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[11\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[11\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[12\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[12\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[13\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[13\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[14\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[14\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[15\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[15\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[16\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[16\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[17\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[17\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[18\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[18\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[19\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[19\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[20\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[20\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[21\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[21\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[22\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[22\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[23\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[23\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[24\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[24\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[25\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[25\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[26\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[26\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[27\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[27\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[28\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[28\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[29\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[29\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[30\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[30\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[31\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[31\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[1\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[1\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[2\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[2\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[3\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[3\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[4\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[4\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[5\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[5\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[6\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[6\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[7\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[7\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[8\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[8\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[9\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[9\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[10\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[10\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[11\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[11\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[12\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[12\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[13\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[13\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[14\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[14\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[15\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[15\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[16\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[16\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[17\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[17\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[18\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[18\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[19\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[19\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[20\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[20\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[21\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[21\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[22\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[22\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[23\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[23\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[24\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[24\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[25\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[25\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[26\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[26\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[27\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[27\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[28\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[28\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[29\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[29\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[30\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[30\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[31\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[31\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[0\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[0\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[1\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[1\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[2\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[2\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[3\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[3\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[4\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[4\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[5\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[5\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[6\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[6\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[7\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[7\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[8\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[8\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[9\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[9\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[10\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[10\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[11\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[11\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[12\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[12\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[13\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[13\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[14\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[14\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[15\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[15\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[16\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[16\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[17\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[17\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[18\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[18\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[19\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[19\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[20\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[20\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[21\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[21\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[22\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[22\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[23\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[23\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[24\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[24\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[25\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[25\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[26\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[26\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[27\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[27\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[28\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[28\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[29\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[29\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[30\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[30\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[31\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[31\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[31\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[31\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[30\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[30\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[29\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[29\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[28\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[28\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[27\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[27\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[26\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[26\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[25\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[25\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[24\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[24\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[23\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[23\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[22\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[22\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[21\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[21\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[20\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[20\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[19\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[19\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[18\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[18\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[17\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[17\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[16\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[16\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[15\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[15\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[14\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[14\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[13\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[13\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[12\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[12\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[11\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[11\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[10\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[10\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[9\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[9\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[8\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[8\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[7\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[7\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[6\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[6\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[5\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[5\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[4\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[4\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[3\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[3\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[2\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[2\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[1\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[1\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[0\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[0\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[31\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[30\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[29\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[28\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[27\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[26\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[25\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[24\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[23\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[22\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[21\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[20\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[19\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[18\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[17\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[16\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[15\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[14\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[13\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[12\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[11\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[10\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[9\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[8\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[7\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[6\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[5\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[4\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[3\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[2\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[1\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[0\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[31\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[30\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[29\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[28\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[27\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[26\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[25\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[24\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[23\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[22\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[21\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[20\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[19\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[18\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[17\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[16\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[15\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[14\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[13\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[12\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[11\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[10\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[9\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[8\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[7\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[6\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[5\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[4\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[3\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[2\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[1\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[0\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1479794277081 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1479794277081 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1479794288283 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[0\] processor:myprocessor\|multdiv_as577:multdiv\|res2\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[0\]\" to the node \"processor:myprocessor\|multdiv_as577:multdiv\|res2\[0\]\" into an OR gate" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1479794288471 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[0\] processor:myprocessor\|multdiv_as577:multdiv\|negate:n3\|cla_mul:sub\|cla8simple:adder0\|and9 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[0\]\" to the node \"processor:myprocessor\|multdiv_as577:multdiv\|negate:n3\|cla_mul:sub\|cla8simple:adder0\|and9\" into an OR gate" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1479794288471 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1479794288471 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/lcd.sv" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1479794288580 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1479794288580 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] VCC " "Pin \"leds\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[0\] GND " "Pin \"seg3\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] GND " "Pin \"seg3\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[2\] GND " "Pin \"seg3\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[3\] GND " "Pin \"seg3\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[4\] GND " "Pin \"seg3\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[5\] GND " "Pin \"seg3\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[6\] VCC " "Pin \"seg3\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] GND " "Pin \"seg4\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] GND " "Pin \"seg4\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] GND " "Pin \"seg4\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] GND " "Pin \"seg4\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[4\] GND " "Pin \"seg4\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] GND " "Pin \"seg4\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[6\] VCC " "Pin \"seg4\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[0\] GND " "Pin \"seg5\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] GND " "Pin \"seg5\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[2\] GND " "Pin \"seg5\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[3\] GND " "Pin \"seg5\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[4\] GND " "Pin \"seg5\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[5\] GND " "Pin \"seg5\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[6\] VCC " "Pin \"seg5\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[0\] GND " "Pin \"seg6\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[1\] GND " "Pin \"seg6\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[2\] GND " "Pin \"seg6\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[3\] GND " "Pin \"seg6\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[4\] GND " "Pin \"seg6\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[5\] GND " "Pin \"seg6\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[6\] VCC " "Pin \"seg6\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[0\] GND " "Pin \"seg7\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] GND " "Pin \"seg7\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[2\] GND " "Pin \"seg7\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[3\] GND " "Pin \"seg7\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[4\] GND " "Pin \"seg7\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[5\] GND " "Pin \"seg7\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[6\] VCC " "Pin \"seg7\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[0\] GND " "Pin \"seg8\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] GND " "Pin \"seg8\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] GND " "Pin \"seg8\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[3\] GND " "Pin \"seg8\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[4\] GND " "Pin \"seg8\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[5\] GND " "Pin \"seg8\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[6\] VCC " "Pin \"seg8\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|seg8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479794298501 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1479794298501 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479794299251 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479794315858 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794316421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479794317780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794317780 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 89 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1479794318389 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 89 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1479794318389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11512 " "Implemented 11512 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479794319045 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479794319045 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1479794319045 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10965 " "Implemented 10965 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479794319045 ""} { "Info" "ICUT_CUT_TM_RAMS" "392 " "Implemented 392 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1479794319045 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1479794319045 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479794319045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 315 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 315 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "959 " "Peak virtual memory: 959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479794319202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 21:58:39 2016 " "Processing ended: Mon Nov 21 21:58:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479794319202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479794319202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479794319202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794319202 ""}
