// Seed: 4058265140
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_8;
  id_9(
      .id_0(1),
      .id_1(id_7),
      .id_2(id_8 == ""),
      .id_3(1'd0),
      .id_4(1 * 1 * id_5 - 1),
      .id_5(1'd0),
      .id_6(1'b0),
      .id_7(id_8),
      .id_8(1),
      .id_9(id_4)
  );
  initial begin
    id_8 <= 1'b0;
    id_7 = id_7 == ~("" + 1);
  end
  assign id_1 = id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1, id_2
  );
endmodule
