
SnakeGame_003.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041f8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08004398  08004398  00014398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004450  08004450  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004450  08004450  00014450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004458  08004458  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004458  08004458  00014458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800445c  0800445c  0001445c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004460  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000834  20000070  080044d0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008a4  080044d0  000208a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c5e7  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001eb2  00000000  00000000  0002c687  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000cb8  00000000  00000000  0002e540  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bc0  00000000  00000000  0002f1f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000163bf  00000000  00000000  0002fdb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000093c8  00000000  00000000  00046177  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008dcda  00000000  00000000  0004f53f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dd219  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bc8  00000000  00000000  000dd294  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004380 	.word	0x08004380

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08004380 	.word	0x08004380

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000584:	f000 fbf6 	bl	8000d74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000588:	f000 f82a 	bl	80005e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058c:	f000 f932 	bl	80007f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000590:	f000 f906 	bl	80007a0 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8000594:	f000 f88e 	bl	80006b4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  scene_clear(scene);
 8000598:	480c      	ldr	r0, [pc, #48]	; (80005cc <main+0x4c>)
 800059a:	f000 f9ec 	bl	8000976 <scene_clear>
  scene_mainmenu(scene);
 800059e:	480b      	ldr	r0, [pc, #44]	; (80005cc <main+0x4c>)
 80005a0:	f000 f9a9 	bl	80008f6 <scene_mainmenu>

  printf("\033[2J\033[H"); /* Clear putty screen */
 80005a4:	480a      	ldr	r0, [pc, #40]	; (80005d0 <main+0x50>)
 80005a6:	f003 f8af 	bl	8003708 <iprintf>
  HAL_UART_Receive_IT( &huart2, buffer, sizeof(buffer));
 80005aa:	2201      	movs	r2, #1
 80005ac:	4909      	ldr	r1, [pc, #36]	; (80005d4 <main+0x54>)
 80005ae:	480a      	ldr	r0, [pc, #40]	; (80005d8 <main+0x58>)
 80005b0:	f002 f97e 	bl	80028b0 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
	  HAL_UART_Transmit( &huart2, scene, 1920, 100000);
 80005b4:	4b09      	ldr	r3, [pc, #36]	; (80005dc <main+0x5c>)
 80005b6:	f44f 62f0 	mov.w	r2, #1920	; 0x780
 80005ba:	4904      	ldr	r1, [pc, #16]	; (80005cc <main+0x4c>)
 80005bc:	4806      	ldr	r0, [pc, #24]	; (80005d8 <main+0x58>)
 80005be:	f002 f8de 	bl	800277e <HAL_UART_Transmit>
	  HAL_Delay(500);
 80005c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005c6:	f000 fc47 	bl	8000e58 <HAL_Delay>
	  HAL_UART_Transmit( &huart2, scene, 1920, 100000);
 80005ca:	e7f3      	b.n	80005b4 <main+0x34>
 80005cc:	2000011c 	.word	0x2000011c
 80005d0:	08004398 	.word	0x08004398
 80005d4:	200000d8 	.word	0x200000d8
 80005d8:	200000dc 	.word	0x200000dc
 80005dc:	000186a0 	.word	0x000186a0

080005e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b094      	sub	sp, #80	; 0x50
 80005e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e6:	f107 0320 	add.w	r3, r7, #32
 80005ea:	2230      	movs	r2, #48	; 0x30
 80005ec:	2100      	movs	r1, #0
 80005ee:	4618      	mov	r0, r3
 80005f0:	f002 ffda 	bl	80035a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f4:	f107 030c 	add.w	r3, r7, #12
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]
 8000602:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000604:	2300      	movs	r3, #0
 8000606:	60bb      	str	r3, [r7, #8]
 8000608:	4b28      	ldr	r3, [pc, #160]	; (80006ac <SystemClock_Config+0xcc>)
 800060a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800060c:	4a27      	ldr	r2, [pc, #156]	; (80006ac <SystemClock_Config+0xcc>)
 800060e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000612:	6413      	str	r3, [r2, #64]	; 0x40
 8000614:	4b25      	ldr	r3, [pc, #148]	; (80006ac <SystemClock_Config+0xcc>)
 8000616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800061c:	60bb      	str	r3, [r7, #8]
 800061e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000620:	2300      	movs	r3, #0
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	4b22      	ldr	r3, [pc, #136]	; (80006b0 <SystemClock_Config+0xd0>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a21      	ldr	r2, [pc, #132]	; (80006b0 <SystemClock_Config+0xd0>)
 800062a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800062e:	6013      	str	r3, [r2, #0]
 8000630:	4b1f      	ldr	r3, [pc, #124]	; (80006b0 <SystemClock_Config+0xd0>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800063c:	2302      	movs	r3, #2
 800063e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000640:	2301      	movs	r3, #1
 8000642:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000644:	2310      	movs	r3, #16
 8000646:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000648:	2302      	movs	r3, #2
 800064a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800064c:	2300      	movs	r3, #0
 800064e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000650:	2310      	movs	r3, #16
 8000652:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000654:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000658:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800065a:	2304      	movs	r3, #4
 800065c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800065e:	2304      	movs	r3, #4
 8000660:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000662:	f107 0320 	add.w	r3, r7, #32
 8000666:	4618      	mov	r0, r3
 8000668:	f000 fee8 	bl	800143c <HAL_RCC_OscConfig>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000672:	f000 f939 	bl	80008e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000676:	230f      	movs	r3, #15
 8000678:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067a:	2302      	movs	r3, #2
 800067c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800067e:	2300      	movs	r3, #0
 8000680:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000682:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000686:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800068c:	f107 030c 	add.w	r3, r7, #12
 8000690:	2102      	movs	r1, #2
 8000692:	4618      	mov	r0, r3
 8000694:	f001 f942 	bl	800191c <HAL_RCC_ClockConfig>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800069e:	f000 f923 	bl	80008e8 <Error_Handler>
  }
}
 80006a2:	bf00      	nop
 80006a4:	3750      	adds	r7, #80	; 0x50
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40023800 	.word	0x40023800
 80006b0:	40007000 	.word	0x40007000

080006b4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b08e      	sub	sp, #56	; 0x38
 80006b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80006be:	2200      	movs	r2, #0
 80006c0:	601a      	str	r2, [r3, #0]
 80006c2:	605a      	str	r2, [r3, #4]
 80006c4:	609a      	str	r2, [r3, #8]
 80006c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006c8:	f107 0320 	add.w	r3, r7, #32
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
 80006d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	605a      	str	r2, [r3, #4]
 80006da:	609a      	str	r2, [r3, #8]
 80006dc:	60da      	str	r2, [r3, #12]
 80006de:	611a      	str	r2, [r3, #16]
 80006e0:	615a      	str	r2, [r3, #20]
 80006e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80006e4:	4b2c      	ldr	r3, [pc, #176]	; (8000798 <MX_TIM4_Init+0xe4>)
 80006e6:	4a2d      	ldr	r2, [pc, #180]	; (800079c <MX_TIM4_Init+0xe8>)
 80006e8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 15999;
 80006ea:	4b2b      	ldr	r3, [pc, #172]	; (8000798 <MX_TIM4_Init+0xe4>)
 80006ec:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80006f0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006f2:	4b29      	ldr	r3, [pc, #164]	; (8000798 <MX_TIM4_Init+0xe4>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 199;
 80006f8:	4b27      	ldr	r3, [pc, #156]	; (8000798 <MX_TIM4_Init+0xe4>)
 80006fa:	22c7      	movs	r2, #199	; 0xc7
 80006fc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006fe:	4b26      	ldr	r3, [pc, #152]	; (8000798 <MX_TIM4_Init+0xe4>)
 8000700:	2200      	movs	r2, #0
 8000702:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000704:	4b24      	ldr	r3, [pc, #144]	; (8000798 <MX_TIM4_Init+0xe4>)
 8000706:	2280      	movs	r2, #128	; 0x80
 8000708:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800070a:	4823      	ldr	r0, [pc, #140]	; (8000798 <MX_TIM4_Init+0xe4>)
 800070c:	f001 faf8 	bl	8001d00 <HAL_TIM_Base_Init>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000716:	f000 f8e7 	bl	80008e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800071a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800071e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000720:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000724:	4619      	mov	r1, r3
 8000726:	481c      	ldr	r0, [pc, #112]	; (8000798 <MX_TIM4_Init+0xe4>)
 8000728:	f001 fc10 	bl	8001f4c <HAL_TIM_ConfigClockSource>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000732:	f000 f8d9 	bl	80008e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000736:	4818      	ldr	r0, [pc, #96]	; (8000798 <MX_TIM4_Init+0xe4>)
 8000738:	f001 fb0d 	bl	8001d56 <HAL_TIM_PWM_Init>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000742:	f000 f8d1 	bl	80008e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000746:	2300      	movs	r3, #0
 8000748:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800074a:	2300      	movs	r3, #0
 800074c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800074e:	f107 0320 	add.w	r3, r7, #32
 8000752:	4619      	mov	r1, r3
 8000754:	4810      	ldr	r0, [pc, #64]	; (8000798 <MX_TIM4_Init+0xe4>)
 8000756:	f001 ff57 	bl	8002608 <HAL_TIMEx_MasterConfigSynchronization>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000760:	f000 f8c2 	bl	80008e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000764:	2360      	movs	r3, #96	; 0x60
 8000766:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 99;
 8000768:	2363      	movs	r3, #99	; 0x63
 800076a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800076c:	2300      	movs	r3, #0
 800076e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000770:	2300      	movs	r3, #0
 8000772:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000774:	1d3b      	adds	r3, r7, #4
 8000776:	2208      	movs	r2, #8
 8000778:	4619      	mov	r1, r3
 800077a:	4807      	ldr	r0, [pc, #28]	; (8000798 <MX_TIM4_Init+0xe4>)
 800077c:	f001 fb20 	bl	8001dc0 <HAL_TIM_PWM_ConfigChannel>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000786:	f000 f8af 	bl	80008e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800078a:	4803      	ldr	r0, [pc, #12]	; (8000798 <MX_TIM4_Init+0xe4>)
 800078c:	f000 f956 	bl	8000a3c <HAL_TIM_MspPostInit>

}
 8000790:	bf00      	nop
 8000792:	3738      	adds	r7, #56	; 0x38
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	20000098 	.word	0x20000098
 800079c:	40000800 	.word	0x40000800

080007a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007a4:	4b11      	ldr	r3, [pc, #68]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007a6:	4a12      	ldr	r2, [pc, #72]	; (80007f0 <MX_USART2_UART_Init+0x50>)
 80007a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007aa:	4b10      	ldr	r3, [pc, #64]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007b2:	4b0e      	ldr	r3, [pc, #56]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007b8:	4b0c      	ldr	r3, [pc, #48]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007be:	4b0b      	ldr	r3, [pc, #44]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007c4:	4b09      	ldr	r3, [pc, #36]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007c6:	220c      	movs	r2, #12
 80007c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ca:	4b08      	ldr	r3, [pc, #32]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d0:	4b06      	ldr	r3, [pc, #24]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007d6:	4805      	ldr	r0, [pc, #20]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007d8:	f001 ff84 	bl	80026e4 <HAL_UART_Init>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007e2:	f000 f881 	bl	80008e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007e6:	bf00      	nop
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	200000dc 	.word	0x200000dc
 80007f0:	40004400 	.word	0x40004400

080007f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b08a      	sub	sp, #40	; 0x28
 80007f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fa:	f107 0314 	add.w	r3, r7, #20
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	613b      	str	r3, [r7, #16]
 800080e:	4b2d      	ldr	r3, [pc, #180]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	4a2c      	ldr	r2, [pc, #176]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000814:	f043 0304 	orr.w	r3, r3, #4
 8000818:	6313      	str	r3, [r2, #48]	; 0x30
 800081a:	4b2a      	ldr	r3, [pc, #168]	; (80008c4 <MX_GPIO_Init+0xd0>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	f003 0304 	and.w	r3, r3, #4
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	60fb      	str	r3, [r7, #12]
 800082a:	4b26      	ldr	r3, [pc, #152]	; (80008c4 <MX_GPIO_Init+0xd0>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	4a25      	ldr	r2, [pc, #148]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000830:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
 8000836:	4b23      	ldr	r3, [pc, #140]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800083e:	60fb      	str	r3, [r7, #12]
 8000840:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
 8000846:	4b1f      	ldr	r3, [pc, #124]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	4a1e      	ldr	r2, [pc, #120]	; (80008c4 <MX_GPIO_Init+0xd0>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	6313      	str	r3, [r2, #48]	; 0x30
 8000852:	4b1c      	ldr	r3, [pc, #112]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	4b18      	ldr	r3, [pc, #96]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	4a17      	ldr	r2, [pc, #92]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000868:	f043 0302 	orr.w	r3, r3, #2
 800086c:	6313      	str	r3, [r2, #48]	; 0x30
 800086e:	4b15      	ldr	r3, [pc, #84]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	f003 0302 	and.w	r3, r3, #2
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	2120      	movs	r1, #32
 800087e:	4812      	ldr	r0, [pc, #72]	; (80008c8 <MX_GPIO_Init+0xd4>)
 8000880:	f000 fdc2 	bl	8001408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000884:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000888:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800088a:	4b10      	ldr	r3, [pc, #64]	; (80008cc <MX_GPIO_Init+0xd8>)
 800088c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000892:	f107 0314 	add.w	r3, r7, #20
 8000896:	4619      	mov	r1, r3
 8000898:	480d      	ldr	r0, [pc, #52]	; (80008d0 <MX_GPIO_Init+0xdc>)
 800089a:	f000 fc33 	bl	8001104 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800089e:	2320      	movs	r3, #32
 80008a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a2:	2301      	movs	r3, #1
 80008a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008aa:	2300      	movs	r3, #0
 80008ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008ae:	f107 0314 	add.w	r3, r7, #20
 80008b2:	4619      	mov	r1, r3
 80008b4:	4804      	ldr	r0, [pc, #16]	; (80008c8 <MX_GPIO_Init+0xd4>)
 80008b6:	f000 fc25 	bl	8001104 <HAL_GPIO_Init>

}
 80008ba:	bf00      	nop
 80008bc:	3728      	adds	r7, #40	; 0x28
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	40023800 	.word	0x40023800
 80008c8:	40020000 	.word	0x40020000
 80008cc:	10210000 	.word	0x10210000
 80008d0:	40020800 	.word	0x40020800

080008d4 <HAL_UART_TxCpltCallback>:
        break;
    }
    /* Clear interrupt flag */
    //USART_ClearFlag(USART2, USART_FLAG_RXNE);
}
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]

}
 80008dc:	bf00      	nop
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr

080008e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008ec:	bf00      	nop
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr

080008f6 <scene_mainmenu>:

void scene_setPixel(char scene[1920], int pixel){
	scene[pixel] = 'X';
}

void scene_mainmenu(char scene[1920]){
 80008f6:	b480      	push	{r7}
 80008f8:	b083      	sub	sp, #12
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	6078      	str	r0, [r7, #4]
	/* For observing the beginning of a pixel */
	scene[0] = 'S'; scene[1] = 'T'; scene[2] = 'A'; scene[3] = 'R'; scene[4] = 'T';
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	2253      	movs	r2, #83	; 0x53
 8000902:	701a      	strb	r2, [r3, #0]
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	3301      	adds	r3, #1
 8000908:	2254      	movs	r2, #84	; 0x54
 800090a:	701a      	strb	r2, [r3, #0]
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	3302      	adds	r3, #2
 8000910:	2241      	movs	r2, #65	; 0x41
 8000912:	701a      	strb	r2, [r3, #0]
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	3303      	adds	r3, #3
 8000918:	2252      	movs	r2, #82	; 0x52
 800091a:	701a      	strb	r2, [r3, #0]
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	3304      	adds	r3, #4
 8000920:	2254      	movs	r2, #84	; 0x54
 8000922:	701a      	strb	r2, [r3, #0]

	scene[80*11 + 36] = 'S';
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	f503 7365 	add.w	r3, r3, #916	; 0x394
 800092a:	2253      	movs	r2, #83	; 0x53
 800092c:	701a      	strb	r2, [r3, #0]
	scene[80*11 + 37] = 'N';
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	f203 3395 	addw	r3, r3, #917	; 0x395
 8000934:	224e      	movs	r2, #78	; 0x4e
 8000936:	701a      	strb	r2, [r3, #0]
	scene[80*11 + 38] = 'A';
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	f203 3396 	addw	r3, r3, #918	; 0x396
 800093e:	2241      	movs	r2, #65	; 0x41
 8000940:	701a      	strb	r2, [r3, #0]
	scene[80*11 + 39] = 'K';
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	f203 3397 	addw	r3, r3, #919	; 0x397
 8000948:	224b      	movs	r2, #75	; 0x4b
 800094a:	701a      	strb	r2, [r3, #0]
	scene[80*11 + 40] = 'E';
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	f503 7366 	add.w	r3, r3, #920	; 0x398
 8000952:	2245      	movs	r2, #69	; 0x45
 8000954:	701a      	strb	r2, [r3, #0]
	scene[80*11 + 43] = 'G';
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	f203 339b 	addw	r3, r3, #923	; 0x39b
 800095c:	2247      	movs	r2, #71	; 0x47
 800095e:	701a      	strb	r2, [r3, #0]
	scene[80*11 + 44] = 'O';
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	f503 7367 	add.w	r3, r3, #924	; 0x39c
 8000966:	224f      	movs	r2, #79	; 0x4f
 8000968:	701a      	strb	r2, [r3, #0]
}
 800096a:	bf00      	nop
 800096c:	370c      	adds	r7, #12
 800096e:	46bd      	mov	sp, r7
 8000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000974:	4770      	bx	lr

08000976 <scene_clear>:

void scene_clear(char scene[1920]){
 8000976:	b480      	push	{r7}
 8000978:	b085      	sub	sp, #20
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
	for(int i=0;i<1920; i++) scene[i] = ' ';
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
 8000982:	e007      	b.n	8000994 <scene_clear+0x1e>
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	687a      	ldr	r2, [r7, #4]
 8000988:	4413      	add	r3, r2
 800098a:	2220      	movs	r2, #32
 800098c:	701a      	strb	r2, [r3, #0]
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	3301      	adds	r3, #1
 8000992:	60fb      	str	r3, [r7, #12]
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	f5b3 6ff0 	cmp.w	r3, #1920	; 0x780
 800099a:	dbf3      	blt.n	8000984 <scene_clear+0xe>
}
 800099c:	bf00      	nop
 800099e:	3714      	adds	r7, #20
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr

080009a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <HAL_MspInit+0x4c>)
 80009b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b6:	4a0f      	ldr	r2, [pc, #60]	; (80009f4 <HAL_MspInit+0x4c>)
 80009b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009bc:	6453      	str	r3, [r2, #68]	; 0x44
 80009be:	4b0d      	ldr	r3, [pc, #52]	; (80009f4 <HAL_MspInit+0x4c>)
 80009c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009ca:	2300      	movs	r3, #0
 80009cc:	603b      	str	r3, [r7, #0]
 80009ce:	4b09      	ldr	r3, [pc, #36]	; (80009f4 <HAL_MspInit+0x4c>)
 80009d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d2:	4a08      	ldr	r2, [pc, #32]	; (80009f4 <HAL_MspInit+0x4c>)
 80009d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009d8:	6413      	str	r3, [r2, #64]	; 0x40
 80009da:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <HAL_MspInit+0x4c>)
 80009dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e2:	603b      	str	r3, [r7, #0]
 80009e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009e6:	2007      	movs	r0, #7
 80009e8:	f000 fb28 	bl	800103c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ec:	bf00      	nop
 80009ee:	3708      	adds	r7, #8
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	40023800 	.word	0x40023800

080009f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b085      	sub	sp, #20
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a0b      	ldr	r2, [pc, #44]	; (8000a34 <HAL_TIM_Base_MspInit+0x3c>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d10d      	bne.n	8000a26 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	4b0a      	ldr	r3, [pc, #40]	; (8000a38 <HAL_TIM_Base_MspInit+0x40>)
 8000a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a12:	4a09      	ldr	r2, [pc, #36]	; (8000a38 <HAL_TIM_Base_MspInit+0x40>)
 8000a14:	f043 0304 	orr.w	r3, r3, #4
 8000a18:	6413      	str	r3, [r2, #64]	; 0x40
 8000a1a:	4b07      	ldr	r3, [pc, #28]	; (8000a38 <HAL_TIM_Base_MspInit+0x40>)
 8000a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1e:	f003 0304 	and.w	r3, r3, #4
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000a26:	bf00      	nop
 8000a28:	3714      	adds	r7, #20
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	40000800 	.word	0x40000800
 8000a38:	40023800 	.word	0x40023800

08000a3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b088      	sub	sp, #32
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a44:	f107 030c 	add.w	r3, r7, #12
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]
 8000a50:	60da      	str	r2, [r3, #12]
 8000a52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a12      	ldr	r2, [pc, #72]	; (8000aa4 <HAL_TIM_MspPostInit+0x68>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d11e      	bne.n	8000a9c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60bb      	str	r3, [r7, #8]
 8000a62:	4b11      	ldr	r3, [pc, #68]	; (8000aa8 <HAL_TIM_MspPostInit+0x6c>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	4a10      	ldr	r2, [pc, #64]	; (8000aa8 <HAL_TIM_MspPostInit+0x6c>)
 8000a68:	f043 0302 	orr.w	r3, r3, #2
 8000a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6e:	4b0e      	ldr	r3, [pc, #56]	; (8000aa8 <HAL_TIM_MspPostInit+0x6c>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	f003 0302 	and.w	r3, r3, #2
 8000a76:	60bb      	str	r3, [r7, #8]
 8000a78:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration    
    PB8     ------> TIM4_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000a7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a7e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a80:	2302      	movs	r3, #2
 8000a82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000a8c:	2302      	movs	r3, #2
 8000a8e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a90:	f107 030c 	add.w	r3, r7, #12
 8000a94:	4619      	mov	r1, r3
 8000a96:	4805      	ldr	r0, [pc, #20]	; (8000aac <HAL_TIM_MspPostInit+0x70>)
 8000a98:	f000 fb34 	bl	8001104 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000a9c:	bf00      	nop
 8000a9e:	3720      	adds	r7, #32
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	40000800 	.word	0x40000800
 8000aa8:	40023800 	.word	0x40023800
 8000aac:	40020400 	.word	0x40020400

08000ab0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b08a      	sub	sp, #40	; 0x28
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	605a      	str	r2, [r3, #4]
 8000ac2:	609a      	str	r2, [r3, #8]
 8000ac4:	60da      	str	r2, [r3, #12]
 8000ac6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a1d      	ldr	r2, [pc, #116]	; (8000b44 <HAL_UART_MspInit+0x94>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d133      	bne.n	8000b3a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	613b      	str	r3, [r7, #16]
 8000ad6:	4b1c      	ldr	r3, [pc, #112]	; (8000b48 <HAL_UART_MspInit+0x98>)
 8000ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ada:	4a1b      	ldr	r2, [pc, #108]	; (8000b48 <HAL_UART_MspInit+0x98>)
 8000adc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ae0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ae2:	4b19      	ldr	r3, [pc, #100]	; (8000b48 <HAL_UART_MspInit+0x98>)
 8000ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aea:	613b      	str	r3, [r7, #16]
 8000aec:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	60fb      	str	r3, [r7, #12]
 8000af2:	4b15      	ldr	r3, [pc, #84]	; (8000b48 <HAL_UART_MspInit+0x98>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	4a14      	ldr	r2, [pc, #80]	; (8000b48 <HAL_UART_MspInit+0x98>)
 8000af8:	f043 0301 	orr.w	r3, r3, #1
 8000afc:	6313      	str	r3, [r2, #48]	; 0x30
 8000afe:	4b12      	ldr	r3, [pc, #72]	; (8000b48 <HAL_UART_MspInit+0x98>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	f003 0301 	and.w	r3, r3, #1
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b0a:	230c      	movs	r3, #12
 8000b0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b12:	2300      	movs	r3, #0
 8000b14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b16:	2303      	movs	r3, #3
 8000b18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b1a:	2307      	movs	r3, #7
 8000b1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b1e:	f107 0314 	add.w	r3, r7, #20
 8000b22:	4619      	mov	r1, r3
 8000b24:	4809      	ldr	r0, [pc, #36]	; (8000b4c <HAL_UART_MspInit+0x9c>)
 8000b26:	f000 faed 	bl	8001104 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	2026      	movs	r0, #38	; 0x26
 8000b30:	f000 fa8f 	bl	8001052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b34:	2026      	movs	r0, #38	; 0x26
 8000b36:	f000 faa8 	bl	800108a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b3a:	bf00      	nop
 8000b3c:	3728      	adds	r7, #40	; 0x28
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	40004400 	.word	0x40004400
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	40020000 	.word	0x40020000

08000b50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000b54:	bf00      	nop
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr

08000b5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b62:	e7fe      	b.n	8000b62 <HardFault_Handler+0x4>

08000b64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b68:	e7fe      	b.n	8000b68 <MemManage_Handler+0x4>

08000b6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b6e:	e7fe      	b.n	8000b6e <BusFault_Handler+0x4>

08000b70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b74:	e7fe      	b.n	8000b74 <UsageFault_Handler+0x4>

08000b76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b76:	b480      	push	{r7}
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b96:	bf00      	nop
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ba4:	f000 f938 	bl	8000e18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ba8:	bf00      	nop
 8000baa:	bd80      	pop	{r7, pc}

08000bac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000bb0:	4802      	ldr	r0, [pc, #8]	; (8000bbc <USART2_IRQHandler+0x10>)
 8000bb2:	f001 fed3 	bl	800295c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	200000dc 	.word	0x200000dc

08000bc0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b086      	sub	sp, #24
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bcc:	2300      	movs	r3, #0
 8000bce:	617b      	str	r3, [r7, #20]
 8000bd0:	e00a      	b.n	8000be8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000bd2:	f3af 8000 	nop.w
 8000bd6:	4601      	mov	r1, r0
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	1c5a      	adds	r2, r3, #1
 8000bdc:	60ba      	str	r2, [r7, #8]
 8000bde:	b2ca      	uxtb	r2, r1
 8000be0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	3301      	adds	r3, #1
 8000be6:	617b      	str	r3, [r7, #20]
 8000be8:	697a      	ldr	r2, [r7, #20]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	429a      	cmp	r2, r3
 8000bee:	dbf0      	blt.n	8000bd2 <_read+0x12>
	}

return len;
 8000bf0:	687b      	ldr	r3, [r7, #4]
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3718      	adds	r7, #24
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	b086      	sub	sp, #24
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	60f8      	str	r0, [r7, #12]
 8000c02:	60b9      	str	r1, [r7, #8]
 8000c04:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c06:	2300      	movs	r3, #0
 8000c08:	617b      	str	r3, [r7, #20]
 8000c0a:	e009      	b.n	8000c20 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	1c5a      	adds	r2, r3, #1
 8000c10:	60ba      	str	r2, [r7, #8]
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	4618      	mov	r0, r3
 8000c16:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	617b      	str	r3, [r7, #20]
 8000c20:	697a      	ldr	r2, [r7, #20]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	dbf1      	blt.n	8000c0c <_write+0x12>
	}
	return len;
 8000c28:	687b      	ldr	r3, [r7, #4]
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3718      	adds	r7, #24
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <_close>:

int _close(int file)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b083      	sub	sp, #12
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
	return -1;
 8000c3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	370c      	adds	r7, #12
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr

08000c4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	b083      	sub	sp, #12
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
 8000c52:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c5a:	605a      	str	r2, [r3, #4]
	return 0;
 8000c5c:	2300      	movs	r3, #0
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr

08000c6a <_isatty>:

int _isatty(int file)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	b083      	sub	sp, #12
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
	return 1;
 8000c72:	2301      	movs	r3, #1
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr

08000c80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	60f8      	str	r0, [r7, #12]
 8000c88:	60b9      	str	r1, [r7, #8]
 8000c8a:	607a      	str	r2, [r7, #4]
	return 0;
 8000c8c:	2300      	movs	r3, #0
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3714      	adds	r7, #20
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
	...

08000c9c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000ca4:	4b11      	ldr	r3, [pc, #68]	; (8000cec <_sbrk+0x50>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d102      	bne.n	8000cb2 <_sbrk+0x16>
		heap_end = &end;
 8000cac:	4b0f      	ldr	r3, [pc, #60]	; (8000cec <_sbrk+0x50>)
 8000cae:	4a10      	ldr	r2, [pc, #64]	; (8000cf0 <_sbrk+0x54>)
 8000cb0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000cb2:	4b0e      	ldr	r3, [pc, #56]	; (8000cec <_sbrk+0x50>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000cb8:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <_sbrk+0x50>)
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4413      	add	r3, r2
 8000cc0:	466a      	mov	r2, sp
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d907      	bls.n	8000cd6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000cc6:	f002 fc45 	bl	8003554 <__errno>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	230c      	movs	r3, #12
 8000cce:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd4:	e006      	b.n	8000ce4 <_sbrk+0x48>
	}

	heap_end += incr;
 8000cd6:	4b05      	ldr	r3, [pc, #20]	; (8000cec <_sbrk+0x50>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4413      	add	r3, r2
 8000cde:	4a03      	ldr	r2, [pc, #12]	; (8000cec <_sbrk+0x50>)
 8000ce0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3710      	adds	r7, #16
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	2000008c 	.word	0x2000008c
 8000cf0:	200008a8 	.word	0x200008a8

08000cf4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cf8:	4b08      	ldr	r3, [pc, #32]	; (8000d1c <SystemInit+0x28>)
 8000cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cfe:	4a07      	ldr	r2, [pc, #28]	; (8000d1c <SystemInit+0x28>)
 8000d00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d08:	4b04      	ldr	r3, [pc, #16]	; (8000d1c <SystemInit+0x28>)
 8000d0a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d0e:	609a      	str	r2, [r3, #8]
#endif
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d58 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000d24:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000d26:	e003      	b.n	8000d30 <LoopCopyDataInit>

08000d28 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000d28:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000d2a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000d2c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000d2e:	3104      	adds	r1, #4

08000d30 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000d30:	480b      	ldr	r0, [pc, #44]	; (8000d60 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000d32:	4b0c      	ldr	r3, [pc, #48]	; (8000d64 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000d34:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000d36:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000d38:	d3f6      	bcc.n	8000d28 <CopyDataInit>
  ldr  r2, =_sbss
 8000d3a:	4a0b      	ldr	r2, [pc, #44]	; (8000d68 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000d3c:	e002      	b.n	8000d44 <LoopFillZerobss>

08000d3e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000d3e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000d40:	f842 3b04 	str.w	r3, [r2], #4

08000d44 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000d44:	4b09      	ldr	r3, [pc, #36]	; (8000d6c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000d46:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000d48:	d3f9      	bcc.n	8000d3e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000d4a:	f7ff ffd3 	bl	8000cf4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d4e:	f002 fc07 	bl	8003560 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d52:	f7ff fc15 	bl	8000580 <main>
  bx  lr    
 8000d56:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d58:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000d5c:	08004460 	.word	0x08004460
  ldr  r0, =_sdata
 8000d60:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000d64:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000d68:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000d6c:	200008a4 	.word	0x200008a4

08000d70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d70:	e7fe      	b.n	8000d70 <ADC_IRQHandler>
	...

08000d74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d78:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <HAL_Init+0x40>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a0d      	ldr	r2, [pc, #52]	; (8000db4 <HAL_Init+0x40>)
 8000d7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d84:	4b0b      	ldr	r3, [pc, #44]	; (8000db4 <HAL_Init+0x40>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a0a      	ldr	r2, [pc, #40]	; (8000db4 <HAL_Init+0x40>)
 8000d8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d90:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <HAL_Init+0x40>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a07      	ldr	r2, [pc, #28]	; (8000db4 <HAL_Init+0x40>)
 8000d96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d9c:	2003      	movs	r0, #3
 8000d9e:	f000 f94d 	bl	800103c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000da2:	2000      	movs	r0, #0
 8000da4:	f000 f808 	bl	8000db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000da8:	f7ff fdfe 	bl	80009a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dac:	2300      	movs	r3, #0
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40023c00 	.word	0x40023c00

08000db8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dc0:	4b12      	ldr	r3, [pc, #72]	; (8000e0c <HAL_InitTick+0x54>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4b12      	ldr	r3, [pc, #72]	; (8000e10 <HAL_InitTick+0x58>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dce:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 f965 	bl	80010a6 <HAL_SYSTICK_Config>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	e00e      	b.n	8000e04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	2b0f      	cmp	r3, #15
 8000dea:	d80a      	bhi.n	8000e02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dec:	2200      	movs	r2, #0
 8000dee:	6879      	ldr	r1, [r7, #4]
 8000df0:	f04f 30ff 	mov.w	r0, #4294967295
 8000df4:	f000 f92d 	bl	8001052 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000df8:	4a06      	ldr	r2, [pc, #24]	; (8000e14 <HAL_InitTick+0x5c>)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e000      	b.n	8000e04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20000000 	.word	0x20000000
 8000e10:	20000008 	.word	0x20000008
 8000e14:	20000004 	.word	0x20000004

08000e18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e1c:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <HAL_IncTick+0x20>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	461a      	mov	r2, r3
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <HAL_IncTick+0x24>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4413      	add	r3, r2
 8000e28:	4a04      	ldr	r2, [pc, #16]	; (8000e3c <HAL_IncTick+0x24>)
 8000e2a:	6013      	str	r3, [r2, #0]
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	20000008 	.word	0x20000008
 8000e3c:	2000089c 	.word	0x2000089c

08000e40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  return uwTick;
 8000e44:	4b03      	ldr	r3, [pc, #12]	; (8000e54 <HAL_GetTick+0x14>)
 8000e46:	681b      	ldr	r3, [r3, #0]
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	2000089c 	.word	0x2000089c

08000e58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e60:	f7ff ffee 	bl	8000e40 <HAL_GetTick>
 8000e64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e70:	d005      	beq.n	8000e7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e72:	4b09      	ldr	r3, [pc, #36]	; (8000e98 <HAL_Delay+0x40>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	461a      	mov	r2, r3
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e7e:	bf00      	nop
 8000e80:	f7ff ffde 	bl	8000e40 <HAL_GetTick>
 8000e84:	4602      	mov	r2, r0
 8000e86:	68bb      	ldr	r3, [r7, #8]
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	68fa      	ldr	r2, [r7, #12]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d8f7      	bhi.n	8000e80 <HAL_Delay+0x28>
  {
  }
}
 8000e90:	bf00      	nop
 8000e92:	3710      	adds	r7, #16
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	20000008 	.word	0x20000008

08000e9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eac:	4b0c      	ldr	r3, [pc, #48]	; (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eb2:	68ba      	ldr	r2, [r7, #8]
 8000eb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000eb8:	4013      	ands	r3, r2
 8000eba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ec4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ec8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ece:	4a04      	ldr	r2, [pc, #16]	; (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	60d3      	str	r3, [r2, #12]
}
 8000ed4:	bf00      	nop
 8000ed6:	3714      	adds	r7, #20
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee8:	4b04      	ldr	r3, [pc, #16]	; (8000efc <__NVIC_GetPriorityGrouping+0x18>)
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	0a1b      	lsrs	r3, r3, #8
 8000eee:	f003 0307 	and.w	r3, r3, #7
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	db0b      	blt.n	8000f2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	f003 021f 	and.w	r2, r3, #31
 8000f18:	4907      	ldr	r1, [pc, #28]	; (8000f38 <__NVIC_EnableIRQ+0x38>)
 8000f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1e:	095b      	lsrs	r3, r3, #5
 8000f20:	2001      	movs	r0, #1
 8000f22:	fa00 f202 	lsl.w	r2, r0, r2
 8000f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	e000e100 	.word	0xe000e100

08000f3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	6039      	str	r1, [r7, #0]
 8000f46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	db0a      	blt.n	8000f66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	490c      	ldr	r1, [pc, #48]	; (8000f88 <__NVIC_SetPriority+0x4c>)
 8000f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5a:	0112      	lsls	r2, r2, #4
 8000f5c:	b2d2      	uxtb	r2, r2
 8000f5e:	440b      	add	r3, r1
 8000f60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f64:	e00a      	b.n	8000f7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	b2da      	uxtb	r2, r3
 8000f6a:	4908      	ldr	r1, [pc, #32]	; (8000f8c <__NVIC_SetPriority+0x50>)
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	f003 030f 	and.w	r3, r3, #15
 8000f72:	3b04      	subs	r3, #4
 8000f74:	0112      	lsls	r2, r2, #4
 8000f76:	b2d2      	uxtb	r2, r2
 8000f78:	440b      	add	r3, r1
 8000f7a:	761a      	strb	r2, [r3, #24]
}
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	e000e100 	.word	0xe000e100
 8000f8c:	e000ed00 	.word	0xe000ed00

08000f90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b089      	sub	sp, #36	; 0x24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	f1c3 0307 	rsb	r3, r3, #7
 8000faa:	2b04      	cmp	r3, #4
 8000fac:	bf28      	it	cs
 8000fae:	2304      	movcs	r3, #4
 8000fb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	3304      	adds	r3, #4
 8000fb6:	2b06      	cmp	r3, #6
 8000fb8:	d902      	bls.n	8000fc0 <NVIC_EncodePriority+0x30>
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	3b03      	subs	r3, #3
 8000fbe:	e000      	b.n	8000fc2 <NVIC_EncodePriority+0x32>
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	43da      	mvns	r2, r3
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	401a      	ands	r2, r3
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fd8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe2:	43d9      	mvns	r1, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe8:	4313      	orrs	r3, r2
         );
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3724      	adds	r7, #36	; 0x24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
	...

08000ff8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3b01      	subs	r3, #1
 8001004:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001008:	d301      	bcc.n	800100e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800100a:	2301      	movs	r3, #1
 800100c:	e00f      	b.n	800102e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800100e:	4a0a      	ldr	r2, [pc, #40]	; (8001038 <SysTick_Config+0x40>)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3b01      	subs	r3, #1
 8001014:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001016:	210f      	movs	r1, #15
 8001018:	f04f 30ff 	mov.w	r0, #4294967295
 800101c:	f7ff ff8e 	bl	8000f3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001020:	4b05      	ldr	r3, [pc, #20]	; (8001038 <SysTick_Config+0x40>)
 8001022:	2200      	movs	r2, #0
 8001024:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001026:	4b04      	ldr	r3, [pc, #16]	; (8001038 <SysTick_Config+0x40>)
 8001028:	2207      	movs	r2, #7
 800102a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800102c:	2300      	movs	r3, #0
}
 800102e:	4618      	mov	r0, r3
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	e000e010 	.word	0xe000e010

0800103c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f7ff ff29 	bl	8000e9c <__NVIC_SetPriorityGrouping>
}
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001052:	b580      	push	{r7, lr}
 8001054:	b086      	sub	sp, #24
 8001056:	af00      	add	r7, sp, #0
 8001058:	4603      	mov	r3, r0
 800105a:	60b9      	str	r1, [r7, #8]
 800105c:	607a      	str	r2, [r7, #4]
 800105e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001060:	2300      	movs	r3, #0
 8001062:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001064:	f7ff ff3e 	bl	8000ee4 <__NVIC_GetPriorityGrouping>
 8001068:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	68b9      	ldr	r1, [r7, #8]
 800106e:	6978      	ldr	r0, [r7, #20]
 8001070:	f7ff ff8e 	bl	8000f90 <NVIC_EncodePriority>
 8001074:	4602      	mov	r2, r0
 8001076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800107a:	4611      	mov	r1, r2
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff ff5d 	bl	8000f3c <__NVIC_SetPriority>
}
 8001082:	bf00      	nop
 8001084:	3718      	adds	r7, #24
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800108a:	b580      	push	{r7, lr}
 800108c:	b082      	sub	sp, #8
 800108e:	af00      	add	r7, sp, #0
 8001090:	4603      	mov	r3, r0
 8001092:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff ff31 	bl	8000f00 <__NVIC_EnableIRQ>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b082      	sub	sp, #8
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f7ff ffa2 	bl	8000ff8 <SysTick_Config>
 80010b4:	4603      	mov	r3, r0
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80010be:	b480      	push	{r7}
 80010c0:	b083      	sub	sp, #12
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d004      	beq.n	80010dc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2280      	movs	r2, #128	; 0x80
 80010d6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80010d8:	2301      	movs	r3, #1
 80010da:	e00c      	b.n	80010f6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2205      	movs	r2, #5
 80010e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f022 0201 	bic.w	r2, r2, #1
 80010f2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80010f4:	2300      	movs	r3, #0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
	...

08001104 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001104:	b480      	push	{r7}
 8001106:	b089      	sub	sp, #36	; 0x24
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800110e:	2300      	movs	r3, #0
 8001110:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001116:	2300      	movs	r3, #0
 8001118:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800111a:	2300      	movs	r3, #0
 800111c:	61fb      	str	r3, [r7, #28]
 800111e:	e159      	b.n	80013d4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001120:	2201      	movs	r2, #1
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	697a      	ldr	r2, [r7, #20]
 8001130:	4013      	ands	r3, r2
 8001132:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	429a      	cmp	r2, r3
 800113a:	f040 8148 	bne.w	80013ce <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	2b01      	cmp	r3, #1
 8001144:	d00b      	beq.n	800115e <HAL_GPIO_Init+0x5a>
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b02      	cmp	r3, #2
 800114c:	d007      	beq.n	800115e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001152:	2b11      	cmp	r3, #17
 8001154:	d003      	beq.n	800115e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	2b12      	cmp	r3, #18
 800115c:	d130      	bne.n	80011c0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	689b      	ldr	r3, [r3, #8]
 8001162:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	2203      	movs	r2, #3
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	43db      	mvns	r3, r3
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	4013      	ands	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	68da      	ldr	r2, [r3, #12]
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	fa02 f303 	lsl.w	r3, r2, r3
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	4313      	orrs	r3, r2
 8001186:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001194:	2201      	movs	r2, #1
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	fa02 f303 	lsl.w	r3, r2, r3
 800119c:	43db      	mvns	r3, r3
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	4013      	ands	r3, r2
 80011a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	091b      	lsrs	r3, r3, #4
 80011aa:	f003 0201 	and.w	r2, r3, #1
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	4313      	orrs	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	2203      	movs	r2, #3
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	43db      	mvns	r3, r3
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	4013      	ands	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	689a      	ldr	r2, [r3, #8]
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d003      	beq.n	8001200 <HAL_GPIO_Init+0xfc>
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	2b12      	cmp	r3, #18
 80011fe:	d123      	bne.n	8001248 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001200:	69fb      	ldr	r3, [r7, #28]
 8001202:	08da      	lsrs	r2, r3, #3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	3208      	adds	r2, #8
 8001208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800120c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	f003 0307 	and.w	r3, r3, #7
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	220f      	movs	r2, #15
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	43db      	mvns	r3, r3
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	4013      	ands	r3, r2
 8001222:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	691a      	ldr	r2, [r3, #16]
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	f003 0307 	and.w	r3, r3, #7
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	4313      	orrs	r3, r2
 8001238:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	08da      	lsrs	r2, r3, #3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	3208      	adds	r2, #8
 8001242:	69b9      	ldr	r1, [r7, #24]
 8001244:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	2203      	movs	r2, #3
 8001254:	fa02 f303 	lsl.w	r3, r2, r3
 8001258:	43db      	mvns	r3, r3
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	4013      	ands	r3, r2
 800125e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f003 0203 	and.w	r2, r3, #3
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	4313      	orrs	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001284:	2b00      	cmp	r3, #0
 8001286:	f000 80a2 	beq.w	80013ce <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	4b56      	ldr	r3, [pc, #344]	; (80013e8 <HAL_GPIO_Init+0x2e4>)
 8001290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001292:	4a55      	ldr	r2, [pc, #340]	; (80013e8 <HAL_GPIO_Init+0x2e4>)
 8001294:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001298:	6453      	str	r3, [r2, #68]	; 0x44
 800129a:	4b53      	ldr	r3, [pc, #332]	; (80013e8 <HAL_GPIO_Init+0x2e4>)
 800129c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800129e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012a6:	4a51      	ldr	r2, [pc, #324]	; (80013ec <HAL_GPIO_Init+0x2e8>)
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	089b      	lsrs	r3, r3, #2
 80012ac:	3302      	adds	r3, #2
 80012ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	f003 0303 	and.w	r3, r3, #3
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	220f      	movs	r2, #15
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	43db      	mvns	r3, r3
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	4013      	ands	r3, r2
 80012c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a48      	ldr	r2, [pc, #288]	; (80013f0 <HAL_GPIO_Init+0x2ec>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d019      	beq.n	8001306 <HAL_GPIO_Init+0x202>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a47      	ldr	r2, [pc, #284]	; (80013f4 <HAL_GPIO_Init+0x2f0>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d013      	beq.n	8001302 <HAL_GPIO_Init+0x1fe>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a46      	ldr	r2, [pc, #280]	; (80013f8 <HAL_GPIO_Init+0x2f4>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d00d      	beq.n	80012fe <HAL_GPIO_Init+0x1fa>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a45      	ldr	r2, [pc, #276]	; (80013fc <HAL_GPIO_Init+0x2f8>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d007      	beq.n	80012fa <HAL_GPIO_Init+0x1f6>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a44      	ldr	r2, [pc, #272]	; (8001400 <HAL_GPIO_Init+0x2fc>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d101      	bne.n	80012f6 <HAL_GPIO_Init+0x1f2>
 80012f2:	2304      	movs	r3, #4
 80012f4:	e008      	b.n	8001308 <HAL_GPIO_Init+0x204>
 80012f6:	2307      	movs	r3, #7
 80012f8:	e006      	b.n	8001308 <HAL_GPIO_Init+0x204>
 80012fa:	2303      	movs	r3, #3
 80012fc:	e004      	b.n	8001308 <HAL_GPIO_Init+0x204>
 80012fe:	2302      	movs	r3, #2
 8001300:	e002      	b.n	8001308 <HAL_GPIO_Init+0x204>
 8001302:	2301      	movs	r3, #1
 8001304:	e000      	b.n	8001308 <HAL_GPIO_Init+0x204>
 8001306:	2300      	movs	r3, #0
 8001308:	69fa      	ldr	r2, [r7, #28]
 800130a:	f002 0203 	and.w	r2, r2, #3
 800130e:	0092      	lsls	r2, r2, #2
 8001310:	4093      	lsls	r3, r2
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	4313      	orrs	r3, r2
 8001316:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001318:	4934      	ldr	r1, [pc, #208]	; (80013ec <HAL_GPIO_Init+0x2e8>)
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	089b      	lsrs	r3, r3, #2
 800131e:	3302      	adds	r3, #2
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001326:	4b37      	ldr	r3, [pc, #220]	; (8001404 <HAL_GPIO_Init+0x300>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	43db      	mvns	r3, r3
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	4013      	ands	r3, r2
 8001334:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800133e:	2b00      	cmp	r3, #0
 8001340:	d003      	beq.n	800134a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001342:	69ba      	ldr	r2, [r7, #24]
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	4313      	orrs	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800134a:	4a2e      	ldr	r2, [pc, #184]	; (8001404 <HAL_GPIO_Init+0x300>)
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001350:	4b2c      	ldr	r3, [pc, #176]	; (8001404 <HAL_GPIO_Init+0x300>)
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	43db      	mvns	r3, r3
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	4013      	ands	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001368:	2b00      	cmp	r3, #0
 800136a:	d003      	beq.n	8001374 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	4313      	orrs	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001374:	4a23      	ldr	r2, [pc, #140]	; (8001404 <HAL_GPIO_Init+0x300>)
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800137a:	4b22      	ldr	r3, [pc, #136]	; (8001404 <HAL_GPIO_Init+0x300>)
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	43db      	mvns	r3, r3
 8001384:	69ba      	ldr	r2, [r7, #24]
 8001386:	4013      	ands	r3, r2
 8001388:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d003      	beq.n	800139e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001396:	69ba      	ldr	r2, [r7, #24]
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	4313      	orrs	r3, r2
 800139c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800139e:	4a19      	ldr	r2, [pc, #100]	; (8001404 <HAL_GPIO_Init+0x300>)
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013a4:	4b17      	ldr	r3, [pc, #92]	; (8001404 <HAL_GPIO_Init+0x300>)
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	43db      	mvns	r3, r3
 80013ae:	69ba      	ldr	r2, [r7, #24]
 80013b0:	4013      	ands	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d003      	beq.n	80013c8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80013c0:	69ba      	ldr	r2, [r7, #24]
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013c8:	4a0e      	ldr	r2, [pc, #56]	; (8001404 <HAL_GPIO_Init+0x300>)
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	3301      	adds	r3, #1
 80013d2:	61fb      	str	r3, [r7, #28]
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	2b0f      	cmp	r3, #15
 80013d8:	f67f aea2 	bls.w	8001120 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013dc:	bf00      	nop
 80013de:	3724      	adds	r7, #36	; 0x24
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	40023800 	.word	0x40023800
 80013ec:	40013800 	.word	0x40013800
 80013f0:	40020000 	.word	0x40020000
 80013f4:	40020400 	.word	0x40020400
 80013f8:	40020800 	.word	0x40020800
 80013fc:	40020c00 	.word	0x40020c00
 8001400:	40021000 	.word	0x40021000
 8001404:	40013c00 	.word	0x40013c00

08001408 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	460b      	mov	r3, r1
 8001412:	807b      	strh	r3, [r7, #2]
 8001414:	4613      	mov	r3, r2
 8001416:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001418:	787b      	ldrb	r3, [r7, #1]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d003      	beq.n	8001426 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800141e:	887a      	ldrh	r2, [r7, #2]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001424:	e003      	b.n	800142e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001426:	887b      	ldrh	r3, [r7, #2]
 8001428:	041a      	lsls	r2, r3, #16
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	619a      	str	r2, [r3, #24]
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
	...

0800143c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d101      	bne.n	800144e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e25b      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0301 	and.w	r3, r3, #1
 8001456:	2b00      	cmp	r3, #0
 8001458:	d075      	beq.n	8001546 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800145a:	4ba3      	ldr	r3, [pc, #652]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	f003 030c 	and.w	r3, r3, #12
 8001462:	2b04      	cmp	r3, #4
 8001464:	d00c      	beq.n	8001480 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001466:	4ba0      	ldr	r3, [pc, #640]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800146e:	2b08      	cmp	r3, #8
 8001470:	d112      	bne.n	8001498 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001472:	4b9d      	ldr	r3, [pc, #628]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800147a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800147e:	d10b      	bne.n	8001498 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001480:	4b99      	ldr	r3, [pc, #612]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001488:	2b00      	cmp	r3, #0
 800148a:	d05b      	beq.n	8001544 <HAL_RCC_OscConfig+0x108>
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d157      	bne.n	8001544 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e236      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014a0:	d106      	bne.n	80014b0 <HAL_RCC_OscConfig+0x74>
 80014a2:	4b91      	ldr	r3, [pc, #580]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4a90      	ldr	r2, [pc, #576]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80014a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014ac:	6013      	str	r3, [r2, #0]
 80014ae:	e01d      	b.n	80014ec <HAL_RCC_OscConfig+0xb0>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014b8:	d10c      	bne.n	80014d4 <HAL_RCC_OscConfig+0x98>
 80014ba:	4b8b      	ldr	r3, [pc, #556]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a8a      	ldr	r2, [pc, #552]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80014c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014c4:	6013      	str	r3, [r2, #0]
 80014c6:	4b88      	ldr	r3, [pc, #544]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a87      	ldr	r2, [pc, #540]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80014cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014d0:	6013      	str	r3, [r2, #0]
 80014d2:	e00b      	b.n	80014ec <HAL_RCC_OscConfig+0xb0>
 80014d4:	4b84      	ldr	r3, [pc, #528]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a83      	ldr	r2, [pc, #524]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80014da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014de:	6013      	str	r3, [r2, #0]
 80014e0:	4b81      	ldr	r3, [pc, #516]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a80      	ldr	r2, [pc, #512]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80014e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d013      	beq.n	800151c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f4:	f7ff fca4 	bl	8000e40 <HAL_GetTick>
 80014f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014fa:	e008      	b.n	800150e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014fc:	f7ff fca0 	bl	8000e40 <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	2b64      	cmp	r3, #100	; 0x64
 8001508:	d901      	bls.n	800150e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e1fb      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800150e:	4b76      	ldr	r3, [pc, #472]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d0f0      	beq.n	80014fc <HAL_RCC_OscConfig+0xc0>
 800151a:	e014      	b.n	8001546 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800151c:	f7ff fc90 	bl	8000e40 <HAL_GetTick>
 8001520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001522:	e008      	b.n	8001536 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001524:	f7ff fc8c 	bl	8000e40 <HAL_GetTick>
 8001528:	4602      	mov	r2, r0
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b64      	cmp	r3, #100	; 0x64
 8001530:	d901      	bls.n	8001536 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e1e7      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001536:	4b6c      	ldr	r3, [pc, #432]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d1f0      	bne.n	8001524 <HAL_RCC_OscConfig+0xe8>
 8001542:	e000      	b.n	8001546 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001544:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	2b00      	cmp	r3, #0
 8001550:	d063      	beq.n	800161a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001552:	4b65      	ldr	r3, [pc, #404]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	f003 030c 	and.w	r3, r3, #12
 800155a:	2b00      	cmp	r3, #0
 800155c:	d00b      	beq.n	8001576 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800155e:	4b62      	ldr	r3, [pc, #392]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001566:	2b08      	cmp	r3, #8
 8001568:	d11c      	bne.n	80015a4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800156a:	4b5f      	ldr	r3, [pc, #380]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d116      	bne.n	80015a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001576:	4b5c      	ldr	r3, [pc, #368]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	2b00      	cmp	r3, #0
 8001580:	d005      	beq.n	800158e <HAL_RCC_OscConfig+0x152>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	2b01      	cmp	r3, #1
 8001588:	d001      	beq.n	800158e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e1bb      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800158e:	4b56      	ldr	r3, [pc, #344]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	691b      	ldr	r3, [r3, #16]
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	4952      	ldr	r1, [pc, #328]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 800159e:	4313      	orrs	r3, r2
 80015a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015a2:	e03a      	b.n	800161a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d020      	beq.n	80015ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015ac:	4b4f      	ldr	r3, [pc, #316]	; (80016ec <HAL_RCC_OscConfig+0x2b0>)
 80015ae:	2201      	movs	r2, #1
 80015b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b2:	f7ff fc45 	bl	8000e40 <HAL_GetTick>
 80015b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015b8:	e008      	b.n	80015cc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015ba:	f7ff fc41 	bl	8000e40 <HAL_GetTick>
 80015be:	4602      	mov	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e19c      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015cc:	4b46      	ldr	r3, [pc, #280]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0302 	and.w	r3, r3, #2
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d0f0      	beq.n	80015ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015d8:	4b43      	ldr	r3, [pc, #268]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	691b      	ldr	r3, [r3, #16]
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	4940      	ldr	r1, [pc, #256]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80015e8:	4313      	orrs	r3, r2
 80015ea:	600b      	str	r3, [r1, #0]
 80015ec:	e015      	b.n	800161a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015ee:	4b3f      	ldr	r3, [pc, #252]	; (80016ec <HAL_RCC_OscConfig+0x2b0>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f4:	f7ff fc24 	bl	8000e40 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015fc:	f7ff fc20 	bl	8000e40 <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b02      	cmp	r3, #2
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e17b      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800160e:	4b36      	ldr	r3, [pc, #216]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f003 0302 	and.w	r3, r3, #2
 8001616:	2b00      	cmp	r3, #0
 8001618:	d1f0      	bne.n	80015fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0308 	and.w	r3, r3, #8
 8001622:	2b00      	cmp	r3, #0
 8001624:	d030      	beq.n	8001688 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	695b      	ldr	r3, [r3, #20]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d016      	beq.n	800165c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800162e:	4b30      	ldr	r3, [pc, #192]	; (80016f0 <HAL_RCC_OscConfig+0x2b4>)
 8001630:	2201      	movs	r2, #1
 8001632:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001634:	f7ff fc04 	bl	8000e40 <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800163a:	e008      	b.n	800164e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800163c:	f7ff fc00 	bl	8000e40 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	2b02      	cmp	r3, #2
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e15b      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800164e:	4b26      	ldr	r3, [pc, #152]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 8001650:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	2b00      	cmp	r3, #0
 8001658:	d0f0      	beq.n	800163c <HAL_RCC_OscConfig+0x200>
 800165a:	e015      	b.n	8001688 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800165c:	4b24      	ldr	r3, [pc, #144]	; (80016f0 <HAL_RCC_OscConfig+0x2b4>)
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001662:	f7ff fbed 	bl	8000e40 <HAL_GetTick>
 8001666:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001668:	e008      	b.n	800167c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800166a:	f7ff fbe9 	bl	8000e40 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d901      	bls.n	800167c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e144      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800167c:	4b1a      	ldr	r3, [pc, #104]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 800167e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001680:	f003 0302 	and.w	r3, r3, #2
 8001684:	2b00      	cmp	r3, #0
 8001686:	d1f0      	bne.n	800166a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 0304 	and.w	r3, r3, #4
 8001690:	2b00      	cmp	r3, #0
 8001692:	f000 80a0 	beq.w	80017d6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001696:	2300      	movs	r3, #0
 8001698:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800169a:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 800169c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d10f      	bne.n	80016c6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	60bb      	str	r3, [r7, #8]
 80016aa:	4b0f      	ldr	r3, [pc, #60]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80016ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ae:	4a0e      	ldr	r2, [pc, #56]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80016b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b4:	6413      	str	r3, [r2, #64]	; 0x40
 80016b6:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <HAL_RCC_OscConfig+0x2ac>)
 80016b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016be:	60bb      	str	r3, [r7, #8]
 80016c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016c2:	2301      	movs	r3, #1
 80016c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016c6:	4b0b      	ldr	r3, [pc, #44]	; (80016f4 <HAL_RCC_OscConfig+0x2b8>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d121      	bne.n	8001716 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016d2:	4b08      	ldr	r3, [pc, #32]	; (80016f4 <HAL_RCC_OscConfig+0x2b8>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a07      	ldr	r2, [pc, #28]	; (80016f4 <HAL_RCC_OscConfig+0x2b8>)
 80016d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016de:	f7ff fbaf 	bl	8000e40 <HAL_GetTick>
 80016e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016e4:	e011      	b.n	800170a <HAL_RCC_OscConfig+0x2ce>
 80016e6:	bf00      	nop
 80016e8:	40023800 	.word	0x40023800
 80016ec:	42470000 	.word	0x42470000
 80016f0:	42470e80 	.word	0x42470e80
 80016f4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016f8:	f7ff fba2 	bl	8000e40 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b02      	cmp	r3, #2
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e0fd      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800170a:	4b81      	ldr	r3, [pc, #516]	; (8001910 <HAL_RCC_OscConfig+0x4d4>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001712:	2b00      	cmp	r3, #0
 8001714:	d0f0      	beq.n	80016f8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d106      	bne.n	800172c <HAL_RCC_OscConfig+0x2f0>
 800171e:	4b7d      	ldr	r3, [pc, #500]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 8001720:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001722:	4a7c      	ldr	r2, [pc, #496]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 8001724:	f043 0301 	orr.w	r3, r3, #1
 8001728:	6713      	str	r3, [r2, #112]	; 0x70
 800172a:	e01c      	b.n	8001766 <HAL_RCC_OscConfig+0x32a>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	2b05      	cmp	r3, #5
 8001732:	d10c      	bne.n	800174e <HAL_RCC_OscConfig+0x312>
 8001734:	4b77      	ldr	r3, [pc, #476]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 8001736:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001738:	4a76      	ldr	r2, [pc, #472]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 800173a:	f043 0304 	orr.w	r3, r3, #4
 800173e:	6713      	str	r3, [r2, #112]	; 0x70
 8001740:	4b74      	ldr	r3, [pc, #464]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 8001742:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001744:	4a73      	ldr	r2, [pc, #460]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	6713      	str	r3, [r2, #112]	; 0x70
 800174c:	e00b      	b.n	8001766 <HAL_RCC_OscConfig+0x32a>
 800174e:	4b71      	ldr	r3, [pc, #452]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 8001750:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001752:	4a70      	ldr	r2, [pc, #448]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 8001754:	f023 0301 	bic.w	r3, r3, #1
 8001758:	6713      	str	r3, [r2, #112]	; 0x70
 800175a:	4b6e      	ldr	r3, [pc, #440]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 800175c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800175e:	4a6d      	ldr	r2, [pc, #436]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 8001760:	f023 0304 	bic.w	r3, r3, #4
 8001764:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d015      	beq.n	800179a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800176e:	f7ff fb67 	bl	8000e40 <HAL_GetTick>
 8001772:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001774:	e00a      	b.n	800178c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001776:	f7ff fb63 	bl	8000e40 <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	f241 3288 	movw	r2, #5000	; 0x1388
 8001784:	4293      	cmp	r3, r2
 8001786:	d901      	bls.n	800178c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001788:	2303      	movs	r3, #3
 800178a:	e0bc      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800178c:	4b61      	ldr	r3, [pc, #388]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 800178e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001790:	f003 0302 	and.w	r3, r3, #2
 8001794:	2b00      	cmp	r3, #0
 8001796:	d0ee      	beq.n	8001776 <HAL_RCC_OscConfig+0x33a>
 8001798:	e014      	b.n	80017c4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800179a:	f7ff fb51 	bl	8000e40 <HAL_GetTick>
 800179e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017a0:	e00a      	b.n	80017b8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017a2:	f7ff fb4d 	bl	8000e40 <HAL_GetTick>
 80017a6:	4602      	mov	r2, r0
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d901      	bls.n	80017b8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80017b4:	2303      	movs	r3, #3
 80017b6:	e0a6      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017b8:	4b56      	ldr	r3, [pc, #344]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 80017ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017bc:	f003 0302 	and.w	r3, r3, #2
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d1ee      	bne.n	80017a2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017c4:	7dfb      	ldrb	r3, [r7, #23]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d105      	bne.n	80017d6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017ca:	4b52      	ldr	r3, [pc, #328]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 80017cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ce:	4a51      	ldr	r2, [pc, #324]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 80017d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017d4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	699b      	ldr	r3, [r3, #24]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	f000 8092 	beq.w	8001904 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017e0:	4b4c      	ldr	r3, [pc, #304]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f003 030c 	and.w	r3, r3, #12
 80017e8:	2b08      	cmp	r3, #8
 80017ea:	d05c      	beq.n	80018a6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d141      	bne.n	8001878 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017f4:	4b48      	ldr	r3, [pc, #288]	; (8001918 <HAL_RCC_OscConfig+0x4dc>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017fa:	f7ff fb21 	bl	8000e40 <HAL_GetTick>
 80017fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001800:	e008      	b.n	8001814 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001802:	f7ff fb1d 	bl	8000e40 <HAL_GetTick>
 8001806:	4602      	mov	r2, r0
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	2b02      	cmp	r3, #2
 800180e:	d901      	bls.n	8001814 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	e078      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001814:	4b3f      	ldr	r3, [pc, #252]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d1f0      	bne.n	8001802 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	69da      	ldr	r2, [r3, #28]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6a1b      	ldr	r3, [r3, #32]
 8001828:	431a      	orrs	r2, r3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800182e:	019b      	lsls	r3, r3, #6
 8001830:	431a      	orrs	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001836:	085b      	lsrs	r3, r3, #1
 8001838:	3b01      	subs	r3, #1
 800183a:	041b      	lsls	r3, r3, #16
 800183c:	431a      	orrs	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001842:	061b      	lsls	r3, r3, #24
 8001844:	4933      	ldr	r1, [pc, #204]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 8001846:	4313      	orrs	r3, r2
 8001848:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800184a:	4b33      	ldr	r3, [pc, #204]	; (8001918 <HAL_RCC_OscConfig+0x4dc>)
 800184c:	2201      	movs	r2, #1
 800184e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001850:	f7ff faf6 	bl	8000e40 <HAL_GetTick>
 8001854:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001856:	e008      	b.n	800186a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001858:	f7ff faf2 	bl	8000e40 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	2b02      	cmp	r3, #2
 8001864:	d901      	bls.n	800186a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001866:	2303      	movs	r3, #3
 8001868:	e04d      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800186a:	4b2a      	ldr	r3, [pc, #168]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d0f0      	beq.n	8001858 <HAL_RCC_OscConfig+0x41c>
 8001876:	e045      	b.n	8001904 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001878:	4b27      	ldr	r3, [pc, #156]	; (8001918 <HAL_RCC_OscConfig+0x4dc>)
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187e:	f7ff fadf 	bl	8000e40 <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001884:	e008      	b.n	8001898 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001886:	f7ff fadb 	bl	8000e40 <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d901      	bls.n	8001898 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001894:	2303      	movs	r3, #3
 8001896:	e036      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001898:	4b1e      	ldr	r3, [pc, #120]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d1f0      	bne.n	8001886 <HAL_RCC_OscConfig+0x44a>
 80018a4:	e02e      	b.n	8001904 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	699b      	ldr	r3, [r3, #24]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d101      	bne.n	80018b2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e029      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80018b2:	4b18      	ldr	r3, [pc, #96]	; (8001914 <HAL_RCC_OscConfig+0x4d8>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d11c      	bne.n	8001900 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d115      	bne.n	8001900 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80018d4:	68fa      	ldr	r2, [r7, #12]
 80018d6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80018da:	4013      	ands	r3, r2
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d10d      	bne.n	8001900 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d106      	bne.n	8001900 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d001      	beq.n	8001904 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001900:	2301      	movs	r3, #1
 8001902:	e000      	b.n	8001906 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3718      	adds	r7, #24
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	40007000 	.word	0x40007000
 8001914:	40023800 	.word	0x40023800
 8001918:	42470060 	.word	0x42470060

0800191c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d101      	bne.n	8001930 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e0cc      	b.n	8001aca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001930:	4b68      	ldr	r3, [pc, #416]	; (8001ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 030f 	and.w	r3, r3, #15
 8001938:	683a      	ldr	r2, [r7, #0]
 800193a:	429a      	cmp	r2, r3
 800193c:	d90c      	bls.n	8001958 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800193e:	4b65      	ldr	r3, [pc, #404]	; (8001ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8001940:	683a      	ldr	r2, [r7, #0]
 8001942:	b2d2      	uxtb	r2, r2
 8001944:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001946:	4b63      	ldr	r3, [pc, #396]	; (8001ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 030f 	and.w	r3, r3, #15
 800194e:	683a      	ldr	r2, [r7, #0]
 8001950:	429a      	cmp	r2, r3
 8001952:	d001      	beq.n	8001958 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e0b8      	b.n	8001aca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0302 	and.w	r3, r3, #2
 8001960:	2b00      	cmp	r3, #0
 8001962:	d020      	beq.n	80019a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0304 	and.w	r3, r3, #4
 800196c:	2b00      	cmp	r3, #0
 800196e:	d005      	beq.n	800197c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001970:	4b59      	ldr	r3, [pc, #356]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	4a58      	ldr	r2, [pc, #352]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8001976:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800197a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 0308 	and.w	r3, r3, #8
 8001984:	2b00      	cmp	r3, #0
 8001986:	d005      	beq.n	8001994 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001988:	4b53      	ldr	r3, [pc, #332]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	4a52      	ldr	r2, [pc, #328]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 800198e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001992:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001994:	4b50      	ldr	r3, [pc, #320]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	494d      	ldr	r1, [pc, #308]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80019a2:	4313      	orrs	r3, r2
 80019a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d044      	beq.n	8001a3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	d107      	bne.n	80019ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ba:	4b47      	ldr	r3, [pc, #284]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d119      	bne.n	80019fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e07f      	b.n	8001aca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	2b02      	cmp	r3, #2
 80019d0:	d003      	beq.n	80019da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019d6:	2b03      	cmp	r3, #3
 80019d8:	d107      	bne.n	80019ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019da:	4b3f      	ldr	r3, [pc, #252]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d109      	bne.n	80019fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e06f      	b.n	8001aca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ea:	4b3b      	ldr	r3, [pc, #236]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0302 	and.w	r3, r3, #2
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d101      	bne.n	80019fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e067      	b.n	8001aca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019fa:	4b37      	ldr	r3, [pc, #220]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	f023 0203 	bic.w	r2, r3, #3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	4934      	ldr	r1, [pc, #208]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a0c:	f7ff fa18 	bl	8000e40 <HAL_GetTick>
 8001a10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a12:	e00a      	b.n	8001a2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a14:	f7ff fa14 	bl	8000e40 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e04f      	b.n	8001aca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a2a:	4b2b      	ldr	r3, [pc, #172]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	f003 020c 	and.w	r2, r3, #12
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d1eb      	bne.n	8001a14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a3c:	4b25      	ldr	r3, [pc, #148]	; (8001ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 030f 	and.w	r3, r3, #15
 8001a44:	683a      	ldr	r2, [r7, #0]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	d20c      	bcs.n	8001a64 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a4a:	4b22      	ldr	r3, [pc, #136]	; (8001ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a4c:	683a      	ldr	r2, [r7, #0]
 8001a4e:	b2d2      	uxtb	r2, r2
 8001a50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a52:	4b20      	ldr	r3, [pc, #128]	; (8001ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 030f 	and.w	r3, r3, #15
 8001a5a:	683a      	ldr	r2, [r7, #0]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d001      	beq.n	8001a64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e032      	b.n	8001aca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 0304 	and.w	r3, r3, #4
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d008      	beq.n	8001a82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a70:	4b19      	ldr	r3, [pc, #100]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	4916      	ldr	r1, [pc, #88]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 0308 	and.w	r3, r3, #8
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d009      	beq.n	8001aa2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a8e:	4b12      	ldr	r3, [pc, #72]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	691b      	ldr	r3, [r3, #16]
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	490e      	ldr	r1, [pc, #56]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001aa2:	f000 f821 	bl	8001ae8 <HAL_RCC_GetSysClockFreq>
 8001aa6:	4601      	mov	r1, r0
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	; (8001ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	091b      	lsrs	r3, r3, #4
 8001aae:	f003 030f 	and.w	r3, r3, #15
 8001ab2:	4a0a      	ldr	r2, [pc, #40]	; (8001adc <HAL_RCC_ClockConfig+0x1c0>)
 8001ab4:	5cd3      	ldrb	r3, [r2, r3]
 8001ab6:	fa21 f303 	lsr.w	r3, r1, r3
 8001aba:	4a09      	ldr	r2, [pc, #36]	; (8001ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8001abc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001abe:	4b09      	ldr	r3, [pc, #36]	; (8001ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7ff f978 	bl	8000db8 <HAL_InitTick>

  return HAL_OK;
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40023c00 	.word	0x40023c00
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	080043a0 	.word	0x080043a0
 8001ae0:	20000000 	.word	0x20000000
 8001ae4:	20000004 	.word	0x20000004

08001ae8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001aee:	2300      	movs	r3, #0
 8001af0:	607b      	str	r3, [r7, #4]
 8001af2:	2300      	movs	r3, #0
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	2300      	movs	r3, #0
 8001af8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001afa:	2300      	movs	r3, #0
 8001afc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001afe:	4b63      	ldr	r3, [pc, #396]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f003 030c 	and.w	r3, r3, #12
 8001b06:	2b04      	cmp	r3, #4
 8001b08:	d007      	beq.n	8001b1a <HAL_RCC_GetSysClockFreq+0x32>
 8001b0a:	2b08      	cmp	r3, #8
 8001b0c:	d008      	beq.n	8001b20 <HAL_RCC_GetSysClockFreq+0x38>
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	f040 80b4 	bne.w	8001c7c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b14:	4b5e      	ldr	r3, [pc, #376]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001b16:	60bb      	str	r3, [r7, #8]
       break;
 8001b18:	e0b3      	b.n	8001c82 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b1a:	4b5e      	ldr	r3, [pc, #376]	; (8001c94 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001b1c:	60bb      	str	r3, [r7, #8]
      break;
 8001b1e:	e0b0      	b.n	8001c82 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b20:	4b5a      	ldr	r3, [pc, #360]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b28:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b2a:	4b58      	ldr	r3, [pc, #352]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d04a      	beq.n	8001bcc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b36:	4b55      	ldr	r3, [pc, #340]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	099b      	lsrs	r3, r3, #6
 8001b3c:	f04f 0400 	mov.w	r4, #0
 8001b40:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001b44:	f04f 0200 	mov.w	r2, #0
 8001b48:	ea03 0501 	and.w	r5, r3, r1
 8001b4c:	ea04 0602 	and.w	r6, r4, r2
 8001b50:	4629      	mov	r1, r5
 8001b52:	4632      	mov	r2, r6
 8001b54:	f04f 0300 	mov.w	r3, #0
 8001b58:	f04f 0400 	mov.w	r4, #0
 8001b5c:	0154      	lsls	r4, r2, #5
 8001b5e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001b62:	014b      	lsls	r3, r1, #5
 8001b64:	4619      	mov	r1, r3
 8001b66:	4622      	mov	r2, r4
 8001b68:	1b49      	subs	r1, r1, r5
 8001b6a:	eb62 0206 	sbc.w	r2, r2, r6
 8001b6e:	f04f 0300 	mov.w	r3, #0
 8001b72:	f04f 0400 	mov.w	r4, #0
 8001b76:	0194      	lsls	r4, r2, #6
 8001b78:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001b7c:	018b      	lsls	r3, r1, #6
 8001b7e:	1a5b      	subs	r3, r3, r1
 8001b80:	eb64 0402 	sbc.w	r4, r4, r2
 8001b84:	f04f 0100 	mov.w	r1, #0
 8001b88:	f04f 0200 	mov.w	r2, #0
 8001b8c:	00e2      	lsls	r2, r4, #3
 8001b8e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001b92:	00d9      	lsls	r1, r3, #3
 8001b94:	460b      	mov	r3, r1
 8001b96:	4614      	mov	r4, r2
 8001b98:	195b      	adds	r3, r3, r5
 8001b9a:	eb44 0406 	adc.w	r4, r4, r6
 8001b9e:	f04f 0100 	mov.w	r1, #0
 8001ba2:	f04f 0200 	mov.w	r2, #0
 8001ba6:	0262      	lsls	r2, r4, #9
 8001ba8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001bac:	0259      	lsls	r1, r3, #9
 8001bae:	460b      	mov	r3, r1
 8001bb0:	4614      	mov	r4, r2
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	4621      	mov	r1, r4
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f04f 0400 	mov.w	r4, #0
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4623      	mov	r3, r4
 8001bc0:	f7fe fb5e 	bl	8000280 <__aeabi_uldivmod>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	460c      	mov	r4, r1
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	e049      	b.n	8001c60 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bcc:	4b2f      	ldr	r3, [pc, #188]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	099b      	lsrs	r3, r3, #6
 8001bd2:	f04f 0400 	mov.w	r4, #0
 8001bd6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001bda:	f04f 0200 	mov.w	r2, #0
 8001bde:	ea03 0501 	and.w	r5, r3, r1
 8001be2:	ea04 0602 	and.w	r6, r4, r2
 8001be6:	4629      	mov	r1, r5
 8001be8:	4632      	mov	r2, r6
 8001bea:	f04f 0300 	mov.w	r3, #0
 8001bee:	f04f 0400 	mov.w	r4, #0
 8001bf2:	0154      	lsls	r4, r2, #5
 8001bf4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001bf8:	014b      	lsls	r3, r1, #5
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4622      	mov	r2, r4
 8001bfe:	1b49      	subs	r1, r1, r5
 8001c00:	eb62 0206 	sbc.w	r2, r2, r6
 8001c04:	f04f 0300 	mov.w	r3, #0
 8001c08:	f04f 0400 	mov.w	r4, #0
 8001c0c:	0194      	lsls	r4, r2, #6
 8001c0e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001c12:	018b      	lsls	r3, r1, #6
 8001c14:	1a5b      	subs	r3, r3, r1
 8001c16:	eb64 0402 	sbc.w	r4, r4, r2
 8001c1a:	f04f 0100 	mov.w	r1, #0
 8001c1e:	f04f 0200 	mov.w	r2, #0
 8001c22:	00e2      	lsls	r2, r4, #3
 8001c24:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001c28:	00d9      	lsls	r1, r3, #3
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	4614      	mov	r4, r2
 8001c2e:	195b      	adds	r3, r3, r5
 8001c30:	eb44 0406 	adc.w	r4, r4, r6
 8001c34:	f04f 0100 	mov.w	r1, #0
 8001c38:	f04f 0200 	mov.w	r2, #0
 8001c3c:	02a2      	lsls	r2, r4, #10
 8001c3e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001c42:	0299      	lsls	r1, r3, #10
 8001c44:	460b      	mov	r3, r1
 8001c46:	4614      	mov	r4, r2
 8001c48:	4618      	mov	r0, r3
 8001c4a:	4621      	mov	r1, r4
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	f04f 0400 	mov.w	r4, #0
 8001c52:	461a      	mov	r2, r3
 8001c54:	4623      	mov	r3, r4
 8001c56:	f7fe fb13 	bl	8000280 <__aeabi_uldivmod>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	460c      	mov	r4, r1
 8001c5e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c60:	4b0a      	ldr	r3, [pc, #40]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	0c1b      	lsrs	r3, r3, #16
 8001c66:	f003 0303 	and.w	r3, r3, #3
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001c70:	68fa      	ldr	r2, [r7, #12]
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c78:	60bb      	str	r3, [r7, #8]
      break;
 8001c7a:	e002      	b.n	8001c82 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c7c:	4b04      	ldr	r3, [pc, #16]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001c7e:	60bb      	str	r3, [r7, #8]
      break;
 8001c80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c82:	68bb      	ldr	r3, [r7, #8]
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3714      	adds	r7, #20
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	00f42400 	.word	0x00f42400
 8001c94:	007a1200 	.word	0x007a1200

08001c98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c9c:	4b03      	ldr	r3, [pc, #12]	; (8001cac <HAL_RCC_GetHCLKFreq+0x14>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20000000 	.word	0x20000000

08001cb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001cb4:	f7ff fff0 	bl	8001c98 <HAL_RCC_GetHCLKFreq>
 8001cb8:	4601      	mov	r1, r0
 8001cba:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	0a9b      	lsrs	r3, r3, #10
 8001cc0:	f003 0307 	and.w	r3, r3, #7
 8001cc4:	4a03      	ldr	r2, [pc, #12]	; (8001cd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cc6:	5cd3      	ldrb	r3, [r2, r3]
 8001cc8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	080043b0 	.word	0x080043b0

08001cd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001cdc:	f7ff ffdc 	bl	8001c98 <HAL_RCC_GetHCLKFreq>
 8001ce0:	4601      	mov	r1, r0
 8001ce2:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	0b5b      	lsrs	r3, r3, #13
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	4a03      	ldr	r2, [pc, #12]	; (8001cfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cee:	5cd3      	ldrb	r3, [r2, r3]
 8001cf0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40023800 	.word	0x40023800
 8001cfc:	080043b0 	.word	0x080043b0

08001d00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e01d      	b.n	8001d4e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d106      	bne.n	8001d2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f7fe fe66 	bl	80009f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2202      	movs	r2, #2
 8001d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	3304      	adds	r3, #4
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4610      	mov	r0, r2
 8001d40:	f000 f9bc 	bl	80020bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b082      	sub	sp, #8
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d101      	bne.n	8001d68 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e01d      	b.n	8001da4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d106      	bne.n	8001d82 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f000 f815 	bl	8001dac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2202      	movs	r2, #2
 8001d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	3304      	adds	r3, #4
 8001d92:	4619      	mov	r1, r3
 8001d94:	4610      	mov	r0, r2
 8001d96:	f000 f991 	bl	80020bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d101      	bne.n	8001dda <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	e0b4      	b.n	8001f44 <HAL_TIM_PWM_ConfigChannel+0x184>
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2202      	movs	r2, #2
 8001de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2b0c      	cmp	r3, #12
 8001dee:	f200 809f 	bhi.w	8001f30 <HAL_TIM_PWM_ConfigChannel+0x170>
 8001df2:	a201      	add	r2, pc, #4	; (adr r2, 8001df8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8001df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001df8:	08001e2d 	.word	0x08001e2d
 8001dfc:	08001f31 	.word	0x08001f31
 8001e00:	08001f31 	.word	0x08001f31
 8001e04:	08001f31 	.word	0x08001f31
 8001e08:	08001e6d 	.word	0x08001e6d
 8001e0c:	08001f31 	.word	0x08001f31
 8001e10:	08001f31 	.word	0x08001f31
 8001e14:	08001f31 	.word	0x08001f31
 8001e18:	08001eaf 	.word	0x08001eaf
 8001e1c:	08001f31 	.word	0x08001f31
 8001e20:	08001f31 	.word	0x08001f31
 8001e24:	08001f31 	.word	0x08001f31
 8001e28:	08001eef 	.word	0x08001eef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68b9      	ldr	r1, [r7, #8]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 f9c2 	bl	80021bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	699a      	ldr	r2, [r3, #24]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f042 0208 	orr.w	r2, r2, #8
 8001e46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	699a      	ldr	r2, [r3, #24]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f022 0204 	bic.w	r2, r2, #4
 8001e56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	6999      	ldr	r1, [r3, #24]
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	691a      	ldr	r2, [r3, #16]
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	430a      	orrs	r2, r1
 8001e68:	619a      	str	r2, [r3, #24]
      break;
 8001e6a:	e062      	b.n	8001f32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68b9      	ldr	r1, [r7, #8]
 8001e72:	4618      	mov	r0, r3
 8001e74:	f000 fa08 	bl	8002288 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	699a      	ldr	r2, [r3, #24]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	699a      	ldr	r2, [r3, #24]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	6999      	ldr	r1, [r3, #24]
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	021a      	lsls	r2, r3, #8
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	430a      	orrs	r2, r1
 8001eaa:	619a      	str	r2, [r3, #24]
      break;
 8001eac:	e041      	b.n	8001f32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68b9      	ldr	r1, [r7, #8]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f000 fa53 	bl	8002360 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	69da      	ldr	r2, [r3, #28]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f042 0208 	orr.w	r2, r2, #8
 8001ec8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	69da      	ldr	r2, [r3, #28]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f022 0204 	bic.w	r2, r2, #4
 8001ed8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	69d9      	ldr	r1, [r3, #28]
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	691a      	ldr	r2, [r3, #16]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	61da      	str	r2, [r3, #28]
      break;
 8001eec:	e021      	b.n	8001f32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	68b9      	ldr	r1, [r7, #8]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f000 fa9d 	bl	8002434 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	69da      	ldr	r2, [r3, #28]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	69da      	ldr	r2, [r3, #28]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	69d9      	ldr	r1, [r3, #28]
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	691b      	ldr	r3, [r3, #16]
 8001f24:	021a      	lsls	r2, r3, #8
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	61da      	str	r2, [r3, #28]
      break;
 8001f2e:	e000      	b.n	8001f32 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8001f30:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2201      	movs	r2, #1
 8001f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001f42:	2300      	movs	r3, #0
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3710      	adds	r7, #16
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d101      	bne.n	8001f64 <HAL_TIM_ConfigClockSource+0x18>
 8001f60:	2302      	movs	r3, #2
 8001f62:	e0a6      	b.n	80020b2 <HAL_TIM_ConfigClockSource+0x166>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2202      	movs	r2, #2
 8001f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001f82:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001f8a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	68fa      	ldr	r2, [r7, #12]
 8001f92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2b40      	cmp	r3, #64	; 0x40
 8001f9a:	d067      	beq.n	800206c <HAL_TIM_ConfigClockSource+0x120>
 8001f9c:	2b40      	cmp	r3, #64	; 0x40
 8001f9e:	d80b      	bhi.n	8001fb8 <HAL_TIM_ConfigClockSource+0x6c>
 8001fa0:	2b10      	cmp	r3, #16
 8001fa2:	d073      	beq.n	800208c <HAL_TIM_ConfigClockSource+0x140>
 8001fa4:	2b10      	cmp	r3, #16
 8001fa6:	d802      	bhi.n	8001fae <HAL_TIM_ConfigClockSource+0x62>
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d06f      	beq.n	800208c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8001fac:	e078      	b.n	80020a0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001fae:	2b20      	cmp	r3, #32
 8001fb0:	d06c      	beq.n	800208c <HAL_TIM_ConfigClockSource+0x140>
 8001fb2:	2b30      	cmp	r3, #48	; 0x30
 8001fb4:	d06a      	beq.n	800208c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8001fb6:	e073      	b.n	80020a0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001fb8:	2b70      	cmp	r3, #112	; 0x70
 8001fba:	d00d      	beq.n	8001fd8 <HAL_TIM_ConfigClockSource+0x8c>
 8001fbc:	2b70      	cmp	r3, #112	; 0x70
 8001fbe:	d804      	bhi.n	8001fca <HAL_TIM_ConfigClockSource+0x7e>
 8001fc0:	2b50      	cmp	r3, #80	; 0x50
 8001fc2:	d033      	beq.n	800202c <HAL_TIM_ConfigClockSource+0xe0>
 8001fc4:	2b60      	cmp	r3, #96	; 0x60
 8001fc6:	d041      	beq.n	800204c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8001fc8:	e06a      	b.n	80020a0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001fca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fce:	d066      	beq.n	800209e <HAL_TIM_ConfigClockSource+0x152>
 8001fd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001fd4:	d017      	beq.n	8002006 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8001fd6:	e063      	b.n	80020a0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6818      	ldr	r0, [r3, #0]
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	6899      	ldr	r1, [r3, #8]
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685a      	ldr	r2, [r3, #4]
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	f000 faee 	bl	80025c8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001ffa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	609a      	str	r2, [r3, #8]
      break;
 8002004:	e04c      	b.n	80020a0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6818      	ldr	r0, [r3, #0]
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	6899      	ldr	r1, [r3, #8]
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685a      	ldr	r2, [r3, #4]
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	f000 fad7 	bl	80025c8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	689a      	ldr	r2, [r3, #8]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002028:	609a      	str	r2, [r3, #8]
      break;
 800202a:	e039      	b.n	80020a0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6818      	ldr	r0, [r3, #0]
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	6859      	ldr	r1, [r3, #4]
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	461a      	mov	r2, r3
 800203a:	f000 fa4b 	bl	80024d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2150      	movs	r1, #80	; 0x50
 8002044:	4618      	mov	r0, r3
 8002046:	f000 faa4 	bl	8002592 <TIM_ITRx_SetConfig>
      break;
 800204a:	e029      	b.n	80020a0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6818      	ldr	r0, [r3, #0]
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	6859      	ldr	r1, [r3, #4]
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	461a      	mov	r2, r3
 800205a:	f000 fa6a 	bl	8002532 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2160      	movs	r1, #96	; 0x60
 8002064:	4618      	mov	r0, r3
 8002066:	f000 fa94 	bl	8002592 <TIM_ITRx_SetConfig>
      break;
 800206a:	e019      	b.n	80020a0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6818      	ldr	r0, [r3, #0]
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	6859      	ldr	r1, [r3, #4]
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	461a      	mov	r2, r3
 800207a:	f000 fa2b 	bl	80024d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2140      	movs	r1, #64	; 0x40
 8002084:	4618      	mov	r0, r3
 8002086:	f000 fa84 	bl	8002592 <TIM_ITRx_SetConfig>
      break;
 800208a:	e009      	b.n	80020a0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4619      	mov	r1, r3
 8002096:	4610      	mov	r0, r2
 8002098:	f000 fa7b 	bl	8002592 <TIM_ITRx_SetConfig>
      break;
 800209c:	e000      	b.n	80020a0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800209e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3710      	adds	r7, #16
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
	...

080020bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a34      	ldr	r2, [pc, #208]	; (80021a0 <TIM_Base_SetConfig+0xe4>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d00f      	beq.n	80020f4 <TIM_Base_SetConfig+0x38>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020da:	d00b      	beq.n	80020f4 <TIM_Base_SetConfig+0x38>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a31      	ldr	r2, [pc, #196]	; (80021a4 <TIM_Base_SetConfig+0xe8>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d007      	beq.n	80020f4 <TIM_Base_SetConfig+0x38>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4a30      	ldr	r2, [pc, #192]	; (80021a8 <TIM_Base_SetConfig+0xec>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d003      	beq.n	80020f4 <TIM_Base_SetConfig+0x38>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4a2f      	ldr	r2, [pc, #188]	; (80021ac <TIM_Base_SetConfig+0xf0>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d108      	bne.n	8002106 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	4313      	orrs	r3, r2
 8002104:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a25      	ldr	r2, [pc, #148]	; (80021a0 <TIM_Base_SetConfig+0xe4>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d01b      	beq.n	8002146 <TIM_Base_SetConfig+0x8a>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002114:	d017      	beq.n	8002146 <TIM_Base_SetConfig+0x8a>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a22      	ldr	r2, [pc, #136]	; (80021a4 <TIM_Base_SetConfig+0xe8>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d013      	beq.n	8002146 <TIM_Base_SetConfig+0x8a>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a21      	ldr	r2, [pc, #132]	; (80021a8 <TIM_Base_SetConfig+0xec>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d00f      	beq.n	8002146 <TIM_Base_SetConfig+0x8a>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a20      	ldr	r2, [pc, #128]	; (80021ac <TIM_Base_SetConfig+0xf0>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d00b      	beq.n	8002146 <TIM_Base_SetConfig+0x8a>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a1f      	ldr	r2, [pc, #124]	; (80021b0 <TIM_Base_SetConfig+0xf4>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d007      	beq.n	8002146 <TIM_Base_SetConfig+0x8a>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a1e      	ldr	r2, [pc, #120]	; (80021b4 <TIM_Base_SetConfig+0xf8>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d003      	beq.n	8002146 <TIM_Base_SetConfig+0x8a>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a1d      	ldr	r2, [pc, #116]	; (80021b8 <TIM_Base_SetConfig+0xfc>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d108      	bne.n	8002158 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800214c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	4313      	orrs	r3, r2
 8002156:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	695b      	ldr	r3, [r3, #20]
 8002162:	4313      	orrs	r3, r2
 8002164:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	4a08      	ldr	r2, [pc, #32]	; (80021a0 <TIM_Base_SetConfig+0xe4>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d103      	bne.n	800218c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	691a      	ldr	r2, [r3, #16]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2201      	movs	r2, #1
 8002190:	615a      	str	r2, [r3, #20]
}
 8002192:	bf00      	nop
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	40010000 	.word	0x40010000
 80021a4:	40000400 	.word	0x40000400
 80021a8:	40000800 	.word	0x40000800
 80021ac:	40000c00 	.word	0x40000c00
 80021b0:	40014000 	.word	0x40014000
 80021b4:	40014400 	.word	0x40014400
 80021b8:	40014800 	.word	0x40014800

080021bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80021bc:	b480      	push	{r7}
 80021be:	b087      	sub	sp, #28
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	f023 0201 	bic.w	r2, r3, #1
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a1b      	ldr	r3, [r3, #32]
 80021d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	699b      	ldr	r3, [r3, #24]
 80021e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f023 0303 	bic.w	r3, r3, #3
 80021f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68fa      	ldr	r2, [r7, #12]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	f023 0302 	bic.w	r3, r3, #2
 8002204:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	697a      	ldr	r2, [r7, #20]
 800220c:	4313      	orrs	r3, r2
 800220e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a1c      	ldr	r2, [pc, #112]	; (8002284 <TIM_OC1_SetConfig+0xc8>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d10c      	bne.n	8002232 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	f023 0308 	bic.w	r3, r3, #8
 800221e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	697a      	ldr	r2, [r7, #20]
 8002226:	4313      	orrs	r3, r2
 8002228:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	f023 0304 	bic.w	r3, r3, #4
 8002230:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a13      	ldr	r2, [pc, #76]	; (8002284 <TIM_OC1_SetConfig+0xc8>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d111      	bne.n	800225e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002240:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002248:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	695b      	ldr	r3, [r3, #20]
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	4313      	orrs	r3, r2
 8002252:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	4313      	orrs	r3, r2
 800225c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685a      	ldr	r2, [r3, #4]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	697a      	ldr	r2, [r7, #20]
 8002276:	621a      	str	r2, [r3, #32]
}
 8002278:	bf00      	nop
 800227a:	371c      	adds	r7, #28
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr
 8002284:	40010000 	.word	0x40010000

08002288 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002288:	b480      	push	{r7}
 800228a:	b087      	sub	sp, #28
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a1b      	ldr	r3, [r3, #32]
 8002296:	f023 0210 	bic.w	r2, r3, #16
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a1b      	ldr	r3, [r3, #32]
 80022a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	021b      	lsls	r3, r3, #8
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	f023 0320 	bic.w	r3, r3, #32
 80022d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	011b      	lsls	r3, r3, #4
 80022da:	697a      	ldr	r2, [r7, #20]
 80022dc:	4313      	orrs	r3, r2
 80022de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	4a1e      	ldr	r2, [pc, #120]	; (800235c <TIM_OC2_SetConfig+0xd4>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d10d      	bne.n	8002304 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80022ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	011b      	lsls	r3, r3, #4
 80022f6:	697a      	ldr	r2, [r7, #20]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002302:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4a15      	ldr	r2, [pc, #84]	; (800235c <TIM_OC2_SetConfig+0xd4>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d113      	bne.n	8002334 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002312:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800231a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	695b      	ldr	r3, [r3, #20]
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	4313      	orrs	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	4313      	orrs	r3, r2
 8002332:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	68fa      	ldr	r2, [r7, #12]
 800233e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	697a      	ldr	r2, [r7, #20]
 800234c:	621a      	str	r2, [r3, #32]
}
 800234e:	bf00      	nop
 8002350:	371c      	adds	r7, #28
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	40010000 	.word	0x40010000

08002360 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002360:	b480      	push	{r7}
 8002362:	b087      	sub	sp, #28
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a1b      	ldr	r3, [r3, #32]
 800236e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a1b      	ldr	r3, [r3, #32]
 800237a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800238e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f023 0303 	bic.w	r3, r3, #3
 8002396:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	68fa      	ldr	r2, [r7, #12]
 800239e:	4313      	orrs	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80023a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	021b      	lsls	r3, r3, #8
 80023b0:	697a      	ldr	r2, [r7, #20]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a1d      	ldr	r2, [pc, #116]	; (8002430 <TIM_OC3_SetConfig+0xd0>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d10d      	bne.n	80023da <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80023c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	021b      	lsls	r3, r3, #8
 80023cc:	697a      	ldr	r2, [r7, #20]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80023d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a14      	ldr	r2, [pc, #80]	; (8002430 <TIM_OC3_SetConfig+0xd0>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d113      	bne.n	800240a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80023e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80023f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	011b      	lsls	r3, r3, #4
 80023f8:	693a      	ldr	r2, [r7, #16]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	011b      	lsls	r3, r3, #4
 8002404:	693a      	ldr	r2, [r7, #16]
 8002406:	4313      	orrs	r3, r2
 8002408:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685a      	ldr	r2, [r3, #4]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	697a      	ldr	r2, [r7, #20]
 8002422:	621a      	str	r2, [r3, #32]
}
 8002424:	bf00      	nop
 8002426:	371c      	adds	r7, #28
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	40010000 	.word	0x40010000

08002434 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002434:	b480      	push	{r7}
 8002436:	b087      	sub	sp, #28
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6a1b      	ldr	r3, [r3, #32]
 800244e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	69db      	ldr	r3, [r3, #28]
 800245a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800246a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	021b      	lsls	r3, r3, #8
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	4313      	orrs	r3, r2
 8002476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800247e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	031b      	lsls	r3, r3, #12
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	4313      	orrs	r3, r2
 800248a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	4a10      	ldr	r2, [pc, #64]	; (80024d0 <TIM_OC4_SetConfig+0x9c>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d109      	bne.n	80024a8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800249a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	695b      	ldr	r3, [r3, #20]
 80024a0:	019b      	lsls	r3, r3, #6
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	68fa      	ldr	r2, [r7, #12]
 80024b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685a      	ldr	r2, [r3, #4]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	621a      	str	r2, [r3, #32]
}
 80024c2:	bf00      	nop
 80024c4:	371c      	adds	r7, #28
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	40010000 	.word	0x40010000

080024d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b087      	sub	sp, #28
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	f023 0201 	bic.w	r2, r3, #1
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	699b      	ldr	r3, [r3, #24]
 80024f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	011b      	lsls	r3, r3, #4
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	4313      	orrs	r3, r2
 8002508:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	f023 030a 	bic.w	r3, r3, #10
 8002510:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	4313      	orrs	r3, r2
 8002518:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	697a      	ldr	r2, [r7, #20]
 8002524:	621a      	str	r2, [r3, #32]
}
 8002526:	bf00      	nop
 8002528:	371c      	adds	r7, #28
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr

08002532 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002532:	b480      	push	{r7}
 8002534:	b087      	sub	sp, #28
 8002536:	af00      	add	r7, sp, #0
 8002538:	60f8      	str	r0, [r7, #12]
 800253a:	60b9      	str	r1, [r7, #8]
 800253c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	6a1b      	ldr	r3, [r3, #32]
 8002542:	f023 0210 	bic.w	r2, r3, #16
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	699b      	ldr	r3, [r3, #24]
 800254e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6a1b      	ldr	r3, [r3, #32]
 8002554:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800255c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	031b      	lsls	r3, r3, #12
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	4313      	orrs	r3, r2
 8002566:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800256e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	011b      	lsls	r3, r3, #4
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	4313      	orrs	r3, r2
 8002578:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	697a      	ldr	r2, [r7, #20]
 800257e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	621a      	str	r2, [r3, #32]
}
 8002586:	bf00      	nop
 8002588:	371c      	adds	r7, #28
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002592:	b480      	push	{r7}
 8002594:	b085      	sub	sp, #20
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
 800259a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80025aa:	683a      	ldr	r2, [r7, #0]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	f043 0307 	orr.w	r3, r3, #7
 80025b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	68fa      	ldr	r2, [r7, #12]
 80025ba:	609a      	str	r2, [r3, #8]
}
 80025bc:	bf00      	nop
 80025be:	3714      	adds	r7, #20
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b087      	sub	sp, #28
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
 80025d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	021a      	lsls	r2, r3, #8
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	431a      	orrs	r2, r3
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	697a      	ldr	r2, [r7, #20]
 80025f2:	4313      	orrs	r3, r2
 80025f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	697a      	ldr	r2, [r7, #20]
 80025fa:	609a      	str	r2, [r3, #8]
}
 80025fc:	bf00      	nop
 80025fe:	371c      	adds	r7, #28
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002608:	b480      	push	{r7}
 800260a:	b085      	sub	sp, #20
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002618:	2b01      	cmp	r3, #1
 800261a:	d101      	bne.n	8002620 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800261c:	2302      	movs	r3, #2
 800261e:	e050      	b.n	80026c2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2202      	movs	r2, #2
 800262c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002646:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	68fa      	ldr	r2, [r7, #12]
 800264e:	4313      	orrs	r3, r2
 8002650:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	68fa      	ldr	r2, [r7, #12]
 8002658:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a1c      	ldr	r2, [pc, #112]	; (80026d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d018      	beq.n	8002696 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800266c:	d013      	beq.n	8002696 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a18      	ldr	r2, [pc, #96]	; (80026d4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d00e      	beq.n	8002696 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a16      	ldr	r2, [pc, #88]	; (80026d8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d009      	beq.n	8002696 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a15      	ldr	r2, [pc, #84]	; (80026dc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d004      	beq.n	8002696 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a13      	ldr	r2, [pc, #76]	; (80026e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d10c      	bne.n	80026b0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800269c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	68ba      	ldr	r2, [r7, #8]
 80026ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3714      	adds	r7, #20
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	40010000 	.word	0x40010000
 80026d4:	40000400 	.word	0x40000400
 80026d8:	40000800 	.word	0x40000800
 80026dc:	40000c00 	.word	0x40000c00
 80026e0:	40014000 	.word	0x40014000

080026e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d101      	bne.n	80026f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e03f      	b.n	8002776 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d106      	bne.n	8002710 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f7fe f9d0 	bl	8000ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2224      	movs	r2, #36	; 0x24
 8002714:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68da      	ldr	r2, [r3, #12]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002726:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f000 fb97 	bl	8002e5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	691a      	ldr	r2, [r3, #16]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800273c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	695a      	ldr	r2, [r3, #20]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800274c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68da      	ldr	r2, [r3, #12]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800275c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2220      	movs	r2, #32
 8002768:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2220      	movs	r2, #32
 8002770:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	b088      	sub	sp, #32
 8002782:	af02      	add	r7, sp, #8
 8002784:	60f8      	str	r0, [r7, #12]
 8002786:	60b9      	str	r1, [r7, #8]
 8002788:	603b      	str	r3, [r7, #0]
 800278a:	4613      	mov	r3, r2
 800278c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800278e:	2300      	movs	r3, #0
 8002790:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b20      	cmp	r3, #32
 800279c:	f040 8083 	bne.w	80028a6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d002      	beq.n	80027ac <HAL_UART_Transmit+0x2e>
 80027a6:	88fb      	ldrh	r3, [r7, #6]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d101      	bne.n	80027b0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e07b      	b.n	80028a8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d101      	bne.n	80027be <HAL_UART_Transmit+0x40>
 80027ba:	2302      	movs	r3, #2
 80027bc:	e074      	b.n	80028a8 <HAL_UART_Transmit+0x12a>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2200      	movs	r2, #0
 80027ca:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2221      	movs	r2, #33	; 0x21
 80027d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80027d4:	f7fe fb34 	bl	8000e40 <HAL_GetTick>
 80027d8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	88fa      	ldrh	r2, [r7, #6]
 80027de:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	88fa      	ldrh	r2, [r7, #6]
 80027e4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80027ee:	e042      	b.n	8002876 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	3b01      	subs	r3, #1
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002806:	d122      	bne.n	800284e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	2200      	movs	r2, #0
 8002810:	2180      	movs	r1, #128	; 0x80
 8002812:	68f8      	ldr	r0, [r7, #12]
 8002814:	f000 f9b6 	bl	8002b84 <UART_WaitOnFlagUntilTimeout>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e042      	b.n	80028a8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	881b      	ldrh	r3, [r3, #0]
 800282a:	461a      	mov	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002834:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	691b      	ldr	r3, [r3, #16]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d103      	bne.n	8002846 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	3302      	adds	r3, #2
 8002842:	60bb      	str	r3, [r7, #8]
 8002844:	e017      	b.n	8002876 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	3301      	adds	r3, #1
 800284a:	60bb      	str	r3, [r7, #8]
 800284c:	e013      	b.n	8002876 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	9300      	str	r3, [sp, #0]
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	2200      	movs	r2, #0
 8002856:	2180      	movs	r1, #128	; 0x80
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f000 f993 	bl	8002b84 <UART_WaitOnFlagUntilTimeout>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e01f      	b.n	80028a8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	1c5a      	adds	r2, r3, #1
 800286c:	60ba      	str	r2, [r7, #8]
 800286e:	781a      	ldrb	r2, [r3, #0]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800287a:	b29b      	uxth	r3, r3
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1b7      	bne.n	80027f0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	9300      	str	r3, [sp, #0]
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	2200      	movs	r2, #0
 8002888:	2140      	movs	r1, #64	; 0x40
 800288a:	68f8      	ldr	r0, [r7, #12]
 800288c:	f000 f97a 	bl	8002b84 <UART_WaitOnFlagUntilTimeout>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e006      	b.n	80028a8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2220      	movs	r2, #32
 800289e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80028a2:	2300      	movs	r3, #0
 80028a4:	e000      	b.n	80028a8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80028a6:	2302      	movs	r3, #2
  }
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3718      	adds	r7, #24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	4613      	mov	r3, r2
 80028bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2b20      	cmp	r3, #32
 80028c8:	d140      	bne.n	800294c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d002      	beq.n	80028d6 <HAL_UART_Receive_IT+0x26>
 80028d0:	88fb      	ldrh	r3, [r7, #6]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d101      	bne.n	80028da <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e039      	b.n	800294e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d101      	bne.n	80028e8 <HAL_UART_Receive_IT+0x38>
 80028e4:	2302      	movs	r3, #2
 80028e6:	e032      	b.n	800294e <HAL_UART_Receive_IT+0x9e>
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	68ba      	ldr	r2, [r7, #8]
 80028f4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	88fa      	ldrh	r2, [r7, #6]
 80028fa:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	88fa      	ldrh	r2, [r7, #6]
 8002900:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2200      	movs	r2, #0
 8002906:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2222      	movs	r2, #34	; 0x22
 800290c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	68da      	ldr	r2, [r3, #12]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002926:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	695a      	ldr	r2, [r3, #20]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f042 0201 	orr.w	r2, r2, #1
 8002936:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	68da      	ldr	r2, [r3, #12]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f042 0220 	orr.w	r2, r2, #32
 8002946:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002948:	2300      	movs	r3, #0
 800294a:	e000      	b.n	800294e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800294c:	2302      	movs	r3, #2
  }
}
 800294e:	4618      	mov	r0, r3
 8002950:	3714      	adds	r7, #20
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
	...

0800295c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b088      	sub	sp, #32
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800297c:	2300      	movs	r3, #0
 800297e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002980:	2300      	movs	r3, #0
 8002982:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	f003 030f 	and.w	r3, r3, #15
 800298a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d10d      	bne.n	80029ae <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002992:	69fb      	ldr	r3, [r7, #28]
 8002994:	f003 0320 	and.w	r3, r3, #32
 8002998:	2b00      	cmp	r3, #0
 800299a:	d008      	beq.n	80029ae <HAL_UART_IRQHandler+0x52>
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	f003 0320 	and.w	r3, r3, #32
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d003      	beq.n	80029ae <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f000 f9d6 	bl	8002d58 <UART_Receive_IT>
      return;
 80029ac:	e0d1      	b.n	8002b52 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	f000 80b0 	beq.w	8002b16 <HAL_UART_IRQHandler+0x1ba>
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d105      	bne.n	80029cc <HAL_UART_IRQHandler+0x70>
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	f000 80a5 	beq.w	8002b16 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d00a      	beq.n	80029ec <HAL_UART_IRQHandler+0x90>
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d005      	beq.n	80029ec <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029e4:	f043 0201 	orr.w	r2, r3, #1
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	f003 0304 	and.w	r3, r3, #4
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d00a      	beq.n	8002a0c <HAL_UART_IRQHandler+0xb0>
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	f003 0301 	and.w	r3, r3, #1
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d005      	beq.n	8002a0c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a04:	f043 0202 	orr.w	r2, r3, #2
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	f003 0302 	and.w	r3, r3, #2
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d00a      	beq.n	8002a2c <HAL_UART_IRQHandler+0xd0>
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d005      	beq.n	8002a2c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a24:	f043 0204 	orr.w	r2, r3, #4
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	f003 0308 	and.w	r3, r3, #8
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d00f      	beq.n	8002a56 <HAL_UART_IRQHandler+0xfa>
 8002a36:	69bb      	ldr	r3, [r7, #24]
 8002a38:	f003 0320 	and.w	r3, r3, #32
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d104      	bne.n	8002a4a <HAL_UART_IRQHandler+0xee>
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d005      	beq.n	8002a56 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a4e:	f043 0208 	orr.w	r2, r3, #8
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d078      	beq.n	8002b50 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	f003 0320 	and.w	r3, r3, #32
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d007      	beq.n	8002a78 <HAL_UART_IRQHandler+0x11c>
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	f003 0320 	and.w	r3, r3, #32
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d002      	beq.n	8002a78 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f000 f970 	bl	8002d58 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	695b      	ldr	r3, [r3, #20]
 8002a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a82:	2b40      	cmp	r3, #64	; 0x40
 8002a84:	bf0c      	ite	eq
 8002a86:	2301      	moveq	r3, #1
 8002a88:	2300      	movne	r3, #0
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a92:	f003 0308 	and.w	r3, r3, #8
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d102      	bne.n	8002aa0 <HAL_UART_IRQHandler+0x144>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d031      	beq.n	8002b04 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f000 f8b9 	bl	8002c18 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	695b      	ldr	r3, [r3, #20]
 8002aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ab0:	2b40      	cmp	r3, #64	; 0x40
 8002ab2:	d123      	bne.n	8002afc <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	695a      	ldr	r2, [r3, #20]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ac2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d013      	beq.n	8002af4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ad0:	4a21      	ldr	r2, [pc, #132]	; (8002b58 <HAL_UART_IRQHandler+0x1fc>)
 8002ad2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7fe faf0 	bl	80010be <HAL_DMA_Abort_IT>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d016      	beq.n	8002b12 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ae8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002aee:	4610      	mov	r0, r2
 8002af0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002af2:	e00e      	b.n	8002b12 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f000 f83b 	bl	8002b70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002afa:	e00a      	b.n	8002b12 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 f837 	bl	8002b70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b02:	e006      	b.n	8002b12 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 f833 	bl	8002b70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002b10:	e01e      	b.n	8002b50 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b12:	bf00      	nop
    return;
 8002b14:	e01c      	b.n	8002b50 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d008      	beq.n	8002b32 <HAL_UART_IRQHandler+0x1d6>
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f000 f8a6 	bl	8002c7c <UART_Transmit_IT>
    return;
 8002b30:	e00f      	b.n	8002b52 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d00a      	beq.n	8002b52 <HAL_UART_IRQHandler+0x1f6>
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d005      	beq.n	8002b52 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f000 f8ee 	bl	8002d28 <UART_EndTransmit_IT>
    return;
 8002b4c:	bf00      	nop
 8002b4e:	e000      	b.n	8002b52 <HAL_UART_IRQHandler+0x1f6>
    return;
 8002b50:	bf00      	nop
  }
}
 8002b52:	3720      	adds	r7, #32
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	08002c55 	.word	0x08002c55

08002b5c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	603b      	str	r3, [r7, #0]
 8002b90:	4613      	mov	r3, r2
 8002b92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b94:	e02c      	b.n	8002bf0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b9c:	d028      	beq.n	8002bf0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d007      	beq.n	8002bb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ba4:	f7fe f94c 	bl	8000e40 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d21d      	bcs.n	8002bf0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68da      	ldr	r2, [r3, #12]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002bc2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	695a      	ldr	r2, [r3, #20]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f022 0201 	bic.w	r2, r2, #1
 8002bd2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2220      	movs	r2, #32
 8002bd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2220      	movs	r2, #32
 8002be0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e00f      	b.n	8002c10 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	68ba      	ldr	r2, [r7, #8]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	bf0c      	ite	eq
 8002c00:	2301      	moveq	r3, #1
 8002c02:	2300      	movne	r3, #0
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	461a      	mov	r2, r3
 8002c08:	79fb      	ldrb	r3, [r7, #7]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d0c3      	beq.n	8002b96 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c0e:	2300      	movs	r3, #0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3710      	adds	r7, #16
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68da      	ldr	r2, [r3, #12]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002c2e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	695a      	ldr	r2, [r3, #20]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 0201 	bic.w	r2, r2, #1
 8002c3e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2220      	movs	r2, #32
 8002c44:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2200      	movs	r2, #0
 8002c66:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f7ff ff7e 	bl	8002b70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c74:	bf00      	nop
 8002c76:	3710      	adds	r7, #16
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b085      	sub	sp, #20
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	2b21      	cmp	r3, #33	; 0x21
 8002c8e:	d144      	bne.n	8002d1a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c98:	d11a      	bne.n	8002cd0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a1b      	ldr	r3, [r3, #32]
 8002c9e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	881b      	ldrh	r3, [r3, #0]
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002cae:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	691b      	ldr	r3, [r3, #16]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d105      	bne.n	8002cc4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a1b      	ldr	r3, [r3, #32]
 8002cbc:	1c9a      	adds	r2, r3, #2
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	621a      	str	r2, [r3, #32]
 8002cc2:	e00e      	b.n	8002ce2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	1c5a      	adds	r2, r3, #1
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	621a      	str	r2, [r3, #32]
 8002cce:	e008      	b.n	8002ce2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a1b      	ldr	r3, [r3, #32]
 8002cd4:	1c59      	adds	r1, r3, #1
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	6211      	str	r1, [r2, #32]
 8002cda:	781a      	ldrb	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ce6:	b29b      	uxth	r3, r3
 8002ce8:	3b01      	subs	r3, #1
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	4619      	mov	r1, r3
 8002cf0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d10f      	bne.n	8002d16 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68da      	ldr	r2, [r3, #12]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d04:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	68da      	ldr	r2, [r3, #12]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d14:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002d16:	2300      	movs	r3, #0
 8002d18:	e000      	b.n	8002d1c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002d1a:	2302      	movs	r3, #2
  }
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3714      	adds	r7, #20
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr

08002d28 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	68da      	ldr	r2, [r3, #12]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d3e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2220      	movs	r2, #32
 8002d44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f7fd fdc3 	bl	80008d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3708      	adds	r7, #8
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2b22      	cmp	r3, #34	; 0x22
 8002d6a:	d171      	bne.n	8002e50 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d74:	d123      	bne.n	8002dbe <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d7a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	691b      	ldr	r3, [r3, #16]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d10e      	bne.n	8002da2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d90:	b29a      	uxth	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9a:	1c9a      	adds	r2, r3, #2
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	629a      	str	r2, [r3, #40]	; 0x28
 8002da0:	e029      	b.n	8002df6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db6:	1c5a      	adds	r2, r3, #1
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	629a      	str	r2, [r3, #40]	; 0x28
 8002dbc:	e01b      	b.n	8002df6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d10a      	bne.n	8002ddc <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	6858      	ldr	r0, [r3, #4]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd0:	1c59      	adds	r1, r3, #1
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	6291      	str	r1, [r2, #40]	; 0x28
 8002dd6:	b2c2      	uxtb	r2, r0
 8002dd8:	701a      	strb	r2, [r3, #0]
 8002dda:	e00c      	b.n	8002df6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	b2da      	uxtb	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de8:	1c58      	adds	r0, r3, #1
 8002dea:	6879      	ldr	r1, [r7, #4]
 8002dec:	6288      	str	r0, [r1, #40]	; 0x28
 8002dee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002df2:	b2d2      	uxtb	r2, r2
 8002df4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	3b01      	subs	r3, #1
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	4619      	mov	r1, r3
 8002e04:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d120      	bne.n	8002e4c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68da      	ldr	r2, [r3, #12]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f022 0220 	bic.w	r2, r2, #32
 8002e18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68da      	ldr	r2, [r3, #12]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e28:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	695a      	ldr	r2, [r3, #20]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 0201 	bic.w	r2, r2, #1
 8002e38:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2220      	movs	r2, #32
 8002e3e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f7ff fe8a 	bl	8002b5c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	e002      	b.n	8002e52 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	e000      	b.n	8002e52 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002e50:	2302      	movs	r3, #2
  }
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
	...

08002e5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e60:	b085      	sub	sp, #20
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	68da      	ldr	r2, [r3, #12]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	689a      	ldr	r2, [r3, #8]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	431a      	orrs	r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	69db      	ldr	r3, [r3, #28]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002e9e:	f023 030c 	bic.w	r3, r3, #12
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	6812      	ldr	r2, [r2, #0]
 8002ea6:	68f9      	ldr	r1, [r7, #12]
 8002ea8:	430b      	orrs	r3, r1
 8002eaa:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	699a      	ldr	r2, [r3, #24]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002eca:	f040 818b 	bne.w	80031e4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4ac1      	ldr	r2, [pc, #772]	; (80031d8 <UART_SetConfig+0x37c>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d005      	beq.n	8002ee4 <UART_SetConfig+0x88>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4abf      	ldr	r2, [pc, #764]	; (80031dc <UART_SetConfig+0x380>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	f040 80bd 	bne.w	800305e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ee4:	f7fe fef8 	bl	8001cd8 <HAL_RCC_GetPCLK2Freq>
 8002ee8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	461d      	mov	r5, r3
 8002eee:	f04f 0600 	mov.w	r6, #0
 8002ef2:	46a8      	mov	r8, r5
 8002ef4:	46b1      	mov	r9, r6
 8002ef6:	eb18 0308 	adds.w	r3, r8, r8
 8002efa:	eb49 0409 	adc.w	r4, r9, r9
 8002efe:	4698      	mov	r8, r3
 8002f00:	46a1      	mov	r9, r4
 8002f02:	eb18 0805 	adds.w	r8, r8, r5
 8002f06:	eb49 0906 	adc.w	r9, r9, r6
 8002f0a:	f04f 0100 	mov.w	r1, #0
 8002f0e:	f04f 0200 	mov.w	r2, #0
 8002f12:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002f16:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002f1a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002f1e:	4688      	mov	r8, r1
 8002f20:	4691      	mov	r9, r2
 8002f22:	eb18 0005 	adds.w	r0, r8, r5
 8002f26:	eb49 0106 	adc.w	r1, r9, r6
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	461d      	mov	r5, r3
 8002f30:	f04f 0600 	mov.w	r6, #0
 8002f34:	196b      	adds	r3, r5, r5
 8002f36:	eb46 0406 	adc.w	r4, r6, r6
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	4623      	mov	r3, r4
 8002f3e:	f7fd f99f 	bl	8000280 <__aeabi_uldivmod>
 8002f42:	4603      	mov	r3, r0
 8002f44:	460c      	mov	r4, r1
 8002f46:	461a      	mov	r2, r3
 8002f48:	4ba5      	ldr	r3, [pc, #660]	; (80031e0 <UART_SetConfig+0x384>)
 8002f4a:	fba3 2302 	umull	r2, r3, r3, r2
 8002f4e:	095b      	lsrs	r3, r3, #5
 8002f50:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	461d      	mov	r5, r3
 8002f58:	f04f 0600 	mov.w	r6, #0
 8002f5c:	46a9      	mov	r9, r5
 8002f5e:	46b2      	mov	sl, r6
 8002f60:	eb19 0309 	adds.w	r3, r9, r9
 8002f64:	eb4a 040a 	adc.w	r4, sl, sl
 8002f68:	4699      	mov	r9, r3
 8002f6a:	46a2      	mov	sl, r4
 8002f6c:	eb19 0905 	adds.w	r9, r9, r5
 8002f70:	eb4a 0a06 	adc.w	sl, sl, r6
 8002f74:	f04f 0100 	mov.w	r1, #0
 8002f78:	f04f 0200 	mov.w	r2, #0
 8002f7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f80:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002f84:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002f88:	4689      	mov	r9, r1
 8002f8a:	4692      	mov	sl, r2
 8002f8c:	eb19 0005 	adds.w	r0, r9, r5
 8002f90:	eb4a 0106 	adc.w	r1, sl, r6
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	461d      	mov	r5, r3
 8002f9a:	f04f 0600 	mov.w	r6, #0
 8002f9e:	196b      	adds	r3, r5, r5
 8002fa0:	eb46 0406 	adc.w	r4, r6, r6
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	4623      	mov	r3, r4
 8002fa8:	f7fd f96a 	bl	8000280 <__aeabi_uldivmod>
 8002fac:	4603      	mov	r3, r0
 8002fae:	460c      	mov	r4, r1
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	4b8b      	ldr	r3, [pc, #556]	; (80031e0 <UART_SetConfig+0x384>)
 8002fb4:	fba3 1302 	umull	r1, r3, r3, r2
 8002fb8:	095b      	lsrs	r3, r3, #5
 8002fba:	2164      	movs	r1, #100	; 0x64
 8002fbc:	fb01 f303 	mul.w	r3, r1, r3
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	00db      	lsls	r3, r3, #3
 8002fc4:	3332      	adds	r3, #50	; 0x32
 8002fc6:	4a86      	ldr	r2, [pc, #536]	; (80031e0 <UART_SetConfig+0x384>)
 8002fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fcc:	095b      	lsrs	r3, r3, #5
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002fd4:	4498      	add	r8, r3
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	461d      	mov	r5, r3
 8002fda:	f04f 0600 	mov.w	r6, #0
 8002fde:	46a9      	mov	r9, r5
 8002fe0:	46b2      	mov	sl, r6
 8002fe2:	eb19 0309 	adds.w	r3, r9, r9
 8002fe6:	eb4a 040a 	adc.w	r4, sl, sl
 8002fea:	4699      	mov	r9, r3
 8002fec:	46a2      	mov	sl, r4
 8002fee:	eb19 0905 	adds.w	r9, r9, r5
 8002ff2:	eb4a 0a06 	adc.w	sl, sl, r6
 8002ff6:	f04f 0100 	mov.w	r1, #0
 8002ffa:	f04f 0200 	mov.w	r2, #0
 8002ffe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003002:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003006:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800300a:	4689      	mov	r9, r1
 800300c:	4692      	mov	sl, r2
 800300e:	eb19 0005 	adds.w	r0, r9, r5
 8003012:	eb4a 0106 	adc.w	r1, sl, r6
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	461d      	mov	r5, r3
 800301c:	f04f 0600 	mov.w	r6, #0
 8003020:	196b      	adds	r3, r5, r5
 8003022:	eb46 0406 	adc.w	r4, r6, r6
 8003026:	461a      	mov	r2, r3
 8003028:	4623      	mov	r3, r4
 800302a:	f7fd f929 	bl	8000280 <__aeabi_uldivmod>
 800302e:	4603      	mov	r3, r0
 8003030:	460c      	mov	r4, r1
 8003032:	461a      	mov	r2, r3
 8003034:	4b6a      	ldr	r3, [pc, #424]	; (80031e0 <UART_SetConfig+0x384>)
 8003036:	fba3 1302 	umull	r1, r3, r3, r2
 800303a:	095b      	lsrs	r3, r3, #5
 800303c:	2164      	movs	r1, #100	; 0x64
 800303e:	fb01 f303 	mul.w	r3, r1, r3
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	00db      	lsls	r3, r3, #3
 8003046:	3332      	adds	r3, #50	; 0x32
 8003048:	4a65      	ldr	r2, [pc, #404]	; (80031e0 <UART_SetConfig+0x384>)
 800304a:	fba2 2303 	umull	r2, r3, r2, r3
 800304e:	095b      	lsrs	r3, r3, #5
 8003050:	f003 0207 	and.w	r2, r3, #7
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4442      	add	r2, r8
 800305a:	609a      	str	r2, [r3, #8]
 800305c:	e26f      	b.n	800353e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800305e:	f7fe fe27 	bl	8001cb0 <HAL_RCC_GetPCLK1Freq>
 8003062:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	461d      	mov	r5, r3
 8003068:	f04f 0600 	mov.w	r6, #0
 800306c:	46a8      	mov	r8, r5
 800306e:	46b1      	mov	r9, r6
 8003070:	eb18 0308 	adds.w	r3, r8, r8
 8003074:	eb49 0409 	adc.w	r4, r9, r9
 8003078:	4698      	mov	r8, r3
 800307a:	46a1      	mov	r9, r4
 800307c:	eb18 0805 	adds.w	r8, r8, r5
 8003080:	eb49 0906 	adc.w	r9, r9, r6
 8003084:	f04f 0100 	mov.w	r1, #0
 8003088:	f04f 0200 	mov.w	r2, #0
 800308c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003090:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003094:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003098:	4688      	mov	r8, r1
 800309a:	4691      	mov	r9, r2
 800309c:	eb18 0005 	adds.w	r0, r8, r5
 80030a0:	eb49 0106 	adc.w	r1, r9, r6
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	461d      	mov	r5, r3
 80030aa:	f04f 0600 	mov.w	r6, #0
 80030ae:	196b      	adds	r3, r5, r5
 80030b0:	eb46 0406 	adc.w	r4, r6, r6
 80030b4:	461a      	mov	r2, r3
 80030b6:	4623      	mov	r3, r4
 80030b8:	f7fd f8e2 	bl	8000280 <__aeabi_uldivmod>
 80030bc:	4603      	mov	r3, r0
 80030be:	460c      	mov	r4, r1
 80030c0:	461a      	mov	r2, r3
 80030c2:	4b47      	ldr	r3, [pc, #284]	; (80031e0 <UART_SetConfig+0x384>)
 80030c4:	fba3 2302 	umull	r2, r3, r3, r2
 80030c8:	095b      	lsrs	r3, r3, #5
 80030ca:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	461d      	mov	r5, r3
 80030d2:	f04f 0600 	mov.w	r6, #0
 80030d6:	46a9      	mov	r9, r5
 80030d8:	46b2      	mov	sl, r6
 80030da:	eb19 0309 	adds.w	r3, r9, r9
 80030de:	eb4a 040a 	adc.w	r4, sl, sl
 80030e2:	4699      	mov	r9, r3
 80030e4:	46a2      	mov	sl, r4
 80030e6:	eb19 0905 	adds.w	r9, r9, r5
 80030ea:	eb4a 0a06 	adc.w	sl, sl, r6
 80030ee:	f04f 0100 	mov.w	r1, #0
 80030f2:	f04f 0200 	mov.w	r2, #0
 80030f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030fa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80030fe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003102:	4689      	mov	r9, r1
 8003104:	4692      	mov	sl, r2
 8003106:	eb19 0005 	adds.w	r0, r9, r5
 800310a:	eb4a 0106 	adc.w	r1, sl, r6
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	461d      	mov	r5, r3
 8003114:	f04f 0600 	mov.w	r6, #0
 8003118:	196b      	adds	r3, r5, r5
 800311a:	eb46 0406 	adc.w	r4, r6, r6
 800311e:	461a      	mov	r2, r3
 8003120:	4623      	mov	r3, r4
 8003122:	f7fd f8ad 	bl	8000280 <__aeabi_uldivmod>
 8003126:	4603      	mov	r3, r0
 8003128:	460c      	mov	r4, r1
 800312a:	461a      	mov	r2, r3
 800312c:	4b2c      	ldr	r3, [pc, #176]	; (80031e0 <UART_SetConfig+0x384>)
 800312e:	fba3 1302 	umull	r1, r3, r3, r2
 8003132:	095b      	lsrs	r3, r3, #5
 8003134:	2164      	movs	r1, #100	; 0x64
 8003136:	fb01 f303 	mul.w	r3, r1, r3
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	00db      	lsls	r3, r3, #3
 800313e:	3332      	adds	r3, #50	; 0x32
 8003140:	4a27      	ldr	r2, [pc, #156]	; (80031e0 <UART_SetConfig+0x384>)
 8003142:	fba2 2303 	umull	r2, r3, r2, r3
 8003146:	095b      	lsrs	r3, r3, #5
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800314e:	4498      	add	r8, r3
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	461d      	mov	r5, r3
 8003154:	f04f 0600 	mov.w	r6, #0
 8003158:	46a9      	mov	r9, r5
 800315a:	46b2      	mov	sl, r6
 800315c:	eb19 0309 	adds.w	r3, r9, r9
 8003160:	eb4a 040a 	adc.w	r4, sl, sl
 8003164:	4699      	mov	r9, r3
 8003166:	46a2      	mov	sl, r4
 8003168:	eb19 0905 	adds.w	r9, r9, r5
 800316c:	eb4a 0a06 	adc.w	sl, sl, r6
 8003170:	f04f 0100 	mov.w	r1, #0
 8003174:	f04f 0200 	mov.w	r2, #0
 8003178:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800317c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003180:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003184:	4689      	mov	r9, r1
 8003186:	4692      	mov	sl, r2
 8003188:	eb19 0005 	adds.w	r0, r9, r5
 800318c:	eb4a 0106 	adc.w	r1, sl, r6
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	461d      	mov	r5, r3
 8003196:	f04f 0600 	mov.w	r6, #0
 800319a:	196b      	adds	r3, r5, r5
 800319c:	eb46 0406 	adc.w	r4, r6, r6
 80031a0:	461a      	mov	r2, r3
 80031a2:	4623      	mov	r3, r4
 80031a4:	f7fd f86c 	bl	8000280 <__aeabi_uldivmod>
 80031a8:	4603      	mov	r3, r0
 80031aa:	460c      	mov	r4, r1
 80031ac:	461a      	mov	r2, r3
 80031ae:	4b0c      	ldr	r3, [pc, #48]	; (80031e0 <UART_SetConfig+0x384>)
 80031b0:	fba3 1302 	umull	r1, r3, r3, r2
 80031b4:	095b      	lsrs	r3, r3, #5
 80031b6:	2164      	movs	r1, #100	; 0x64
 80031b8:	fb01 f303 	mul.w	r3, r1, r3
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	00db      	lsls	r3, r3, #3
 80031c0:	3332      	adds	r3, #50	; 0x32
 80031c2:	4a07      	ldr	r2, [pc, #28]	; (80031e0 <UART_SetConfig+0x384>)
 80031c4:	fba2 2303 	umull	r2, r3, r2, r3
 80031c8:	095b      	lsrs	r3, r3, #5
 80031ca:	f003 0207 	and.w	r2, r3, #7
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4442      	add	r2, r8
 80031d4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80031d6:	e1b2      	b.n	800353e <UART_SetConfig+0x6e2>
 80031d8:	40011000 	.word	0x40011000
 80031dc:	40011400 	.word	0x40011400
 80031e0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4ad7      	ldr	r2, [pc, #860]	; (8003548 <UART_SetConfig+0x6ec>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d005      	beq.n	80031fa <UART_SetConfig+0x39e>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4ad6      	ldr	r2, [pc, #856]	; (800354c <UART_SetConfig+0x6f0>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	f040 80d1 	bne.w	800339c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80031fa:	f7fe fd6d 	bl	8001cd8 <HAL_RCC_GetPCLK2Freq>
 80031fe:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	469a      	mov	sl, r3
 8003204:	f04f 0b00 	mov.w	fp, #0
 8003208:	46d0      	mov	r8, sl
 800320a:	46d9      	mov	r9, fp
 800320c:	eb18 0308 	adds.w	r3, r8, r8
 8003210:	eb49 0409 	adc.w	r4, r9, r9
 8003214:	4698      	mov	r8, r3
 8003216:	46a1      	mov	r9, r4
 8003218:	eb18 080a 	adds.w	r8, r8, sl
 800321c:	eb49 090b 	adc.w	r9, r9, fp
 8003220:	f04f 0100 	mov.w	r1, #0
 8003224:	f04f 0200 	mov.w	r2, #0
 8003228:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800322c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003230:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003234:	4688      	mov	r8, r1
 8003236:	4691      	mov	r9, r2
 8003238:	eb1a 0508 	adds.w	r5, sl, r8
 800323c:	eb4b 0609 	adc.w	r6, fp, r9
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	4619      	mov	r1, r3
 8003246:	f04f 0200 	mov.w	r2, #0
 800324a:	f04f 0300 	mov.w	r3, #0
 800324e:	f04f 0400 	mov.w	r4, #0
 8003252:	0094      	lsls	r4, r2, #2
 8003254:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003258:	008b      	lsls	r3, r1, #2
 800325a:	461a      	mov	r2, r3
 800325c:	4623      	mov	r3, r4
 800325e:	4628      	mov	r0, r5
 8003260:	4631      	mov	r1, r6
 8003262:	f7fd f80d 	bl	8000280 <__aeabi_uldivmod>
 8003266:	4603      	mov	r3, r0
 8003268:	460c      	mov	r4, r1
 800326a:	461a      	mov	r2, r3
 800326c:	4bb8      	ldr	r3, [pc, #736]	; (8003550 <UART_SetConfig+0x6f4>)
 800326e:	fba3 2302 	umull	r2, r3, r3, r2
 8003272:	095b      	lsrs	r3, r3, #5
 8003274:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	469b      	mov	fp, r3
 800327c:	f04f 0c00 	mov.w	ip, #0
 8003280:	46d9      	mov	r9, fp
 8003282:	46e2      	mov	sl, ip
 8003284:	eb19 0309 	adds.w	r3, r9, r9
 8003288:	eb4a 040a 	adc.w	r4, sl, sl
 800328c:	4699      	mov	r9, r3
 800328e:	46a2      	mov	sl, r4
 8003290:	eb19 090b 	adds.w	r9, r9, fp
 8003294:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003298:	f04f 0100 	mov.w	r1, #0
 800329c:	f04f 0200 	mov.w	r2, #0
 80032a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80032a4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80032a8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80032ac:	4689      	mov	r9, r1
 80032ae:	4692      	mov	sl, r2
 80032b0:	eb1b 0509 	adds.w	r5, fp, r9
 80032b4:	eb4c 060a 	adc.w	r6, ip, sl
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	4619      	mov	r1, r3
 80032be:	f04f 0200 	mov.w	r2, #0
 80032c2:	f04f 0300 	mov.w	r3, #0
 80032c6:	f04f 0400 	mov.w	r4, #0
 80032ca:	0094      	lsls	r4, r2, #2
 80032cc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80032d0:	008b      	lsls	r3, r1, #2
 80032d2:	461a      	mov	r2, r3
 80032d4:	4623      	mov	r3, r4
 80032d6:	4628      	mov	r0, r5
 80032d8:	4631      	mov	r1, r6
 80032da:	f7fc ffd1 	bl	8000280 <__aeabi_uldivmod>
 80032de:	4603      	mov	r3, r0
 80032e0:	460c      	mov	r4, r1
 80032e2:	461a      	mov	r2, r3
 80032e4:	4b9a      	ldr	r3, [pc, #616]	; (8003550 <UART_SetConfig+0x6f4>)
 80032e6:	fba3 1302 	umull	r1, r3, r3, r2
 80032ea:	095b      	lsrs	r3, r3, #5
 80032ec:	2164      	movs	r1, #100	; 0x64
 80032ee:	fb01 f303 	mul.w	r3, r1, r3
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	011b      	lsls	r3, r3, #4
 80032f6:	3332      	adds	r3, #50	; 0x32
 80032f8:	4a95      	ldr	r2, [pc, #596]	; (8003550 <UART_SetConfig+0x6f4>)
 80032fa:	fba2 2303 	umull	r2, r3, r2, r3
 80032fe:	095b      	lsrs	r3, r3, #5
 8003300:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003304:	4498      	add	r8, r3
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	469b      	mov	fp, r3
 800330a:	f04f 0c00 	mov.w	ip, #0
 800330e:	46d9      	mov	r9, fp
 8003310:	46e2      	mov	sl, ip
 8003312:	eb19 0309 	adds.w	r3, r9, r9
 8003316:	eb4a 040a 	adc.w	r4, sl, sl
 800331a:	4699      	mov	r9, r3
 800331c:	46a2      	mov	sl, r4
 800331e:	eb19 090b 	adds.w	r9, r9, fp
 8003322:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003326:	f04f 0100 	mov.w	r1, #0
 800332a:	f04f 0200 	mov.w	r2, #0
 800332e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003332:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003336:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800333a:	4689      	mov	r9, r1
 800333c:	4692      	mov	sl, r2
 800333e:	eb1b 0509 	adds.w	r5, fp, r9
 8003342:	eb4c 060a 	adc.w	r6, ip, sl
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	4619      	mov	r1, r3
 800334c:	f04f 0200 	mov.w	r2, #0
 8003350:	f04f 0300 	mov.w	r3, #0
 8003354:	f04f 0400 	mov.w	r4, #0
 8003358:	0094      	lsls	r4, r2, #2
 800335a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800335e:	008b      	lsls	r3, r1, #2
 8003360:	461a      	mov	r2, r3
 8003362:	4623      	mov	r3, r4
 8003364:	4628      	mov	r0, r5
 8003366:	4631      	mov	r1, r6
 8003368:	f7fc ff8a 	bl	8000280 <__aeabi_uldivmod>
 800336c:	4603      	mov	r3, r0
 800336e:	460c      	mov	r4, r1
 8003370:	461a      	mov	r2, r3
 8003372:	4b77      	ldr	r3, [pc, #476]	; (8003550 <UART_SetConfig+0x6f4>)
 8003374:	fba3 1302 	umull	r1, r3, r3, r2
 8003378:	095b      	lsrs	r3, r3, #5
 800337a:	2164      	movs	r1, #100	; 0x64
 800337c:	fb01 f303 	mul.w	r3, r1, r3
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	011b      	lsls	r3, r3, #4
 8003384:	3332      	adds	r3, #50	; 0x32
 8003386:	4a72      	ldr	r2, [pc, #456]	; (8003550 <UART_SetConfig+0x6f4>)
 8003388:	fba2 2303 	umull	r2, r3, r2, r3
 800338c:	095b      	lsrs	r3, r3, #5
 800338e:	f003 020f 	and.w	r2, r3, #15
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4442      	add	r2, r8
 8003398:	609a      	str	r2, [r3, #8]
 800339a:	e0d0      	b.n	800353e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800339c:	f7fe fc88 	bl	8001cb0 <HAL_RCC_GetPCLK1Freq>
 80033a0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	469a      	mov	sl, r3
 80033a6:	f04f 0b00 	mov.w	fp, #0
 80033aa:	46d0      	mov	r8, sl
 80033ac:	46d9      	mov	r9, fp
 80033ae:	eb18 0308 	adds.w	r3, r8, r8
 80033b2:	eb49 0409 	adc.w	r4, r9, r9
 80033b6:	4698      	mov	r8, r3
 80033b8:	46a1      	mov	r9, r4
 80033ba:	eb18 080a 	adds.w	r8, r8, sl
 80033be:	eb49 090b 	adc.w	r9, r9, fp
 80033c2:	f04f 0100 	mov.w	r1, #0
 80033c6:	f04f 0200 	mov.w	r2, #0
 80033ca:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80033ce:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80033d2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80033d6:	4688      	mov	r8, r1
 80033d8:	4691      	mov	r9, r2
 80033da:	eb1a 0508 	adds.w	r5, sl, r8
 80033de:	eb4b 0609 	adc.w	r6, fp, r9
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	4619      	mov	r1, r3
 80033e8:	f04f 0200 	mov.w	r2, #0
 80033ec:	f04f 0300 	mov.w	r3, #0
 80033f0:	f04f 0400 	mov.w	r4, #0
 80033f4:	0094      	lsls	r4, r2, #2
 80033f6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80033fa:	008b      	lsls	r3, r1, #2
 80033fc:	461a      	mov	r2, r3
 80033fe:	4623      	mov	r3, r4
 8003400:	4628      	mov	r0, r5
 8003402:	4631      	mov	r1, r6
 8003404:	f7fc ff3c 	bl	8000280 <__aeabi_uldivmod>
 8003408:	4603      	mov	r3, r0
 800340a:	460c      	mov	r4, r1
 800340c:	461a      	mov	r2, r3
 800340e:	4b50      	ldr	r3, [pc, #320]	; (8003550 <UART_SetConfig+0x6f4>)
 8003410:	fba3 2302 	umull	r2, r3, r3, r2
 8003414:	095b      	lsrs	r3, r3, #5
 8003416:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	469b      	mov	fp, r3
 800341e:	f04f 0c00 	mov.w	ip, #0
 8003422:	46d9      	mov	r9, fp
 8003424:	46e2      	mov	sl, ip
 8003426:	eb19 0309 	adds.w	r3, r9, r9
 800342a:	eb4a 040a 	adc.w	r4, sl, sl
 800342e:	4699      	mov	r9, r3
 8003430:	46a2      	mov	sl, r4
 8003432:	eb19 090b 	adds.w	r9, r9, fp
 8003436:	eb4a 0a0c 	adc.w	sl, sl, ip
 800343a:	f04f 0100 	mov.w	r1, #0
 800343e:	f04f 0200 	mov.w	r2, #0
 8003442:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003446:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800344a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800344e:	4689      	mov	r9, r1
 8003450:	4692      	mov	sl, r2
 8003452:	eb1b 0509 	adds.w	r5, fp, r9
 8003456:	eb4c 060a 	adc.w	r6, ip, sl
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	4619      	mov	r1, r3
 8003460:	f04f 0200 	mov.w	r2, #0
 8003464:	f04f 0300 	mov.w	r3, #0
 8003468:	f04f 0400 	mov.w	r4, #0
 800346c:	0094      	lsls	r4, r2, #2
 800346e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003472:	008b      	lsls	r3, r1, #2
 8003474:	461a      	mov	r2, r3
 8003476:	4623      	mov	r3, r4
 8003478:	4628      	mov	r0, r5
 800347a:	4631      	mov	r1, r6
 800347c:	f7fc ff00 	bl	8000280 <__aeabi_uldivmod>
 8003480:	4603      	mov	r3, r0
 8003482:	460c      	mov	r4, r1
 8003484:	461a      	mov	r2, r3
 8003486:	4b32      	ldr	r3, [pc, #200]	; (8003550 <UART_SetConfig+0x6f4>)
 8003488:	fba3 1302 	umull	r1, r3, r3, r2
 800348c:	095b      	lsrs	r3, r3, #5
 800348e:	2164      	movs	r1, #100	; 0x64
 8003490:	fb01 f303 	mul.w	r3, r1, r3
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	011b      	lsls	r3, r3, #4
 8003498:	3332      	adds	r3, #50	; 0x32
 800349a:	4a2d      	ldr	r2, [pc, #180]	; (8003550 <UART_SetConfig+0x6f4>)
 800349c:	fba2 2303 	umull	r2, r3, r2, r3
 80034a0:	095b      	lsrs	r3, r3, #5
 80034a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034a6:	4498      	add	r8, r3
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	469b      	mov	fp, r3
 80034ac:	f04f 0c00 	mov.w	ip, #0
 80034b0:	46d9      	mov	r9, fp
 80034b2:	46e2      	mov	sl, ip
 80034b4:	eb19 0309 	adds.w	r3, r9, r9
 80034b8:	eb4a 040a 	adc.w	r4, sl, sl
 80034bc:	4699      	mov	r9, r3
 80034be:	46a2      	mov	sl, r4
 80034c0:	eb19 090b 	adds.w	r9, r9, fp
 80034c4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80034c8:	f04f 0100 	mov.w	r1, #0
 80034cc:	f04f 0200 	mov.w	r2, #0
 80034d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034d4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80034d8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80034dc:	4689      	mov	r9, r1
 80034de:	4692      	mov	sl, r2
 80034e0:	eb1b 0509 	adds.w	r5, fp, r9
 80034e4:	eb4c 060a 	adc.w	r6, ip, sl
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	4619      	mov	r1, r3
 80034ee:	f04f 0200 	mov.w	r2, #0
 80034f2:	f04f 0300 	mov.w	r3, #0
 80034f6:	f04f 0400 	mov.w	r4, #0
 80034fa:	0094      	lsls	r4, r2, #2
 80034fc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003500:	008b      	lsls	r3, r1, #2
 8003502:	461a      	mov	r2, r3
 8003504:	4623      	mov	r3, r4
 8003506:	4628      	mov	r0, r5
 8003508:	4631      	mov	r1, r6
 800350a:	f7fc feb9 	bl	8000280 <__aeabi_uldivmod>
 800350e:	4603      	mov	r3, r0
 8003510:	460c      	mov	r4, r1
 8003512:	461a      	mov	r2, r3
 8003514:	4b0e      	ldr	r3, [pc, #56]	; (8003550 <UART_SetConfig+0x6f4>)
 8003516:	fba3 1302 	umull	r1, r3, r3, r2
 800351a:	095b      	lsrs	r3, r3, #5
 800351c:	2164      	movs	r1, #100	; 0x64
 800351e:	fb01 f303 	mul.w	r3, r1, r3
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	011b      	lsls	r3, r3, #4
 8003526:	3332      	adds	r3, #50	; 0x32
 8003528:	4a09      	ldr	r2, [pc, #36]	; (8003550 <UART_SetConfig+0x6f4>)
 800352a:	fba2 2303 	umull	r2, r3, r2, r3
 800352e:	095b      	lsrs	r3, r3, #5
 8003530:	f003 020f 	and.w	r2, r3, #15
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4442      	add	r2, r8
 800353a:	609a      	str	r2, [r3, #8]
}
 800353c:	e7ff      	b.n	800353e <UART_SetConfig+0x6e2>
 800353e:	bf00      	nop
 8003540:	3714      	adds	r7, #20
 8003542:	46bd      	mov	sp, r7
 8003544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003548:	40011000 	.word	0x40011000
 800354c:	40011400 	.word	0x40011400
 8003550:	51eb851f 	.word	0x51eb851f

08003554 <__errno>:
 8003554:	4b01      	ldr	r3, [pc, #4]	; (800355c <__errno+0x8>)
 8003556:	6818      	ldr	r0, [r3, #0]
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	2000000c 	.word	0x2000000c

08003560 <__libc_init_array>:
 8003560:	b570      	push	{r4, r5, r6, lr}
 8003562:	4e0d      	ldr	r6, [pc, #52]	; (8003598 <__libc_init_array+0x38>)
 8003564:	4c0d      	ldr	r4, [pc, #52]	; (800359c <__libc_init_array+0x3c>)
 8003566:	1ba4      	subs	r4, r4, r6
 8003568:	10a4      	asrs	r4, r4, #2
 800356a:	2500      	movs	r5, #0
 800356c:	42a5      	cmp	r5, r4
 800356e:	d109      	bne.n	8003584 <__libc_init_array+0x24>
 8003570:	4e0b      	ldr	r6, [pc, #44]	; (80035a0 <__libc_init_array+0x40>)
 8003572:	4c0c      	ldr	r4, [pc, #48]	; (80035a4 <__libc_init_array+0x44>)
 8003574:	f000 ff04 	bl	8004380 <_init>
 8003578:	1ba4      	subs	r4, r4, r6
 800357a:	10a4      	asrs	r4, r4, #2
 800357c:	2500      	movs	r5, #0
 800357e:	42a5      	cmp	r5, r4
 8003580:	d105      	bne.n	800358e <__libc_init_array+0x2e>
 8003582:	bd70      	pop	{r4, r5, r6, pc}
 8003584:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003588:	4798      	blx	r3
 800358a:	3501      	adds	r5, #1
 800358c:	e7ee      	b.n	800356c <__libc_init_array+0xc>
 800358e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003592:	4798      	blx	r3
 8003594:	3501      	adds	r5, #1
 8003596:	e7f2      	b.n	800357e <__libc_init_array+0x1e>
 8003598:	08004458 	.word	0x08004458
 800359c:	08004458 	.word	0x08004458
 80035a0:	08004458 	.word	0x08004458
 80035a4:	0800445c 	.word	0x0800445c

080035a8 <memset>:
 80035a8:	4402      	add	r2, r0
 80035aa:	4603      	mov	r3, r0
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d100      	bne.n	80035b2 <memset+0xa>
 80035b0:	4770      	bx	lr
 80035b2:	f803 1b01 	strb.w	r1, [r3], #1
 80035b6:	e7f9      	b.n	80035ac <memset+0x4>

080035b8 <_free_r>:
 80035b8:	b538      	push	{r3, r4, r5, lr}
 80035ba:	4605      	mov	r5, r0
 80035bc:	2900      	cmp	r1, #0
 80035be:	d045      	beq.n	800364c <_free_r+0x94>
 80035c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035c4:	1f0c      	subs	r4, r1, #4
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	bfb8      	it	lt
 80035ca:	18e4      	addlt	r4, r4, r3
 80035cc:	f000 f98e 	bl	80038ec <__malloc_lock>
 80035d0:	4a1f      	ldr	r2, [pc, #124]	; (8003650 <_free_r+0x98>)
 80035d2:	6813      	ldr	r3, [r2, #0]
 80035d4:	4610      	mov	r0, r2
 80035d6:	b933      	cbnz	r3, 80035e6 <_free_r+0x2e>
 80035d8:	6063      	str	r3, [r4, #4]
 80035da:	6014      	str	r4, [r2, #0]
 80035dc:	4628      	mov	r0, r5
 80035de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80035e2:	f000 b984 	b.w	80038ee <__malloc_unlock>
 80035e6:	42a3      	cmp	r3, r4
 80035e8:	d90c      	bls.n	8003604 <_free_r+0x4c>
 80035ea:	6821      	ldr	r1, [r4, #0]
 80035ec:	1862      	adds	r2, r4, r1
 80035ee:	4293      	cmp	r3, r2
 80035f0:	bf04      	itt	eq
 80035f2:	681a      	ldreq	r2, [r3, #0]
 80035f4:	685b      	ldreq	r3, [r3, #4]
 80035f6:	6063      	str	r3, [r4, #4]
 80035f8:	bf04      	itt	eq
 80035fa:	1852      	addeq	r2, r2, r1
 80035fc:	6022      	streq	r2, [r4, #0]
 80035fe:	6004      	str	r4, [r0, #0]
 8003600:	e7ec      	b.n	80035dc <_free_r+0x24>
 8003602:	4613      	mov	r3, r2
 8003604:	685a      	ldr	r2, [r3, #4]
 8003606:	b10a      	cbz	r2, 800360c <_free_r+0x54>
 8003608:	42a2      	cmp	r2, r4
 800360a:	d9fa      	bls.n	8003602 <_free_r+0x4a>
 800360c:	6819      	ldr	r1, [r3, #0]
 800360e:	1858      	adds	r0, r3, r1
 8003610:	42a0      	cmp	r0, r4
 8003612:	d10b      	bne.n	800362c <_free_r+0x74>
 8003614:	6820      	ldr	r0, [r4, #0]
 8003616:	4401      	add	r1, r0
 8003618:	1858      	adds	r0, r3, r1
 800361a:	4282      	cmp	r2, r0
 800361c:	6019      	str	r1, [r3, #0]
 800361e:	d1dd      	bne.n	80035dc <_free_r+0x24>
 8003620:	6810      	ldr	r0, [r2, #0]
 8003622:	6852      	ldr	r2, [r2, #4]
 8003624:	605a      	str	r2, [r3, #4]
 8003626:	4401      	add	r1, r0
 8003628:	6019      	str	r1, [r3, #0]
 800362a:	e7d7      	b.n	80035dc <_free_r+0x24>
 800362c:	d902      	bls.n	8003634 <_free_r+0x7c>
 800362e:	230c      	movs	r3, #12
 8003630:	602b      	str	r3, [r5, #0]
 8003632:	e7d3      	b.n	80035dc <_free_r+0x24>
 8003634:	6820      	ldr	r0, [r4, #0]
 8003636:	1821      	adds	r1, r4, r0
 8003638:	428a      	cmp	r2, r1
 800363a:	bf04      	itt	eq
 800363c:	6811      	ldreq	r1, [r2, #0]
 800363e:	6852      	ldreq	r2, [r2, #4]
 8003640:	6062      	str	r2, [r4, #4]
 8003642:	bf04      	itt	eq
 8003644:	1809      	addeq	r1, r1, r0
 8003646:	6021      	streq	r1, [r4, #0]
 8003648:	605c      	str	r4, [r3, #4]
 800364a:	e7c7      	b.n	80035dc <_free_r+0x24>
 800364c:	bd38      	pop	{r3, r4, r5, pc}
 800364e:	bf00      	nop
 8003650:	20000090 	.word	0x20000090

08003654 <_malloc_r>:
 8003654:	b570      	push	{r4, r5, r6, lr}
 8003656:	1ccd      	adds	r5, r1, #3
 8003658:	f025 0503 	bic.w	r5, r5, #3
 800365c:	3508      	adds	r5, #8
 800365e:	2d0c      	cmp	r5, #12
 8003660:	bf38      	it	cc
 8003662:	250c      	movcc	r5, #12
 8003664:	2d00      	cmp	r5, #0
 8003666:	4606      	mov	r6, r0
 8003668:	db01      	blt.n	800366e <_malloc_r+0x1a>
 800366a:	42a9      	cmp	r1, r5
 800366c:	d903      	bls.n	8003676 <_malloc_r+0x22>
 800366e:	230c      	movs	r3, #12
 8003670:	6033      	str	r3, [r6, #0]
 8003672:	2000      	movs	r0, #0
 8003674:	bd70      	pop	{r4, r5, r6, pc}
 8003676:	f000 f939 	bl	80038ec <__malloc_lock>
 800367a:	4a21      	ldr	r2, [pc, #132]	; (8003700 <_malloc_r+0xac>)
 800367c:	6814      	ldr	r4, [r2, #0]
 800367e:	4621      	mov	r1, r4
 8003680:	b991      	cbnz	r1, 80036a8 <_malloc_r+0x54>
 8003682:	4c20      	ldr	r4, [pc, #128]	; (8003704 <_malloc_r+0xb0>)
 8003684:	6823      	ldr	r3, [r4, #0]
 8003686:	b91b      	cbnz	r3, 8003690 <_malloc_r+0x3c>
 8003688:	4630      	mov	r0, r6
 800368a:	f000 f855 	bl	8003738 <_sbrk_r>
 800368e:	6020      	str	r0, [r4, #0]
 8003690:	4629      	mov	r1, r5
 8003692:	4630      	mov	r0, r6
 8003694:	f000 f850 	bl	8003738 <_sbrk_r>
 8003698:	1c43      	adds	r3, r0, #1
 800369a:	d124      	bne.n	80036e6 <_malloc_r+0x92>
 800369c:	230c      	movs	r3, #12
 800369e:	6033      	str	r3, [r6, #0]
 80036a0:	4630      	mov	r0, r6
 80036a2:	f000 f924 	bl	80038ee <__malloc_unlock>
 80036a6:	e7e4      	b.n	8003672 <_malloc_r+0x1e>
 80036a8:	680b      	ldr	r3, [r1, #0]
 80036aa:	1b5b      	subs	r3, r3, r5
 80036ac:	d418      	bmi.n	80036e0 <_malloc_r+0x8c>
 80036ae:	2b0b      	cmp	r3, #11
 80036b0:	d90f      	bls.n	80036d2 <_malloc_r+0x7e>
 80036b2:	600b      	str	r3, [r1, #0]
 80036b4:	50cd      	str	r5, [r1, r3]
 80036b6:	18cc      	adds	r4, r1, r3
 80036b8:	4630      	mov	r0, r6
 80036ba:	f000 f918 	bl	80038ee <__malloc_unlock>
 80036be:	f104 000b 	add.w	r0, r4, #11
 80036c2:	1d23      	adds	r3, r4, #4
 80036c4:	f020 0007 	bic.w	r0, r0, #7
 80036c8:	1ac3      	subs	r3, r0, r3
 80036ca:	d0d3      	beq.n	8003674 <_malloc_r+0x20>
 80036cc:	425a      	negs	r2, r3
 80036ce:	50e2      	str	r2, [r4, r3]
 80036d0:	e7d0      	b.n	8003674 <_malloc_r+0x20>
 80036d2:	428c      	cmp	r4, r1
 80036d4:	684b      	ldr	r3, [r1, #4]
 80036d6:	bf16      	itet	ne
 80036d8:	6063      	strne	r3, [r4, #4]
 80036da:	6013      	streq	r3, [r2, #0]
 80036dc:	460c      	movne	r4, r1
 80036de:	e7eb      	b.n	80036b8 <_malloc_r+0x64>
 80036e0:	460c      	mov	r4, r1
 80036e2:	6849      	ldr	r1, [r1, #4]
 80036e4:	e7cc      	b.n	8003680 <_malloc_r+0x2c>
 80036e6:	1cc4      	adds	r4, r0, #3
 80036e8:	f024 0403 	bic.w	r4, r4, #3
 80036ec:	42a0      	cmp	r0, r4
 80036ee:	d005      	beq.n	80036fc <_malloc_r+0xa8>
 80036f0:	1a21      	subs	r1, r4, r0
 80036f2:	4630      	mov	r0, r6
 80036f4:	f000 f820 	bl	8003738 <_sbrk_r>
 80036f8:	3001      	adds	r0, #1
 80036fa:	d0cf      	beq.n	800369c <_malloc_r+0x48>
 80036fc:	6025      	str	r5, [r4, #0]
 80036fe:	e7db      	b.n	80036b8 <_malloc_r+0x64>
 8003700:	20000090 	.word	0x20000090
 8003704:	20000094 	.word	0x20000094

08003708 <iprintf>:
 8003708:	b40f      	push	{r0, r1, r2, r3}
 800370a:	4b0a      	ldr	r3, [pc, #40]	; (8003734 <iprintf+0x2c>)
 800370c:	b513      	push	{r0, r1, r4, lr}
 800370e:	681c      	ldr	r4, [r3, #0]
 8003710:	b124      	cbz	r4, 800371c <iprintf+0x14>
 8003712:	69a3      	ldr	r3, [r4, #24]
 8003714:	b913      	cbnz	r3, 800371c <iprintf+0x14>
 8003716:	4620      	mov	r0, r4
 8003718:	f000 f85e 	bl	80037d8 <__sinit>
 800371c:	ab05      	add	r3, sp, #20
 800371e:	9a04      	ldr	r2, [sp, #16]
 8003720:	68a1      	ldr	r1, [r4, #8]
 8003722:	9301      	str	r3, [sp, #4]
 8003724:	4620      	mov	r0, r4
 8003726:	f000 f90d 	bl	8003944 <_vfiprintf_r>
 800372a:	b002      	add	sp, #8
 800372c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003730:	b004      	add	sp, #16
 8003732:	4770      	bx	lr
 8003734:	2000000c 	.word	0x2000000c

08003738 <_sbrk_r>:
 8003738:	b538      	push	{r3, r4, r5, lr}
 800373a:	4c06      	ldr	r4, [pc, #24]	; (8003754 <_sbrk_r+0x1c>)
 800373c:	2300      	movs	r3, #0
 800373e:	4605      	mov	r5, r0
 8003740:	4608      	mov	r0, r1
 8003742:	6023      	str	r3, [r4, #0]
 8003744:	f7fd faaa 	bl	8000c9c <_sbrk>
 8003748:	1c43      	adds	r3, r0, #1
 800374a:	d102      	bne.n	8003752 <_sbrk_r+0x1a>
 800374c:	6823      	ldr	r3, [r4, #0]
 800374e:	b103      	cbz	r3, 8003752 <_sbrk_r+0x1a>
 8003750:	602b      	str	r3, [r5, #0]
 8003752:	bd38      	pop	{r3, r4, r5, pc}
 8003754:	200008a0 	.word	0x200008a0

08003758 <std>:
 8003758:	2300      	movs	r3, #0
 800375a:	b510      	push	{r4, lr}
 800375c:	4604      	mov	r4, r0
 800375e:	e9c0 3300 	strd	r3, r3, [r0]
 8003762:	6083      	str	r3, [r0, #8]
 8003764:	8181      	strh	r1, [r0, #12]
 8003766:	6643      	str	r3, [r0, #100]	; 0x64
 8003768:	81c2      	strh	r2, [r0, #14]
 800376a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800376e:	6183      	str	r3, [r0, #24]
 8003770:	4619      	mov	r1, r3
 8003772:	2208      	movs	r2, #8
 8003774:	305c      	adds	r0, #92	; 0x5c
 8003776:	f7ff ff17 	bl	80035a8 <memset>
 800377a:	4b05      	ldr	r3, [pc, #20]	; (8003790 <std+0x38>)
 800377c:	6263      	str	r3, [r4, #36]	; 0x24
 800377e:	4b05      	ldr	r3, [pc, #20]	; (8003794 <std+0x3c>)
 8003780:	62a3      	str	r3, [r4, #40]	; 0x28
 8003782:	4b05      	ldr	r3, [pc, #20]	; (8003798 <std+0x40>)
 8003784:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003786:	4b05      	ldr	r3, [pc, #20]	; (800379c <std+0x44>)
 8003788:	6224      	str	r4, [r4, #32]
 800378a:	6323      	str	r3, [r4, #48]	; 0x30
 800378c:	bd10      	pop	{r4, pc}
 800378e:	bf00      	nop
 8003790:	08003e81 	.word	0x08003e81
 8003794:	08003ea3 	.word	0x08003ea3
 8003798:	08003edb 	.word	0x08003edb
 800379c:	08003eff 	.word	0x08003eff

080037a0 <_cleanup_r>:
 80037a0:	4901      	ldr	r1, [pc, #4]	; (80037a8 <_cleanup_r+0x8>)
 80037a2:	f000 b885 	b.w	80038b0 <_fwalk_reent>
 80037a6:	bf00      	nop
 80037a8:	080041d9 	.word	0x080041d9

080037ac <__sfmoreglue>:
 80037ac:	b570      	push	{r4, r5, r6, lr}
 80037ae:	1e4a      	subs	r2, r1, #1
 80037b0:	2568      	movs	r5, #104	; 0x68
 80037b2:	4355      	muls	r5, r2
 80037b4:	460e      	mov	r6, r1
 80037b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80037ba:	f7ff ff4b 	bl	8003654 <_malloc_r>
 80037be:	4604      	mov	r4, r0
 80037c0:	b140      	cbz	r0, 80037d4 <__sfmoreglue+0x28>
 80037c2:	2100      	movs	r1, #0
 80037c4:	e9c0 1600 	strd	r1, r6, [r0]
 80037c8:	300c      	adds	r0, #12
 80037ca:	60a0      	str	r0, [r4, #8]
 80037cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80037d0:	f7ff feea 	bl	80035a8 <memset>
 80037d4:	4620      	mov	r0, r4
 80037d6:	bd70      	pop	{r4, r5, r6, pc}

080037d8 <__sinit>:
 80037d8:	6983      	ldr	r3, [r0, #24]
 80037da:	b510      	push	{r4, lr}
 80037dc:	4604      	mov	r4, r0
 80037de:	bb33      	cbnz	r3, 800382e <__sinit+0x56>
 80037e0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80037e4:	6503      	str	r3, [r0, #80]	; 0x50
 80037e6:	4b12      	ldr	r3, [pc, #72]	; (8003830 <__sinit+0x58>)
 80037e8:	4a12      	ldr	r2, [pc, #72]	; (8003834 <__sinit+0x5c>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6282      	str	r2, [r0, #40]	; 0x28
 80037ee:	4298      	cmp	r0, r3
 80037f0:	bf04      	itt	eq
 80037f2:	2301      	moveq	r3, #1
 80037f4:	6183      	streq	r3, [r0, #24]
 80037f6:	f000 f81f 	bl	8003838 <__sfp>
 80037fa:	6060      	str	r0, [r4, #4]
 80037fc:	4620      	mov	r0, r4
 80037fe:	f000 f81b 	bl	8003838 <__sfp>
 8003802:	60a0      	str	r0, [r4, #8]
 8003804:	4620      	mov	r0, r4
 8003806:	f000 f817 	bl	8003838 <__sfp>
 800380a:	2200      	movs	r2, #0
 800380c:	60e0      	str	r0, [r4, #12]
 800380e:	2104      	movs	r1, #4
 8003810:	6860      	ldr	r0, [r4, #4]
 8003812:	f7ff ffa1 	bl	8003758 <std>
 8003816:	2201      	movs	r2, #1
 8003818:	2109      	movs	r1, #9
 800381a:	68a0      	ldr	r0, [r4, #8]
 800381c:	f7ff ff9c 	bl	8003758 <std>
 8003820:	2202      	movs	r2, #2
 8003822:	2112      	movs	r1, #18
 8003824:	68e0      	ldr	r0, [r4, #12]
 8003826:	f7ff ff97 	bl	8003758 <std>
 800382a:	2301      	movs	r3, #1
 800382c:	61a3      	str	r3, [r4, #24]
 800382e:	bd10      	pop	{r4, pc}
 8003830:	080043b8 	.word	0x080043b8
 8003834:	080037a1 	.word	0x080037a1

08003838 <__sfp>:
 8003838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800383a:	4b1b      	ldr	r3, [pc, #108]	; (80038a8 <__sfp+0x70>)
 800383c:	681e      	ldr	r6, [r3, #0]
 800383e:	69b3      	ldr	r3, [r6, #24]
 8003840:	4607      	mov	r7, r0
 8003842:	b913      	cbnz	r3, 800384a <__sfp+0x12>
 8003844:	4630      	mov	r0, r6
 8003846:	f7ff ffc7 	bl	80037d8 <__sinit>
 800384a:	3648      	adds	r6, #72	; 0x48
 800384c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003850:	3b01      	subs	r3, #1
 8003852:	d503      	bpl.n	800385c <__sfp+0x24>
 8003854:	6833      	ldr	r3, [r6, #0]
 8003856:	b133      	cbz	r3, 8003866 <__sfp+0x2e>
 8003858:	6836      	ldr	r6, [r6, #0]
 800385a:	e7f7      	b.n	800384c <__sfp+0x14>
 800385c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003860:	b16d      	cbz	r5, 800387e <__sfp+0x46>
 8003862:	3468      	adds	r4, #104	; 0x68
 8003864:	e7f4      	b.n	8003850 <__sfp+0x18>
 8003866:	2104      	movs	r1, #4
 8003868:	4638      	mov	r0, r7
 800386a:	f7ff ff9f 	bl	80037ac <__sfmoreglue>
 800386e:	6030      	str	r0, [r6, #0]
 8003870:	2800      	cmp	r0, #0
 8003872:	d1f1      	bne.n	8003858 <__sfp+0x20>
 8003874:	230c      	movs	r3, #12
 8003876:	603b      	str	r3, [r7, #0]
 8003878:	4604      	mov	r4, r0
 800387a:	4620      	mov	r0, r4
 800387c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800387e:	4b0b      	ldr	r3, [pc, #44]	; (80038ac <__sfp+0x74>)
 8003880:	6665      	str	r5, [r4, #100]	; 0x64
 8003882:	e9c4 5500 	strd	r5, r5, [r4]
 8003886:	60a5      	str	r5, [r4, #8]
 8003888:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800388c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8003890:	2208      	movs	r2, #8
 8003892:	4629      	mov	r1, r5
 8003894:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003898:	f7ff fe86 	bl	80035a8 <memset>
 800389c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80038a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80038a4:	e7e9      	b.n	800387a <__sfp+0x42>
 80038a6:	bf00      	nop
 80038a8:	080043b8 	.word	0x080043b8
 80038ac:	ffff0001 	.word	0xffff0001

080038b0 <_fwalk_reent>:
 80038b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038b4:	4680      	mov	r8, r0
 80038b6:	4689      	mov	r9, r1
 80038b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80038bc:	2600      	movs	r6, #0
 80038be:	b914      	cbnz	r4, 80038c6 <_fwalk_reent+0x16>
 80038c0:	4630      	mov	r0, r6
 80038c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038c6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80038ca:	3f01      	subs	r7, #1
 80038cc:	d501      	bpl.n	80038d2 <_fwalk_reent+0x22>
 80038ce:	6824      	ldr	r4, [r4, #0]
 80038d0:	e7f5      	b.n	80038be <_fwalk_reent+0xe>
 80038d2:	89ab      	ldrh	r3, [r5, #12]
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d907      	bls.n	80038e8 <_fwalk_reent+0x38>
 80038d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80038dc:	3301      	adds	r3, #1
 80038de:	d003      	beq.n	80038e8 <_fwalk_reent+0x38>
 80038e0:	4629      	mov	r1, r5
 80038e2:	4640      	mov	r0, r8
 80038e4:	47c8      	blx	r9
 80038e6:	4306      	orrs	r6, r0
 80038e8:	3568      	adds	r5, #104	; 0x68
 80038ea:	e7ee      	b.n	80038ca <_fwalk_reent+0x1a>

080038ec <__malloc_lock>:
 80038ec:	4770      	bx	lr

080038ee <__malloc_unlock>:
 80038ee:	4770      	bx	lr

080038f0 <__sfputc_r>:
 80038f0:	6893      	ldr	r3, [r2, #8]
 80038f2:	3b01      	subs	r3, #1
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	b410      	push	{r4}
 80038f8:	6093      	str	r3, [r2, #8]
 80038fa:	da08      	bge.n	800390e <__sfputc_r+0x1e>
 80038fc:	6994      	ldr	r4, [r2, #24]
 80038fe:	42a3      	cmp	r3, r4
 8003900:	db01      	blt.n	8003906 <__sfputc_r+0x16>
 8003902:	290a      	cmp	r1, #10
 8003904:	d103      	bne.n	800390e <__sfputc_r+0x1e>
 8003906:	f85d 4b04 	ldr.w	r4, [sp], #4
 800390a:	f000 bafd 	b.w	8003f08 <__swbuf_r>
 800390e:	6813      	ldr	r3, [r2, #0]
 8003910:	1c58      	adds	r0, r3, #1
 8003912:	6010      	str	r0, [r2, #0]
 8003914:	7019      	strb	r1, [r3, #0]
 8003916:	4608      	mov	r0, r1
 8003918:	f85d 4b04 	ldr.w	r4, [sp], #4
 800391c:	4770      	bx	lr

0800391e <__sfputs_r>:
 800391e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003920:	4606      	mov	r6, r0
 8003922:	460f      	mov	r7, r1
 8003924:	4614      	mov	r4, r2
 8003926:	18d5      	adds	r5, r2, r3
 8003928:	42ac      	cmp	r4, r5
 800392a:	d101      	bne.n	8003930 <__sfputs_r+0x12>
 800392c:	2000      	movs	r0, #0
 800392e:	e007      	b.n	8003940 <__sfputs_r+0x22>
 8003930:	463a      	mov	r2, r7
 8003932:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003936:	4630      	mov	r0, r6
 8003938:	f7ff ffda 	bl	80038f0 <__sfputc_r>
 800393c:	1c43      	adds	r3, r0, #1
 800393e:	d1f3      	bne.n	8003928 <__sfputs_r+0xa>
 8003940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003944 <_vfiprintf_r>:
 8003944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003948:	460c      	mov	r4, r1
 800394a:	b09d      	sub	sp, #116	; 0x74
 800394c:	4617      	mov	r7, r2
 800394e:	461d      	mov	r5, r3
 8003950:	4606      	mov	r6, r0
 8003952:	b118      	cbz	r0, 800395c <_vfiprintf_r+0x18>
 8003954:	6983      	ldr	r3, [r0, #24]
 8003956:	b90b      	cbnz	r3, 800395c <_vfiprintf_r+0x18>
 8003958:	f7ff ff3e 	bl	80037d8 <__sinit>
 800395c:	4b7c      	ldr	r3, [pc, #496]	; (8003b50 <_vfiprintf_r+0x20c>)
 800395e:	429c      	cmp	r4, r3
 8003960:	d158      	bne.n	8003a14 <_vfiprintf_r+0xd0>
 8003962:	6874      	ldr	r4, [r6, #4]
 8003964:	89a3      	ldrh	r3, [r4, #12]
 8003966:	0718      	lsls	r0, r3, #28
 8003968:	d55e      	bpl.n	8003a28 <_vfiprintf_r+0xe4>
 800396a:	6923      	ldr	r3, [r4, #16]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d05b      	beq.n	8003a28 <_vfiprintf_r+0xe4>
 8003970:	2300      	movs	r3, #0
 8003972:	9309      	str	r3, [sp, #36]	; 0x24
 8003974:	2320      	movs	r3, #32
 8003976:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800397a:	2330      	movs	r3, #48	; 0x30
 800397c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003980:	9503      	str	r5, [sp, #12]
 8003982:	f04f 0b01 	mov.w	fp, #1
 8003986:	46b8      	mov	r8, r7
 8003988:	4645      	mov	r5, r8
 800398a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800398e:	b10b      	cbz	r3, 8003994 <_vfiprintf_r+0x50>
 8003990:	2b25      	cmp	r3, #37	; 0x25
 8003992:	d154      	bne.n	8003a3e <_vfiprintf_r+0xfa>
 8003994:	ebb8 0a07 	subs.w	sl, r8, r7
 8003998:	d00b      	beq.n	80039b2 <_vfiprintf_r+0x6e>
 800399a:	4653      	mov	r3, sl
 800399c:	463a      	mov	r2, r7
 800399e:	4621      	mov	r1, r4
 80039a0:	4630      	mov	r0, r6
 80039a2:	f7ff ffbc 	bl	800391e <__sfputs_r>
 80039a6:	3001      	adds	r0, #1
 80039a8:	f000 80c2 	beq.w	8003b30 <_vfiprintf_r+0x1ec>
 80039ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039ae:	4453      	add	r3, sl
 80039b0:	9309      	str	r3, [sp, #36]	; 0x24
 80039b2:	f898 3000 	ldrb.w	r3, [r8]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	f000 80ba 	beq.w	8003b30 <_vfiprintf_r+0x1ec>
 80039bc:	2300      	movs	r3, #0
 80039be:	f04f 32ff 	mov.w	r2, #4294967295
 80039c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80039c6:	9304      	str	r3, [sp, #16]
 80039c8:	9307      	str	r3, [sp, #28]
 80039ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80039ce:	931a      	str	r3, [sp, #104]	; 0x68
 80039d0:	46a8      	mov	r8, r5
 80039d2:	2205      	movs	r2, #5
 80039d4:	f818 1b01 	ldrb.w	r1, [r8], #1
 80039d8:	485e      	ldr	r0, [pc, #376]	; (8003b54 <_vfiprintf_r+0x210>)
 80039da:	f7fc fc01 	bl	80001e0 <memchr>
 80039de:	9b04      	ldr	r3, [sp, #16]
 80039e0:	bb78      	cbnz	r0, 8003a42 <_vfiprintf_r+0xfe>
 80039e2:	06d9      	lsls	r1, r3, #27
 80039e4:	bf44      	itt	mi
 80039e6:	2220      	movmi	r2, #32
 80039e8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80039ec:	071a      	lsls	r2, r3, #28
 80039ee:	bf44      	itt	mi
 80039f0:	222b      	movmi	r2, #43	; 0x2b
 80039f2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80039f6:	782a      	ldrb	r2, [r5, #0]
 80039f8:	2a2a      	cmp	r2, #42	; 0x2a
 80039fa:	d02a      	beq.n	8003a52 <_vfiprintf_r+0x10e>
 80039fc:	9a07      	ldr	r2, [sp, #28]
 80039fe:	46a8      	mov	r8, r5
 8003a00:	2000      	movs	r0, #0
 8003a02:	250a      	movs	r5, #10
 8003a04:	4641      	mov	r1, r8
 8003a06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a0a:	3b30      	subs	r3, #48	; 0x30
 8003a0c:	2b09      	cmp	r3, #9
 8003a0e:	d969      	bls.n	8003ae4 <_vfiprintf_r+0x1a0>
 8003a10:	b360      	cbz	r0, 8003a6c <_vfiprintf_r+0x128>
 8003a12:	e024      	b.n	8003a5e <_vfiprintf_r+0x11a>
 8003a14:	4b50      	ldr	r3, [pc, #320]	; (8003b58 <_vfiprintf_r+0x214>)
 8003a16:	429c      	cmp	r4, r3
 8003a18:	d101      	bne.n	8003a1e <_vfiprintf_r+0xda>
 8003a1a:	68b4      	ldr	r4, [r6, #8]
 8003a1c:	e7a2      	b.n	8003964 <_vfiprintf_r+0x20>
 8003a1e:	4b4f      	ldr	r3, [pc, #316]	; (8003b5c <_vfiprintf_r+0x218>)
 8003a20:	429c      	cmp	r4, r3
 8003a22:	bf08      	it	eq
 8003a24:	68f4      	ldreq	r4, [r6, #12]
 8003a26:	e79d      	b.n	8003964 <_vfiprintf_r+0x20>
 8003a28:	4621      	mov	r1, r4
 8003a2a:	4630      	mov	r0, r6
 8003a2c:	f000 fad0 	bl	8003fd0 <__swsetup_r>
 8003a30:	2800      	cmp	r0, #0
 8003a32:	d09d      	beq.n	8003970 <_vfiprintf_r+0x2c>
 8003a34:	f04f 30ff 	mov.w	r0, #4294967295
 8003a38:	b01d      	add	sp, #116	; 0x74
 8003a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a3e:	46a8      	mov	r8, r5
 8003a40:	e7a2      	b.n	8003988 <_vfiprintf_r+0x44>
 8003a42:	4a44      	ldr	r2, [pc, #272]	; (8003b54 <_vfiprintf_r+0x210>)
 8003a44:	1a80      	subs	r0, r0, r2
 8003a46:	fa0b f000 	lsl.w	r0, fp, r0
 8003a4a:	4318      	orrs	r0, r3
 8003a4c:	9004      	str	r0, [sp, #16]
 8003a4e:	4645      	mov	r5, r8
 8003a50:	e7be      	b.n	80039d0 <_vfiprintf_r+0x8c>
 8003a52:	9a03      	ldr	r2, [sp, #12]
 8003a54:	1d11      	adds	r1, r2, #4
 8003a56:	6812      	ldr	r2, [r2, #0]
 8003a58:	9103      	str	r1, [sp, #12]
 8003a5a:	2a00      	cmp	r2, #0
 8003a5c:	db01      	blt.n	8003a62 <_vfiprintf_r+0x11e>
 8003a5e:	9207      	str	r2, [sp, #28]
 8003a60:	e004      	b.n	8003a6c <_vfiprintf_r+0x128>
 8003a62:	4252      	negs	r2, r2
 8003a64:	f043 0302 	orr.w	r3, r3, #2
 8003a68:	9207      	str	r2, [sp, #28]
 8003a6a:	9304      	str	r3, [sp, #16]
 8003a6c:	f898 3000 	ldrb.w	r3, [r8]
 8003a70:	2b2e      	cmp	r3, #46	; 0x2e
 8003a72:	d10e      	bne.n	8003a92 <_vfiprintf_r+0x14e>
 8003a74:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003a78:	2b2a      	cmp	r3, #42	; 0x2a
 8003a7a:	d138      	bne.n	8003aee <_vfiprintf_r+0x1aa>
 8003a7c:	9b03      	ldr	r3, [sp, #12]
 8003a7e:	1d1a      	adds	r2, r3, #4
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	9203      	str	r2, [sp, #12]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	bfb8      	it	lt
 8003a88:	f04f 33ff 	movlt.w	r3, #4294967295
 8003a8c:	f108 0802 	add.w	r8, r8, #2
 8003a90:	9305      	str	r3, [sp, #20]
 8003a92:	4d33      	ldr	r5, [pc, #204]	; (8003b60 <_vfiprintf_r+0x21c>)
 8003a94:	f898 1000 	ldrb.w	r1, [r8]
 8003a98:	2203      	movs	r2, #3
 8003a9a:	4628      	mov	r0, r5
 8003a9c:	f7fc fba0 	bl	80001e0 <memchr>
 8003aa0:	b140      	cbz	r0, 8003ab4 <_vfiprintf_r+0x170>
 8003aa2:	2340      	movs	r3, #64	; 0x40
 8003aa4:	1b40      	subs	r0, r0, r5
 8003aa6:	fa03 f000 	lsl.w	r0, r3, r0
 8003aaa:	9b04      	ldr	r3, [sp, #16]
 8003aac:	4303      	orrs	r3, r0
 8003aae:	f108 0801 	add.w	r8, r8, #1
 8003ab2:	9304      	str	r3, [sp, #16]
 8003ab4:	f898 1000 	ldrb.w	r1, [r8]
 8003ab8:	482a      	ldr	r0, [pc, #168]	; (8003b64 <_vfiprintf_r+0x220>)
 8003aba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003abe:	2206      	movs	r2, #6
 8003ac0:	f108 0701 	add.w	r7, r8, #1
 8003ac4:	f7fc fb8c 	bl	80001e0 <memchr>
 8003ac8:	2800      	cmp	r0, #0
 8003aca:	d037      	beq.n	8003b3c <_vfiprintf_r+0x1f8>
 8003acc:	4b26      	ldr	r3, [pc, #152]	; (8003b68 <_vfiprintf_r+0x224>)
 8003ace:	bb1b      	cbnz	r3, 8003b18 <_vfiprintf_r+0x1d4>
 8003ad0:	9b03      	ldr	r3, [sp, #12]
 8003ad2:	3307      	adds	r3, #7
 8003ad4:	f023 0307 	bic.w	r3, r3, #7
 8003ad8:	3308      	adds	r3, #8
 8003ada:	9303      	str	r3, [sp, #12]
 8003adc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ade:	444b      	add	r3, r9
 8003ae0:	9309      	str	r3, [sp, #36]	; 0x24
 8003ae2:	e750      	b.n	8003986 <_vfiprintf_r+0x42>
 8003ae4:	fb05 3202 	mla	r2, r5, r2, r3
 8003ae8:	2001      	movs	r0, #1
 8003aea:	4688      	mov	r8, r1
 8003aec:	e78a      	b.n	8003a04 <_vfiprintf_r+0xc0>
 8003aee:	2300      	movs	r3, #0
 8003af0:	f108 0801 	add.w	r8, r8, #1
 8003af4:	9305      	str	r3, [sp, #20]
 8003af6:	4619      	mov	r1, r3
 8003af8:	250a      	movs	r5, #10
 8003afa:	4640      	mov	r0, r8
 8003afc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b00:	3a30      	subs	r2, #48	; 0x30
 8003b02:	2a09      	cmp	r2, #9
 8003b04:	d903      	bls.n	8003b0e <_vfiprintf_r+0x1ca>
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d0c3      	beq.n	8003a92 <_vfiprintf_r+0x14e>
 8003b0a:	9105      	str	r1, [sp, #20]
 8003b0c:	e7c1      	b.n	8003a92 <_vfiprintf_r+0x14e>
 8003b0e:	fb05 2101 	mla	r1, r5, r1, r2
 8003b12:	2301      	movs	r3, #1
 8003b14:	4680      	mov	r8, r0
 8003b16:	e7f0      	b.n	8003afa <_vfiprintf_r+0x1b6>
 8003b18:	ab03      	add	r3, sp, #12
 8003b1a:	9300      	str	r3, [sp, #0]
 8003b1c:	4622      	mov	r2, r4
 8003b1e:	4b13      	ldr	r3, [pc, #76]	; (8003b6c <_vfiprintf_r+0x228>)
 8003b20:	a904      	add	r1, sp, #16
 8003b22:	4630      	mov	r0, r6
 8003b24:	f3af 8000 	nop.w
 8003b28:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003b2c:	4681      	mov	r9, r0
 8003b2e:	d1d5      	bne.n	8003adc <_vfiprintf_r+0x198>
 8003b30:	89a3      	ldrh	r3, [r4, #12]
 8003b32:	065b      	lsls	r3, r3, #25
 8003b34:	f53f af7e 	bmi.w	8003a34 <_vfiprintf_r+0xf0>
 8003b38:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003b3a:	e77d      	b.n	8003a38 <_vfiprintf_r+0xf4>
 8003b3c:	ab03      	add	r3, sp, #12
 8003b3e:	9300      	str	r3, [sp, #0]
 8003b40:	4622      	mov	r2, r4
 8003b42:	4b0a      	ldr	r3, [pc, #40]	; (8003b6c <_vfiprintf_r+0x228>)
 8003b44:	a904      	add	r1, sp, #16
 8003b46:	4630      	mov	r0, r6
 8003b48:	f000 f888 	bl	8003c5c <_printf_i>
 8003b4c:	e7ec      	b.n	8003b28 <_vfiprintf_r+0x1e4>
 8003b4e:	bf00      	nop
 8003b50:	080043dc 	.word	0x080043dc
 8003b54:	0800441c 	.word	0x0800441c
 8003b58:	080043fc 	.word	0x080043fc
 8003b5c:	080043bc 	.word	0x080043bc
 8003b60:	08004422 	.word	0x08004422
 8003b64:	08004426 	.word	0x08004426
 8003b68:	00000000 	.word	0x00000000
 8003b6c:	0800391f 	.word	0x0800391f

08003b70 <_printf_common>:
 8003b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b74:	4691      	mov	r9, r2
 8003b76:	461f      	mov	r7, r3
 8003b78:	688a      	ldr	r2, [r1, #8]
 8003b7a:	690b      	ldr	r3, [r1, #16]
 8003b7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b80:	4293      	cmp	r3, r2
 8003b82:	bfb8      	it	lt
 8003b84:	4613      	movlt	r3, r2
 8003b86:	f8c9 3000 	str.w	r3, [r9]
 8003b8a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b8e:	4606      	mov	r6, r0
 8003b90:	460c      	mov	r4, r1
 8003b92:	b112      	cbz	r2, 8003b9a <_printf_common+0x2a>
 8003b94:	3301      	adds	r3, #1
 8003b96:	f8c9 3000 	str.w	r3, [r9]
 8003b9a:	6823      	ldr	r3, [r4, #0]
 8003b9c:	0699      	lsls	r1, r3, #26
 8003b9e:	bf42      	ittt	mi
 8003ba0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003ba4:	3302      	addmi	r3, #2
 8003ba6:	f8c9 3000 	strmi.w	r3, [r9]
 8003baa:	6825      	ldr	r5, [r4, #0]
 8003bac:	f015 0506 	ands.w	r5, r5, #6
 8003bb0:	d107      	bne.n	8003bc2 <_printf_common+0x52>
 8003bb2:	f104 0a19 	add.w	sl, r4, #25
 8003bb6:	68e3      	ldr	r3, [r4, #12]
 8003bb8:	f8d9 2000 	ldr.w	r2, [r9]
 8003bbc:	1a9b      	subs	r3, r3, r2
 8003bbe:	42ab      	cmp	r3, r5
 8003bc0:	dc28      	bgt.n	8003c14 <_printf_common+0xa4>
 8003bc2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003bc6:	6822      	ldr	r2, [r4, #0]
 8003bc8:	3300      	adds	r3, #0
 8003bca:	bf18      	it	ne
 8003bcc:	2301      	movne	r3, #1
 8003bce:	0692      	lsls	r2, r2, #26
 8003bd0:	d42d      	bmi.n	8003c2e <_printf_common+0xbe>
 8003bd2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003bd6:	4639      	mov	r1, r7
 8003bd8:	4630      	mov	r0, r6
 8003bda:	47c0      	blx	r8
 8003bdc:	3001      	adds	r0, #1
 8003bde:	d020      	beq.n	8003c22 <_printf_common+0xb2>
 8003be0:	6823      	ldr	r3, [r4, #0]
 8003be2:	68e5      	ldr	r5, [r4, #12]
 8003be4:	f8d9 2000 	ldr.w	r2, [r9]
 8003be8:	f003 0306 	and.w	r3, r3, #6
 8003bec:	2b04      	cmp	r3, #4
 8003bee:	bf08      	it	eq
 8003bf0:	1aad      	subeq	r5, r5, r2
 8003bf2:	68a3      	ldr	r3, [r4, #8]
 8003bf4:	6922      	ldr	r2, [r4, #16]
 8003bf6:	bf0c      	ite	eq
 8003bf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003bfc:	2500      	movne	r5, #0
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	bfc4      	itt	gt
 8003c02:	1a9b      	subgt	r3, r3, r2
 8003c04:	18ed      	addgt	r5, r5, r3
 8003c06:	f04f 0900 	mov.w	r9, #0
 8003c0a:	341a      	adds	r4, #26
 8003c0c:	454d      	cmp	r5, r9
 8003c0e:	d11a      	bne.n	8003c46 <_printf_common+0xd6>
 8003c10:	2000      	movs	r0, #0
 8003c12:	e008      	b.n	8003c26 <_printf_common+0xb6>
 8003c14:	2301      	movs	r3, #1
 8003c16:	4652      	mov	r2, sl
 8003c18:	4639      	mov	r1, r7
 8003c1a:	4630      	mov	r0, r6
 8003c1c:	47c0      	blx	r8
 8003c1e:	3001      	adds	r0, #1
 8003c20:	d103      	bne.n	8003c2a <_printf_common+0xba>
 8003c22:	f04f 30ff 	mov.w	r0, #4294967295
 8003c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c2a:	3501      	adds	r5, #1
 8003c2c:	e7c3      	b.n	8003bb6 <_printf_common+0x46>
 8003c2e:	18e1      	adds	r1, r4, r3
 8003c30:	1c5a      	adds	r2, r3, #1
 8003c32:	2030      	movs	r0, #48	; 0x30
 8003c34:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003c38:	4422      	add	r2, r4
 8003c3a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003c3e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003c42:	3302      	adds	r3, #2
 8003c44:	e7c5      	b.n	8003bd2 <_printf_common+0x62>
 8003c46:	2301      	movs	r3, #1
 8003c48:	4622      	mov	r2, r4
 8003c4a:	4639      	mov	r1, r7
 8003c4c:	4630      	mov	r0, r6
 8003c4e:	47c0      	blx	r8
 8003c50:	3001      	adds	r0, #1
 8003c52:	d0e6      	beq.n	8003c22 <_printf_common+0xb2>
 8003c54:	f109 0901 	add.w	r9, r9, #1
 8003c58:	e7d8      	b.n	8003c0c <_printf_common+0x9c>
	...

08003c5c <_printf_i>:
 8003c5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003c60:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003c64:	460c      	mov	r4, r1
 8003c66:	7e09      	ldrb	r1, [r1, #24]
 8003c68:	b085      	sub	sp, #20
 8003c6a:	296e      	cmp	r1, #110	; 0x6e
 8003c6c:	4617      	mov	r7, r2
 8003c6e:	4606      	mov	r6, r0
 8003c70:	4698      	mov	r8, r3
 8003c72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003c74:	f000 80b3 	beq.w	8003dde <_printf_i+0x182>
 8003c78:	d822      	bhi.n	8003cc0 <_printf_i+0x64>
 8003c7a:	2963      	cmp	r1, #99	; 0x63
 8003c7c:	d036      	beq.n	8003cec <_printf_i+0x90>
 8003c7e:	d80a      	bhi.n	8003c96 <_printf_i+0x3a>
 8003c80:	2900      	cmp	r1, #0
 8003c82:	f000 80b9 	beq.w	8003df8 <_printf_i+0x19c>
 8003c86:	2958      	cmp	r1, #88	; 0x58
 8003c88:	f000 8083 	beq.w	8003d92 <_printf_i+0x136>
 8003c8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c90:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003c94:	e032      	b.n	8003cfc <_printf_i+0xa0>
 8003c96:	2964      	cmp	r1, #100	; 0x64
 8003c98:	d001      	beq.n	8003c9e <_printf_i+0x42>
 8003c9a:	2969      	cmp	r1, #105	; 0x69
 8003c9c:	d1f6      	bne.n	8003c8c <_printf_i+0x30>
 8003c9e:	6820      	ldr	r0, [r4, #0]
 8003ca0:	6813      	ldr	r3, [r2, #0]
 8003ca2:	0605      	lsls	r5, r0, #24
 8003ca4:	f103 0104 	add.w	r1, r3, #4
 8003ca8:	d52a      	bpl.n	8003d00 <_printf_i+0xa4>
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	6011      	str	r1, [r2, #0]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	da03      	bge.n	8003cba <_printf_i+0x5e>
 8003cb2:	222d      	movs	r2, #45	; 0x2d
 8003cb4:	425b      	negs	r3, r3
 8003cb6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003cba:	486f      	ldr	r0, [pc, #444]	; (8003e78 <_printf_i+0x21c>)
 8003cbc:	220a      	movs	r2, #10
 8003cbe:	e039      	b.n	8003d34 <_printf_i+0xd8>
 8003cc0:	2973      	cmp	r1, #115	; 0x73
 8003cc2:	f000 809d 	beq.w	8003e00 <_printf_i+0x1a4>
 8003cc6:	d808      	bhi.n	8003cda <_printf_i+0x7e>
 8003cc8:	296f      	cmp	r1, #111	; 0x6f
 8003cca:	d020      	beq.n	8003d0e <_printf_i+0xb2>
 8003ccc:	2970      	cmp	r1, #112	; 0x70
 8003cce:	d1dd      	bne.n	8003c8c <_printf_i+0x30>
 8003cd0:	6823      	ldr	r3, [r4, #0]
 8003cd2:	f043 0320 	orr.w	r3, r3, #32
 8003cd6:	6023      	str	r3, [r4, #0]
 8003cd8:	e003      	b.n	8003ce2 <_printf_i+0x86>
 8003cda:	2975      	cmp	r1, #117	; 0x75
 8003cdc:	d017      	beq.n	8003d0e <_printf_i+0xb2>
 8003cde:	2978      	cmp	r1, #120	; 0x78
 8003ce0:	d1d4      	bne.n	8003c8c <_printf_i+0x30>
 8003ce2:	2378      	movs	r3, #120	; 0x78
 8003ce4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003ce8:	4864      	ldr	r0, [pc, #400]	; (8003e7c <_printf_i+0x220>)
 8003cea:	e055      	b.n	8003d98 <_printf_i+0x13c>
 8003cec:	6813      	ldr	r3, [r2, #0]
 8003cee:	1d19      	adds	r1, r3, #4
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6011      	str	r1, [r2, #0]
 8003cf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003cf8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e08c      	b.n	8003e1a <_printf_i+0x1be>
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	6011      	str	r1, [r2, #0]
 8003d04:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003d08:	bf18      	it	ne
 8003d0a:	b21b      	sxthne	r3, r3
 8003d0c:	e7cf      	b.n	8003cae <_printf_i+0x52>
 8003d0e:	6813      	ldr	r3, [r2, #0]
 8003d10:	6825      	ldr	r5, [r4, #0]
 8003d12:	1d18      	adds	r0, r3, #4
 8003d14:	6010      	str	r0, [r2, #0]
 8003d16:	0628      	lsls	r0, r5, #24
 8003d18:	d501      	bpl.n	8003d1e <_printf_i+0xc2>
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	e002      	b.n	8003d24 <_printf_i+0xc8>
 8003d1e:	0668      	lsls	r0, r5, #25
 8003d20:	d5fb      	bpl.n	8003d1a <_printf_i+0xbe>
 8003d22:	881b      	ldrh	r3, [r3, #0]
 8003d24:	4854      	ldr	r0, [pc, #336]	; (8003e78 <_printf_i+0x21c>)
 8003d26:	296f      	cmp	r1, #111	; 0x6f
 8003d28:	bf14      	ite	ne
 8003d2a:	220a      	movne	r2, #10
 8003d2c:	2208      	moveq	r2, #8
 8003d2e:	2100      	movs	r1, #0
 8003d30:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003d34:	6865      	ldr	r5, [r4, #4]
 8003d36:	60a5      	str	r5, [r4, #8]
 8003d38:	2d00      	cmp	r5, #0
 8003d3a:	f2c0 8095 	blt.w	8003e68 <_printf_i+0x20c>
 8003d3e:	6821      	ldr	r1, [r4, #0]
 8003d40:	f021 0104 	bic.w	r1, r1, #4
 8003d44:	6021      	str	r1, [r4, #0]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d13d      	bne.n	8003dc6 <_printf_i+0x16a>
 8003d4a:	2d00      	cmp	r5, #0
 8003d4c:	f040 808e 	bne.w	8003e6c <_printf_i+0x210>
 8003d50:	4665      	mov	r5, ip
 8003d52:	2a08      	cmp	r2, #8
 8003d54:	d10b      	bne.n	8003d6e <_printf_i+0x112>
 8003d56:	6823      	ldr	r3, [r4, #0]
 8003d58:	07db      	lsls	r3, r3, #31
 8003d5a:	d508      	bpl.n	8003d6e <_printf_i+0x112>
 8003d5c:	6923      	ldr	r3, [r4, #16]
 8003d5e:	6862      	ldr	r2, [r4, #4]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	bfde      	ittt	le
 8003d64:	2330      	movle	r3, #48	; 0x30
 8003d66:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003d6a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003d6e:	ebac 0305 	sub.w	r3, ip, r5
 8003d72:	6123      	str	r3, [r4, #16]
 8003d74:	f8cd 8000 	str.w	r8, [sp]
 8003d78:	463b      	mov	r3, r7
 8003d7a:	aa03      	add	r2, sp, #12
 8003d7c:	4621      	mov	r1, r4
 8003d7e:	4630      	mov	r0, r6
 8003d80:	f7ff fef6 	bl	8003b70 <_printf_common>
 8003d84:	3001      	adds	r0, #1
 8003d86:	d14d      	bne.n	8003e24 <_printf_i+0x1c8>
 8003d88:	f04f 30ff 	mov.w	r0, #4294967295
 8003d8c:	b005      	add	sp, #20
 8003d8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003d92:	4839      	ldr	r0, [pc, #228]	; (8003e78 <_printf_i+0x21c>)
 8003d94:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003d98:	6813      	ldr	r3, [r2, #0]
 8003d9a:	6821      	ldr	r1, [r4, #0]
 8003d9c:	1d1d      	adds	r5, r3, #4
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	6015      	str	r5, [r2, #0]
 8003da2:	060a      	lsls	r2, r1, #24
 8003da4:	d50b      	bpl.n	8003dbe <_printf_i+0x162>
 8003da6:	07ca      	lsls	r2, r1, #31
 8003da8:	bf44      	itt	mi
 8003daa:	f041 0120 	orrmi.w	r1, r1, #32
 8003dae:	6021      	strmi	r1, [r4, #0]
 8003db0:	b91b      	cbnz	r3, 8003dba <_printf_i+0x15e>
 8003db2:	6822      	ldr	r2, [r4, #0]
 8003db4:	f022 0220 	bic.w	r2, r2, #32
 8003db8:	6022      	str	r2, [r4, #0]
 8003dba:	2210      	movs	r2, #16
 8003dbc:	e7b7      	b.n	8003d2e <_printf_i+0xd2>
 8003dbe:	064d      	lsls	r5, r1, #25
 8003dc0:	bf48      	it	mi
 8003dc2:	b29b      	uxthmi	r3, r3
 8003dc4:	e7ef      	b.n	8003da6 <_printf_i+0x14a>
 8003dc6:	4665      	mov	r5, ip
 8003dc8:	fbb3 f1f2 	udiv	r1, r3, r2
 8003dcc:	fb02 3311 	mls	r3, r2, r1, r3
 8003dd0:	5cc3      	ldrb	r3, [r0, r3]
 8003dd2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	2900      	cmp	r1, #0
 8003dda:	d1f5      	bne.n	8003dc8 <_printf_i+0x16c>
 8003ddc:	e7b9      	b.n	8003d52 <_printf_i+0xf6>
 8003dde:	6813      	ldr	r3, [r2, #0]
 8003de0:	6825      	ldr	r5, [r4, #0]
 8003de2:	6961      	ldr	r1, [r4, #20]
 8003de4:	1d18      	adds	r0, r3, #4
 8003de6:	6010      	str	r0, [r2, #0]
 8003de8:	0628      	lsls	r0, r5, #24
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	d501      	bpl.n	8003df2 <_printf_i+0x196>
 8003dee:	6019      	str	r1, [r3, #0]
 8003df0:	e002      	b.n	8003df8 <_printf_i+0x19c>
 8003df2:	066a      	lsls	r2, r5, #25
 8003df4:	d5fb      	bpl.n	8003dee <_printf_i+0x192>
 8003df6:	8019      	strh	r1, [r3, #0]
 8003df8:	2300      	movs	r3, #0
 8003dfa:	6123      	str	r3, [r4, #16]
 8003dfc:	4665      	mov	r5, ip
 8003dfe:	e7b9      	b.n	8003d74 <_printf_i+0x118>
 8003e00:	6813      	ldr	r3, [r2, #0]
 8003e02:	1d19      	adds	r1, r3, #4
 8003e04:	6011      	str	r1, [r2, #0]
 8003e06:	681d      	ldr	r5, [r3, #0]
 8003e08:	6862      	ldr	r2, [r4, #4]
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	4628      	mov	r0, r5
 8003e0e:	f7fc f9e7 	bl	80001e0 <memchr>
 8003e12:	b108      	cbz	r0, 8003e18 <_printf_i+0x1bc>
 8003e14:	1b40      	subs	r0, r0, r5
 8003e16:	6060      	str	r0, [r4, #4]
 8003e18:	6863      	ldr	r3, [r4, #4]
 8003e1a:	6123      	str	r3, [r4, #16]
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e22:	e7a7      	b.n	8003d74 <_printf_i+0x118>
 8003e24:	6923      	ldr	r3, [r4, #16]
 8003e26:	462a      	mov	r2, r5
 8003e28:	4639      	mov	r1, r7
 8003e2a:	4630      	mov	r0, r6
 8003e2c:	47c0      	blx	r8
 8003e2e:	3001      	adds	r0, #1
 8003e30:	d0aa      	beq.n	8003d88 <_printf_i+0x12c>
 8003e32:	6823      	ldr	r3, [r4, #0]
 8003e34:	079b      	lsls	r3, r3, #30
 8003e36:	d413      	bmi.n	8003e60 <_printf_i+0x204>
 8003e38:	68e0      	ldr	r0, [r4, #12]
 8003e3a:	9b03      	ldr	r3, [sp, #12]
 8003e3c:	4298      	cmp	r0, r3
 8003e3e:	bfb8      	it	lt
 8003e40:	4618      	movlt	r0, r3
 8003e42:	e7a3      	b.n	8003d8c <_printf_i+0x130>
 8003e44:	2301      	movs	r3, #1
 8003e46:	464a      	mov	r2, r9
 8003e48:	4639      	mov	r1, r7
 8003e4a:	4630      	mov	r0, r6
 8003e4c:	47c0      	blx	r8
 8003e4e:	3001      	adds	r0, #1
 8003e50:	d09a      	beq.n	8003d88 <_printf_i+0x12c>
 8003e52:	3501      	adds	r5, #1
 8003e54:	68e3      	ldr	r3, [r4, #12]
 8003e56:	9a03      	ldr	r2, [sp, #12]
 8003e58:	1a9b      	subs	r3, r3, r2
 8003e5a:	42ab      	cmp	r3, r5
 8003e5c:	dcf2      	bgt.n	8003e44 <_printf_i+0x1e8>
 8003e5e:	e7eb      	b.n	8003e38 <_printf_i+0x1dc>
 8003e60:	2500      	movs	r5, #0
 8003e62:	f104 0919 	add.w	r9, r4, #25
 8003e66:	e7f5      	b.n	8003e54 <_printf_i+0x1f8>
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1ac      	bne.n	8003dc6 <_printf_i+0x16a>
 8003e6c:	7803      	ldrb	r3, [r0, #0]
 8003e6e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e72:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e76:	e76c      	b.n	8003d52 <_printf_i+0xf6>
 8003e78:	0800442d 	.word	0x0800442d
 8003e7c:	0800443e 	.word	0x0800443e

08003e80 <__sread>:
 8003e80:	b510      	push	{r4, lr}
 8003e82:	460c      	mov	r4, r1
 8003e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e88:	f000 fa46 	bl	8004318 <_read_r>
 8003e8c:	2800      	cmp	r0, #0
 8003e8e:	bfab      	itete	ge
 8003e90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003e92:	89a3      	ldrhlt	r3, [r4, #12]
 8003e94:	181b      	addge	r3, r3, r0
 8003e96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003e9a:	bfac      	ite	ge
 8003e9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8003e9e:	81a3      	strhlt	r3, [r4, #12]
 8003ea0:	bd10      	pop	{r4, pc}

08003ea2 <__swrite>:
 8003ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ea6:	461f      	mov	r7, r3
 8003ea8:	898b      	ldrh	r3, [r1, #12]
 8003eaa:	05db      	lsls	r3, r3, #23
 8003eac:	4605      	mov	r5, r0
 8003eae:	460c      	mov	r4, r1
 8003eb0:	4616      	mov	r6, r2
 8003eb2:	d505      	bpl.n	8003ec0 <__swrite+0x1e>
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ebc:	f000 f9b6 	bl	800422c <_lseek_r>
 8003ec0:	89a3      	ldrh	r3, [r4, #12]
 8003ec2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ec6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003eca:	81a3      	strh	r3, [r4, #12]
 8003ecc:	4632      	mov	r2, r6
 8003ece:	463b      	mov	r3, r7
 8003ed0:	4628      	mov	r0, r5
 8003ed2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ed6:	f000 b869 	b.w	8003fac <_write_r>

08003eda <__sseek>:
 8003eda:	b510      	push	{r4, lr}
 8003edc:	460c      	mov	r4, r1
 8003ede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ee2:	f000 f9a3 	bl	800422c <_lseek_r>
 8003ee6:	1c43      	adds	r3, r0, #1
 8003ee8:	89a3      	ldrh	r3, [r4, #12]
 8003eea:	bf15      	itete	ne
 8003eec:	6560      	strne	r0, [r4, #84]	; 0x54
 8003eee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003ef2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003ef6:	81a3      	strheq	r3, [r4, #12]
 8003ef8:	bf18      	it	ne
 8003efa:	81a3      	strhne	r3, [r4, #12]
 8003efc:	bd10      	pop	{r4, pc}

08003efe <__sclose>:
 8003efe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f02:	f000 b8d3 	b.w	80040ac <_close_r>
	...

08003f08 <__swbuf_r>:
 8003f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f0a:	460e      	mov	r6, r1
 8003f0c:	4614      	mov	r4, r2
 8003f0e:	4605      	mov	r5, r0
 8003f10:	b118      	cbz	r0, 8003f1a <__swbuf_r+0x12>
 8003f12:	6983      	ldr	r3, [r0, #24]
 8003f14:	b90b      	cbnz	r3, 8003f1a <__swbuf_r+0x12>
 8003f16:	f7ff fc5f 	bl	80037d8 <__sinit>
 8003f1a:	4b21      	ldr	r3, [pc, #132]	; (8003fa0 <__swbuf_r+0x98>)
 8003f1c:	429c      	cmp	r4, r3
 8003f1e:	d12a      	bne.n	8003f76 <__swbuf_r+0x6e>
 8003f20:	686c      	ldr	r4, [r5, #4]
 8003f22:	69a3      	ldr	r3, [r4, #24]
 8003f24:	60a3      	str	r3, [r4, #8]
 8003f26:	89a3      	ldrh	r3, [r4, #12]
 8003f28:	071a      	lsls	r2, r3, #28
 8003f2a:	d52e      	bpl.n	8003f8a <__swbuf_r+0x82>
 8003f2c:	6923      	ldr	r3, [r4, #16]
 8003f2e:	b363      	cbz	r3, 8003f8a <__swbuf_r+0x82>
 8003f30:	6923      	ldr	r3, [r4, #16]
 8003f32:	6820      	ldr	r0, [r4, #0]
 8003f34:	1ac0      	subs	r0, r0, r3
 8003f36:	6963      	ldr	r3, [r4, #20]
 8003f38:	b2f6      	uxtb	r6, r6
 8003f3a:	4283      	cmp	r3, r0
 8003f3c:	4637      	mov	r7, r6
 8003f3e:	dc04      	bgt.n	8003f4a <__swbuf_r+0x42>
 8003f40:	4621      	mov	r1, r4
 8003f42:	4628      	mov	r0, r5
 8003f44:	f000 f948 	bl	80041d8 <_fflush_r>
 8003f48:	bb28      	cbnz	r0, 8003f96 <__swbuf_r+0x8e>
 8003f4a:	68a3      	ldr	r3, [r4, #8]
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	60a3      	str	r3, [r4, #8]
 8003f50:	6823      	ldr	r3, [r4, #0]
 8003f52:	1c5a      	adds	r2, r3, #1
 8003f54:	6022      	str	r2, [r4, #0]
 8003f56:	701e      	strb	r6, [r3, #0]
 8003f58:	6963      	ldr	r3, [r4, #20]
 8003f5a:	3001      	adds	r0, #1
 8003f5c:	4283      	cmp	r3, r0
 8003f5e:	d004      	beq.n	8003f6a <__swbuf_r+0x62>
 8003f60:	89a3      	ldrh	r3, [r4, #12]
 8003f62:	07db      	lsls	r3, r3, #31
 8003f64:	d519      	bpl.n	8003f9a <__swbuf_r+0x92>
 8003f66:	2e0a      	cmp	r6, #10
 8003f68:	d117      	bne.n	8003f9a <__swbuf_r+0x92>
 8003f6a:	4621      	mov	r1, r4
 8003f6c:	4628      	mov	r0, r5
 8003f6e:	f000 f933 	bl	80041d8 <_fflush_r>
 8003f72:	b190      	cbz	r0, 8003f9a <__swbuf_r+0x92>
 8003f74:	e00f      	b.n	8003f96 <__swbuf_r+0x8e>
 8003f76:	4b0b      	ldr	r3, [pc, #44]	; (8003fa4 <__swbuf_r+0x9c>)
 8003f78:	429c      	cmp	r4, r3
 8003f7a:	d101      	bne.n	8003f80 <__swbuf_r+0x78>
 8003f7c:	68ac      	ldr	r4, [r5, #8]
 8003f7e:	e7d0      	b.n	8003f22 <__swbuf_r+0x1a>
 8003f80:	4b09      	ldr	r3, [pc, #36]	; (8003fa8 <__swbuf_r+0xa0>)
 8003f82:	429c      	cmp	r4, r3
 8003f84:	bf08      	it	eq
 8003f86:	68ec      	ldreq	r4, [r5, #12]
 8003f88:	e7cb      	b.n	8003f22 <__swbuf_r+0x1a>
 8003f8a:	4621      	mov	r1, r4
 8003f8c:	4628      	mov	r0, r5
 8003f8e:	f000 f81f 	bl	8003fd0 <__swsetup_r>
 8003f92:	2800      	cmp	r0, #0
 8003f94:	d0cc      	beq.n	8003f30 <__swbuf_r+0x28>
 8003f96:	f04f 37ff 	mov.w	r7, #4294967295
 8003f9a:	4638      	mov	r0, r7
 8003f9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	080043dc 	.word	0x080043dc
 8003fa4:	080043fc 	.word	0x080043fc
 8003fa8:	080043bc 	.word	0x080043bc

08003fac <_write_r>:
 8003fac:	b538      	push	{r3, r4, r5, lr}
 8003fae:	4c07      	ldr	r4, [pc, #28]	; (8003fcc <_write_r+0x20>)
 8003fb0:	4605      	mov	r5, r0
 8003fb2:	4608      	mov	r0, r1
 8003fb4:	4611      	mov	r1, r2
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	6022      	str	r2, [r4, #0]
 8003fba:	461a      	mov	r2, r3
 8003fbc:	f7fc fe1d 	bl	8000bfa <_write>
 8003fc0:	1c43      	adds	r3, r0, #1
 8003fc2:	d102      	bne.n	8003fca <_write_r+0x1e>
 8003fc4:	6823      	ldr	r3, [r4, #0]
 8003fc6:	b103      	cbz	r3, 8003fca <_write_r+0x1e>
 8003fc8:	602b      	str	r3, [r5, #0]
 8003fca:	bd38      	pop	{r3, r4, r5, pc}
 8003fcc:	200008a0 	.word	0x200008a0

08003fd0 <__swsetup_r>:
 8003fd0:	4b32      	ldr	r3, [pc, #200]	; (800409c <__swsetup_r+0xcc>)
 8003fd2:	b570      	push	{r4, r5, r6, lr}
 8003fd4:	681d      	ldr	r5, [r3, #0]
 8003fd6:	4606      	mov	r6, r0
 8003fd8:	460c      	mov	r4, r1
 8003fda:	b125      	cbz	r5, 8003fe6 <__swsetup_r+0x16>
 8003fdc:	69ab      	ldr	r3, [r5, #24]
 8003fde:	b913      	cbnz	r3, 8003fe6 <__swsetup_r+0x16>
 8003fe0:	4628      	mov	r0, r5
 8003fe2:	f7ff fbf9 	bl	80037d8 <__sinit>
 8003fe6:	4b2e      	ldr	r3, [pc, #184]	; (80040a0 <__swsetup_r+0xd0>)
 8003fe8:	429c      	cmp	r4, r3
 8003fea:	d10f      	bne.n	800400c <__swsetup_r+0x3c>
 8003fec:	686c      	ldr	r4, [r5, #4]
 8003fee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ff2:	b29a      	uxth	r2, r3
 8003ff4:	0715      	lsls	r5, r2, #28
 8003ff6:	d42c      	bmi.n	8004052 <__swsetup_r+0x82>
 8003ff8:	06d0      	lsls	r0, r2, #27
 8003ffa:	d411      	bmi.n	8004020 <__swsetup_r+0x50>
 8003ffc:	2209      	movs	r2, #9
 8003ffe:	6032      	str	r2, [r6, #0]
 8004000:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004004:	81a3      	strh	r3, [r4, #12]
 8004006:	f04f 30ff 	mov.w	r0, #4294967295
 800400a:	e03e      	b.n	800408a <__swsetup_r+0xba>
 800400c:	4b25      	ldr	r3, [pc, #148]	; (80040a4 <__swsetup_r+0xd4>)
 800400e:	429c      	cmp	r4, r3
 8004010:	d101      	bne.n	8004016 <__swsetup_r+0x46>
 8004012:	68ac      	ldr	r4, [r5, #8]
 8004014:	e7eb      	b.n	8003fee <__swsetup_r+0x1e>
 8004016:	4b24      	ldr	r3, [pc, #144]	; (80040a8 <__swsetup_r+0xd8>)
 8004018:	429c      	cmp	r4, r3
 800401a:	bf08      	it	eq
 800401c:	68ec      	ldreq	r4, [r5, #12]
 800401e:	e7e6      	b.n	8003fee <__swsetup_r+0x1e>
 8004020:	0751      	lsls	r1, r2, #29
 8004022:	d512      	bpl.n	800404a <__swsetup_r+0x7a>
 8004024:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004026:	b141      	cbz	r1, 800403a <__swsetup_r+0x6a>
 8004028:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800402c:	4299      	cmp	r1, r3
 800402e:	d002      	beq.n	8004036 <__swsetup_r+0x66>
 8004030:	4630      	mov	r0, r6
 8004032:	f7ff fac1 	bl	80035b8 <_free_r>
 8004036:	2300      	movs	r3, #0
 8004038:	6363      	str	r3, [r4, #52]	; 0x34
 800403a:	89a3      	ldrh	r3, [r4, #12]
 800403c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004040:	81a3      	strh	r3, [r4, #12]
 8004042:	2300      	movs	r3, #0
 8004044:	6063      	str	r3, [r4, #4]
 8004046:	6923      	ldr	r3, [r4, #16]
 8004048:	6023      	str	r3, [r4, #0]
 800404a:	89a3      	ldrh	r3, [r4, #12]
 800404c:	f043 0308 	orr.w	r3, r3, #8
 8004050:	81a3      	strh	r3, [r4, #12]
 8004052:	6923      	ldr	r3, [r4, #16]
 8004054:	b94b      	cbnz	r3, 800406a <__swsetup_r+0x9a>
 8004056:	89a3      	ldrh	r3, [r4, #12]
 8004058:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800405c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004060:	d003      	beq.n	800406a <__swsetup_r+0x9a>
 8004062:	4621      	mov	r1, r4
 8004064:	4630      	mov	r0, r6
 8004066:	f000 f917 	bl	8004298 <__smakebuf_r>
 800406a:	89a2      	ldrh	r2, [r4, #12]
 800406c:	f012 0301 	ands.w	r3, r2, #1
 8004070:	d00c      	beq.n	800408c <__swsetup_r+0xbc>
 8004072:	2300      	movs	r3, #0
 8004074:	60a3      	str	r3, [r4, #8]
 8004076:	6963      	ldr	r3, [r4, #20]
 8004078:	425b      	negs	r3, r3
 800407a:	61a3      	str	r3, [r4, #24]
 800407c:	6923      	ldr	r3, [r4, #16]
 800407e:	b953      	cbnz	r3, 8004096 <__swsetup_r+0xc6>
 8004080:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004084:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004088:	d1ba      	bne.n	8004000 <__swsetup_r+0x30>
 800408a:	bd70      	pop	{r4, r5, r6, pc}
 800408c:	0792      	lsls	r2, r2, #30
 800408e:	bf58      	it	pl
 8004090:	6963      	ldrpl	r3, [r4, #20]
 8004092:	60a3      	str	r3, [r4, #8]
 8004094:	e7f2      	b.n	800407c <__swsetup_r+0xac>
 8004096:	2000      	movs	r0, #0
 8004098:	e7f7      	b.n	800408a <__swsetup_r+0xba>
 800409a:	bf00      	nop
 800409c:	2000000c 	.word	0x2000000c
 80040a0:	080043dc 	.word	0x080043dc
 80040a4:	080043fc 	.word	0x080043fc
 80040a8:	080043bc 	.word	0x080043bc

080040ac <_close_r>:
 80040ac:	b538      	push	{r3, r4, r5, lr}
 80040ae:	4c06      	ldr	r4, [pc, #24]	; (80040c8 <_close_r+0x1c>)
 80040b0:	2300      	movs	r3, #0
 80040b2:	4605      	mov	r5, r0
 80040b4:	4608      	mov	r0, r1
 80040b6:	6023      	str	r3, [r4, #0]
 80040b8:	f7fc fdbb 	bl	8000c32 <_close>
 80040bc:	1c43      	adds	r3, r0, #1
 80040be:	d102      	bne.n	80040c6 <_close_r+0x1a>
 80040c0:	6823      	ldr	r3, [r4, #0]
 80040c2:	b103      	cbz	r3, 80040c6 <_close_r+0x1a>
 80040c4:	602b      	str	r3, [r5, #0]
 80040c6:	bd38      	pop	{r3, r4, r5, pc}
 80040c8:	200008a0 	.word	0x200008a0

080040cc <__sflush_r>:
 80040cc:	898a      	ldrh	r2, [r1, #12]
 80040ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040d2:	4605      	mov	r5, r0
 80040d4:	0710      	lsls	r0, r2, #28
 80040d6:	460c      	mov	r4, r1
 80040d8:	d458      	bmi.n	800418c <__sflush_r+0xc0>
 80040da:	684b      	ldr	r3, [r1, #4]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	dc05      	bgt.n	80040ec <__sflush_r+0x20>
 80040e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	dc02      	bgt.n	80040ec <__sflush_r+0x20>
 80040e6:	2000      	movs	r0, #0
 80040e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80040ee:	2e00      	cmp	r6, #0
 80040f0:	d0f9      	beq.n	80040e6 <__sflush_r+0x1a>
 80040f2:	2300      	movs	r3, #0
 80040f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80040f8:	682f      	ldr	r7, [r5, #0]
 80040fa:	6a21      	ldr	r1, [r4, #32]
 80040fc:	602b      	str	r3, [r5, #0]
 80040fe:	d032      	beq.n	8004166 <__sflush_r+0x9a>
 8004100:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004102:	89a3      	ldrh	r3, [r4, #12]
 8004104:	075a      	lsls	r2, r3, #29
 8004106:	d505      	bpl.n	8004114 <__sflush_r+0x48>
 8004108:	6863      	ldr	r3, [r4, #4]
 800410a:	1ac0      	subs	r0, r0, r3
 800410c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800410e:	b10b      	cbz	r3, 8004114 <__sflush_r+0x48>
 8004110:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004112:	1ac0      	subs	r0, r0, r3
 8004114:	2300      	movs	r3, #0
 8004116:	4602      	mov	r2, r0
 8004118:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800411a:	6a21      	ldr	r1, [r4, #32]
 800411c:	4628      	mov	r0, r5
 800411e:	47b0      	blx	r6
 8004120:	1c43      	adds	r3, r0, #1
 8004122:	89a3      	ldrh	r3, [r4, #12]
 8004124:	d106      	bne.n	8004134 <__sflush_r+0x68>
 8004126:	6829      	ldr	r1, [r5, #0]
 8004128:	291d      	cmp	r1, #29
 800412a:	d848      	bhi.n	80041be <__sflush_r+0xf2>
 800412c:	4a29      	ldr	r2, [pc, #164]	; (80041d4 <__sflush_r+0x108>)
 800412e:	40ca      	lsrs	r2, r1
 8004130:	07d6      	lsls	r6, r2, #31
 8004132:	d544      	bpl.n	80041be <__sflush_r+0xf2>
 8004134:	2200      	movs	r2, #0
 8004136:	6062      	str	r2, [r4, #4]
 8004138:	04d9      	lsls	r1, r3, #19
 800413a:	6922      	ldr	r2, [r4, #16]
 800413c:	6022      	str	r2, [r4, #0]
 800413e:	d504      	bpl.n	800414a <__sflush_r+0x7e>
 8004140:	1c42      	adds	r2, r0, #1
 8004142:	d101      	bne.n	8004148 <__sflush_r+0x7c>
 8004144:	682b      	ldr	r3, [r5, #0]
 8004146:	b903      	cbnz	r3, 800414a <__sflush_r+0x7e>
 8004148:	6560      	str	r0, [r4, #84]	; 0x54
 800414a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800414c:	602f      	str	r7, [r5, #0]
 800414e:	2900      	cmp	r1, #0
 8004150:	d0c9      	beq.n	80040e6 <__sflush_r+0x1a>
 8004152:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004156:	4299      	cmp	r1, r3
 8004158:	d002      	beq.n	8004160 <__sflush_r+0x94>
 800415a:	4628      	mov	r0, r5
 800415c:	f7ff fa2c 	bl	80035b8 <_free_r>
 8004160:	2000      	movs	r0, #0
 8004162:	6360      	str	r0, [r4, #52]	; 0x34
 8004164:	e7c0      	b.n	80040e8 <__sflush_r+0x1c>
 8004166:	2301      	movs	r3, #1
 8004168:	4628      	mov	r0, r5
 800416a:	47b0      	blx	r6
 800416c:	1c41      	adds	r1, r0, #1
 800416e:	d1c8      	bne.n	8004102 <__sflush_r+0x36>
 8004170:	682b      	ldr	r3, [r5, #0]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d0c5      	beq.n	8004102 <__sflush_r+0x36>
 8004176:	2b1d      	cmp	r3, #29
 8004178:	d001      	beq.n	800417e <__sflush_r+0xb2>
 800417a:	2b16      	cmp	r3, #22
 800417c:	d101      	bne.n	8004182 <__sflush_r+0xb6>
 800417e:	602f      	str	r7, [r5, #0]
 8004180:	e7b1      	b.n	80040e6 <__sflush_r+0x1a>
 8004182:	89a3      	ldrh	r3, [r4, #12]
 8004184:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004188:	81a3      	strh	r3, [r4, #12]
 800418a:	e7ad      	b.n	80040e8 <__sflush_r+0x1c>
 800418c:	690f      	ldr	r7, [r1, #16]
 800418e:	2f00      	cmp	r7, #0
 8004190:	d0a9      	beq.n	80040e6 <__sflush_r+0x1a>
 8004192:	0793      	lsls	r3, r2, #30
 8004194:	680e      	ldr	r6, [r1, #0]
 8004196:	bf08      	it	eq
 8004198:	694b      	ldreq	r3, [r1, #20]
 800419a:	600f      	str	r7, [r1, #0]
 800419c:	bf18      	it	ne
 800419e:	2300      	movne	r3, #0
 80041a0:	eba6 0807 	sub.w	r8, r6, r7
 80041a4:	608b      	str	r3, [r1, #8]
 80041a6:	f1b8 0f00 	cmp.w	r8, #0
 80041aa:	dd9c      	ble.n	80040e6 <__sflush_r+0x1a>
 80041ac:	4643      	mov	r3, r8
 80041ae:	463a      	mov	r2, r7
 80041b0:	6a21      	ldr	r1, [r4, #32]
 80041b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80041b4:	4628      	mov	r0, r5
 80041b6:	47b0      	blx	r6
 80041b8:	2800      	cmp	r0, #0
 80041ba:	dc06      	bgt.n	80041ca <__sflush_r+0xfe>
 80041bc:	89a3      	ldrh	r3, [r4, #12]
 80041be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041c2:	81a3      	strh	r3, [r4, #12]
 80041c4:	f04f 30ff 	mov.w	r0, #4294967295
 80041c8:	e78e      	b.n	80040e8 <__sflush_r+0x1c>
 80041ca:	4407      	add	r7, r0
 80041cc:	eba8 0800 	sub.w	r8, r8, r0
 80041d0:	e7e9      	b.n	80041a6 <__sflush_r+0xda>
 80041d2:	bf00      	nop
 80041d4:	20400001 	.word	0x20400001

080041d8 <_fflush_r>:
 80041d8:	b538      	push	{r3, r4, r5, lr}
 80041da:	690b      	ldr	r3, [r1, #16]
 80041dc:	4605      	mov	r5, r0
 80041de:	460c      	mov	r4, r1
 80041e0:	b1db      	cbz	r3, 800421a <_fflush_r+0x42>
 80041e2:	b118      	cbz	r0, 80041ec <_fflush_r+0x14>
 80041e4:	6983      	ldr	r3, [r0, #24]
 80041e6:	b90b      	cbnz	r3, 80041ec <_fflush_r+0x14>
 80041e8:	f7ff faf6 	bl	80037d8 <__sinit>
 80041ec:	4b0c      	ldr	r3, [pc, #48]	; (8004220 <_fflush_r+0x48>)
 80041ee:	429c      	cmp	r4, r3
 80041f0:	d109      	bne.n	8004206 <_fflush_r+0x2e>
 80041f2:	686c      	ldr	r4, [r5, #4]
 80041f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041f8:	b17b      	cbz	r3, 800421a <_fflush_r+0x42>
 80041fa:	4621      	mov	r1, r4
 80041fc:	4628      	mov	r0, r5
 80041fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004202:	f7ff bf63 	b.w	80040cc <__sflush_r>
 8004206:	4b07      	ldr	r3, [pc, #28]	; (8004224 <_fflush_r+0x4c>)
 8004208:	429c      	cmp	r4, r3
 800420a:	d101      	bne.n	8004210 <_fflush_r+0x38>
 800420c:	68ac      	ldr	r4, [r5, #8]
 800420e:	e7f1      	b.n	80041f4 <_fflush_r+0x1c>
 8004210:	4b05      	ldr	r3, [pc, #20]	; (8004228 <_fflush_r+0x50>)
 8004212:	429c      	cmp	r4, r3
 8004214:	bf08      	it	eq
 8004216:	68ec      	ldreq	r4, [r5, #12]
 8004218:	e7ec      	b.n	80041f4 <_fflush_r+0x1c>
 800421a:	2000      	movs	r0, #0
 800421c:	bd38      	pop	{r3, r4, r5, pc}
 800421e:	bf00      	nop
 8004220:	080043dc 	.word	0x080043dc
 8004224:	080043fc 	.word	0x080043fc
 8004228:	080043bc 	.word	0x080043bc

0800422c <_lseek_r>:
 800422c:	b538      	push	{r3, r4, r5, lr}
 800422e:	4c07      	ldr	r4, [pc, #28]	; (800424c <_lseek_r+0x20>)
 8004230:	4605      	mov	r5, r0
 8004232:	4608      	mov	r0, r1
 8004234:	4611      	mov	r1, r2
 8004236:	2200      	movs	r2, #0
 8004238:	6022      	str	r2, [r4, #0]
 800423a:	461a      	mov	r2, r3
 800423c:	f7fc fd20 	bl	8000c80 <_lseek>
 8004240:	1c43      	adds	r3, r0, #1
 8004242:	d102      	bne.n	800424a <_lseek_r+0x1e>
 8004244:	6823      	ldr	r3, [r4, #0]
 8004246:	b103      	cbz	r3, 800424a <_lseek_r+0x1e>
 8004248:	602b      	str	r3, [r5, #0]
 800424a:	bd38      	pop	{r3, r4, r5, pc}
 800424c:	200008a0 	.word	0x200008a0

08004250 <__swhatbuf_r>:
 8004250:	b570      	push	{r4, r5, r6, lr}
 8004252:	460e      	mov	r6, r1
 8004254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004258:	2900      	cmp	r1, #0
 800425a:	b096      	sub	sp, #88	; 0x58
 800425c:	4614      	mov	r4, r2
 800425e:	461d      	mov	r5, r3
 8004260:	da07      	bge.n	8004272 <__swhatbuf_r+0x22>
 8004262:	2300      	movs	r3, #0
 8004264:	602b      	str	r3, [r5, #0]
 8004266:	89b3      	ldrh	r3, [r6, #12]
 8004268:	061a      	lsls	r2, r3, #24
 800426a:	d410      	bmi.n	800428e <__swhatbuf_r+0x3e>
 800426c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004270:	e00e      	b.n	8004290 <__swhatbuf_r+0x40>
 8004272:	466a      	mov	r2, sp
 8004274:	f000 f862 	bl	800433c <_fstat_r>
 8004278:	2800      	cmp	r0, #0
 800427a:	dbf2      	blt.n	8004262 <__swhatbuf_r+0x12>
 800427c:	9a01      	ldr	r2, [sp, #4]
 800427e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004282:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004286:	425a      	negs	r2, r3
 8004288:	415a      	adcs	r2, r3
 800428a:	602a      	str	r2, [r5, #0]
 800428c:	e7ee      	b.n	800426c <__swhatbuf_r+0x1c>
 800428e:	2340      	movs	r3, #64	; 0x40
 8004290:	2000      	movs	r0, #0
 8004292:	6023      	str	r3, [r4, #0]
 8004294:	b016      	add	sp, #88	; 0x58
 8004296:	bd70      	pop	{r4, r5, r6, pc}

08004298 <__smakebuf_r>:
 8004298:	898b      	ldrh	r3, [r1, #12]
 800429a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800429c:	079d      	lsls	r5, r3, #30
 800429e:	4606      	mov	r6, r0
 80042a0:	460c      	mov	r4, r1
 80042a2:	d507      	bpl.n	80042b4 <__smakebuf_r+0x1c>
 80042a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80042a8:	6023      	str	r3, [r4, #0]
 80042aa:	6123      	str	r3, [r4, #16]
 80042ac:	2301      	movs	r3, #1
 80042ae:	6163      	str	r3, [r4, #20]
 80042b0:	b002      	add	sp, #8
 80042b2:	bd70      	pop	{r4, r5, r6, pc}
 80042b4:	ab01      	add	r3, sp, #4
 80042b6:	466a      	mov	r2, sp
 80042b8:	f7ff ffca 	bl	8004250 <__swhatbuf_r>
 80042bc:	9900      	ldr	r1, [sp, #0]
 80042be:	4605      	mov	r5, r0
 80042c0:	4630      	mov	r0, r6
 80042c2:	f7ff f9c7 	bl	8003654 <_malloc_r>
 80042c6:	b948      	cbnz	r0, 80042dc <__smakebuf_r+0x44>
 80042c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042cc:	059a      	lsls	r2, r3, #22
 80042ce:	d4ef      	bmi.n	80042b0 <__smakebuf_r+0x18>
 80042d0:	f023 0303 	bic.w	r3, r3, #3
 80042d4:	f043 0302 	orr.w	r3, r3, #2
 80042d8:	81a3      	strh	r3, [r4, #12]
 80042da:	e7e3      	b.n	80042a4 <__smakebuf_r+0xc>
 80042dc:	4b0d      	ldr	r3, [pc, #52]	; (8004314 <__smakebuf_r+0x7c>)
 80042de:	62b3      	str	r3, [r6, #40]	; 0x28
 80042e0:	89a3      	ldrh	r3, [r4, #12]
 80042e2:	6020      	str	r0, [r4, #0]
 80042e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042e8:	81a3      	strh	r3, [r4, #12]
 80042ea:	9b00      	ldr	r3, [sp, #0]
 80042ec:	6163      	str	r3, [r4, #20]
 80042ee:	9b01      	ldr	r3, [sp, #4]
 80042f0:	6120      	str	r0, [r4, #16]
 80042f2:	b15b      	cbz	r3, 800430c <__smakebuf_r+0x74>
 80042f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80042f8:	4630      	mov	r0, r6
 80042fa:	f000 f831 	bl	8004360 <_isatty_r>
 80042fe:	b128      	cbz	r0, 800430c <__smakebuf_r+0x74>
 8004300:	89a3      	ldrh	r3, [r4, #12]
 8004302:	f023 0303 	bic.w	r3, r3, #3
 8004306:	f043 0301 	orr.w	r3, r3, #1
 800430a:	81a3      	strh	r3, [r4, #12]
 800430c:	89a3      	ldrh	r3, [r4, #12]
 800430e:	431d      	orrs	r5, r3
 8004310:	81a5      	strh	r5, [r4, #12]
 8004312:	e7cd      	b.n	80042b0 <__smakebuf_r+0x18>
 8004314:	080037a1 	.word	0x080037a1

08004318 <_read_r>:
 8004318:	b538      	push	{r3, r4, r5, lr}
 800431a:	4c07      	ldr	r4, [pc, #28]	; (8004338 <_read_r+0x20>)
 800431c:	4605      	mov	r5, r0
 800431e:	4608      	mov	r0, r1
 8004320:	4611      	mov	r1, r2
 8004322:	2200      	movs	r2, #0
 8004324:	6022      	str	r2, [r4, #0]
 8004326:	461a      	mov	r2, r3
 8004328:	f7fc fc4a 	bl	8000bc0 <_read>
 800432c:	1c43      	adds	r3, r0, #1
 800432e:	d102      	bne.n	8004336 <_read_r+0x1e>
 8004330:	6823      	ldr	r3, [r4, #0]
 8004332:	b103      	cbz	r3, 8004336 <_read_r+0x1e>
 8004334:	602b      	str	r3, [r5, #0]
 8004336:	bd38      	pop	{r3, r4, r5, pc}
 8004338:	200008a0 	.word	0x200008a0

0800433c <_fstat_r>:
 800433c:	b538      	push	{r3, r4, r5, lr}
 800433e:	4c07      	ldr	r4, [pc, #28]	; (800435c <_fstat_r+0x20>)
 8004340:	2300      	movs	r3, #0
 8004342:	4605      	mov	r5, r0
 8004344:	4608      	mov	r0, r1
 8004346:	4611      	mov	r1, r2
 8004348:	6023      	str	r3, [r4, #0]
 800434a:	f7fc fc7e 	bl	8000c4a <_fstat>
 800434e:	1c43      	adds	r3, r0, #1
 8004350:	d102      	bne.n	8004358 <_fstat_r+0x1c>
 8004352:	6823      	ldr	r3, [r4, #0]
 8004354:	b103      	cbz	r3, 8004358 <_fstat_r+0x1c>
 8004356:	602b      	str	r3, [r5, #0]
 8004358:	bd38      	pop	{r3, r4, r5, pc}
 800435a:	bf00      	nop
 800435c:	200008a0 	.word	0x200008a0

08004360 <_isatty_r>:
 8004360:	b538      	push	{r3, r4, r5, lr}
 8004362:	4c06      	ldr	r4, [pc, #24]	; (800437c <_isatty_r+0x1c>)
 8004364:	2300      	movs	r3, #0
 8004366:	4605      	mov	r5, r0
 8004368:	4608      	mov	r0, r1
 800436a:	6023      	str	r3, [r4, #0]
 800436c:	f7fc fc7d 	bl	8000c6a <_isatty>
 8004370:	1c43      	adds	r3, r0, #1
 8004372:	d102      	bne.n	800437a <_isatty_r+0x1a>
 8004374:	6823      	ldr	r3, [r4, #0]
 8004376:	b103      	cbz	r3, 800437a <_isatty_r+0x1a>
 8004378:	602b      	str	r3, [r5, #0]
 800437a:	bd38      	pop	{r3, r4, r5, pc}
 800437c:	200008a0 	.word	0x200008a0

08004380 <_init>:
 8004380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004382:	bf00      	nop
 8004384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004386:	bc08      	pop	{r3}
 8004388:	469e      	mov	lr, r3
 800438a:	4770      	bx	lr

0800438c <_fini>:
 800438c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800438e:	bf00      	nop
 8004390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004392:	bc08      	pop	{r3}
 8004394:	469e      	mov	lr, r3
 8004396:	4770      	bx	lr
