<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu_kgp_risc.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="KGPRISC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="KGPRISC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="KGPRISC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="KGPRISC.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="KGPRISC.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="KGPRISC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="KGPRISC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="KGPRISC.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="KGPRISC_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="KGPRISC_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="KGPRISC_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_increment_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PC_increment_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="main_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1667991940" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1667991940">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1667991940" xil_pn:in_ck="8677401357827343295" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1667991940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../src/adder.v"/>
      <outfile xil_pn:name="../src/alu.v"/>
      <outfile xil_pn:name="../src/branch_jmp.v"/>
      <outfile xil_pn:name="../src/cla_16_bit.v"/>
      <outfile xil_pn:name="../src/cla_4_bit.v"/>
      <outfile xil_pn:name="../src/control_unit.v"/>
      <outfile xil_pn:name="../src/datapath.v"/>
      <outfile xil_pn:name="../src/dff.v"/>
      <outfile xil_pn:name="../src/ins_decode.v"/>
      <outfile xil_pn:name="../src/lcu.v"/>
      <outfile xil_pn:name="../src/main.v"/>
      <outfile xil_pn:name="../src/main_tb.v"/>
      <outfile xil_pn:name="../src/mux21_32b.v"/>
      <outfile xil_pn:name="../src/mux31_32b.v"/>
      <outfile xil_pn:name="../src/mux31_5b.v"/>
      <outfile xil_pn:name="../src/mux_1b_2_1.v"/>
      <outfile xil_pn:name="../src/pc_jmp.v"/>
      <outfile xil_pn:name="../src/program_cnt.v"/>
      <outfile xil_pn:name="../src/program_cnt_adder.v"/>
      <outfile xil_pn:name="../src/register_file.v"/>
      <outfile xil_pn:name="../src/shifter.v"/>
      <outfile xil_pn:name="../src/sign_extend.v"/>
    </transform>
    <transform xil_pn:end_ts="1667992412" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8776172392002692783" xil_pn:start_ts="1667992412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667992412" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7613951226549626103" xil_pn:start_ts="1667992412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667991940" xil_pn:in_ck="-5253205342709076714" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8749439079169368946" xil_pn:start_ts="1667991940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/bram_data_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bram_data_mem.v"/>
      <outfile xil_pn:name="ipcore_dir/bram_instr_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bram_instr_mem.v"/>
    </transform>
    <transform xil_pn:end_ts="1667991940" xil_pn:in_ck="-4332082991264693299" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1667991940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../src/adder.v"/>
      <outfile xil_pn:name="../src/alu.v"/>
      <outfile xil_pn:name="../src/branch_jmp.v"/>
      <outfile xil_pn:name="../src/cla_16_bit.v"/>
      <outfile xil_pn:name="../src/cla_4_bit.v"/>
      <outfile xil_pn:name="../src/control_unit.v"/>
      <outfile xil_pn:name="../src/datapath.v"/>
      <outfile xil_pn:name="../src/dff.v"/>
      <outfile xil_pn:name="../src/ins_decode.v"/>
      <outfile xil_pn:name="../src/lcu.v"/>
      <outfile xil_pn:name="../src/main.v"/>
      <outfile xil_pn:name="../src/main_tb.v"/>
      <outfile xil_pn:name="../src/mux21_32b.v"/>
      <outfile xil_pn:name="../src/mux31_32b.v"/>
      <outfile xil_pn:name="../src/mux31_5b.v"/>
      <outfile xil_pn:name="../src/mux_1b_2_1.v"/>
      <outfile xil_pn:name="../src/pc_jmp.v"/>
      <outfile xil_pn:name="../src/program_cnt.v"/>
      <outfile xil_pn:name="../src/program_cnt_adder.v"/>
      <outfile xil_pn:name="../src/register_file.v"/>
      <outfile xil_pn:name="../src/shifter.v"/>
      <outfile xil_pn:name="../src/sign_extend.v"/>
      <outfile xil_pn:name="ipcore_dir/bram_data_mem.v"/>
      <outfile xil_pn:name="ipcore_dir/bram_instr_mem.v"/>
    </transform>
    <transform xil_pn:end_ts="1667992415" xil_pn:in_ck="-4332082991264693299" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6689422702536231134" xil_pn:start_ts="1667992412">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667992391" xil_pn:in_ck="2630075099360494973" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7360562209871841595" xil_pn:start_ts="1667992390">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="PC_increment_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1667990153" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1667990153">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1667990984" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3127352667753435020" xil_pn:start_ts="1667990984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667990985" xil_pn:in_ck="-5253205342709076714" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8749439079169368946" xil_pn:start_ts="1667990984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/bram_data_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bram_data_mem.v"/>
      <outfile xil_pn:name="ipcore_dir/bram_instr_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bram_instr_mem.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667990985" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2991528000540350020" xil_pn:start_ts="1667990985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667990153" xil_pn:in_ck="4141558744229762292" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1667990153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667990985" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7096887827109724412" xil_pn:start_ts="1667990985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667992462" xil_pn:in_ck="7809535352694573741" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-4105187674573947866" xil_pn:start_ts="1667992431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="main.lso"/>
      <outfile xil_pn:name="main.ngc"/>
      <outfile xil_pn:name="main.ngr"/>
      <outfile xil_pn:name="main.prj"/>
      <outfile xil_pn:name="main.stx"/>
      <outfile xil_pn:name="main.syr"/>
      <outfile xil_pn:name="main.xst"/>
      <outfile xil_pn:name="main_tb_beh.prj"/>
      <outfile xil_pn:name="main_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
