{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 17:38:18 2020 " "Info: Processing started: Mon Dec 14 17:38:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Verilog_Final -c Verilog_Final " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Verilog_Final -c Verilog_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Verilog_Final.v(101) " "Warning (10229): Verilog HDL Expression warning at Verilog_Final.v(101): truncated literal to match 16 bits" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog_Final.v(31) " "Warning (10268): Verilog HDL information at Verilog_Final.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_Final.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Verilog_Final.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog_Final " "Info: Found entity 1: Verilog_Final" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Verilog_Final " "Info: Elaborating entity \"Verilog_Final\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_counter Verilog_Final.v(6) " "Warning (10036): Verilog HDL or VHDL warning at Verilog_Final.v(6): object \"delay_counter\" assigned a value but never read" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(69) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(69): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Verilog_Final.v(111) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(111): truncated value with size 32 to match size of target (2)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Verilog_Final.v(115) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(115): truncated value with size 32 to match size of target (2)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog_Final.v(119) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(119): truncated value with size 32 to match size of target (10)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(135) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(135): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Verilog_Final.v(163) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(163): truncated value with size 32 to match size of target (16)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(171) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(171): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(174) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(174): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Verilog_Final.v(180) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(180): truncated value with size 32 to match size of target (16)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Verilog_Final.v(184) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(184): truncated value with size 32 to match size of target (16)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog_Final.v(192) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(192): truncated value with size 32 to match size of target (10)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Verilog_Final.v(193) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(193): truncated value with size 32 to match size of target (16)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "screen_state Verilog_Final.v(244) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(244): variable \"screen_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "game_mode Verilog_Final.v(264) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(264): variable \"game_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(246) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(246): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(449) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(449): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 449 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(450) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(450): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 450 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(451) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(451): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 451 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(452) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(452): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 452 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(453) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(453): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 453 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(459) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(459): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 459 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(460) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(460): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 460 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(461) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(461): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 461 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(462) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(462): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 462 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(463) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(463): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 463 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(469) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(469): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 469 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(470) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(470): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 470 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(471) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(471): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 471 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(472) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(472): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 472 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(473) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(473): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 473 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(479) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(479): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 479 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(480) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(480): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 480 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(481) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(481): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 481 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(482) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(482): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 482 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(483) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(483): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 483 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(489) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(489): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 489 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(490) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(490): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 490 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(491) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(491): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 491 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(492) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(492): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 492 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(493) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(493): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 493 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(499) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(499): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 499 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(500) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(500): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 500 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(501) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(501): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 501 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(502) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(502): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 502 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(503) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(503): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 503 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "za_warudo Verilog_Final.v(507) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(507): variable \"za_warudo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 507 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "za_warudo_cc Verilog_Final.v(544) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(544): variable \"za_warudo_cc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 544 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(415) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(415): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 415 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(622) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(622): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 622 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(680) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(680): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 680 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Verilog_Final.v(737) " "Warning (10270): Verilog HDL Case Statement warning at Verilog_Final.v(737): incomplete case statement has no default case item" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 737 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(737) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(737): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 737 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(244) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(244): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "screen_col Verilog_Final.v(241) " "Warning (10240): Verilog HDL Always Construct warning at Verilog_Final.v(241): inferring latch(es) for variable \"screen_col\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[0\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[0\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[1\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[1\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[2\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[2\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[3\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[3\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[4\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[4\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[5\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[5\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[6\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[6\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[7\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[7\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[8\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[8\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[9\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[9\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[10\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[10\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[11\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[11\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[12\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[12\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[13\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[13\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[14\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[14\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[15\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[15\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[16\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[16\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[17\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[17\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[18\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[18\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[19\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[19\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[20\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[20\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[21\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[21\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[22\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[22\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[23\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[23\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[24\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[24\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[25\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[25\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[26\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[26\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[27\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[27\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[28\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[28\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[29\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[29\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[30\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[30\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[31\] Verilog_Final.v(241) " "Info (10041): Inferred latch for \"screen_col\[31\]\" at Verilog_Final.v(241)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "LFSR_5bit.v 1 1 " "Warning: Using design file LFSR_5bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_5bit " "Info: Found entity 1: LFSR_5bit" {  } { { "LFSR_5bit.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/LFSR_5bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_5bit LFSR_5bit:M1 " "Info: Elaborating entity \"LFSR_5bit\" for hierarchy \"LFSR_5bit:M1\"" {  } { { "Verilog_Final.v" "M1" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[0\]\$latch " "Warning: Latch screen_col\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[1\]\$latch " "Warning: Latch screen_col\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[2\]\$latch " "Warning: Latch screen_col\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[3\]\$latch " "Warning: Latch screen_col\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[4\]\$latch " "Warning: Latch screen_col\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[5\]\$latch " "Warning: Latch screen_col\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[6\]\$latch " "Warning: Latch screen_col\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[7\]\$latch " "Warning: Latch screen_col\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[8\]\$latch " "Warning: Latch screen_col\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[9\]\$latch " "Warning: Latch screen_col\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[10\]\$latch " "Warning: Latch screen_col\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[11\]\$latch " "Warning: Latch screen_col\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[12\]\$latch " "Warning: Latch screen_col\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[13\]\$latch " "Warning: Latch screen_col\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[14\]\$latch " "Warning: Latch screen_col\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[15\]\$latch " "Warning: Latch screen_col\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[16\]\$latch " "Warning: Latch screen_col\[16\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[17\]\$latch " "Warning: Latch screen_col\[17\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[18\]\$latch " "Warning: Latch screen_col\[18\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[19\]\$latch " "Warning: Latch screen_col\[19\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[20\]\$latch " "Warning: Latch screen_col\[20\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[21\]\$latch " "Warning: Latch screen_col\[21\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[22\]\$latch " "Warning: Latch screen_col\[22\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[23\]\$latch " "Warning: Latch screen_col\[23\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[24\]\$latch " "Warning: Latch screen_col\[24\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[25\]\$latch " "Warning: Latch screen_col\[25\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[26\]\$latch " "Warning: Latch screen_col\[26\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[27\]\$latch " "Warning: Latch screen_col\[27\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[28\]\$latch " "Warning: Latch screen_col\[28\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[29\]\$latch " "Warning: Latch screen_col\[29\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[30\]\$latch " "Warning: Latch screen_col\[30\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[31\]\$latch " "Warning: Latch screen_col\[31\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "out_state\[3\] GND " "Warning (13410): Pin \"out_state\[3\]\" is stuck at GND" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "screen_state~613 " "Info: Register \"screen_state~613\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "screen_state~614 " "Info: Register \"screen_state~614\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "screen_state~615 " "Info: Register \"screen_state~615\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "screen_state~616 " "Info: Register \"screen_state~616\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_state~655 " "Info: Register \"LCD_state~655\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_state~656 " "Info: Register \"LCD_state~656\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_state~657 " "Info: Register \"LCD_state~657\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_state~658 " "Info: Register \"LCD_state~658\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.map.smsg " "Info: Generated suppressed messages file C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3673 " "Info: Implemented 3673 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3613 " "Info: Implemented 3613 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 17:39:17 2020 " "Info: Processing ended: Mon Dec 14 17:39:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Info: Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Info: Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 17:39:18 2020 " "Info: Processing started: Mon Dec 14 17:39:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Verilog_Final EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"Verilog_Final\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 60 " "Warning: No exact pin location assignment(s) for 4 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_state\[0\] " "Info: Pin out_state\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_state[0] } } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_state[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_state\[1\] " "Info: Pin out_state\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_state[1] } } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_state[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_state\[2\] " "Info: Pin out_state\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_state[2] } } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_state[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_state\[3\] " "Info: Pin out_state\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_state[3] } } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_state[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 28 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 28" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Selector503~2 Global clock " "Info: Automatically promoted signal \"Selector503~2\" to use Global clock" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "Info: I/O standards used: 3.3-V LVCMOS." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 37 7 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 9 39 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 36 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register knife\[2\]\[1\] register LCD_state.0100 -23.186 ns " "Info: Slack time is -23.186 ns between source register \"knife\[2\]\[1\]\" and destination register \"LCD_state.0100\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.739 ns + Largest register register " "Info: + Largest register to register requirement is 0.739 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.931 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns LCD_state.0100 2 REG Unassigned 11 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 11; REG Node = 'LCD_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { clk LCD_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.931 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns LCD_state.0100 2 REG Unassigned 11 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 11; REG Node = 'LCD_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { clk LCD_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.931 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns knife\[2\]\[1\] 2 REG Unassigned 25 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 25; REG Node = 'knife\[2\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { clk knife[2][1] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.931 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns knife\[2\]\[1\] 2 REG Unassigned 25 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 25; REG Node = 'knife\[2\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { clk knife[2][1] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.925 ns - Longest register register " "Info: - Longest register to register delay is 23.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns knife\[2\]\[1\] 1 REG Unassigned 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 25; REG Node = 'knife\[2\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { knife[2][1] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.114 ns) 0.729 ns Equal138~4 2 COMB Unassigned 2 " "Info: 2: + IC(0.615 ns) + CELL(0.114 ns) = 0.729 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Equal138~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { knife[2][1] Equal138~4 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 780 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 1.382 ns Equal16~0 3 COMB Unassigned 4 " "Info: 3: + IC(0.063 ns) + CELL(0.590 ns) = 1.382 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'Equal16~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Equal138~4 Equal16~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.292 ns) 3.423 ns Equal137~1 4 COMB Unassigned 4 " "Info: 4: + IC(1.749 ns) + CELL(0.292 ns) = 3.423 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'Equal137~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { Equal16~0 Equal137~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 777 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 4.076 ns knife~2408 5 COMB Unassigned 11 " "Info: 5: + IC(0.063 ns) + CELL(0.590 ns) = 4.076 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'knife~2408'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Equal137~1 knife~2408 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 4.729 ns knife~2440 6 COMB Unassigned 7 " "Info: 6: + IC(0.539 ns) + CELL(0.114 ns) = 4.729 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'knife~2440'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { knife~2408 knife~2440 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.467 ns) + CELL(0.114 ns) 7.310 ns Equal38~0 7 COMB Unassigned 7 " "Info: 7: + IC(2.467 ns) + CELL(0.114 ns) = 7.310 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'Equal38~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { knife~2440 Equal38~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 7.963 ns knife~2443 8 COMB Unassigned 4 " "Info: 8: + IC(0.539 ns) + CELL(0.114 ns) = 7.963 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'knife~2443'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Equal38~0 knife~2443 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 8.855 ns screen_state~944 9 COMB Unassigned 1 " "Info: 9: + IC(0.778 ns) + CELL(0.114 ns) = 8.855 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'screen_state~944'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { knife~2443 screen_state~944 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 9.508 ns screen_state~727 10 COMB Unassigned 2 " "Info: 10: + IC(0.063 ns) + CELL(0.590 ns) = 9.508 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'screen_state~727'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_state~944 screen_state~727 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 10.161 ns screen_state~728 11 COMB Unassigned 1 " "Info: 11: + IC(0.063 ns) + CELL(0.590 ns) = 10.161 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'screen_state~728'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_state~727 screen_state~728 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 10.814 ns screen_state~733 12 COMB Unassigned 2 " "Info: 12: + IC(0.211 ns) + CELL(0.442 ns) = 10.814 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'screen_state~733'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_state~728 screen_state~733 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.590 ns) 12.958 ns screen_state~736 13 COMB Unassigned 2 " "Info: 13: + IC(1.554 ns) + CELL(0.590 ns) = 12.958 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'screen_state~736'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { screen_state~733 screen_state~736 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 13.611 ns Selector404~23 14 COMB Unassigned 1 " "Info: 14: + IC(0.361 ns) + CELL(0.292 ns) = 13.611 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector404~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_state~736 Selector404~23 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 14.264 ns Selector404~24 15 COMB Unassigned 1 " "Info: 15: + IC(0.063 ns) + CELL(0.590 ns) = 14.264 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector404~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~23 Selector404~24 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 14.917 ns Selector404~25 16 COMB Unassigned 1 " "Info: 16: + IC(0.063 ns) + CELL(0.590 ns) = 14.917 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector404~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~24 Selector404~25 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 15.570 ns Selector404~26 17 COMB Unassigned 1 " "Info: 17: + IC(0.063 ns) + CELL(0.590 ns) = 15.570 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector404~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~25 Selector404~26 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 16.223 ns Selector404~27 18 COMB Unassigned 1 " "Info: 18: + IC(0.063 ns) + CELL(0.590 ns) = 16.223 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector404~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~26 Selector404~27 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.590 ns) 17.493 ns Selector404~28 19 COMB Unassigned 1 " "Info: 19: + IC(0.680 ns) + CELL(0.590 ns) = 17.493 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector404~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Selector404~27 Selector404~28 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 18.146 ns Selector404~29 20 COMB Unassigned 1 " "Info: 20: + IC(0.063 ns) + CELL(0.590 ns) = 18.146 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector404~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~28 Selector404~29 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 18.799 ns Selector404~30 21 COMB Unassigned 1 " "Info: 21: + IC(0.063 ns) + CELL(0.590 ns) = 18.799 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector404~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~29 Selector404~30 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 19.452 ns Selector404~31 22 COMB Unassigned 1 " "Info: 22: + IC(0.063 ns) + CELL(0.590 ns) = 19.452 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector404~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~30 Selector404~31 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 20.105 ns Selector404~32 23 COMB Unassigned 2 " "Info: 23: + IC(0.063 ns) + CELL(0.590 ns) = 20.105 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Selector404~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~31 Selector404~32 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 20.758 ns Selector404~33 24 COMB Unassigned 1 " "Info: 24: + IC(0.063 ns) + CELL(0.590 ns) = 20.758 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector404~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~32 Selector404~33 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 21.411 ns Selector404~34 25 COMB Unassigned 1 " "Info: 25: + IC(0.063 ns) + CELL(0.590 ns) = 21.411 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector404~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~33 Selector404~34 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 22.064 ns Selector404~37 26 COMB Unassigned 5 " "Info: 26: + IC(0.361 ns) + CELL(0.292 ns) = 22.064 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'Selector404~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~34 Selector404~37 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.309 ns) 23.925 ns LCD_state.0100 27 REG Unassigned 11 " "Info: 27: + IC(1.552 ns) + CELL(0.309 ns) = 23.925 ns; Loc. = Unassigned; Fanout = 11; REG Node = 'LCD_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { Selector404~37 LCD_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.637 ns ( 48.64 % ) " "Info: Total cell delay = 11.637 ns ( 48.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.288 ns ( 51.36 % ) " "Info: Total interconnect delay = 12.288 ns ( 51.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.925 ns" { knife[2][1] Equal138~4 Equal16~0 Equal137~1 knife~2408 knife~2440 Equal38~0 knife~2443 screen_state~944 screen_state~727 screen_state~728 screen_state~733 screen_state~736 Selector404~23 Selector404~24 Selector404~25 Selector404~26 Selector404~27 Selector404~28 Selector404~29 Selector404~30 Selector404~31 Selector404~32 Selector404~33 Selector404~34 Selector404~37 LCD_state.0100 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.925 ns" { knife[2][1] Equal138~4 Equal16~0 Equal137~1 knife~2408 knife~2440 Equal38~0 knife~2443 screen_state~944 screen_state~727 screen_state~728 screen_state~733 screen_state~736 Selector404~23 Selector404~24 Selector404~25 Selector404~26 Selector404~27 Selector404~28 Selector404~29 Selector404~30 Selector404~31 Selector404~32 Selector404~33 Selector404~34 Selector404~37 LCD_state.0100 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "23.925 ns register register " "Info: Estimated most critical path is register to register delay of 23.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns knife\[2\]\[1\] 1 REG LAB_X23_Y20 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X23_Y20; Fanout = 25; REG Node = 'knife\[2\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { knife[2][1] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.114 ns) 0.729 ns Equal138~4 2 COMB LAB_X23_Y20 2 " "Info: 2: + IC(0.615 ns) + CELL(0.114 ns) = 0.729 ns; Loc. = LAB_X23_Y20; Fanout = 2; COMB Node = 'Equal138~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { knife[2][1] Equal138~4 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 780 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 1.382 ns Equal16~0 3 COMB LAB_X23_Y20 4 " "Info: 3: + IC(0.063 ns) + CELL(0.590 ns) = 1.382 ns; Loc. = LAB_X23_Y20; Fanout = 4; COMB Node = 'Equal16~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Equal138~4 Equal16~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.292 ns) 3.423 ns Equal137~1 4 COMB LAB_X14_Y17 4 " "Info: 4: + IC(1.749 ns) + CELL(0.292 ns) = 3.423 ns; Loc. = LAB_X14_Y17; Fanout = 4; COMB Node = 'Equal137~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { Equal16~0 Equal137~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 777 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 4.076 ns knife~2408 5 COMB LAB_X14_Y17 11 " "Info: 5: + IC(0.063 ns) + CELL(0.590 ns) = 4.076 ns; Loc. = LAB_X14_Y17; Fanout = 11; COMB Node = 'knife~2408'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Equal137~1 knife~2408 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 4.729 ns knife~2440 6 COMB LAB_X14_Y17 7 " "Info: 6: + IC(0.539 ns) + CELL(0.114 ns) = 4.729 ns; Loc. = LAB_X14_Y17; Fanout = 7; COMB Node = 'knife~2440'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { knife~2408 knife~2440 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.467 ns) + CELL(0.114 ns) 7.310 ns Equal38~0 7 COMB LAB_X9_Y7 7 " "Info: 7: + IC(2.467 ns) + CELL(0.114 ns) = 7.310 ns; Loc. = LAB_X9_Y7; Fanout = 7; COMB Node = 'Equal38~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { knife~2440 Equal38~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 7.963 ns knife~2443 8 COMB LAB_X9_Y7 4 " "Info: 8: + IC(0.539 ns) + CELL(0.114 ns) = 7.963 ns; Loc. = LAB_X9_Y7; Fanout = 4; COMB Node = 'knife~2443'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Equal38~0 knife~2443 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 8.855 ns screen_state~944 9 COMB LAB_X8_Y7 1 " "Info: 9: + IC(0.778 ns) + CELL(0.114 ns) = 8.855 ns; Loc. = LAB_X8_Y7; Fanout = 1; COMB Node = 'screen_state~944'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { knife~2443 screen_state~944 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 9.508 ns screen_state~727 10 COMB LAB_X8_Y7 2 " "Info: 10: + IC(0.063 ns) + CELL(0.590 ns) = 9.508 ns; Loc. = LAB_X8_Y7; Fanout = 2; COMB Node = 'screen_state~727'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_state~944 screen_state~727 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 10.161 ns screen_state~728 11 COMB LAB_X8_Y7 1 " "Info: 11: + IC(0.063 ns) + CELL(0.590 ns) = 10.161 ns; Loc. = LAB_X8_Y7; Fanout = 1; COMB Node = 'screen_state~728'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_state~727 screen_state~728 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 10.814 ns screen_state~733 12 COMB LAB_X8_Y7 2 " "Info: 12: + IC(0.211 ns) + CELL(0.442 ns) = 10.814 ns; Loc. = LAB_X8_Y7; Fanout = 2; COMB Node = 'screen_state~733'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_state~728 screen_state~733 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.590 ns) 12.958 ns screen_state~736 13 COMB LAB_X11_Y15 2 " "Info: 13: + IC(1.554 ns) + CELL(0.590 ns) = 12.958 ns; Loc. = LAB_X11_Y15; Fanout = 2; COMB Node = 'screen_state~736'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { screen_state~733 screen_state~736 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 13.611 ns Selector404~23 14 COMB LAB_X11_Y15 1 " "Info: 14: + IC(0.361 ns) + CELL(0.292 ns) = 13.611 ns; Loc. = LAB_X11_Y15; Fanout = 1; COMB Node = 'Selector404~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_state~736 Selector404~23 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 14.264 ns Selector404~24 15 COMB LAB_X11_Y15 1 " "Info: 15: + IC(0.063 ns) + CELL(0.590 ns) = 14.264 ns; Loc. = LAB_X11_Y15; Fanout = 1; COMB Node = 'Selector404~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~23 Selector404~24 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 14.917 ns Selector404~25 16 COMB LAB_X11_Y15 1 " "Info: 16: + IC(0.063 ns) + CELL(0.590 ns) = 14.917 ns; Loc. = LAB_X11_Y15; Fanout = 1; COMB Node = 'Selector404~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~24 Selector404~25 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 15.570 ns Selector404~26 17 COMB LAB_X11_Y15 1 " "Info: 17: + IC(0.063 ns) + CELL(0.590 ns) = 15.570 ns; Loc. = LAB_X11_Y15; Fanout = 1; COMB Node = 'Selector404~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~25 Selector404~26 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 16.223 ns Selector404~27 18 COMB LAB_X11_Y15 1 " "Info: 18: + IC(0.063 ns) + CELL(0.590 ns) = 16.223 ns; Loc. = LAB_X11_Y15; Fanout = 1; COMB Node = 'Selector404~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~26 Selector404~27 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.590 ns) 17.493 ns Selector404~28 19 COMB LAB_X7_Y15 1 " "Info: 19: + IC(0.680 ns) + CELL(0.590 ns) = 17.493 ns; Loc. = LAB_X7_Y15; Fanout = 1; COMB Node = 'Selector404~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Selector404~27 Selector404~28 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 18.146 ns Selector404~29 20 COMB LAB_X7_Y15 1 " "Info: 20: + IC(0.063 ns) + CELL(0.590 ns) = 18.146 ns; Loc. = LAB_X7_Y15; Fanout = 1; COMB Node = 'Selector404~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~28 Selector404~29 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 18.799 ns Selector404~30 21 COMB LAB_X7_Y15 1 " "Info: 21: + IC(0.063 ns) + CELL(0.590 ns) = 18.799 ns; Loc. = LAB_X7_Y15; Fanout = 1; COMB Node = 'Selector404~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~29 Selector404~30 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 19.452 ns Selector404~31 22 COMB LAB_X7_Y15 1 " "Info: 22: + IC(0.063 ns) + CELL(0.590 ns) = 19.452 ns; Loc. = LAB_X7_Y15; Fanout = 1; COMB Node = 'Selector404~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~30 Selector404~31 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 20.105 ns Selector404~32 23 COMB LAB_X7_Y15 2 " "Info: 23: + IC(0.063 ns) + CELL(0.590 ns) = 20.105 ns; Loc. = LAB_X7_Y15; Fanout = 2; COMB Node = 'Selector404~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~31 Selector404~32 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 20.758 ns Selector404~33 24 COMB LAB_X7_Y15 1 " "Info: 24: + IC(0.063 ns) + CELL(0.590 ns) = 20.758 ns; Loc. = LAB_X7_Y15; Fanout = 1; COMB Node = 'Selector404~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~32 Selector404~33 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 21.411 ns Selector404~34 25 COMB LAB_X7_Y15 1 " "Info: 25: + IC(0.063 ns) + CELL(0.590 ns) = 21.411 ns; Loc. = LAB_X7_Y15; Fanout = 1; COMB Node = 'Selector404~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~33 Selector404~34 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 22.064 ns Selector404~37 26 COMB LAB_X7_Y15 5 " "Info: 26: + IC(0.361 ns) + CELL(0.292 ns) = 22.064 ns; Loc. = LAB_X7_Y15; Fanout = 5; COMB Node = 'Selector404~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector404~34 Selector404~37 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.309 ns) 23.925 ns LCD_state.0100 27 REG LAB_X4_Y14 11 " "Info: 27: + IC(1.552 ns) + CELL(0.309 ns) = 23.925 ns; Loc. = LAB_X4_Y14; Fanout = 11; REG Node = 'LCD_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { Selector404~37 LCD_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.637 ns ( 48.64 % ) " "Info: Total cell delay = 11.637 ns ( 48.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.288 ns ( 51.36 % ) " "Info: Total interconnect delay = 12.288 ns ( 51.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.925 ns" { knife[2][1] Equal138~4 Equal16~0 Equal137~1 knife~2408 knife~2440 Equal38~0 knife~2443 screen_state~944 screen_state~727 screen_state~728 screen_state~733 screen_state~736 Selector404~23 Selector404~24 Selector404~25 Selector404~26 Selector404~27 Selector404~28 Selector404~29 Selector404~30 Selector404~31 Selector404~32 Selector404~33 Selector404~34 Selector404~37 LCD_state.0100 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "2 13341 " "Info: 2 (of 13341) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "42 " "Info: Average interconnect usage is 42% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "66 X12_Y0 X23_Y10 " "Info: Peak interconnect usage is 66% of the available device resources in the region that extends from location X12_Y0 to location X23_Y10" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Info: Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_state\[3\] GND " "Info: Pin out_state\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_state[3] } } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_state[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 17:39:39 2020 " "Info: Processing ended: Mon Dec 14 17:39:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Info: Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 17:39:40 2020 " "Info: Processing started: Mon Dec 14 17:39:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 17:39:42 2020 " "Info: Processing ended: Mon Dec 14 17:39:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 17:39:42 2020 " "Info: Processing started: Mon Dec 14 17:39:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[0\]\$latch " "Warning: Node \"screen_col\[0\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[1\]\$latch " "Warning: Node \"screen_col\[1\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[2\]\$latch " "Warning: Node \"screen_col\[2\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[3\]\$latch " "Warning: Node \"screen_col\[3\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[4\]\$latch " "Warning: Node \"screen_col\[4\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[5\]\$latch " "Warning: Node \"screen_col\[5\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[6\]\$latch " "Warning: Node \"screen_col\[6\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[7\]\$latch " "Warning: Node \"screen_col\[7\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[8\]\$latch " "Warning: Node \"screen_col\[8\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[9\]\$latch " "Warning: Node \"screen_col\[9\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[10\]\$latch " "Warning: Node \"screen_col\[10\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[11\]\$latch " "Warning: Node \"screen_col\[11\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[12\]\$latch " "Warning: Node \"screen_col\[12\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[13\]\$latch " "Warning: Node \"screen_col\[13\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[14\]\$latch " "Warning: Node \"screen_col\[14\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[15\]\$latch " "Warning: Node \"screen_col\[15\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[16\]\$latch " "Warning: Node \"screen_col\[16\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[17\]\$latch " "Warning: Node \"screen_col\[17\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[18\]\$latch " "Warning: Node \"screen_col\[18\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[19\]\$latch " "Warning: Node \"screen_col\[19\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[20\]\$latch " "Warning: Node \"screen_col\[20\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[21\]\$latch " "Warning: Node \"screen_col\[21\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[22\]\$latch " "Warning: Node \"screen_col\[22\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[23\]\$latch " "Warning: Node \"screen_col\[23\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[24\]\$latch " "Warning: Node \"screen_col\[24\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[25\]\$latch " "Warning: Node \"screen_col\[25\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[26\]\$latch " "Warning: Node \"screen_col\[26\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[27\]\$latch " "Warning: Node \"screen_col\[27\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[28\]\$latch " "Warning: Node \"screen_col\[28\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[29\]\$latch " "Warning: Node \"screen_col\[29\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[30\]\$latch " "Warning: Node \"screen_col\[30\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[31\]\$latch " "Warning: Node \"screen_col\[31\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "51 " "Warning: Found 51 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Selector503~2 " "Info: Detected gated clock \"Selector503~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector503~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal130~0 " "Info: Detected gated clock \"Equal130~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 260 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal130~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal126~2 " "Info: Detected gated clock \"Equal126~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 256 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal126~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal126~1 " "Info: Detected gated clock \"Equal126~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 256 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal126~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal123~0 " "Info: Detected gated clock \"Equal123~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal123~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal119~2 " "Info: Detected gated clock \"Equal119~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal119~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal121~0 " "Info: Detected gated clock \"Equal121~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 251 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal121~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal122~1 " "Info: Detected gated clock \"Equal122~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 252 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal122~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal122~0 " "Info: Detected gated clock \"Equal122~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 252 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal122~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal118~2 " "Info: Detected gated clock \"Equal118~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 248 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal118~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal120~2 " "Info: Detected gated clock \"Equal120~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 250 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal120~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal120~1 " "Info: Detected gated clock \"Equal120~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 250 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal120~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal120~0 " "Info: Detected gated clock \"Equal120~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 250 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal120~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal128~0 " "Info: Detected gated clock \"Equal128~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 258 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal128~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal127~1 " "Info: Detected gated clock \"Equal127~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 257 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal127~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal131~0 " "Info: Detected gated clock \"Equal131~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 261 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal131~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal126~0 " "Info: Detected gated clock \"Equal126~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 256 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal126~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal129~0 " "Info: Detected gated clock \"Equal129~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 259 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal129~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal127~0 " "Info: Detected gated clock \"Equal127~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 257 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal127~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~9 " "Info: Detected gated clock \"Equal117~9\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 247 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~8 " "Info: Detected gated clock \"Equal117~8\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 247 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~10 " "Info: Detected gated clock \"Equal117~10\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 247 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal125~0 " "Info: Detected gated clock \"Equal125~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 255 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal125~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal124~0 " "Info: Detected gated clock \"Equal124~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 254 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal124~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal119~1 " "Info: Detected gated clock \"Equal119~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal119~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~7 " "Info: Detected gated clock \"Equal117~7\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 247 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~6 " "Info: Detected gated clock \"Equal117~6\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 247 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~5 " "Info: Detected gated clock \"Equal117~5\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 247 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~4 " "Info: Detected gated clock \"Equal117~4\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 247 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal118~1 " "Info: Detected gated clock \"Equal118~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 248 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal118~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal118~0 " "Info: Detected gated clock \"Equal118~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 248 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal118~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal119~0 " "Info: Detected gated clock \"Equal119~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 249 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal119~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[15\]~reg0 " "Info: Detected ripple clock \"screen_row\[15\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[15\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[14\]~reg0 " "Info: Detected ripple clock \"screen_row\[14\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[14\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[13\]~reg0 " "Info: Detected ripple clock \"screen_row\[13\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[13\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[12\]~reg0 " "Info: Detected ripple clock \"screen_row\[12\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[12\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[11\]~reg0 " "Info: Detected ripple clock \"screen_row\[11\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[11\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[10\]~reg0 " "Info: Detected ripple clock \"screen_row\[10\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[10\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[9\]~reg0 " "Info: Detected ripple clock \"screen_row\[9\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[9\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[8\]~reg0 " "Info: Detected ripple clock \"screen_row\[8\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[8\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[7\]~reg0 " "Info: Detected ripple clock \"screen_row\[7\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[7\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[6\]~reg0 " "Info: Detected ripple clock \"screen_row\[6\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[6\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[5\]~reg0 " "Info: Detected ripple clock \"screen_row\[5\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[5\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[4\]~reg0 " "Info: Detected ripple clock \"screen_row\[4\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[4\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[3\]~reg0 " "Info: Detected ripple clock \"screen_row\[3\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[2\]~reg0 " "Info: Detected ripple clock \"screen_row\[2\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[1\]~reg0 " "Info: Detected ripple clock \"screen_row\[1\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~0 " "Info: Detected gated clock \"Equal1~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 78 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[0\]~reg0 " "Info: Detected ripple clock \"screen_row\[0\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_state.0101 " "Info: Detected ripple clock \"screen_state.0101\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_state.0101" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_state.0100 " "Info: Detected ripple clock \"screen_state.0100\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_state.0100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register knife\[13\]\[2\] register screen_col\[5\]\$latch 41.83 MHz 23.904 ns Internal " "Info: Clock \"clk\" has Internal fmax of 41.83 MHz between source register \"knife\[13\]\[2\]\" and destination register \"screen_col\[5\]\$latch\" (period= 23.904 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.036 ns + Longest register register " "Info: + Longest register to register delay is 16.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns knife\[13\]\[2\] 1 REG LC_X23_Y12_N9 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y12_N9; Fanout = 23; REG Node = 'knife\[13\]\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { knife[13][2] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.158 ns) + CELL(0.292 ns) 4.450 ns Equal400~4 2 COMB LC_X23_Y4_N3 5 " "Info: 2: + IC(4.158 ns) + CELL(0.292 ns) = 4.450 ns; Loc. = LC_X23_Y4_N3; Fanout = 5; COMB Node = 'Equal400~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.450 ns" { knife[13][2] Equal400~4 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 780 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.746 ns screen_col~53059 3 COMB LC_X23_Y4_N4 8 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 4.746 ns; Loc. = LC_X23_Y4_N4; Fanout = 8; COMB Node = 'screen_col~53059'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Equal400~4 screen_col~53059 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(0.292 ns) 6.691 ns screen_col~53061 4 COMB LC_X19_Y8_N2 1 " "Info: 4: + IC(1.653 ns) + CELL(0.292 ns) = 6.691 ns; Loc. = LC_X19_Y8_N2; Fanout = 1; COMB Node = 'screen_col~53061'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { screen_col~53059 screen_col~53061 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.292 ns) 7.427 ns screen_col~53069 5 COMB LC_X19_Y8_N7 1 " "Info: 5: + IC(0.444 ns) + CELL(0.292 ns) = 7.427 ns; Loc. = LC_X19_Y8_N7; Fanout = 1; COMB Node = 'screen_col~53069'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { screen_col~53061 screen_col~53069 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.442 ns) 9.423 ns Selector566~0 6 COMB LC_X24_Y11_N9 1 " "Info: 6: + IC(1.554 ns) + CELL(0.442 ns) = 9.423 ns; Loc. = LC_X24_Y11_N9; Fanout = 1; COMB Node = 'Selector566~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { screen_col~53069 Selector566~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.292 ns) 11.293 ns Selector566~1 7 COMB LC_X26_Y8_N3 1 " "Info: 7: + IC(1.578 ns) + CELL(0.292 ns) = 11.293 ns; Loc. = LC_X26_Y8_N3; Fanout = 1; COMB Node = 'Selector566~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { Selector566~0 Selector566~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.589 ns Selector566~3 8 COMB LC_X26_Y8_N4 1 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 11.589 ns; Loc. = LC_X26_Y8_N4; Fanout = 1; COMB Node = 'Selector566~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector566~1 Selector566~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.735 ns) + CELL(0.114 ns) 14.438 ns Selector566~4 9 COMB LC_X12_Y5_N8 1 " "Info: 9: + IC(2.735 ns) + CELL(0.114 ns) = 14.438 ns; Loc. = LC_X12_Y5_N8; Fanout = 1; COMB Node = 'Selector566~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { Selector566~3 Selector566~4 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.442 ns) 15.286 ns Selector566~13 10 COMB LC_X12_Y5_N4 1 " "Info: 10: + IC(0.406 ns) + CELL(0.442 ns) = 15.286 ns; Loc. = LC_X12_Y5_N4; Fanout = 1; COMB Node = 'Selector566~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { Selector566~4 Selector566~13 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 15.740 ns Selector566~18 11 COMB LC_X12_Y5_N5 1 " "Info: 11: + IC(0.340 ns) + CELL(0.114 ns) = 15.740 ns; Loc. = LC_X12_Y5_N5; Fanout = 1; COMB Node = 'Selector566~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector566~13 Selector566~18 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 16.036 ns screen_col\[5\]\$latch 12 REG LC_X12_Y5_N6 1 " "Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 16.036 ns; Loc. = LC_X12_Y5_N6; Fanout = 1; REG Node = 'screen_col\[5\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector566~18 screen_col[5]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 16.35 % ) " "Info: Total cell delay = 2.622 ns ( 16.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.414 ns ( 83.65 % ) " "Info: Total interconnect delay = 13.414 ns ( 83.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.036 ns" { knife[13][2] Equal400~4 screen_col~53059 screen_col~53061 screen_col~53069 Selector566~0 Selector566~1 Selector566~3 Selector566~4 Selector566~13 Selector566~18 screen_col[5]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.036 ns" { knife[13][2] {} Equal400~4 {} screen_col~53059 {} screen_col~53061 {} screen_col~53069 {} Selector566~0 {} Selector566~1 {} Selector566~3 {} Selector566~4 {} Selector566~13 {} Selector566~18 {} screen_col[5]$latch {} } { 0.000ns 4.158ns 0.182ns 1.653ns 0.444ns 1.554ns 1.578ns 0.182ns 2.735ns 0.406ns 0.340ns 0.182ns } { 0.000ns 0.292ns 0.114ns 0.292ns 0.292ns 0.442ns 0.292ns 0.114ns 0.114ns 0.442ns 0.114ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.619 ns - Smallest " "Info: - Smallest clock skew is 5.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.561 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.935 ns) 3.150 ns screen_state.0101 2 REG LC_X9_Y10_N2 6 " "Info: 2: + IC(0.746 ns) + CELL(0.935 ns) = 3.150 ns; Loc. = LC_X9_Y10_N2; Fanout = 6; REG Node = 'screen_state.0101'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { clk screen_state.0101 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.292 ns) 4.222 ns Selector503~2 3 COMB LC_X8_Y10_N4 32 " "Info: 3: + IC(0.780 ns) + CELL(0.292 ns) = 4.222 ns; Loc. = LC_X8_Y10_N4; Fanout = 32; COMB Node = 'Selector503~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { screen_state.0101 Selector503~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.047 ns) + CELL(0.292 ns) 8.561 ns screen_col\[5\]\$latch 4 REG LC_X12_Y5_N6 1 " "Info: 4: + IC(4.047 ns) + CELL(0.292 ns) = 8.561 ns; Loc. = LC_X12_Y5_N6; Fanout = 1; REG Node = 'screen_col\[5\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.339 ns" { Selector503~2 screen_col[5]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.988 ns ( 34.90 % ) " "Info: Total cell delay = 2.988 ns ( 34.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.573 ns ( 65.10 % ) " "Info: Total interconnect delay = 5.573 ns ( 65.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { clk screen_state.0101 Selector503~2 screen_col[5]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { clk {} clk~out0 {} screen_state.0101 {} Selector503~2 {} screen_col[5]$latch {} } { 0.000ns 0.000ns 0.746ns 0.780ns 4.047ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.942 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.711 ns) 2.942 ns knife\[13\]\[2\] 2 REG LC_X23_Y12_N9 23 " "Info: 2: + IC(0.762 ns) + CELL(0.711 ns) = 2.942 ns; Loc. = LC_X23_Y12_N9; Fanout = 23; REG Node = 'knife\[13\]\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { clk knife[13][2] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.10 % ) " "Info: Total cell delay = 2.180 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.90 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk knife[13][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk {} clk~out0 {} knife[13][2] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { clk screen_state.0101 Selector503~2 screen_col[5]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { clk {} clk~out0 {} screen_state.0101 {} Selector503~2 {} screen_col[5]$latch {} } { 0.000ns 0.000ns 0.746ns 0.780ns 4.047ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk knife[13][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk {} clk~out0 {} knife[13][2] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.311 ns + " "Info: + Micro setup delay of destination is 1.311 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.036 ns" { knife[13][2] Equal400~4 screen_col~53059 screen_col~53061 screen_col~53069 Selector566~0 Selector566~1 Selector566~3 Selector566~4 Selector566~13 Selector566~18 screen_col[5]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.036 ns" { knife[13][2] {} Equal400~4 {} screen_col~53059 {} screen_col~53061 {} screen_col~53069 {} Selector566~0 {} Selector566~1 {} Selector566~3 {} Selector566~4 {} Selector566~13 {} Selector566~18 {} screen_col[5]$latch {} } { 0.000ns 4.158ns 0.182ns 1.653ns 0.444ns 1.554ns 1.578ns 0.182ns 2.735ns 0.406ns 0.340ns 0.182ns } { 0.000ns 0.292ns 0.114ns 0.292ns 0.292ns 0.442ns 0.292ns 0.114ns 0.114ns 0.442ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { clk screen_state.0101 Selector503~2 screen_col[5]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { clk {} clk~out0 {} screen_state.0101 {} Selector503~2 {} screen_col[5]$latch {} } { 0.000ns 0.000ns 0.746ns 0.780ns 4.047ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk knife[13][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk {} clk~out0 {} knife[13][2] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "screen_state.0010 screen_col\[0\]\$latch clk 11.716 ns " "Info: Found hold time violation between source  pin or register \"screen_state.0010\" and destination pin or register \"screen_col\[0\]\$latch\" for clock \"clk\" (Hold time is 11.716 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "14.619 ns + Largest " "Info: + Largest clock skew is 14.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.573 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.935 ns) 3.178 ns screen_row\[2\]~reg0 2 REG LC_X6_Y15_N9 6 " "Info: 2: + IC(0.774 ns) + CELL(0.935 ns) = 3.178 ns; Loc. = LC_X6_Y15_N9; Fanout = 6; REG Node = 'screen_row\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk screen_row[2]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.292 ns) 4.019 ns Equal118~0 3 COMB LC_X6_Y15_N4 2 " "Info: 3: + IC(0.549 ns) + CELL(0.292 ns) = 4.019 ns; Loc. = LC_X6_Y15_N4; Fanout = 2; COMB Node = 'Equal118~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { screen_row[2]~reg0 Equal118~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 248 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.292 ns) 5.498 ns Equal118~1 4 COMB LC_X3_Y15_N8 4 " "Info: 4: + IC(1.187 ns) + CELL(0.292 ns) = 5.498 ns; Loc. = LC_X3_Y15_N8; Fanout = 4; COMB Node = 'Equal118~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { Equal118~0 Equal118~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 248 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.292 ns) 6.894 ns Equal126~0 5 COMB LC_X1_Y15_N3 3 " "Info: 5: + IC(1.104 ns) + CELL(0.292 ns) = 6.894 ns; Loc. = LC_X1_Y15_N3; Fanout = 3; COMB Node = 'Equal126~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { Equal118~1 Equal126~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.114 ns) 7.446 ns Equal131~0 6 COMB LC_X1_Y15_N7 11 " "Info: 6: + IC(0.438 ns) + CELL(0.114 ns) = 7.446 ns; Loc. = LC_X1_Y15_N7; Fanout = 11; COMB Node = 'Equal131~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { Equal126~0 Equal131~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 261 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.590 ns) 9.167 ns Selector532~0 7 COMB LC_X5_Y15_N4 20 " "Info: 7: + IC(1.131 ns) + CELL(0.590 ns) = 9.167 ns; Loc. = LC_X5_Y15_N4; Fanout = 20; COMB Node = 'Selector532~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { Equal131~0 Selector532~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 9.621 ns WideOr59~0 8 COMB LC_X5_Y15_N5 5 " "Info: 8: + IC(0.340 ns) + CELL(0.114 ns) = 9.621 ns; Loc. = LC_X5_Y15_N5; Fanout = 5; COMB Node = 'WideOr59~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector532~0 WideOr59~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 680 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.114 ns) 10.900 ns WideOr59~1 9 COMB LC_X5_Y13_N5 1 " "Info: 9: + IC(1.165 ns) + CELL(0.114 ns) = 10.900 ns; Loc. = LC_X5_Y13_N5; Fanout = 1; COMB Node = 'WideOr59~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { WideOr59~0 WideOr59~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 680 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.114 ns) 11.430 ns WideNor0 10 COMB LC_X5_Y13_N4 27 " "Info: 10: + IC(0.416 ns) + CELL(0.114 ns) = 11.430 ns; Loc. = LC_X5_Y13_N4; Fanout = 27; COMB Node = 'WideNor0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { WideOr59~1 WideNor0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.114 ns) 13.215 ns Selector503~2 11 COMB LC_X8_Y10_N4 32 " "Info: 11: + IC(1.671 ns) + CELL(0.114 ns) = 13.215 ns; Loc. = LC_X8_Y10_N4; Fanout = 32; COMB Node = 'Selector503~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { WideNor0 Selector503~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.066 ns) + CELL(0.292 ns) 17.573 ns screen_col\[0\]\$latch 12 REG LC_X8_Y10_N3 1 " "Info: 12: + IC(4.066 ns) + CELL(0.292 ns) = 17.573 ns; Loc. = LC_X8_Y10_N3; Fanout = 1; REG Node = 'screen_col\[0\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.358 ns" { Selector503~2 screen_col[0]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.732 ns ( 26.93 % ) " "Info: Total cell delay = 4.732 ns ( 26.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.841 ns ( 73.07 % ) " "Info: Total interconnect delay = 12.841 ns ( 73.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.573 ns" { clk screen_row[2]~reg0 Equal118~0 Equal118~1 Equal126~0 Equal131~0 Selector532~0 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[0]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.573 ns" { clk {} clk~out0 {} screen_row[2]~reg0 {} Equal118~0 {} Equal118~1 {} Equal126~0 {} Equal131~0 {} Selector532~0 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[0]$latch {} } { 0.000ns 0.000ns 0.774ns 0.549ns 1.187ns 1.104ns 0.438ns 1.131ns 0.340ns 1.165ns 0.416ns 1.671ns 4.066ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.292ns 0.114ns 0.590ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.954 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns screen_state.0010 2 REG LC_X10_Y13_N8 10 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X10_Y13_N8; Fanout = 10; REG Node = 'screen_state.0010'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk screen_state.0010 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk screen_state.0010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} screen_state.0010 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.573 ns" { clk screen_row[2]~reg0 Equal118~0 Equal118~1 Equal126~0 Equal131~0 Selector532~0 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[0]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.573 ns" { clk {} clk~out0 {} screen_row[2]~reg0 {} Equal118~0 {} Equal118~1 {} Equal126~0 {} Equal131~0 {} Selector532~0 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[0]$latch {} } { 0.000ns 0.000ns 0.774ns 0.549ns 1.187ns 1.104ns 0.438ns 1.131ns 0.340ns 1.165ns 0.416ns 1.671ns 4.066ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.292ns 0.114ns 0.590ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk screen_state.0010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} screen_state.0010 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.679 ns - Shortest register register " "Info: - Shortest register to register delay is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_state.0010 1 REG LC_X10_Y13_N8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y13_N8; Fanout = 10; REG Node = 'screen_state.0010'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_state.0010 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.442 ns) 2.087 ns Selector571~0 2 COMB LC_X8_Y10_N1 1 " "Info: 2: + IC(1.645 ns) + CELL(0.442 ns) = 2.087 ns; Loc. = LC_X8_Y10_N1; Fanout = 1; COMB Node = 'Selector571~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { screen_state.0010 Selector571~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.383 ns Selector571~8 3 COMB LC_X8_Y10_N2 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 2.383 ns; Loc. = LC_X8_Y10_N2; Fanout = 1; COMB Node = 'Selector571~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector571~0 Selector571~8 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.679 ns screen_col\[0\]\$latch 4 REG LC_X8_Y10_N3 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 2.679 ns; Loc. = LC_X8_Y10_N3; Fanout = 1; REG Node = 'screen_col\[0\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector571~8 screen_col[0]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.670 ns ( 25.01 % ) " "Info: Total cell delay = 0.670 ns ( 25.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.009 ns ( 74.99 % ) " "Info: Total interconnect delay = 2.009 ns ( 74.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { screen_state.0010 Selector571~0 Selector571~8 screen_col[0]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { screen_state.0010 {} Selector571~0 {} Selector571~8 {} screen_col[0]$latch {} } { 0.000ns 1.645ns 0.182ns 0.182ns } { 0.000ns 0.442ns 0.114ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.573 ns" { clk screen_row[2]~reg0 Equal118~0 Equal118~1 Equal126~0 Equal131~0 Selector532~0 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[0]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.573 ns" { clk {} clk~out0 {} screen_row[2]~reg0 {} Equal118~0 {} Equal118~1 {} Equal126~0 {} Equal131~0 {} Selector532~0 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[0]$latch {} } { 0.000ns 0.000ns 0.774ns 0.549ns 1.187ns 1.104ns 0.438ns 1.131ns 0.340ns 1.165ns 0.416ns 1.671ns 4.066ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.292ns 0.114ns 0.590ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk screen_state.0010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} screen_state.0010 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { screen_state.0010 Selector571~0 Selector571~8 screen_col[0]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { screen_state.0010 {} Selector571~0 {} Selector571~8 {} screen_col[0]$latch {} } { 0.000ns 1.645ns 0.182ns 0.182ns } { 0.000ns 0.442ns 0.114ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_state.0100 function_btn clk 13.170 ns register " "Info: tsu for register \"LCD_state.0100\" (data pin = \"function_btn\", clock pin = \"clk\") is 13.170 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.087 ns + Longest pin register " "Info: + Longest pin to register delay is 16.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns function_btn 1 PIN PIN_226 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_226; Fanout = 16; PIN Node = 'function_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { function_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.698 ns) + CELL(0.442 ns) 8.615 ns Selector404~16 2 COMB LC_X3_Y9_N6 4 " "Info: 2: + IC(6.698 ns) + CELL(0.442 ns) = 8.615 ns; Loc. = LC_X3_Y9_N6; Fanout = 4; COMB Node = 'Selector404~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.140 ns" { function_btn Selector404~16 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.114 ns) 10.683 ns Selector404~17 3 COMB LC_X5_Y14_N6 3 " "Info: 3: + IC(1.954 ns) + CELL(0.114 ns) = 10.683 ns; Loc. = LC_X5_Y14_N6; Fanout = 3; COMB Node = 'Selector404~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { Selector404~16 Selector404~17 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.292 ns) 12.151 ns Selector404~18 4 COMB LC_X6_Y13_N5 1 " "Info: 4: + IC(1.176 ns) + CELL(0.292 ns) = 12.151 ns; Loc. = LC_X6_Y13_N5; Fanout = 1; COMB Node = 'Selector404~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { Selector404~17 Selector404~18 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.114 ns) 12.683 ns Selector404~19 5 COMB LC_X6_Y13_N0 1 " "Info: 5: + IC(0.418 ns) + CELL(0.114 ns) = 12.683 ns; Loc. = LC_X6_Y13_N0; Fanout = 1; COMB Node = 'Selector404~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Selector404~18 Selector404~19 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.292 ns) 14.221 ns Selector404~37 6 COMB LC_X7_Y15_N8 5 " "Info: 6: + IC(1.246 ns) + CELL(0.292 ns) = 14.221 ns; Loc. = LC_X7_Y15_N8; Fanout = 5; COMB Node = 'Selector404~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { Selector404~19 Selector404~37 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.309 ns) 16.087 ns LCD_state.0100 7 REG LC_X4_Y14_N0 11 " "Info: 7: + IC(1.557 ns) + CELL(0.309 ns) = 16.087 ns; Loc. = LC_X4_Y14_N0; Fanout = 11; REG Node = 'LCD_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { Selector404~37 LCD_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.038 ns ( 18.88 % ) " "Info: Total cell delay = 3.038 ns ( 18.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.049 ns ( 81.12 % ) " "Info: Total interconnect delay = 13.049 ns ( 81.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.087 ns" { function_btn Selector404~16 Selector404~17 Selector404~18 Selector404~19 Selector404~37 LCD_state.0100 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.087 ns" { function_btn {} function_btn~out0 {} Selector404~16 {} Selector404~17 {} Selector404~18 {} Selector404~19 {} Selector404~37 {} LCD_state.0100 {} } { 0.000ns 0.000ns 6.698ns 1.954ns 1.176ns 0.418ns 1.246ns 1.557ns } { 0.000ns 1.475ns 0.442ns 0.114ns 0.292ns 0.114ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.954 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns LCD_state.0100 2 REG LC_X4_Y14_N0 11 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X4_Y14_N0; Fanout = 11; REG Node = 'LCD_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk LCD_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk LCD_state.0100 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} LCD_state.0100 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.087 ns" { function_btn Selector404~16 Selector404~17 Selector404~18 Selector404~19 Selector404~37 LCD_state.0100 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.087 ns" { function_btn {} function_btn~out0 {} Selector404~16 {} Selector404~17 {} Selector404~18 {} Selector404~19 {} Selector404~37 {} LCD_state.0100 {} } { 0.000ns 0.000ns 6.698ns 1.954ns 1.176ns 0.418ns 1.246ns 1.557ns } { 0.000ns 1.475ns 0.442ns 0.114ns 0.292ns 0.114ns 0.292ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk LCD_state.0100 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} LCD_state.0100 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk screen_col\[31\] screen_col\[31\]\$latch 25.242 ns register " "Info: tco from clock \"clk\" to destination pin \"screen_col\[31\]\" through register \"screen_col\[31\]\$latch\" is 25.242 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.368 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 17.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.935 ns) 3.178 ns screen_row\[2\]~reg0 2 REG LC_X6_Y15_N9 6 " "Info: 2: + IC(0.774 ns) + CELL(0.935 ns) = 3.178 ns; Loc. = LC_X6_Y15_N9; Fanout = 6; REG Node = 'screen_row\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk screen_row[2]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.292 ns) 4.019 ns Equal118~0 3 COMB LC_X6_Y15_N4 2 " "Info: 3: + IC(0.549 ns) + CELL(0.292 ns) = 4.019 ns; Loc. = LC_X6_Y15_N4; Fanout = 2; COMB Node = 'Equal118~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { screen_row[2]~reg0 Equal118~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 248 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.292 ns) 5.498 ns Equal118~1 4 COMB LC_X3_Y15_N8 4 " "Info: 4: + IC(1.187 ns) + CELL(0.292 ns) = 5.498 ns; Loc. = LC_X3_Y15_N8; Fanout = 4; COMB Node = 'Equal118~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { Equal118~0 Equal118~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 248 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.292 ns) 6.894 ns Equal126~0 5 COMB LC_X1_Y15_N3 3 " "Info: 5: + IC(1.104 ns) + CELL(0.292 ns) = 6.894 ns; Loc. = LC_X1_Y15_N3; Fanout = 3; COMB Node = 'Equal126~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { Equal118~1 Equal126~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.114 ns) 7.446 ns Equal131~0 6 COMB LC_X1_Y15_N7 11 " "Info: 6: + IC(0.438 ns) + CELL(0.114 ns) = 7.446 ns; Loc. = LC_X1_Y15_N7; Fanout = 11; COMB Node = 'Equal131~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { Equal126~0 Equal131~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 261 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.590 ns) 9.167 ns Selector532~0 7 COMB LC_X5_Y15_N4 20 " "Info: 7: + IC(1.131 ns) + CELL(0.590 ns) = 9.167 ns; Loc. = LC_X5_Y15_N4; Fanout = 20; COMB Node = 'Selector532~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { Equal131~0 Selector532~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 9.621 ns WideOr59~0 8 COMB LC_X5_Y15_N5 5 " "Info: 8: + IC(0.340 ns) + CELL(0.114 ns) = 9.621 ns; Loc. = LC_X5_Y15_N5; Fanout = 5; COMB Node = 'WideOr59~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector532~0 WideOr59~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 680 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.114 ns) 10.900 ns WideOr59~1 9 COMB LC_X5_Y13_N5 1 " "Info: 9: + IC(1.165 ns) + CELL(0.114 ns) = 10.900 ns; Loc. = LC_X5_Y13_N5; Fanout = 1; COMB Node = 'WideOr59~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { WideOr59~0 WideOr59~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 680 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.114 ns) 11.430 ns WideNor0 10 COMB LC_X5_Y13_N4 27 " "Info: 10: + IC(0.416 ns) + CELL(0.114 ns) = 11.430 ns; Loc. = LC_X5_Y13_N4; Fanout = 27; COMB Node = 'WideNor0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { WideOr59~1 WideNor0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.114 ns) 13.215 ns Selector503~2 11 COMB LC_X8_Y10_N4 32 " "Info: 11: + IC(1.671 ns) + CELL(0.114 ns) = 13.215 ns; Loc. = LC_X8_Y10_N4; Fanout = 32; COMB Node = 'Selector503~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { WideNor0 Selector503~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.039 ns) + CELL(0.114 ns) 17.368 ns screen_col\[31\]\$latch 12 REG LC_X30_Y4_N2 1 " "Info: 12: + IC(4.039 ns) + CELL(0.114 ns) = 17.368 ns; Loc. = LC_X30_Y4_N2; Fanout = 1; REG Node = 'screen_col\[31\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.153 ns" { Selector503~2 screen_col[31]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.554 ns ( 26.22 % ) " "Info: Total cell delay = 4.554 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.814 ns ( 73.78 % ) " "Info: Total interconnect delay = 12.814 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.368 ns" { clk screen_row[2]~reg0 Equal118~0 Equal118~1 Equal126~0 Equal131~0 Selector532~0 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[31]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.368 ns" { clk {} clk~out0 {} screen_row[2]~reg0 {} Equal118~0 {} Equal118~1 {} Equal126~0 {} Equal131~0 {} Selector532~0 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[31]$latch {} } { 0.000ns 0.000ns 0.774ns 0.549ns 1.187ns 1.104ns 0.438ns 1.131ns 0.340ns 1.165ns 0.416ns 1.671ns 4.039ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.292ns 0.114ns 0.590ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.874 ns + Longest register pin " "Info: + Longest register to pin delay is 7.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_col\[31\]\$latch 1 REG LC_X30_Y4_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y4_N2; Fanout = 1; REG Node = 'screen_col\[31\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_col[31]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.750 ns) + CELL(2.124 ns) 7.874 ns screen_col\[31\] 2 PIN PIN_7 0 " "Info: 2: + IC(5.750 ns) + CELL(2.124 ns) = 7.874 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'screen_col\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.874 ns" { screen_col[31]$latch screen_col[31] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 26.97 % ) " "Info: Total cell delay = 2.124 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.750 ns ( 73.03 % ) " "Info: Total interconnect delay = 5.750 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.874 ns" { screen_col[31]$latch screen_col[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.874 ns" { screen_col[31]$latch {} screen_col[31] {} } { 0.000ns 5.750ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.368 ns" { clk screen_row[2]~reg0 Equal118~0 Equal118~1 Equal126~0 Equal131~0 Selector532~0 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[31]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.368 ns" { clk {} clk~out0 {} screen_row[2]~reg0 {} Equal118~0 {} Equal118~1 {} Equal126~0 {} Equal131~0 {} Selector532~0 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[31]$latch {} } { 0.000ns 0.000ns 0.774ns 0.549ns 1.187ns 1.104ns 0.438ns 1.131ns 0.340ns 1.165ns 0.416ns 1.671ns 4.039ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.292ns 0.114ns 0.590ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.874 ns" { screen_col[31]$latch screen_col[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.874 ns" { screen_col[31]$latch {} screen_col[31] {} } { 0.000ns 5.750ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "screen_state.0011 function_btn clk -5.682 ns register " "Info: th for register \"screen_state.0011\" (data pin = \"function_btn\", clock pin = \"clk\") is -5.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.954 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 276 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns screen_state.0011 2 REG LC_X10_Y13_N1 9 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X10_Y13_N1; Fanout = 9; REG Node = 'screen_state.0011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk screen_state.0011 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk screen_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} screen_state.0011 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.651 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns function_btn 1 PIN PIN_226 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_226; Fanout = 16; PIN Node = 'function_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { function_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.569 ns) + CELL(0.607 ns) 8.651 ns screen_state.0011 2 REG LC_X10_Y13_N1 9 " "Info: 2: + IC(6.569 ns) + CELL(0.607 ns) = 8.651 ns; Loc. = LC_X10_Y13_N1; Fanout = 9; REG Node = 'screen_state.0011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.176 ns" { function_btn screen_state.0011 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.082 ns ( 24.07 % ) " "Info: Total cell delay = 2.082 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.569 ns ( 75.93 % ) " "Info: Total interconnect delay = 6.569 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.651 ns" { function_btn screen_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.651 ns" { function_btn {} function_btn~out0 {} screen_state.0011 {} } { 0.000ns 0.000ns 6.569ns } { 0.000ns 1.475ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk screen_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} screen_state.0011 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.651 ns" { function_btn screen_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.651 ns" { function_btn {} function_btn~out0 {} screen_state.0011 {} } { 0.000ns 0.000ns 6.569ns } { 0.000ns 1.475ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 17:39:43 2020 " "Info: Processing ended: Mon Dec 14 17:39:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 156 s " "Info: Quartus II Full Compilation was successful. 0 errors, 156 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
