[0m[[0m[31merror[0m] [0m[0m/home/talha/riscv/pipeline/src/main/scala/riscv/Top1.scala:123:32: value out is not a member of chisel3.Bundle{val rs2_in: chisel3.core.SInt; val rs2_out: chisel3.core.SInt; val alu_in: chisel3.core.SInt; val alu_out: chisel3.core.SInt; val rd_in: chisel3.core.SInt; val rd_out: chisel3.core.SInt; val MemWrite_in: chisel3.core.UInt; val MemRead_in: chisel3.core.UInt; val RegWrite_in: chisel3.core.UInt; val MemtoReg_in: chisel3.core.UInt; val MemWrite_out: chisel3.core.UInt; val MemRead_out: chisel3.core.UInt; val RegWrite_out: chisel3.core.UInt; val MemtoReg_out: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m	MEM_WB.io.alu_in := EX_MEM.io.out[0m
[0m[[0m[31merror[0m] [0m[0m	                              ^[0m
[0m[[0m[31merror[0m] [0m[0m/home/talha/riscv/pipeline/src/main/scala/riscv/Top1.scala:124:32: value mem_out is not a member of chisel3.Bundle{val rs2_in: chisel3.core.SInt; val rs2_out: chisel3.core.SInt; val alu_in: chisel3.core.SInt; val alu_out: chisel3.core.SInt; val rd_in: chisel3.core.SInt; val rd_out: chisel3.core.SInt; val MemWrite_in: chisel3.core.UInt; val MemRead_in: chisel3.core.UInt; val RegWrite_in: chisel3.core.UInt; val MemtoReg_in: chisel3.core.UInt; val MemWrite_out: chisel3.core.UInt; val MemRead_out: chisel3.core.UInt; val RegWrite_out: chisel3.core.UInt; val MemtoReg_out: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m	MEM_WB.io.mem_in := EX_MEM.io.mem_out[0m
[0m[[0m[31merror[0m] [0m[0m	                              ^[0m
[0m[[0m[31merror[0m] [0m[0mtwo errors found[0m
