
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : ram0
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
26       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\coder00.vhdl (2019-10-02 08:41:00, 2019-10-02 08:45:09)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
0        work.coder00.coder0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\coder00.vhdl (2019-10-02 08:41:00, 2019-10-02 08:45:09) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 21
FID:  path (timestamp)
22       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl (2019-09-02 09:35:20)
23       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\osc00.vhd (2019-08-29 09:30:16)
24       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\packagediv00.vhdl (2019-09-02 09:37:23)
25       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\topdiv00.vhdl (2019-09-02 09:46:27)
27       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\contRead00.vhdl (2019-09-26 09:50:22)
28       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\contring00.vhdl (2019-09-30 09:46:50)
29       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\muxRam00.vhdl (2019-09-30 09:06:30)
30       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\packageram00.vhdl (2019-09-30 09:47:04)
31       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram00.vhdl (2019-09-26 09:24:24)
32       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\topram00.vhdl (2019-09-30 09:47:44)
33       C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd (2018-11-15 00:32:12)
34       C:\lscc\diamond\3.11_x64\synpbase\lib\cpld\lattice.vhd (2019-04-01 08:08:08)
35       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\arith.vhd (2019-04-01 08:07:44)
36       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\hyperents.vhd (2019-04-01 08:07:44)
37       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\location.map (2019-04-01 15:01:20)
38       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\numeric.vhd (2019-04-01 08:07:44)
39       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\snps_haps_pkg.vhd (2019-04-01 08:07:44)
40       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std.vhd (2019-04-01 08:07:44)
41       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std1164.vhd (2019-04-01 08:07:44)
42       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\umr_capim.vhd (2019-04-01 08:07:44)
43       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\unsigned.vhd (2019-04-01 08:07:44)

*******************************************************************
Unchanged modules: 16
MID:  lib.cell.view
10       work.contread00.contread0
11       work.contread00.vhdl
2        work.contring00.contring0
3        work.contring00.vhdl
4        work.div00.div0
5        work.div00.vhdl
12       work.muxram00.muxram0
13       work.muxram00.vhdl
6        work.osc00.osc0
7        work.osc00.vhdl
14       work.ram00.ram0
15       work.ram00.vhdl
8        work.topdiv00.topdiv0
9        work.topdiv00.vhdl
16       work.topram00.topram0
17       work.topram00.vhdl
