INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12204/Desktop/Verilog_project/lab_final/lab_final.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12204/Desktop/Verilog_project/lab_final/lab_final.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path_top
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module selector_2_to_1
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12204/Desktop/Verilog_project/lab_final/lab_final.srcs/sources_1/new/others.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module decoder_4to16
INFO: [VRFC 10-311] analyzing module show_numbers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12204/Desktop/Verilog_project/lab_final/lab_final.srcs/sources_1/new/Show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12204/Desktop/Verilog_project/lab_final/lab_final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
