{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_ov7670_interface_0_0",
    "cell_name": "OV7670_GRAYSCALE_TO_AXIS/ov7670_interface",
    "component_reference": "xilinx.com:hls:ov7670_interface:1.0",
    "ip_revision": "2104070055",
    "gen_directory": "../../../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_ov7670_interface_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "design_1_ov7670_interface_0_0", "resolve_type": "user", "usage": "all" } ],
        "clk_period": [ { "value": "10", "enabled": false, "usage": "all" } ],
        "machine": [ { "value": "64", "enabled": false, "usage": "all" } ],
        "combinational": [ { "value": "0", "enabled": false, "usage": "all" } ],
        "latency": [ { "value": "0", "enabled": false, "usage": "all" } ],
        "II": [ { "value": "x", "enabled": false, "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "tul.com.tw:pynq-z2:part0:1.0" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z020" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "2104070055" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_ov7670_interface_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2023.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "ap_clk": [ { "direction": "in" } ],
        "ap_rst": [ { "direction": "in" } ],
        "ap_start": [ { "direction": "in" } ],
        "ap_done": [ { "direction": "out" } ],
        "ap_idle": [ { "direction": "out" } ],
        "ap_ready": [ { "direction": "out" } ],
        "data_in_V": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "href_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "vsync_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "data_out_V": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "line_valid_V": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "frame_valid_V": [ { "direction": "out", "size_left": "0", "size_right": "0" } ]
      },
      "interfaces": {
        "ap_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "ap_rst", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "24000000", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "PHASE": [ { "value": "0.000", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_PCLK", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "ap_clk" } ]
          }
        },
        "ap_rst": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "ap_rst" } ]
          }
        },
        "ap_ctrl": {
          "vlnv": "xilinx.com:interface:acc_handshake:1.0",
          "abstraction_type": "xilinx.com:interface:acc_handshake_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "start": [ { "physical_name": "ap_start" } ],
            "done": [ { "physical_name": "ap_done" } ],
            "idle": [ { "physical_name": "ap_idle" } ],
            "ready": [ { "physical_name": "ap_ready" } ]
          }
        },
        "data_in_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "data_in_V" } ]
          }
        },
        "href_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "href_V" } ]
          }
        },
        "vsync_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "vsync_V" } ]
          }
        },
        "data_out_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd_and_user", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "data_out_V" } ]
          }
        },
        "line_valid_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd_and_user", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "line_valid_V" } ]
          }
        },
        "frame_valid_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd_and_user", "resolve_type": "generated", "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_static_object": false } ],
            "PHASE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "frame_valid_V" } ]
          }
        }
      }
    }
  }
}