INFO: [VRFC 10-2263] Analyzing Verilog file "C:/consegna/vivado/quadrature_encoder/quadrature_encoder.srcs/sources_1/new/quadrature_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadrature_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/consegna/vivado/quadrature_encoder/quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_pmod_bridge_0_0/src/pmod_concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_concat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_pmod_bridge_0_0/sim/PmodOLEDrgb_pmod_bridge_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodOLEDrgb_pmod_bridge_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/consegna/vivado/quadrature_encoder/quadrature_encoder.gen/sources_1/bd/design_1/ipshared/35e8/hdl/PmodOLEDrgb_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodOLEDrgb_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/sim/design_1_PmodOLEDrgb_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PmodOLEDrgb_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_quadrature_encoder_0_0/sim/design_1_quadrature_encoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_quadrature_encoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_15SPJYW
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_XU9C55
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_14WQB4R
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_YFYJ3U
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_UYSKKA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/consegna/vivado/quadrature_encoder/quadrature_encoder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/consegna/vivado/quadrature_encoder/quadrature_encoder.srcs/sim_1/new/tb_Zynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Zynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/consegna/vivado/quadrature_encoder/quadrature_encoder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
