// Seed: 152731441
module module_0 (
    output tri0 id_0
);
  assign id_0 = 1'b0;
  logic id_2;
  assign id_0 = id_2;
  assign id_2 = id_2;
  logic id_3, id_4;
  assign id_0 = 1;
  wire [-1 'b0 : 1] id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wire id_2,
    output wor id_3,
    input wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    input supply1 id_10,
    output tri id_11,
    output tri0 id_12,
    input tri id_13,
    input wor id_14,
    input wire id_15,
    input tri0 id_16,
    input supply0 id_17
);
  localparam id_19 = -1;
  assign id_12 = id_4 - -1;
  logic id_20, id_21;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  logic id_22, id_23, id_24;
endmodule
