/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ufe_hrc1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 5/5/11 11:49a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu May  5 11:23:42 2011
 *                 MD5 Checksum         9989cc87dbf3a85de8aa1d7c29dab260
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3461/rdb/b0/bchp_ufe_hrc1.h $
 * 
 * Hydra_Software_Devel/1   5/5/11 11:49a farshidf
 * SW3461-4: add the b0 RDB files
 *
 ***************************************************************************/

#ifndef BCHP_UFE_HRC1_H__
#define BCHP_UFE_HRC1_H__

/***************************************************************************
 *UFE_HRC1 - UFE core registers HRC1
 ***************************************************************************/
#define BCHP_UFE_HRC1_CTRL                       0x000f0c00 /* clock/misc control register */
#define BCHP_UFE_HRC1_BYP                        0x000f0c04 /* bypass register */
#define BCHP_UFE_HRC1_RST                        0x000f0c08 /* reset control register */
#define BCHP_UFE_HRC1_FRZ                        0x000f0c0c /* freeze control register */
#define BCHP_UFE_HRC1_AGC1                       0x000f0c10 /* AGC1 control register */
#define BCHP_UFE_HRC1_AGC2                       0x000f0c14 /* AGC2 control register */
#define BCHP_UFE_HRC1_AGC3                       0x000f0c18 /* AGC3 control register */
#define BCHP_UFE_HRC1_AGC1_THRESH                0x000f0c1c /* AGC1 threshold register */
#define BCHP_UFE_HRC1_AGC2_THRESH                0x000f0c20 /* AGC2 threshold register */
#define BCHP_UFE_HRC1_AGC3_THRESH                0x000f0c24 /* AGC3 threshold register */
#define BCHP_UFE_HRC1_AGC1_LF                    0x000f0c28 /* AGC1 loop filter register */
#define BCHP_UFE_HRC1_AGC2_LF                    0x000f0c2c /* AGC2 loop filter register */
#define BCHP_UFE_HRC1_AGC3_LF                    0x000f0c30 /* AGC3 loop filter register */
#define BCHP_UFE_HRC1_IQIMB_AMP_CTRL             0x000f0c34 /* IQ-Imbalance amplitude correction control register */
#define BCHP_UFE_HRC1_IQIMB_PHS_CTRL             0x000f0c38 /* IQ-Imbalance phase     correction control register */
#define BCHP_UFE_HRC1_IQIMB_AMP_LF               0x000f0c3c /* IQ-Imbalance amplitude loop filter register */
#define BCHP_UFE_HRC1_IQIMB_PHS_LF               0x000f0c40 /* IQ-Imbalance phase     loop filter register */
#define BCHP_UFE_HRC1_DCO_CTRL                   0x000f0c44 /* DCO canceller control register */
#define BCHP_UFE_HRC1_DCOINTI                    0x000f0c48 /* DCO integrator I */
#define BCHP_UFE_HRC1_DCOINTQ                    0x000f0c4c /* DCO integrator Q */
#define BCHP_UFE_HRC1_BMIX_FCW                   0x000f0c50 /* FCW register for back mixer */
#define BCHP_UFE_HRC1_FMIX_FCW                   0x000f0c54 /* FCW register for front mixer */
#define BCHP_UFE_HRC1_CRC_EN                     0x000f0c58 /* CRC enable register */
#define BCHP_UFE_HRC1_CRC                        0x000f0c5c /* CRC signature analyzer register */
#define BCHP_UFE_HRC1_LFSR_SEED                  0x000f0c60 /* LFSR initial seed */
#define BCHP_UFE_HRC1_TP                         0x000f0c64 /* Testport register */
#define BCHP_UFE_HRC1_SPARE                      0x000f0c68 /* Software spare register */

#endif /* #ifndef BCHP_UFE_HRC1_H__ */

/* End of File */
