
---------- Begin Simulation Statistics ----------
final_tick                               951567179000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85919                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740100                       # Number of bytes of host memory used
host_op_rate                                    86200                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12912.16                       # Real time elapsed on the host
host_tick_rate                               73695411                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109401821                       # Number of instructions simulated
sim_ops                                    1113028382                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.951567                       # Number of seconds simulated
sim_ticks                                951567179000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.103607                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139497953                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           160151753                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17668692                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        217394688                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18251119                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18583069                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          331950                       # Number of indirect misses.
system.cpu0.branchPred.lookups              277525037                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1850915                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        906060                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10929422                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252679878                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31449083                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725493                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       79093242                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016665539                       # Number of instructions committed
system.cpu0.commit.committedOps            1017574119                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1711524122                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.594543                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.387916                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1227327440     71.71%     71.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    289537939     16.92%     88.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     69873248      4.08%     92.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     61475959      3.59%     96.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19279747      1.13%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4911956      0.29%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3090875      0.18%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4577875      0.27%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31449083      1.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1711524122                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20546492                       # Number of function calls committed.
system.cpu0.commit.int_insts                983064360                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316457291                       # Number of loads committed
system.cpu0.commit.membars                    1814497                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814506      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563709796     55.40%     55.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030469      0.79%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317363339     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124844903     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017574119                       # Class of committed instruction
system.cpu0.commit.refs                     442208277                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016665539                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017574119                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.852259                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.852259                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            166777870                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6743063                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138087149                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1129170679                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               740426703                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                808056032                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10940984                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16293602                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3655262                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  277525037                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                203382823                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    986292296                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3345280                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1162487813                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 133                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          244                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35360584                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.147375                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         725883797                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         157749072                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.617318                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1729856851                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.674040                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.899363                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               892882759     51.62%     51.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               627531206     36.28%     87.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127237598      7.36%     95.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                60871673      3.52%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10780190      0.62%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7066398      0.41%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1581036      0.09%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816383      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   89608      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1729856851                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      153271027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10998376                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               262429671                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.567473                       # Inst execution rate
system.cpu0.iew.exec_refs                   472193500                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 130076606                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              142875598                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            349525652                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2114310                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7352923                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           133592089                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1096646423                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            342116894                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5752335                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1068623929                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1052176                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2803937                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10940984                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4827637                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        77010                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19547972                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        38957                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11869                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3901387                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33068361                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7841103                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11869                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1349044                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9649332                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                446148540                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1060386422                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.851195                       # average fanout of values written-back
system.cpu0.iew.wb_producers                379759191                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.563098                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1060439061                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1304550773                       # number of integer regfile reads
system.cpu0.int_regfile_writes              676456501                       # number of integer regfile writes
system.cpu0.ipc                              0.539881                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.539881                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816192      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            587664785     54.70%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035142      0.75%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811525      0.17%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           345415065     32.15%     87.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          129633483     12.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1074376265                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     76                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                149                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                83                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1156201                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001076                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 218319     18.88%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                824776     71.34%     90.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               113103      9.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1073716198                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3879830006                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1060386355                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1175729544                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1090319961                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1074376265                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6326462                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       79072300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            64574                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3600969                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     37474858                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1729856851                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.621078                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.806842                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          940110136     54.35%     54.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          561148811     32.44%     86.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          186125149     10.76%     97.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32919551      1.90%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6457175      0.37%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2486274      0.14%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             385256      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             149095      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              75404      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1729856851                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.570528                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16959879                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3099146                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           349525652                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          133592089                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1688                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1883127878                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    20006797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              152206535                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647599502                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3586454                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               755604524                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4807454                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25416                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1361515572                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1117191021                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          718225980                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                795714654                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6306145                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10940984                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15144466                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70626473                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1361515516                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        245688                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5108                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  9339677                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5107                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2776721249                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2211678581                       # The number of ROB writes
system.cpu0.timesIdled                       22676904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1644                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            78.875594                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                6190887                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7848926                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1114708                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10796489                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            230549                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         310618                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           80069                       # Number of indirect misses.
system.cpu1.branchPred.lookups               12165184                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13841                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905808                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           817469                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8760274                       # Number of branches committed
system.cpu1.commit.bw_lim_events               885206                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2718127                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        8213722                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37160407                       # Number of instructions committed
system.cpu1.commit.committedOps              38066416                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    212542298                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.179100                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.820099                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    196427865     92.42%     92.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7929826      3.73%     96.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2741130      1.29%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2624870      1.23%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       883325      0.42%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       211176      0.10%     99.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       763408      0.36%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        75492      0.04%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       885206      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    212542298                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              376141                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35775433                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10293801                       # Number of loads committed
system.cpu1.commit.membars                    1811693                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811693      4.76%      4.76% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22335407     58.67%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11199609     29.42%     92.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2719566      7.14%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38066416                       # Class of committed instruction
system.cpu1.commit.refs                      13919187                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37160407                       # Number of Instructions Simulated
system.cpu1.committedOps                     38066416                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.812362                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.812362                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            182216332                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               303367                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5773623                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              49836075                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 8397198                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 20772595                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                818512                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               474087                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1872189                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   12165184                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6927747                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    204598050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               135615                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      53083901                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2231502                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056323                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8363024                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6421436                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.245770                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         214076826                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.254434                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.729873                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               181739137     84.89%     84.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19082632      8.91%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 7874940      3.68%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3426787      1.60%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1027838      0.48%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  345600      0.16%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  560842      0.26%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1192      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17858      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           214076826                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1912907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              856680                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9668684                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192850                       # Inst execution rate
system.cpu1.iew.exec_refs                    14990172                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3882585                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              163473761                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12403993                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1155511                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           954367                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4494415                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           46271822                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11107587                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           643575                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             41653619                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                625388                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1168816                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                818512                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2824432                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17521                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          279452                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7441                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1307                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3470                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2110192                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       869029                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1307                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       362121                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        494559                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 22907144                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41244606                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.839262                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19225098                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.190956                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41261676                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                52943285                       # number of integer regfile reads
system.cpu1.int_regfile_writes               27014102                       # number of integer regfile writes
system.cpu1.ipc                              0.172047                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.172047                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811902      4.28%      4.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             25295765     59.80%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  49      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12170444     28.77%     92.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3018934      7.14%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              42297194                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1000865                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023663                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 171874     17.17%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                743178     74.25%     91.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                85810      8.57%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              41486142                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         299710355                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41244594                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         54478192                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  42824977                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 42297194                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3446845                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        8205405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            38303                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        728718                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5078120                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    214076826                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.197580                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.644919                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          187999995     87.82%     87.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16604549      7.76%     95.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5614078      2.62%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2009180      0.94%     99.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1277232      0.60%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             251863      0.12%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             202890      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              84946      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32093      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      214076826                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.195830                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7132135                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          879144                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12403993                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4494415                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu1.numCycles                       215989733                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1687136996                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              172159852                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24958451                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5054215                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 9597037                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1067181                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                24806                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             61536122                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              48474518                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           31770070                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 20854609                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4210576                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                818512                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10620240                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 6811619                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        61536110                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26576                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               825                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10987048                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           822                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   257936177                       # The number of ROB reads
system.cpu1.rob.rob_writes                   94098843                       # The number of ROB writes
system.cpu1.timesIdled                          36275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            93.304679                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                5863266                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6284000                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1321958                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11063358                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            162946                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         166783                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3837                       # Number of indirect misses.
system.cpu2.branchPred.lookups               11942107                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4277                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905812                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           758799                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6444909                       # Number of branches committed
system.cpu2.commit.bw_lim_events               706292                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718145                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       18124745                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28888525                       # Number of instructions committed
system.cpu2.commit.committedOps              29794538                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    200128814                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.148877                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.770687                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    188101436     93.99%     93.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5836631      2.92%     96.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1850487      0.92%     97.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1998633      1.00%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       546898      0.27%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       169254      0.08%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       857445      0.43%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        61738      0.03%     99.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       706292      0.35%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    200128814                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              279814                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27798582                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8343991                       # Number of loads committed
system.cpu2.commit.membars                    1811695                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811695      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16910769     56.76%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9249803     31.05%     93.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1822130      6.12%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29794538                       # Class of committed instruction
system.cpu2.commit.refs                      11071945                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28888525                       # Number of Instructions Simulated
system.cpu2.committedOps                     29794538                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.057690                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.057690                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            173557924                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               567737                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5224679                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52399838                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7555035                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 18682580                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                759451                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2031428                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2384416                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   11942107                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  6003834                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    194364392                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               263089                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      60969147                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                2645220                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.058572                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           7252374                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6026212                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.299035                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         202939406                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.314646                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.855009                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               168374410     82.97%     82.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                18221203      8.98%     91.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9519731      4.69%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3769769      1.86%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  854041      0.42%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1339345      0.66%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  857984      0.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     167      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2756      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           202939406                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         946849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              791373                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8447432                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.170250                       # Inst execution rate
system.cpu2.iew.exec_refs                    11751075                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2811251                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              153975450                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13935363                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1799201                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           320502                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4663325                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47914035                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8939824                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           321184                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             34711562                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1079096                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1274974                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                759451                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3203685                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        13198                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          189245                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         5685                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          620                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         3422                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5591372                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1935371                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           620                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       117109                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        674264                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 20191610                       # num instructions consuming a value
system.cpu2.iew.wb_count                     34479673                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.833088                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16821397                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.169112                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      34491783                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                43881685                       # number of integer regfile reads
system.cpu2.int_regfile_writes               22482179                       # number of integer regfile writes
system.cpu2.ipc                              0.141689                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.141689                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811909      5.17%      5.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             21379890     61.03%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.20% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9922616     28.32%     94.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1918185      5.48%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              35032746                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     983587                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.028076                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 172431     17.53%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     17.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                731708     74.39%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                79445      8.08%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              34204409                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         274029839                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     34479661                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         66034005                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  42518077                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 35032746                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            5395958                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       18119496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41381                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2677813                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13313596                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    202939406                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.172627                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.611629                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          181268308     89.32%     89.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14322951      7.06%     96.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3971562      1.96%     98.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1642621      0.81%     99.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1243097      0.61%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             195700      0.10%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             200401      0.10%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              72614      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              22152      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      202939406                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.171825                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         10576480                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1485004                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13935363                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4663325                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu2.numCycles                       203886255                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1699240758                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              163499752                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19854121                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5134645                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 9106606                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                908700                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                14874                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             61509426                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              49928431                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           33133618                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 18686152                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4155983                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                759451                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10863387                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13279497                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        61509414                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         24058                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               859                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11942941                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           860                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   247340739                       # The number of ROB reads
system.cpu2.rob.rob_writes                   98651569                       # The number of ROB writes
system.cpu2.timesIdled                          16469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.307569                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                5240660                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5739568                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1567965                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10463839                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            195155                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         440503                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          245348                       # Number of indirect misses.
system.cpu3.branchPred.lookups               11520782                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1156                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905779                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           855030                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5864027                       # Number of branches committed
system.cpu3.commit.bw_lim_events               585558                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2718015                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       15644926                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26687350                       # Number of instructions committed
system.cpu3.commit.committedOps              27593309                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    167849931                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.164393                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.789308                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    156098550     93.00%     93.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5940002      3.54%     96.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2019817      1.20%     97.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1747534      1.04%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       482021      0.29%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       161334      0.10%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       753952      0.45%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        61163      0.04%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       585558      0.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    167849931                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240647                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25659023                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7863654                       # Number of loads committed
system.cpu3.commit.membars                    1811638                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811638      6.57%      6.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15430691     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8769433     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1581406      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27593309                       # Class of committed instruction
system.cpu3.commit.refs                      10350851                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26687350                       # Number of Instructions Simulated
system.cpu3.committedOps                     27593309                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.394769                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.394769                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            142785820                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               714293                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4541632                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              48683203                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 7003385                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 17546321                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                855406                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               988548                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2177308                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   11520782                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5705280                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    162098043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                62676                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      58714204                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3136682                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.067507                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6701855                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           5435815                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.344043                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         170368240                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.358994                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.892157                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               137017403     80.42%     80.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                17194398     10.09%     90.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9730376      5.71%     96.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3807871      2.24%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  904972      0.53%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  817679      0.48%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  895077      0.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      44      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     420      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           170368240                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         291196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              884532                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 7579847                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.191291                       # Inst execution rate
system.cpu3.iew.exec_refs                    11099212                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2537918                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              124930030                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12204935                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1579278                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1579810                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3850916                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           43231599                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8561294                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           693224                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             32645580                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                941320                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1436572                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                855406                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3097500                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        12278                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          151724                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         3550                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          222                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1299                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4341281                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1363719                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           222                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       199962                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        684570                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 18735053                       # num instructions consuming a value
system.cpu3.iew.wb_count                     32405383                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.856811                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 16052405                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.189883                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      32413928                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                40761148                       # number of integer regfile reads
system.cpu3.int_regfile_writes               21535586                       # number of integer regfile writes
system.cpu3.ipc                              0.156378                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.156378                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811839      5.43%      5.43% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             20366328     61.09%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.52% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9524112     28.57%     95.09% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1636382      4.91%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              33338804                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     949335                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028475                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 140382     14.79%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                728605     76.75%     91.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                80345      8.46%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32476285                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         238063237                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     32405371                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         58870060                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  38503829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 33338804                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4727770                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       15638289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            68081                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2009755                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10323565                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    170368240                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.195687                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.648613                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          149738736     87.89%     87.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13674150      8.03%     95.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3806189      2.23%     98.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1398980      0.82%     98.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1267943      0.74%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             221351      0.13%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             172411      0.10%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              65497      0.04%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              22983      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      170368240                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.195353                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9113112                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1131403                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12204935                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3850916                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu3.numCycles                       170659436                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1732466738                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              133406464                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18456614                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4336873                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 8637458                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1052644                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                10182                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             56808576                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              46387666                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           31661628                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 17334423                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4154714                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                855406                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10106109                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                13205014                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        56808564                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28380                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               790                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9667483                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           787                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   210501490                       # The number of ROB reads
system.cpu3.rob.rob_writes                   88997173                       # The number of ROB writes
system.cpu3.timesIdled                           4418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          6428787                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3155002                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10409234                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             420965                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                707402                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8778696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17467322                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       644295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       146110                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     63870337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5161636                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128109751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5307746                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6451206                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2833666                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5854838                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              895                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            545                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2324168                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2324129                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6451207                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1994                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26242648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26242648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    742976064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               742976064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1339                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8778809                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8778809    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8778809                       # Request fanout histogram
system.membus.respLayer1.occupancy        45328185925                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31018994038                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6483047965.648855                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   37689876820.436348                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 343834865500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   102287895500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 849279283500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5983073                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5983073                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5983073                       # number of overall hits
system.cpu2.icache.overall_hits::total        5983073                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        20761                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         20761                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        20761                       # number of overall misses
system.cpu2.icache.overall_misses::total        20761                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    874001000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    874001000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    874001000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    874001000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      6003834                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      6003834                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      6003834                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      6003834                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003458                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003458                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003458                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003458                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 42098.212996                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42098.212996                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 42098.212996                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42098.212996                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          216                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          108                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        18539                       # number of writebacks
system.cpu2.icache.writebacks::total            18539                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2190                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2190                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2190                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2190                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        18571                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        18571                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        18571                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        18571                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    770871500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    770871500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    770871500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    770871500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003093                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003093                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003093                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003093                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 41509.423294                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41509.423294                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 41509.423294                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41509.423294                       # average overall mshr miss latency
system.cpu2.icache.replacements                 18539                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5983073                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5983073                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        20761                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        20761                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    874001000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    874001000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      6003834                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      6003834                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003458                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003458                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 42098.212996                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42098.212996                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2190                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2190                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        18571                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        18571                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    770871500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    770871500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003093                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003093                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 41509.423294                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41509.423294                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.140711                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5787421                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            18539                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           312.175468                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        344849000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.140711                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.973147                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.973147                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         12026239                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        12026239                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8418813                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8418813                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8418813                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8418813                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2095633                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2095633                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2095633                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2095633                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 186639936931                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 186639936931                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 186639936931                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 186639936931                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10514446                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10514446                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10514446                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10514446                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.199310                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.199310                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.199310                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.199310                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89061.365674                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89061.365674                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89061.365674                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89061.365674                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1003389                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       111141                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            14295                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            866                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.191605                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   128.338337                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       982032                       # number of writebacks
system.cpu2.dcache.writebacks::total           982032                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1509595                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1509595                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1509595                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1509595                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       586038                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       586038                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       586038                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       586038                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55731986580                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55731986580                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55731986580                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55731986580                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055736                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055736                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055736                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055736                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 95099.612278                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95099.612278                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 95099.612278                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95099.612278                       # average overall mshr miss latency
system.cpu2.dcache.replacements                982032                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7495862                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7495862                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1196867                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1196867                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  95771996000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  95771996000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8692729                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8692729                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.137686                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.137686                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 80018.912711                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 80018.912711                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       911394                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       911394                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       285473                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       285473                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  21948452500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  21948452500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.032840                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.032840                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 76884.512721                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76884.512721                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       922951                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        922951                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       898766                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       898766                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  90867940931                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  90867940931                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1821717                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1821717                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.493362                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.493362                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 101103.002262                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 101103.002262                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       598201                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       598201                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       300565                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       300565                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  33783534080                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  33783534080                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.164990                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.164990                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 112400.093424                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 112400.093424                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          345                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          345                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          205                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3433500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3433500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.372727                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.372727                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 16748.780488                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16748.780488                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          103                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          102                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          102                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1901000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1901000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.185455                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.185455                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 18637.254902                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18637.254902                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          212                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          178                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1312000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1312000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.456410                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.456410                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7370.786517                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7370.786517                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          171                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1170000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1170000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.438462                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.438462                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6842.105263                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6842.105263                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       302500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       302500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       273500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       273500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       495750                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         495750                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       410062                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       410062                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  42345852500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  42345852500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905812                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905812                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.452701                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.452701                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 103266.951095                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 103266.951095                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       410062                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       410062                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  41935790500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  41935790500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.452701                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.452701                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 102266.951095                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 102266.951095                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.686107                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9910192                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           995962                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.950372                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        344860500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.686107                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.958941                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.958941                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23838387                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23838387                       # Number of data accesses
system.cpu3.numPwrStateTransitions                229                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          115                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7529449560.869565                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   40156584933.231285                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          111     96.52%     96.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.87%     97.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.87%     98.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.87%     99.13% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.87%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        44000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 343835048500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            115                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    85680479500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 865886699500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5698906                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5698906                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5698906                       # number of overall hits
system.cpu3.icache.overall_hits::total        5698906                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6374                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6374                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6374                       # number of overall misses
system.cpu3.icache.overall_misses::total         6374                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    306501500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    306501500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    306501500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    306501500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5705280                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5705280                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5705280                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5705280                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001117                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001117                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001117                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001117                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 48086.209602                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48086.209602                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 48086.209602                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48086.209602                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    68.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5494                       # number of writebacks
system.cpu3.icache.writebacks::total             5494                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          848                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          848                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          848                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          848                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5526                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5526                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5526                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5526                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    255187500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    255187500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    255187500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    255187500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000969                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000969                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000969                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000969                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 46179.424539                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46179.424539                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 46179.424539                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46179.424539                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5494                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5698906                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5698906                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6374                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6374                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    306501500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    306501500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5705280                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5705280                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001117                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001117                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 48086.209602                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48086.209602                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          848                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          848                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5526                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5526                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    255187500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    255187500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000969                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000969                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 46179.424539                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46179.424539                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.140574                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5534230                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5494                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1007.322534                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        350834000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.140574                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.973143                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.973143                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11416086                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11416086                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7966631                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7966631                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7966631                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7966631                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1973027                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1973027                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1973027                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1973027                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 175646285115                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 175646285115                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 175646285115                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 175646285115                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9939658                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9939658                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9939658                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9939658                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.198500                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.198500                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.198500                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.198500                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 89023.761517                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 89023.761517                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 89023.761517                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 89023.761517                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       945843                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        49136                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            13530                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            387                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    69.907095                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   126.966408                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       809991                       # number of writebacks
system.cpu3.dcache.writebacks::total           809991                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1451431                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1451431                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1451431                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1451431                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       521596                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       521596                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       521596                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       521596                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  47867763626                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  47867763626                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  47867763626                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  47867763626                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052476                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052476                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052476                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052476                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 91771.722993                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91771.722993                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 91771.722993                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91771.722993                       # average overall mshr miss latency
system.cpu3.dcache.replacements                809991                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7203858                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7203858                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1154779                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1154779                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  92914555500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  92914555500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8358637                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8358637                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.138154                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.138154                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 80460.898146                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 80460.898146                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       879252                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       879252                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       275527                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       275527                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  20804445500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  20804445500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032963                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032963                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 75507.828634                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 75507.828634                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       762773                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        762773                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       818248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       818248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  82731729615                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  82731729615                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1581021                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1581021                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.517544                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.517544                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 101108.379874                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 101108.379874                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       572179                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       572179                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       246069                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       246069                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  27063318126                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  27063318126                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.155639                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.155639                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 109982.639528                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 109982.639528                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          320                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          184                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          184                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5392500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5392500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.365079                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.365079                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29307.065217                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29307.065217                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           90                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           90                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.186508                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.186508                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 33340.425532                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33340.425532                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          159                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       983500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       983500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.426273                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.426273                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6185.534591                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6185.534591                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          152                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       841500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       841500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.407507                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.407507                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5536.184211                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5536.184211                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        85000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        85000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        75000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        75000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607273                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607273                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298506                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298506                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  31060620000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  31060620000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905779                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905779                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329557                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329557                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 104053.586863                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 104053.586863                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298506                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298506                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  30762114000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  30762114000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329557                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329557                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 103053.586863                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 103053.586863                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.515972                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9393791                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           819904                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.457184                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        350845500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.515972                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.859874                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.859874                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22512556                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22512556                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    555744861.111111                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1415051878.297876                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        41000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   4816856500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   941563771500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  10003407500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    175187587                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       175187587                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    175187587                       # number of overall hits
system.cpu0.icache.overall_hits::total      175187587                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28195235                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28195235                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28195235                       # number of overall misses
system.cpu0.icache.overall_misses::total     28195235                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 377303546997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 377303546997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 377303546997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 377303546997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    203382822                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    203382822                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    203382822                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    203382822                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138631                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138631                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138631                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138631                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13381.819552                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13381.819552                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13381.819552                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13381.819552                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2882                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.689655                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26382897                       # number of writebacks
system.cpu0.icache.writebacks::total         26382897                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1812304                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1812304                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1812304                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1812304                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26382931                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26382931                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26382931                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26382931                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 334243981998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 334243981998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 334243981998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 334243981998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129721                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129721                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129721                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129721                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12668.948041                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12668.948041                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12668.948041                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12668.948041                       # average overall mshr miss latency
system.cpu0.icache.replacements              26382897                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    175187587                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      175187587                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28195235                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28195235                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 377303546997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 377303546997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    203382822                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    203382822                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138631                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138631                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13381.819552                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13381.819552                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1812304                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1812304                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26382931                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26382931                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 334243981998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 334243981998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129721                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129721                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12668.948041                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12668.948041                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          201570250                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26382897                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.640186                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        433148573                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       433148573                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    398301136                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       398301136                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    398301136                       # number of overall hits
system.cpu0.dcache.overall_hits::total      398301136                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44911265                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44911265                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44911265                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44911265                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 925437804071                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 925437804071                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 925437804071                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 925437804071                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    443212401                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    443212401                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    443212401                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    443212401                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101331                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101331                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101331                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101331                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20605.917114                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20605.917114                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20605.917114                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20605.917114                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4134061                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       137311                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            96190                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1344                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.978075                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   102.165923                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34730909                       # number of writebacks
system.cpu0.dcache.writebacks::total         34730909                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10514978                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10514978                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10514978                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10514978                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     34396287                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     34396287                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     34396287                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     34396287                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 533980356847                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 533980356847                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 533980356847                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 533980356847                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.077607                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.077607                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.077607                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.077607                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15524.360430                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15524.360430                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15524.360430                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15524.360430                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34730909                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    283670159                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      283670159                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34700599                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34700599                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 615243139000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 615243139000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    318370758                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    318370758                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108994                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108994                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17730.043767                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17730.043767                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5761170                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5761170                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28939429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28939429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 398589398000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 398589398000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090899                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090899                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13773.229527                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13773.229527                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    114630977                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     114630977                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10210666                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10210666                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 310194665071                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 310194665071                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124841643                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124841643                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.081789                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.081789                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30379.474274                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30379.474274                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4753808                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4753808                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5456858                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5456858                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 135390958847                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 135390958847                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043710                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043710                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24811.156685                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24811.156685                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1960                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1960                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1419                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1419                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     63088500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     63088500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.419947                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.419947                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44459.830867                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44459.830867                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1390                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1390                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1227500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1227500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008582                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008582                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 42327.586207                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42327.586207                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3105                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3105                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          178                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1115000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1115000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3283                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3283                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.054219                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.054219                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6264.044944                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6264.044944                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          177                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          177                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       938000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       938000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.053914                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.053914                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5299.435028                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5299.435028                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       557253                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         557253                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       348807                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       348807                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34295791500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34295791500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       906060                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       906060                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.384971                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.384971                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 98323.117082                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 98323.117082                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       348807                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       348807                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33946984500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33946984500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.384971                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.384971                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 97323.117082                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 97323.117082                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.927987                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          433608402                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         34744863                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.479784                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.927987                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997750                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997750                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        922995141                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       922995141                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26324271                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33513672                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               30780                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              253857                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               13357                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              217385                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                3563                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              222469                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60579354                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26324271                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33513672                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              30780                       # number of overall hits
system.l2.overall_hits::.cpu1.data             253857                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              13357                       # number of overall hits
system.l2.overall_hits::.cpu2.data             217385                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               3563                       # number of overall hits
system.l2.overall_hits::.cpu3.data             222469                       # number of overall hits
system.l2.overall_hits::total                60579354                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             58659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1214997                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            783357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5214                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            764310                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1963                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            586863                       # number of demand (read+write) misses
system.l2.demand_misses::total                3425051                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            58659                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1214997                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9688                       # number of overall misses
system.l2.overall_misses::.cpu1.data           783357                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5214                       # number of overall misses
system.l2.overall_misses::.cpu2.data           764310                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1963                       # number of overall misses
system.l2.overall_misses::.cpu3.data           586863                       # number of overall misses
system.l2.overall_misses::total               3425051                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5339442379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 127473187880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1104101820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  94975389455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    577238395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  92892884815                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    203387978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  74062861431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     396628494153                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5339442379                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 127473187880                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1104101820                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  94975389455                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    577238395                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  92892884815                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    203387978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  74062861431                       # number of overall miss cycles
system.l2.overall_miss_latency::total    396628494153                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26382930                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34728669                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           40468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1037214                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           18571                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          981695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5526                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          809332                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64004405                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26382930                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34728669                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          40468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1037214                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          18571                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         981695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5526                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         809332                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64004405                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002223                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.034985                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.239399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.755251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.280760                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.778562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.355230                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.725120                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053513                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002223                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.034985                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.239399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.755251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.280760                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.778562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.355230                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.725120                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053513                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91025.117697                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104916.463069                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 113965.918662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121241.514986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 110709.320100                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121538.230319                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 103610.788589                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 126201.279397                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115802.215545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91025.117697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104916.463069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 113965.918662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121241.514986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 110709.320100                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121538.230319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 103610.788589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 126201.279397                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115802.215545                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2118067                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     67161                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.537157                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4604414                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2833666                       # number of writebacks
system.l2.writebacks::total                   2833666                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1376                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          82037                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1760                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          27471                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          22460                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            352                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          22134                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              158791                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1376                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         82037                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1760                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         27471                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         22460                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           352                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         22134                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             158791                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        57283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1132960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       755886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       741850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       564729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3266260                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        57283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1132960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       755886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       741850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       564729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5602750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8869010                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4646087921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 110085650692                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    867110390                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84808479626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    432919430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  83239014859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    157601486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  66177918464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 350414782868                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4646087921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 110085650692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    867110390                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84808479626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    432919430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  83239014859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    157601486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  66177918464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 569629659210                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 920044442078                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.032623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.195908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.728766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.216090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.755683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.291531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.697772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051032                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.032623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.195908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.728766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.216090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.755683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.291531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.697772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.138569                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81107.622174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97166.405426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 109373.157164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112197.447269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 107879.249938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 112204.643606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 97828.358783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 117185.266675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107283.187152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81107.622174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97166.405426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 109373.157164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112197.447269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 107879.249938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 112204.643606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 97828.358783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 117185.266675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101669.654939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103736.994555                       # average overall mshr miss latency
system.l2.replacements                       13886606                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8809959                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8809959                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8809959                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8809959                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     54945396                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         54945396                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     54945396                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     54945396                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5602750                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5602750                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 569629659210                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 569629659210                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101669.654939                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101669.654939                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  108                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 81                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       302000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       392500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.948718                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.318182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.380952                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.218750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.428571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8162.162162                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3812.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2107.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4845.679012                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       749500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       284500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       319500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       288500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1642000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.948718                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.318182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.380952                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.218750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20256.756757                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20321.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19968.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20607.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20271.604938                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               55                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        61000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            101                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.687500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.206897                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.544554                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2178.571429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2346.153846                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1109.090909                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           55                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       280500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       261500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       444000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       123500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1109500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.687500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.206897                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.544554                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20035.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20115.384615                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20181.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20583.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20172.727273                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          5087794                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            98096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            79016                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            85496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5350402                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         706496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         619747                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         617626                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         448773                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2392642                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  77540094427                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  73620751315                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  73276758019                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  55565751574                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  280003355335                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5794290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       696642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       534269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7743044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.121930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.863346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.886576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.839976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.309005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109753.055116                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118791.621928                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 118642.605750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 123817.055781                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117026.849539                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        38190                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        11623                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        10072                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         9739                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            69624                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       668306                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       608124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       607554                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       439034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2323018                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  67739770217                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  66349836056                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  66143766198                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  50103219738                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 250336592209                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.115339                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.847155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.872118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.821747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.300014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101360.410077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109105.767995                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 108868.950246                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 114121.502521                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107763.518065                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26324271                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         30780                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         13357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          3563                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26371971                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        58659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            75524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5339442379                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1104101820                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    577238395                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    203387978                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7224170572                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26382930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        40468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        18571                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26447495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002223                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.239399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.280760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.355230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91025.117697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 113965.918662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 110709.320100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 103610.788589                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95653.971876                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1376                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1760                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1201                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          352                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4689                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        57283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7928                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4013                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1611                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        70835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4646087921                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    867110390                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    432919430                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    157601486                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6103719227                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.195908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.216090                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.291531                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81107.622174                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 109373.157164                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 107879.249938                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 97828.358783                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86168.126308                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     28425878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       155761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       138369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       136973                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          28856981                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       508501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       163610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       146684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       138090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          956885                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  49933093453                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  21354638140                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  19616126796                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  18497109857                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 109400968246                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28934379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       319371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       285053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       275063                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29813866                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017574                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.512288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.514585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.502030                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.032095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98196.647505                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130521.594890                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 133730.514548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 133949.669469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114330.319992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        43847                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15848                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        12388                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        12395                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        84478                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       464654                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       147762                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134296                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       125695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       872407                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  42345880475                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18458643570                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  17095248661                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  16074698726                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  93974471432                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.016059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.462666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.471126                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.456968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029262                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91134.221324                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 124921.451862                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 127295.292942                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 127886.540642                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107718.612336                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          567                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          368                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          334                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          324                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1593                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          911                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          654                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          571                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          570                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2706                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     22260628                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     16130378                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     14153398                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     12861905                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     65406309                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1478                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1022                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          905                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          894                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4299                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.616373                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.639922                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.630939                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.637584                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.629449                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 24435.376509                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24664.186544                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 24787.036778                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 22564.745614                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24170.845898                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          230                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          184                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          156                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          144                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          714                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          681                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          470                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          415                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          426                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1992                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     13918889                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      9699407                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      8594912                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      8830404                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     41043612                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.460758                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.459883                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.458564                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.476510                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.463364                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20438.897210                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20637.036170                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20710.631325                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20728.647887                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20604.222892                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999896                       # Cycle average of tags in use
system.l2.tags.total_refs                   133111681                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13888911                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.584026                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.552209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.726959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.008314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.527045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.493716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.001773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.337373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.330629                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.446128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.172005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.317666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1036003807                       # Number of tag accesses
system.l2.tags.data_accesses               1036003807                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3666112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      72585984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        507392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      48396096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        256896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      47493056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        103104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      36158784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    352454016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          561621440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3666112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       507392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       256896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       103104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4533504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    181354624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       181354624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          57283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1134156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         756189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         742079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         564981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5507094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8775335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2833666                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2833666                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3852710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         76280462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           533217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         50859358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           269971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         49910355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           108352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         37999192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    370393204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             590206821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3852710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       533217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       269971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       108352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4764250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190585203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190585203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190585203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3852710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        76280462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          533217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        50859358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          269971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        49910355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          108352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        37999192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    370393204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            780792024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2761465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     57283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1051460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    749813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    732462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    553779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5496042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003661242750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       170325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       170325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13905259                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2606060                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8775336                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2833666                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8775336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2833666                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 120944                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 72201                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            437081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            459995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            487934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            618756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            649589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            557212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            611395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            582983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            668868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            590175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           536496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           490442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           517671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           464094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           458506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            137050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            138144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            137816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            163610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            185773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            216790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            216350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            214648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            220268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           181707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           164117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           159584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           150886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           183104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           145390                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 447169281143                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43271960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            609439131143                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51669.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70419.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6471259                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1587226                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8775336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2833666                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  905885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  931366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  956160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  883805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  709222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  571547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  434828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  355137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  291666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  286971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 389876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 828489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 469383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 196981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 154386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 122576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  89274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  53893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  15495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 130138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 153077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 167270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 176390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 182200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 186567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 190676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 186433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 184656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 180714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 175459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 173845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 172169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  30806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  14728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  16616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  17051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  17294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  17297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  17148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  19293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     28                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3357344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.615887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.178150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.874388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1172660     34.93%     34.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1280763     38.15%     73.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       303729      9.05%     82.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       167588      4.99%     87.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       173895      5.18%     92.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        59597      1.78%     94.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33880      1.01%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25008      0.74%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       140224      4.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3357344                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       170325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.810967                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    280.374206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       170320    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        170325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       170325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.212817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.195594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.802486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           156260     91.74%     91.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              903      0.53%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8418      4.94%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2661      1.56%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1093      0.64%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              464      0.27%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              251      0.15%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              112      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               69      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               36      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               26      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        170325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              553881088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7740416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176732672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               561621504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            181354624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       582.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    590.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  951567167000                       # Total gap between requests
system.mem_ctrls.avgGap                      81968.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3666112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     67293440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       507392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     47988032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       256896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     46877568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       103104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     35441856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    351746688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176732672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3852709.594137861859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 70718538.307214990258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 533217.213873661822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 50430524.569406151772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 269971.480384570954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 49263540.225571401417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 108351.782486184296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 37245773.900320708752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 369649874.189282000065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185728003.130297124386                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        57283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1134156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       756189                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       742079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       564981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5507095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2833666                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2264572211                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  63494546761                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    530277201                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  53183429309                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    262243166                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  52226734499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     89384832                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  42586797091                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 394801146073                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22791714761139                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39533.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55983.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     66886.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70330.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     65332.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70378.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     55484.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     75377.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71689.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8043190.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12159898380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6463120290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30341051580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7410854880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     75115769040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     136379488200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     250555912320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       518426094690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.812921                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 649952007721                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31774860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 269840311279                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11811616320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6278000190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31451307300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7003903680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     75115769040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     251650878900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     153485267520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       536796742950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.118598                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 396478005608                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31774860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 523314313392                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6587761417.968750                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   38106258338.459877                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        50000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 343835011000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   108333717500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 843233461500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6882235                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6882235                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6882235                       # number of overall hits
system.cpu1.icache.overall_hits::total        6882235                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        45512                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         45512                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        45512                       # number of overall misses
system.cpu1.icache.overall_misses::total        45512                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1745883500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1745883500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1745883500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1745883500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6927747                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6927747                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6927747                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6927747                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006570                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006570                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006570                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006570                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 38360.948761                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38360.948761                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 38360.948761                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38360.948761                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    31.714286                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        40436                       # number of writebacks
system.cpu1.icache.writebacks::total            40436                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5044                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5044                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5044                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5044                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        40468                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        40468                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        40468                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        40468                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1535970000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1535970000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1535970000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1535970000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005841                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005841                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005841                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005841                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 37955.174459                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37955.174459                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 37955.174459                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37955.174459                       # average overall mshr miss latency
system.cpu1.icache.replacements                 40436                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6882235                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6882235                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        45512                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        45512                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1745883500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1745883500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6927747                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6927747                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006570                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006570                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 38360.948761                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38360.948761                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5044                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5044                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        40468                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        40468                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1535970000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1535970000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005841                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005841                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 37955.174459                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37955.174459                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.140904                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6708513                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            40436                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           165.904466                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338931000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.140904                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.973153                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.973153                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13895962                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13895962                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11139250                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11139250                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11139250                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11139250                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2333205                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2333205                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2333205                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2333205                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 200769493340                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 200769493340                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 200769493340                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 200769493340                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13472455                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13472455                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13472455                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13472455                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.173183                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.173183                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.173183                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.173183                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86048.801258                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86048.801258                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86048.801258                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86048.801258                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1272885                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       116920                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19390                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            985                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.646467                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   118.700508                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1038137                       # number of writebacks
system.cpu1.dcache.writebacks::total          1038137                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1691666                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1691666                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1691666                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1691666                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       641539                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       641539                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       641539                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       641539                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  59247809533                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  59247809533                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  59247809533                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  59247809533                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047619                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047619                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047619                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047619                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92352.623197                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92352.623197                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92352.623197                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92352.623197                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1038137                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9417594                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9417594                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1335700                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1335700                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 104076984500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 104076984500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10753294                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10753294                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.124213                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.124213                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77919.431384                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77919.431384                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1015894                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1015894                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       319806                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       319806                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  23934347000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  23934347000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029740                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029740                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74840.206250                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74840.206250                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1721656                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1721656                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       997505                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       997505                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96692508840                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96692508840                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2719161                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2719161                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.366843                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.366843                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96934.360068                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96934.360068                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       675772                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       675772                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  35313462533                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  35313462533                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.118321                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.118321                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109760.150600                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109760.150600                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          203                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          203                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5272500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5272500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.377323                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.377323                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25972.906404                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25972.906404                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           99                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2286500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2286500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.184015                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.184015                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23095.959596                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23095.959596                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          221                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          221                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          160                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1036000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1036000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.419948                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.419948                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         6475                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         6475                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       906000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       906000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.404199                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.404199                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5883.116883                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5883.116883                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       225500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       225500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       201500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       201500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       494852                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         494852                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410956                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410956                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  41422527500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  41422527500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905808                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905808                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453690                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453690                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100795.529205                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100795.529205                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410956                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410956                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  41011571500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  41011571500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453690                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453690                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99795.529205                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99795.529205                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.137173                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12686947                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1052370                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.055595                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338942500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.137173                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910537                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910537                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29810761                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29810761                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 951567179000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          56263587                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11643625                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55198458                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11052940                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9017563                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             999                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           591                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1590                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           63                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           63                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7792755                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7792755                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26447495                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29816094                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4299                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4299                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79148756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    104206406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       121372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3129200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        55681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2961083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2440673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192079717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3377012864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4445412800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5177856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132822528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2375040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    125678272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       705280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    103636608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8192821248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22957482                       # Total snoops (count)
system.tol2bus.snoopTraffic                 184683456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         86986993                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074715                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.308464                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81191688     93.34%     93.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5438107      6.25%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  91364      0.11%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 184964      0.21%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  80840      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     30      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           86986993                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128081909281                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1495163089                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          28486505                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1230926976                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8475045                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52118658736                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39579362863                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1579927523                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          61661360                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3022437759500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51225                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742148                       # Number of bytes of host memory used
host_op_rate                                    51281                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 72295.07                       # Real time elapsed on the host
host_tick_rate                               28644701                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3703337635                       # Number of instructions simulated
sim_ops                                    3707387963                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.070871                       # Number of seconds simulated
sim_ticks                                2070870580500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.700594                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              107875640                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           111556337                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6469735                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125185178                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            171968                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         186543                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14575                       # Number of indirect misses.
system.cpu0.branchPred.lookups              125713923                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10601                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        104435                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6452316                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  86926314                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19468592                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         323467                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      114934140                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           653852755                       # Number of instructions committed
system.cpu0.commit.committedOps             653956966                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4107930080                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.159194                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.951489                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3940302565     95.92%     95.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     66305336      1.61%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12344894      0.30%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4476362      0.11%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4258089      0.10%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3898812      0.09%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     40870406      0.99%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     16005024      0.39%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19468592      0.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4107930080                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 214433140                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              399451                       # Number of function calls committed.
system.cpu0.commit.int_insts                543583072                       # Number of committed integer instructions.
system.cpu0.commit.loads                    178608105                       # Number of loads committed
system.cpu0.commit.membars                     205055                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       206066      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       339245942     51.88%     51.91% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13979      0.00%     51.91% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      85405288     13.06%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      18558001      2.84%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      6183232      0.95%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       6188849      0.95%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      6183619      0.95%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       99482553     15.21%     85.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        573290      0.09%     85.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     79229987     12.12%     98.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     12683170      1.94%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        653956966                       # Class of committed instruction
system.cpu0.commit.refs                     191969000                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  653852755                       # Number of Instructions Simulated
system.cpu0.committedOps                    653956966                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.330823                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.330823                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3872917389                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                17523                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            92877133                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             827266676                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                47682318                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                144641285                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6913165                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                27697                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             54380015                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  125713923                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 24149744                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   4091104523                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               210976                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          196                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     953170953                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13861168                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.030370                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28498818                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         108047608                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.230266                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4126534172                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.231018                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.742614                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3533050584     85.62%     85.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               449968806     10.90%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21135025      0.51%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                89759565      2.18%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4930544      0.12%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  380330      0.01%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                21016851      0.51%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6276734      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   15733      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4126534172                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                230401449                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               206573101                       # number of floating regfile writes
system.cpu0.idleCycles                       12892006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6812659                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                95306717                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.299274                       # Inst execution rate
system.cpu0.iew.exec_refs                   746136636                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  13624780                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1768861246                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            209369239                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            136257                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5411522                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            15678426                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          767193333                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            732511856                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5882693                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1238821387                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              11176273                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1244694545                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6913165                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1268545674                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     53252132                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          203107                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       535557                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30761134                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2317531                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        535557                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2047177                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4765482                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                592580720                       # num instructions consuming a value
system.cpu0.iew.wb_count                    691653518                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827317                       # average fanout of values written-back
system.cpu0.iew.wb_producers                490252132                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.167089                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     692765529                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1296456036                       # number of integer regfile reads
system.cpu0.int_regfile_writes              377463795                       # number of integer regfile writes
system.cpu0.ipc                              0.157957                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.157957                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           210813      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            369955525     29.72%     29.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14815      0.00%     29.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2209      0.00%     29.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           86502389      6.95%     36.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1011      0.00%     36.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           20620286      1.66%     38.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           6468672      0.52%     38.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            6188849      0.50%     39.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           6398273      0.51%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           449336810     36.10%     75.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             586563      0.05%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      285463896     22.93%     98.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      12953968      1.04%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1244704079                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              491041005                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          916058780                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    219421155                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         295224542                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  173583402                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.139458                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5313690      3.06%      3.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3734      0.00%      3.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                73561      0.04%      3.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               27868      0.02%      3.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             30917405     17.81%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               31450      0.02%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             101810826     58.65%     79.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15224      0.01%     79.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         35389643     20.39%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             927035663                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5876990777                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    472232363                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        585739836                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 766819256                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1244704079                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             374077                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      113236370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3523824                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         50610                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    105999045                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4126534172                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.301634                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.039281                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3683512668     89.26%     89.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          152158024      3.69%     92.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           72959779      1.77%     94.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           44405693      1.08%     95.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           96793960      2.35%     98.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           53411717      1.29%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           10816991      0.26%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5529673      0.13%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            6945667      0.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4126534172                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.300695                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          8126339                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5348264                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           209369239                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           15678426                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              231238615                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             122519983                       # number of misc regfile writes
system.cpu0.numCycles                      4139426178                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2315068                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             3186728735                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            553826955                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             165434463                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                71477123                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             608729543                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              5010596                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1130260882                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             794056211                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          674322554                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                162383956                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4192733                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6913165                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            698481381                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               120495604                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        287509529                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       842751353                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        549812                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             15829                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                350604366                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         15519                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4857297877                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1556407015                       # The number of ROB writes
system.cpu0.timesIdled                         162351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 4745                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.131737                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              106986028                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           110145285                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6451123                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        124132456                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            139512                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         145383                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5871                       # Number of indirect misses.
system.cpu1.branchPred.lookups              124564740                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2286                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        102654                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          6439326                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  85758922                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19440072                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         320805                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      114594677                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           646196165                       # Number of instructions committed
system.cpu1.commit.committedOps             646302088                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   4106572784                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.157382                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.945917                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3940708813     95.96%     95.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     65764822      1.60%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12148743      0.30%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4379466      0.11%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4218141      0.10%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3903275      0.10%     98.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     40874297      1.00%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     15135155      0.37%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19440072      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   4106572784                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 212732636                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              330068                       # Number of function calls committed.
system.cpu1.commit.int_insts                536782356                       # Number of committed integer instructions.
system.cpu1.commit.loads                    176548803                       # Number of loads committed
system.cpu1.commit.membars                     206523                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       206523      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       334813950     51.80%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            502      0.00%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      84550782     13.08%     64.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      18565280      2.87%     67.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      6187728      0.96%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      6187728      0.96%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       98286067     15.21%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        261738      0.04%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     78365390     12.13%     98.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     12686928      1.96%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        646302088                       # Class of committed instruction
system.cpu1.commit.refs                     189600123                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  646196165                       # Number of Instructions Simulated
system.cpu1.committedOps                    646302088                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.386889                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.386889                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3878045786                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                11918                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            91897854                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             819363704                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                44638736                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                141345104                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               6895714                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                27513                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             54191356                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  124564740                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23864186                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   4092769940                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               194351                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     945655566                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               13815022                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.030182                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25439245                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         107125540                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.229129                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        4125116696                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.229279                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.740487                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3536607347     85.73%     85.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               446135788     10.82%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20956434      0.51%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                88952928      2.16%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 4887688      0.12%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  361064      0.01%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                20971521      0.51%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 6240913      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3013      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          4125116696                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                228697369                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               204840297                       # number of floating regfile writes
system.cpu1.idleCycles                        2066241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             6797292                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                94100679                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.298607                       # Inst execution rate
system.cpu1.iew.exec_refs                   745179041                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13309765                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1775283636                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            207231780                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            133065                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          5373545                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15343438                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          759198998                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            731869276                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5868535                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1232407420                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              11204986                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1242928122                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               6895714                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1266840800                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     53310377                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          193173                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       531635                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     30682977                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2292118                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        531635                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      2026905                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4770387                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                587197286                       # num instructions consuming a value
system.cpu1.iew.wb_count                    683761285                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826054                       # average fanout of values written-back
system.cpu1.iew.wb_producers                485056732                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.165673                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     684868770                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1288621534                       # number of integer regfile reads
system.cpu1.int_regfile_writes              372780589                       # number of integer regfile writes
system.cpu1.ipc                              0.156571                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.156571                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           210630      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            365364466     29.51%     29.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 508      0.00%     29.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           85642811      6.92%     36.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           20611567      1.66%     38.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           6471864      0.52%     38.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            6188800      0.50%     39.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           6401290      0.52%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           448881319     36.25%     75.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             267031      0.02%     75.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      285278579     23.04%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      12956418      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1238275955                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              490285367                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          914259965                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    217689226                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         293302352                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  174149861                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.140639                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5261932      3.02%      3.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3978      0.00%      3.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                89466      0.05%      3.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               28564      0.02%      3.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             31105546     17.86%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               31771      0.02%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             102153848     58.66%     79.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   43      0.00%     79.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         35474713     20.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             921929819                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5865092974                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    466072059                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        579324274                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 758828030                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1238275955                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             370968                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      112896910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3534472                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         50163                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    105842696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   4125116696                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.300180                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.037405                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3685436645     89.34%     89.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          150271250      3.64%     92.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           72120725      1.75%     94.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           44007970      1.07%     95.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           96820285      2.35%     98.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           53443965      1.30%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           10727580      0.26%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            5433308      0.13%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            6854968      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     4125116696                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.300029                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8098531                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         5327897                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           207231780                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15343438                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              229518327                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             121680318                       # number of misc regfile writes
system.cpu1.numCycles                      4127182937                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14454710                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             3190260928                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            547609555                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             165919700                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                68294758                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             611671154                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              5077263                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1119074775                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             786063326                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          667858619                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                159038080                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2928940                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               6895714                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            700125391                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               120249064                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        285652200                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       833422575                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        501825                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             15075                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                349821234                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         15009                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4847993610                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1540357818                       # The number of ROB writes
system.cpu1.timesIdled                          30927                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.344054                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits              107135462                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups           111200907                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          6454815                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        124256670                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            139112                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         142958                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3846                       # Number of indirect misses.
system.cpu2.branchPred.lookups              124686177                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2531                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        103161                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          6443063                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  85857871                       # Number of branches committed
system.cpu2.commit.bw_lim_events             19452522                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         321580                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      114676009                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           646912229                       # Number of instructions committed
system.cpu2.commit.committedOps             647018972                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   4101912093                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.157736                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.946990                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   3935879774     95.95%     95.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     65809661      1.60%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     12178063      0.30%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4413819      0.11%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4199050      0.10%     98.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      3904423      0.10%     98.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     40850230      1.00%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7     15224551      0.37%     99.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     19452522      0.47%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   4101912093                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 212960320                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              329137                       # Number of function calls committed.
system.cpu2.commit.int_insts                537375962                       # Number of committed integer instructions.
system.cpu2.commit.loads                    176751508                       # Number of loads committed
system.cpu2.commit.membars                     208028                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       208028      0.03%      0.03% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       335195756     51.81%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            550      0.00%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      84657422     13.08%     64.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt      18574888      2.87%     67.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      6192528      0.96%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      6192528      0.96%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       98392243     15.21%     85.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        261403      0.04%     85.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     78462426     12.13%     98.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     12691728      1.96%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        647018972                       # Class of committed instruction
system.cpu2.commit.refs                     189807800                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  646912229                       # Number of Instructions Simulated
system.cpu2.committedOps                    647018972                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.373593                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.373593                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           3872929882                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                11831                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            92023110                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             820172521                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                44696524                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                141771485                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               6897830                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                28954                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             54169458                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  124686177                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 23856693                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   4088152554                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               194813                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     946550399                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               13819164                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.030240                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          25403043                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches         107274574                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.229569                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        4120465179                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.229756                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.740996                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              3531277644     85.70%     85.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               446681770     10.84%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                20944301      0.51%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                89105357      2.16%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 4898440      0.12%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  358894      0.01%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                20967209      0.51%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 6229328      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2236      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          4120465179                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                228933768                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               205057911                       # number of floating regfile writes
system.cpu2.idleCycles                        2689813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             6800616                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                94204907                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.298980                       # Inst execution rate
system.cpu2.iew.exec_refs                   744995970                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  13314440                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1774423861                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            207460624                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            132142                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          5377997                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            15346407                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          759987056                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            731681530                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          5866135                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts           1232740170                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents              11222541                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents           1241902979                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               6897830                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles           1265829632                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     53298594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          193251                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       530407                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     30709116                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2290115                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        530407                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      2023153                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       4777463                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                588006582                       # num instructions consuming a value
system.cpu2.iew.wb_count                    684481654                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.825963                       # average fanout of values written-back
system.cpu2.iew.wb_producers                485671921                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.166009                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     685590161                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads              1289026247                       # number of integer regfile reads
system.cpu2.int_regfile_writes              373172728                       # number of integer regfile writes
system.cpu2.ipc                              0.156897                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.156897                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           211411      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            365755619     29.53%     29.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 557      0.00%     29.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  672      0.00%     29.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           85748122      6.92%     36.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     36.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt           20620021      1.66%     38.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           6475667      0.52%     38.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     38.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            6188800      0.50%     39.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           6405600      0.52%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           448735163     36.23%     75.90% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             267173      0.02%     75.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      285236736     23.03%     98.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      12960764      1.05%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total            1238606305                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              490228308                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          914287209                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    217911505                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         293539516                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  173913291                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.140410                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                5263980      3.03%      3.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 3895      0.00%      3.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                76573      0.04%      3.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult               28650      0.02%      3.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             30975207     17.81%     20.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               31623      0.02%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead             102056667     58.68%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   46      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         35476649     20.40%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             922079877                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        5860845524                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    466570149                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        579945101                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 759615155                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued               1238606305                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             371901                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      112968084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          3541653                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         50321                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined    105932236                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   4120465179                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.300599                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.038182                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         3680644078     89.33%     89.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          150374403      3.65%     92.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           72168166      1.75%     94.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           44013626      1.07%     95.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           96798470      2.35%     98.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           53372048      1.30%     99.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6           10740431      0.26%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            5473670      0.13%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            6880287      0.17%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     4120465179                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.300403                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8102614                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         5328561                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           207460624                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           15346407                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              229749152                       # number of misc regfile reads
system.cpu2.misc_regfile_writes             121806166                       # number of misc regfile writes
system.cpu2.numCycles                      4123154992                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    18482201                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             3188661900                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            548220454                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             165807094                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                68382915                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             608102092                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              5044505                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups           1120197254                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             786846810                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          668530561                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                159392612                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2972162                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               6897830                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            696679698                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               120310107                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        285878946                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       834318308                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        450224                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             13699                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                349701614                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         13662                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  4844129475                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1541963347                       # The number of ROB writes
system.cpu2.timesIdled                          33345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.760295                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits              107131104                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups           113054844                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          6448925                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted        124253221                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            139075                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         142324                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3249                       # Number of indirect misses.
system.cpu3.branchPred.lookups              124683359                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2356                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        103324                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          6437134                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  85867832                       # Number of branches committed
system.cpu3.commit.bw_lim_events             19437107                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         321966                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      114625828                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           646974665                       # Number of instructions committed
system.cpu3.commit.committedOps             647081555                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   4102787970                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.157718                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.946923                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   3936748581     95.95%     95.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     65801238      1.60%     97.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     12184878      0.30%     97.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4390355      0.11%     97.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4227791      0.10%     98.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      3905995      0.10%     98.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     40842674      1.00%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7     15249351      0.37%     99.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     19437107      0.47%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   4102787970                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 212973124                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              329372                       # Number of function calls committed.
system.cpu3.commit.int_insts                537432895                       # Number of committed integer instructions.
system.cpu3.commit.loads                    176768981                       # Number of loads committed
system.cpu3.commit.membars                     208189                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       208189      0.03%      0.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       335236199     51.81%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            592      0.00%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      84665051     13.08%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt      18573244      2.87%     67.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      6191712      0.96%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      6191712      0.96%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       98400612     15.21%     85.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        262167      0.04%     85.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     78471693     12.13%     98.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     12690912      1.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        647081555                       # Class of committed instruction
system.cpu3.commit.refs                     189825384                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  646974665                       # Number of Instructions Simulated
system.cpu3.committedOps                    647081555                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.374108                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.374108                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           3873883126                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                11898                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            92020413                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             820141628                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                44682903                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                141705830                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               6891869                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                30655                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             54166844                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  124683359                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 23857603                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   4088993433                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               195032                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     946534734                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               13807320                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.030234                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25433469                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches         107270179                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.229525                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        4121330572                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.229704                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.740945                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              3532163235     85.70%     85.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               446668498     10.84%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                20941469      0.51%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                89103574      2.16%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 4891597      0.12%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  359040      0.01%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                20963989      0.51%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 6236934      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2236      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          4121330572                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                228934719                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               205066119                       # number of floating regfile writes
system.cpu3.idleCycles                        2555594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             6794861                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                94211903                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.298897                       # Inst execution rate
system.cpu3.iew.exec_refs                   744843276                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  13313265                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1775867650                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            207463898                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            132138                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          5368678                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            15345806                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          760006233                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            731530011                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          5863961                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts           1232618327                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents              11221764                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents           1241162613                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               6891869                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles           1265093055                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     53283567                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          193255                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       530409                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     30694917                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2289403                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        530409                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      2023144                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4771717                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                588054745                       # num instructions consuming a value
system.cpu3.iew.wb_count                    684526922                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.825975                       # average fanout of values written-back
system.cpu3.iew.wb_producers                485718608                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.165991                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     685636273                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads              1288920561                       # number of integer regfile reads
system.cpu3.int_regfile_writes              373204883                       # number of integer regfile writes
system.cpu3.ipc                              0.156885                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.156885                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           211605      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            365784457     29.53%     29.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 594      0.00%     29.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  672      0.00%     29.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           85752791      6.92%     36.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     36.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt           20618355      1.66%     38.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           6474910      0.52%     38.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     38.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            6188800      0.50%     39.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           6404055      0.52%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     39.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           448620015     36.22%     75.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             267683      0.02%     75.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      285199440     23.03%     98.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      12958911      1.05%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total            1238482288                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              490148384                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          914168024                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    217917500                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         293531494                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  173852716                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.140376                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                5267819      3.03%      3.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 3736      0.00%      3.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                77060      0.04%      3.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult               28229      0.02%      3.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             30937080     17.79%     20.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               31443      0.02%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead             102033744     58.69%     79.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   31      0.00%     79.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         35473573     20.40%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             921975015                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        5861518287                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    466609422                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        579928958                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 759634396                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued               1238482288                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             371837                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      112924678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          3538447                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         49871                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined    105901707                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   4121330572                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.300505                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.038013                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         3681499969     89.33%     89.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          150426061      3.65%     92.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72191609      1.75%     94.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           43968984      1.07%     95.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           96776295      2.35%     98.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           53372350      1.30%     99.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6           10746226      0.26%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            5470853      0.13%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            6878225      0.17%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     4121330572                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.300319                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          8102301                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         5328604                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           207463898                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           15345806                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              229753114                       # number of misc regfile reads
system.cpu3.misc_regfile_writes             121810519                       # number of misc regfile writes
system.cpu3.numCycles                      4123886166                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17751909                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             3189740399                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            548273119                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             166124970                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                68351122                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             607935463                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              5060558                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups           1120184206                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             786838280                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          668522097                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                159347171                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2964504                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               6891869                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            696576435                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               120248978                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        285866336                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       834317870                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        423576                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             13392                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                349828146                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         13360                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  4845033936                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1541977309                       # The number of ROB writes
system.cpu3.timesIdled                          32342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued        124228582                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             60387166                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           351267815                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull          145765514                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              12729410                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    338255839                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     661386308                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     27008967                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     16255290                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    276286442                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    225420910                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    549915873                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      241676200                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          336402745                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5461548                       # Transaction distribution
system.membus.trans_dist::CleanEvict        317670661                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           135476                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9647                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1706065                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1703303                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     336402746                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    999492324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              999492324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  21988326144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             21988326144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           127182                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         338254067                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               338254067    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           338254067                       # Request fanout histogram
system.membus.respLayer1.occupancy       1726342950727                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             83.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        828061368832                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              40.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3684                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1843                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5042868.149756                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   6378919.708172                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1843    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     55658500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1843                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   2061576574500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   9294006000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     23819825                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        23819825                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     23819825                       # number of overall hits
system.cpu2.icache.overall_hits::total       23819825                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        36868                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         36868                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        36868                       # number of overall misses
system.cpu2.icache.overall_misses::total        36868                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2260535000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2260535000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2260535000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2260535000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     23856693                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     23856693                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     23856693                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     23856693                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001545                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001545                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001545                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001545                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61314.283389                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61314.283389                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61314.283389                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61314.283389                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          275                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    34.375000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        35355                       # number of writebacks
system.cpu2.icache.writebacks::total            35355                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1513                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1513                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1513                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1513                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        35355                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        35355                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        35355                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        35355                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2141762500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2141762500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2141762500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2141762500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001482                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001482                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001482                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001482                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 60578.772451                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60578.772451                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 60578.772451                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60578.772451                       # average overall mshr miss latency
system.cpu2.icache.replacements                 35355                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     23819825                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       23819825                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        36868                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        36868                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2260535000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2260535000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     23856693                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     23856693                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001545                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001545                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61314.283389                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61314.283389                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1513                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1513                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        35355                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        35355                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2141762500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2141762500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001482                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001482                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 60578.772451                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60578.772451                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24069403                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            35387                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           680.176421                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         47748741                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        47748741                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     94480161                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        94480161                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     94480161                       # number of overall hits
system.cpu2.dcache.overall_hits::total       94480161                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data    107413651                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total     107413651                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data    107413651                       # number of overall misses
system.cpu2.dcache.overall_misses::total    107413651                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 11044213285844                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 11044213285844                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 11044213285844                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 11044213285844                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    201893812                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    201893812                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    201893812                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    201893812                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.532030                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.532030                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.532030                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.532030                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 102819.457146                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102819.457146                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 102819.457146                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102819.457146                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   3233953693                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       490767                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         53904188                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5867                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    59.994479                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.648713                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     63177655                       # number of writebacks
system.cpu2.dcache.writebacks::total         63177655                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     44221828                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     44221828                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     44221828                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     44221828                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     63191823                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     63191823                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     63191823                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     63191823                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 7424554733631                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 7424554733631                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 7424554733631                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 7424554733631                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.312995                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.312995                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.312995                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.312995                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 117492.333361                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 117492.333361                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 117492.333361                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 117492.333361                       # average overall mshr miss latency
system.cpu2.dcache.replacements              63177635                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     86041041                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       86041041                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data    102906648                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total    102906648                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 10655973987000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 10655973987000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    188947689                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    188947689                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.544630                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.544630                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103549.908525                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103549.908525                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     40454456                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     40454456                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     62452192                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     62452192                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 7369191698000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 7369191698000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.330526                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.330526                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 117997.326627                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 117997.326627                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      8439120                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8439120                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      4507003                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4507003                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 388239298844                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 388239298844                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     12946123                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12946123                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.348135                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.348135                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 86141.344668                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86141.344668                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      3767372                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      3767372                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       739631                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       739631                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  55363035631                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  55363035631                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.057131                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.057131                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 74852.237982                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74852.237982                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         6751                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6751                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         2318                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2318                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     80653000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     80653000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         9069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.255596                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.255596                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 34794.219154                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 34794.219154                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          475                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          475                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1843                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1843                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     45757500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     45757500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.203220                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.203220                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 24827.726533                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24827.726533                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         3316                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3316                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2946                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2946                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     23563500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     23563500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         6262                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6262                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.470457                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.470457                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7998.472505                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7998.472505                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2826                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2826                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     21041500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     21041500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.451294                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.451294                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7445.682944                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7445.682944                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3655000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3655000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3351000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3351000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         2497                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           2497                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       100664                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       100664                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3008192500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3008192500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       103161                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       103161                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.975795                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.975795                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 29883.498569                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 29883.498569                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       100662                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       100662                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   2907528500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   2907528500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.975776                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.975776                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 28884.072440                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 28884.072440                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.960498                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          157816347                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         63260914                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.494690                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.960498                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998766                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998766                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        467285493                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       467285493                       # Number of data accesses
system.cpu3.numPwrStateTransitions               3814                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1908                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4679482.442348                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   6261429.171304                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1908    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     55637500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1908                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   2061942128000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8928452500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     23820737                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23820737                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     23820737                       # number of overall hits
system.cpu3.icache.overall_hits::total       23820737                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        36866                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         36866                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        36866                       # number of overall misses
system.cpu3.icache.overall_misses::total        36866                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2184036500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2184036500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2184036500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2184036500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     23857603                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     23857603                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     23857603                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     23857603                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001545                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001545                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001545                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001545                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 59242.567678                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59242.567678                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 59242.567678                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59242.567678                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          826                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    75.090909                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        35466                       # number of writebacks
system.cpu3.icache.writebacks::total            35466                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1400                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1400                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1400                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1400                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        35466                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        35466                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        35466                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        35466                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   2073548000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2073548000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   2073548000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2073548000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001487                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001487                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001487                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001487                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58465.798229                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58465.798229                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58465.798229                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58465.798229                       # average overall mshr miss latency
system.cpu3.icache.replacements                 35466                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     23820737                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23820737                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        36866                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        36866                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2184036500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2184036500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     23857603                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     23857603                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001545                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001545                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 59242.567678                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59242.567678                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1400                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1400                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        35466                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        35466                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   2073548000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2073548000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001487                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001487                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58465.798229                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58465.798229                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24026405                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            35498                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           676.838273                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         47750672                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        47750672                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     94487678                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        94487678                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     94487678                       # number of overall hits
system.cpu3.dcache.overall_hits::total       94487678                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data    107416758                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total     107416758                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data    107416758                       # number of overall misses
system.cpu3.dcache.overall_misses::total    107416758                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 11047692923652                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 11047692923652                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 11047692923652                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 11047692923652                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    201904436                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    201904436                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    201904436                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    201904436                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.532018                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.532018                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.532018                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.532018                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 102848.876929                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 102848.876929                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 102848.876929                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 102848.876929                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   3232766050                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       503250                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         53889132                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5947                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.989202                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.622499                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     63165900                       # number of writebacks
system.cpu3.dcache.writebacks::total         63165900                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     44235948                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     44235948                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     44235948                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     44235948                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     63180810                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     63180810                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     63180810                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     63180810                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 7424632994884                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 7424632994884                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 7424632994884                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 7424632994884                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.312924                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.312924                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.312924                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.312924                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 117514.052050                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117514.052050                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 117514.052050                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117514.052050                       # average overall mshr miss latency
system.cpu3.dcache.replacements              63165880                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     86018384                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       86018384                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data    102940010                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total    102940010                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 10661994394000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 10661994394000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    188958394                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    188958394                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.544776                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.544776                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103574.833478                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103574.833478                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     40500464                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     40500464                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     62439546                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     62439546                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 7368357400000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 7368357400000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.330441                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.330441                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 118007.863158                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 118007.863158                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      8469294                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8469294                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      4476748                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4476748                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 385698529652                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 385698529652                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     12946042                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12946042                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.345801                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.345801                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 86155.961795                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86155.961795                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      3735484                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      3735484                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       741264                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       741264                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  56275594884                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  56275594884                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.057258                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.057258                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 75918.424318                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 75918.424318                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         6851                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         6851                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         2339                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2339                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     66058000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     66058000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         9190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.254516                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.254516                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28241.983754                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28241.983754                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          401                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          401                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1938                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1938                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     46125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     46125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.210881                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.210881                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23800.309598                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23800.309598                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         3178                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3178                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3081                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3081                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     24531500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     24531500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         6259                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6259                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.492251                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.492251                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7962.187601                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7962.187601                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2947                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2947                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     21930500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     21930500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.470842                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.470842                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7441.635562                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7441.635562                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3757500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3757500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3411500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3411500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2533                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2533                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       100791                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       100791                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   2996183999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   2996183999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       103324                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       103324                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.975485                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.975485                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 29726.701779                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 29726.701779                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       100789                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       100789                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   2895388999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   2895388999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.975466                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.975466                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 28727.232129                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 28727.232129                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.960179                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          157813170                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         63249168                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.495103                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.960179                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998756                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998756                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        467295562                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       467295562                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1958                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          979                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1182863.636364                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1227625.029158                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          979    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      6042000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            979                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2069712557000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1158023500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     23988339                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        23988339                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     23988339                       # number of overall hits
system.cpu0.icache.overall_hits::total       23988339                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       161404                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        161404                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       161404                       # number of overall misses
system.cpu0.icache.overall_misses::total       161404                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9966559500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9966559500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9966559500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9966559500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     24149743                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     24149743                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     24149743                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     24149743                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006683                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006683                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006683                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006683                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 61749.148100                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61749.148100                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 61749.148100                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61749.148100                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3437                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.811594                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151878                       # number of writebacks
system.cpu0.icache.writebacks::total           151878                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9523                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9523                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9523                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9523                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151881                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151881                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151881                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151881                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9337567500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9337567500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9337567500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9337567500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006289                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006289                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006289                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006289                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 61479.497106                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61479.497106                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 61479.497106                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61479.497106                       # average overall mshr miss latency
system.cpu0.icache.replacements                151878                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     23988339                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       23988339                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       161404                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       161404                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9966559500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9966559500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     24149743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     24149743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006683                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006683                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 61749.148100                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61749.148100                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9523                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9523                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151881                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151881                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9337567500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9337567500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006289                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006289                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 61479.497106                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61479.497106                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           24140486                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           151913                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           158.909942                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         48451367                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        48451367                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     95435533                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        95435533                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     95435533                       # number of overall hits
system.cpu0.dcache.overall_hits::total       95435533                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    108689886                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     108689886                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    108689886                       # number of overall misses
system.cpu0.dcache.overall_misses::total    108689886                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 11188452106901                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 11188452106901                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 11188452106901                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 11188452106901                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    204125419                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    204125419                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    204125419                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    204125419                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.532466                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.532466                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.532466                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.532466                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 102939.220186                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102939.220186                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 102939.220186                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102939.220186                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3231277969                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       500590                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53853857                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5940                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.000864                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.274411                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     63223941                       # number of writebacks
system.cpu0.dcache.writebacks::total         63223941                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     45436981                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     45436981                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     45436981                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     45436981                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     63252905                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     63252905                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     63252905                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     63252905                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 7428574352857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 7428574352857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 7428574352857                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 7428574352857                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.309873                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.309873                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.309873                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.309873                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 117442.421860                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 117442.421860                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 117442.421860                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 117442.421860                       # average overall mshr miss latency
system.cpu0.dcache.replacements              63223915                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     86935298                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86935298                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    103941882                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    103941882                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 10745978637000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 10745978637000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190877180                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190877180                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.544548                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.544548                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 103384.491701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103384.491701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     41463312                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     41463312                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     62478570                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     62478570                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 7366062055500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 7366062055500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.327323                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.327323                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 117897.417555                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 117897.417555                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      8500235                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8500235                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4748004                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4748004                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 442473469901                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 442473469901                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13248239                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13248239                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.358388                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.358388                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 93191.469489                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93191.469489                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3973669                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3973669                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       774335                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       774335                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  62512297357                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  62512297357                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058448                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058448                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 80730.300654                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80730.300654                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         8258                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8258                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1328                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1328                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     62598000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     62598000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         9586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.138535                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.138535                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 47137.048193                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47137.048193                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1091                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1091                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          237                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          237                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3096000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3096000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.024724                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.024724                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13063.291139                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13063.291139                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5738                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5738                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2420                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2420                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     15145500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     15145500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         8158                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8158                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.296641                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.296641                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6258.471074                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6258.471074                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2391                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2391                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     12806500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     12806500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.293087                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.293087                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5356.127143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5356.127143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       632500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       632500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       580500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       580500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5075                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5075                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        99360                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        99360                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3091210000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3091210000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       104435                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       104435                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.951405                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.951405                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 31111.211755                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 31111.211755                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        99357                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        99357                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2991850000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2991850000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.951376                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.951376                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 30112.120938                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 30112.120938                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.975848                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          158835529                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         63317965                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.508538                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.975848                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999245                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999245                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        471813129                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       471813129                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               53665                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5381681                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17701                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             5358049                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               16258                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             5338052                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               16529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             5336958                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21518893                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              53665                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5381681                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17701                       # number of overall hits
system.l2.overall_hits::.cpu1.data            5358049                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              16258                       # number of overall hits
system.l2.overall_hits::.cpu2.data            5338052                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              16529                       # number of overall hits
system.l2.overall_hits::.cpu3.data            5336958                       # number of overall hits
system.l2.overall_hits::total                21518893                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             98213                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          57852962                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17024                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          57829018                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             19097                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          57839143                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             18937                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          57826647                       # number of demand (read+write) misses
system.l2.demand_misses::total              231501041                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            98213                       # number of overall misses
system.l2.overall_misses::.cpu0.data         57852962                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17024                       # number of overall misses
system.l2.overall_misses::.cpu1.data         57829018                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            19097                       # number of overall misses
system.l2.overall_misses::.cpu2.data         57839143                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            18937                       # number of overall misses
system.l2.overall_misses::.cpu3.data         57826647                       # number of overall misses
system.l2.overall_misses::total             231501041                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8508855802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 7169025977165                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1521709388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 7169799811186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1886013165                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 7165518922057                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1818310316                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 7165829726191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     28683909325270                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8508855802                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 7169025977165                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1521709388                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 7169799811186                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1886013165                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 7165518922057                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1818310316                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 7165829726191                       # number of overall miss cycles
system.l2.overall_miss_latency::total    28683909325270                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        63234643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34725                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        63187067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           35355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        63177195                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           35466                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        63163605                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            253019934                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       63234643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34725                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       63187067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          35355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       63177195                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          35466                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       63163605                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           253019934                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.646657                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.914893                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.490252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.915203                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.540150                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.915507                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.533948                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.915506                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.914952                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.646657                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.914893                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.490252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.915203                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.540150                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.915507                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.533948                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.915506                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.914952                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86636.756865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 123918.045495                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89386.124765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123982.734951                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98759.656752                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 123887.017518                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96018.921476                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 123919.163534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123904.018752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86636.756865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 123918.045495                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89386.124765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123982.734951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98759.656752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 123887.017518                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96018.921476                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 123919.163534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123904.018752                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          682183866                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  74317856                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       9.179273                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 104087572                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5461548                       # number of writebacks
system.l2.writebacks::total                   5461548                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            645                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1333545                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3382                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1287059                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4014                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data        1289076                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4004                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data        1295966                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             5217691                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           645                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1333545                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3382                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1287059                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4014                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data       1289076                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4004                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data       1295966                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            5217691                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        97568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     56519417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     56541959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        15083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     56550067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        14933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     56530681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         226283350                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        97568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     56519417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     56541959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        15083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     56550067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        14933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     56530681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    117385290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        343668640                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7493818809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 6511558018773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1141201403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 6515417289770                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1457535171                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 6511426689949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1389731323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 6511237168192                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 26061121453390                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7493818809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 6511558018773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1141201403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 6515417289770                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1457535171                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 6511426689949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1389731323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 6511237168192                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 11881029532284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 37942150985674                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.642410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.893805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.392858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.894834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.426616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.895103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.421051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.894988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.894330                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.642410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.893805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.392858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.894834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.426616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.895103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.421051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.894988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.358267                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76806.112752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 115209.221262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83653.526096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 115231.544945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 96634.301598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 115144.455796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93064.442711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 115180.589602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115170.300658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76806.112752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 115209.221262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83653.526096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 115231.544945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 96634.301598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 115144.455796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93064.442711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 115180.589602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101213.955618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110403.297158                       # average overall mshr miss latency
system.l2.replacements                      558759735                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6746227                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6746227                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6746227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6746227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    224285953                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        224285953                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    224285953                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    224285953                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    117385290                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      117385290                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 11881029532284                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 11881029532284                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101213.955618                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101213.955618                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            4069                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            4276                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            4710                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            4646                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                17701                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4805                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4692                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4754                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          4831                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              19082                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     73509926                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     77391433                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     76078420                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     81666439                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    308646218                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         8874                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         8968                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         9464                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         9477                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            36783                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.541469                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.523194                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.502325                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.509760                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.518772                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15298.631842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 16494.337809                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 16003.033235                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 16904.665494                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16174.731055                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          358                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          360                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          350                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          397                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            1465                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4447                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4332                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4404                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         4434                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         17617                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    109546398                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    104985426                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data    108889420                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data    110089410                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    433510654                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.501127                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.483051                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.465342                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.467870                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.478944                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 24633.775129                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24234.862881                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 24725.118074                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 24828.464141                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24607.518533                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           182                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           362                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           353                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                907                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          192                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          431                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          331                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          358                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1312                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        92000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       152000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       334000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       485500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1063500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          202                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          613                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          693                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          711                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2219                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.950495                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.703100                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.477633                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.503516                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.591257                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   479.166667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   352.668213                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1009.063444                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1356.145251                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   810.594512                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          192                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          431                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          331                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          358                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1312                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3881500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      8691481                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      6709499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      7234500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     26516980                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.950495                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.703100                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.477633                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.503516                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.591257                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20216.145833                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20165.849188                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20270.389728                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20208.100559                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20211.112805                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           304490                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           299031                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           294690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           293755                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1191966                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         496380                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         466679                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         471227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         472563                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1906849                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  57794660682                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  51415697909                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  50779773715                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  51702787618                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  211692919924                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       800870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       765710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       765917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       766318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3098815                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.619801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.609472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.615246                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.616667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.615348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116432.291152                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110173.583789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107760.747400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109409.301232                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111017.138706                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        60133                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        48450                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        47779                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        49406                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           205768                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       436247                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       418229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       423448                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       423157                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1701081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  48835396945                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  43641194608                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  43016368857                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  43748537599                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 179241498009                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.544716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.546198                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.552864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.552195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.548946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111944.373130                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104347.605278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 101585.953546                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 103386.066162                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105369.172902                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         53665                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         16258                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         16529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             104153                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        98213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        19097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        18937                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           153271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8508855802                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1521709388                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1886013165                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1818310316                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13734888671                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        35355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        35466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         257424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.646657                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.490252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.540150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.533948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.595403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86636.756865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89386.124765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98759.656752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 96018.921476                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89611.790039                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          645                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3382                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4014                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4004                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         12045                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        97568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13642                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        15083                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        14933                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       141226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7493818809                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1141201403                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1457535171                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1389731323                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11482286706                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.642410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.392858                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.426616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.421051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.548612                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76806.112752                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83653.526096                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 96634.301598                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93064.442711                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81304.339895                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5077191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      5059018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      5043362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      5043203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20222774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     57356582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     57362339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     57367916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     57354084                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       229440921                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 7111231316483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 7118384113277                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 7114739148342                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 7114126938573                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 28458481516675                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     62433773                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     62421357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     62411278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     62397287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     249663695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.918679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.918954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.919191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.919176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.919000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 123982.829320                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124095.081152                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124019.480651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124038.716032                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124034.027551                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1273412                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1238609                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data      1241297                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data      1246560                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      4999878                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     56083170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     56123730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     56126619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     56107524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    224441043                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 6462722621828                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 6471776095162                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 6468410321092                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 6467488630593                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 25870397668675                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.898283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.899111                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.899303                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.899198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.898973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115234.617120                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115312.651086                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115246.748091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115269.542648                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 115265.894878                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           21                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                85                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           54                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           67                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           73                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           77                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             271                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3202982                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2945477                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      5001974                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      4529470                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15679903                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           73                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           88                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          103                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           356                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.739726                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.761364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.793478                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.747573                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.761236                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 59314.481481                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 43962.343284                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 68520.191781                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 58824.285714                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 57859.420664                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           25                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           30                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          138                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           37                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          133                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       611493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       779495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       699497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       684496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2774981                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.397260                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.420455                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.369565                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.320388                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.373596                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21085.965517                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21067.432432                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20573.441176                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20742.303030                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20864.518797                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999999                       # Cycle average of tags in use
system.l2.tags.total_refs                   590683049                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 558760022                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.057132                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.992246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.058449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.126233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.109846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.107605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.104554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.483952                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.406129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.095722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.095466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.095431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.095384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.210687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4431525582                       # Number of tag accesses
system.l2.tags.data_accesses               4431525582                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6244416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3617967936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        873088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3619301120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        965312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3619809792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        955712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3618571136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   7154098560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        21638787072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6244416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       873088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       965312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       955712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9038528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    349539072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       349539072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          97569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       56530749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       56551580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          15083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       56559528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          14933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       56540174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    111782790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           338106048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5461548                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5461548                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3015358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1747075829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           421604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1747719608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           466138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1747965240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           461503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1747367107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3454633345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           10449125733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3015358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       421604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       466138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       461503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4364603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      168788468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168788468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      168788468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3015358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1747075829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          421604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1747719608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          466138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1747965240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          461503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1747367107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3454633345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          10617914200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3456934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     97570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  56027334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  56036171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     15083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  56033978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     14933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  56025610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 111228390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002153774250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       215966                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       215966                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           342720915                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3267864                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   338106049                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5461548                       # Number of write requests accepted
system.mem_ctrls.readBursts                 338106049                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5461548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2613338                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2004614                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          18585573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          16835448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          15345126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          13316225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          12301189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          10777845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          10660446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           9487055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          12029332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          26605961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         36965141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         39070162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         28936433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         32877875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         29127405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         22571495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            170056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            245973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            206069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            257335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            256746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            281272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            212392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           231600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           193292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           253520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           213110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           210016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           173306                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      12.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      43.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 18605429449819                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1677463555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            24895917781069                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     55457.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                74207.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                255349517                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3114890                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             338106049                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5461548                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  374979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  502586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  649890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  789769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  908323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1005196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1075573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1270488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 6556629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               66061185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              136903177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               77625411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               17353389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               11076456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                6901218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                3677995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1557282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 614335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 357559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  51157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  53673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  56314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  58260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  60334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  62178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  63706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  66408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  67812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  68791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  34558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  27531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  24088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  22156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  21062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  20365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  74761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  98451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 122658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 143681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 156089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 161917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 163311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 163174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 162462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 161203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 160830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 160270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 159977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 159267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 160046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 167665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  33630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     63                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     80485241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.524912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.385066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.334073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     31978529     39.73%     39.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     21442855     26.64%     66.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      8385825     10.42%     76.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      4338338      5.39%     82.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2686260      3.34%     85.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1842494      2.29%     87.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1390264      1.73%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1108600      1.38%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      7312076      9.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     80485241                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       215966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1553.451497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    313.525315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3776.053428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       177645     82.26%     82.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        16329      7.56%     89.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         6687      3.10%     92.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         4206      1.95%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3159      1.46%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         2272      1.05%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1472      0.68%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1039      0.48%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          804      0.37%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          588      0.27%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          385      0.18%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          316      0.15%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          249      0.12%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          182      0.08%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          142      0.07%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          119      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           82      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           72      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           49      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           41      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           32      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           22      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           26      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151           11      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        215966                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       215966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.006844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.139950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           215321     99.70%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              142      0.07%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              302      0.14%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              122      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        215966                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            21471533504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               167253632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               221243776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             21638787136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            349539072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                     10368.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                  10449.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        81.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    81.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2070870569000                       # Total gap between requests
system.mem_ctrls.avgGap                       6027.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6244480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3585749376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       873088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3586314944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       965312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3586174592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       955712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3585639040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   7118616960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    221243776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3015388.821880074218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1731517850.398087739944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 421604.328257537913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1731790956.793690443039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 466138.255615631468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1731723182.399036645889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 461502.524107155390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1731464570.390617132187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3437499681.067104816437                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106836119.110148325562                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        97570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     56530749                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13642                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     56551580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        15083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     56559528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        14933                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     56540174                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    111782790                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5461548                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3440813208                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 4140418569117                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    567031733                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 4143562566149                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    821313754                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 4139312920284                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    759839844                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 4139826516311                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 8327208210669                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 87763697028967                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35265.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     73241.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41565.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     73270.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     54452.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     73185.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     50883.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     73219.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     74494.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16069381.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         375192620040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         199419618255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1629232360560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9231611760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     163472727600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     940262111070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3414630240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3320225679525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1603.299458                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1543802211                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  69150900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2000175878289                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         199471979280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         106021871340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        766185581700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8813583720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     163472727600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     938679723810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4747166880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2187392634330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1056.267183                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4935259236                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  69150900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1996784421264                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3452                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1727                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4215388.245512                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6654920.350314                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1727    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     55574000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1727                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   2063590605000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7279975500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23827425                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23827425                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23827425                       # number of overall hits
system.cpu1.icache.overall_hits::total       23827425                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        36761                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         36761                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        36761                       # number of overall misses
system.cpu1.icache.overall_misses::total        36761                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1926015000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1926015000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1926015000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1926015000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23864186                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23864186                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23864186                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23864186                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001540                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001540                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001540                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001540                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 52392.889203                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52392.889203                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 52392.889203                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52392.889203                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    31.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34725                       # number of writebacks
system.cpu1.icache.writebacks::total            34725                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2036                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2036                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2036                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2036                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34725                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34725                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34725                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34725                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1787139500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1787139500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1787139500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1787139500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001455                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001455                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001455                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001455                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 51465.500360                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51465.500360                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 51465.500360                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51465.500360                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34725                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23827425                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23827425                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        36761                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        36761                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1926015000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1926015000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23864186                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23864186                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001540                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001540                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 52392.889203                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52392.889203                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2036                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2036                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34725                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34725                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1787139500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1787139500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001455                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001455                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 51465.500360                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51465.500360                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24076340                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34757                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           692.704779                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47763097                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47763097                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     94680479                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        94680479                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     94680479                       # number of overall hits
system.cpu1.dcache.overall_hits::total       94680479                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    107002363                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     107002363                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    107002363                       # number of overall misses
system.cpu1.dcache.overall_misses::total    107002363                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 11050062398145                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 11050062398145                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 11050062398145                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 11050062398145                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    201682842                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    201682842                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    201682842                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    201682842                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.530548                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.530548                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.530548                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.530548                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 103269.330586                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103269.330586                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 103269.330586                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103269.330586                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3233795928                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       512574                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53915128                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6077                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.979380                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.346553                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     63188952                       # number of writebacks
system.cpu1.dcache.writebacks::total         63188952                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     43798321                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     43798321                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     43798321                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     43798321                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     63204042                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     63204042                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     63204042                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     63204042                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 7429093906983                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 7429093906983                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 7429093906983                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 7429093906983                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.313383                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.313383                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.313383                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.313383                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117541.436780                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117541.436780                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117541.436780                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117541.436780                       # average overall mshr miss latency
system.cpu1.dcache.replacements              63188926                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     86084298                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       86084298                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    102657399                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    102657399                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 10675315232000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 10675315232000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    188741697                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    188741697                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.543904                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.543904                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103989.730268                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103989.730268                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     40193433                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     40193433                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     62463966                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     62463966                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 7373011911000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 7373011911000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.330949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.330949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 118036.243664                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 118036.243664                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8596181                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8596181                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4344964                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4344964                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 374747166145                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 374747166145                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12941145                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12941145                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.335748                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.335748                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 86248.623958                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86248.623958                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3604888                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3604888                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       740076                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       740076                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  56081995983                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  56081995983                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.057188                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.057188                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 75778.698381                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75778.698381                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         7581                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7581                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1978                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1978                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     34210500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     34210500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.206925                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.206925                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 17295.500506                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17295.500506                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          481                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          481                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1497                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1497                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22302500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22302500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.156606                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.156606                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14898.129593                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14898.129593                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3582                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3582                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3392                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3392                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     26828500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     26828500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         6974                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6974                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.486378                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.486378                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7909.345519                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7909.345519                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3290                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3290                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     23736500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     23736500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.471752                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.471752                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7214.741641                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7214.741641                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2181500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2181500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1983500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1983500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2215                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2215                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       100439                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       100439                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2985109999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2985109999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       102654                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       102654                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.978423                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.978423                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 29720.626440                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 29720.626440                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       100437                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       100437                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2884670999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2884670999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.978403                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.978403                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 28721.198353                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 28721.198353                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.963934                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          158029192                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         63272542                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.497595                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.963934                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998873                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998873                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        466876573                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       466876573                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2070870580500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         250086356                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           23                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12207775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    246267325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       553298187                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        167317321                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          152868                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10554                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         163422                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          900                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3270361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3270361                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        257428                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249828952                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          356                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          356                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       455637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    189826573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       104175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    189699036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       106065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    189666259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       106398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    189630309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             759594452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19440320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8093348992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4444800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8088062144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4525440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   8086708096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4539648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   8085085760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32386155200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       726539373                       # Total snoops (count)
system.tol2bus.snoopTraffic                 371164480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        996985944                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.292834                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.520503                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              731030927     73.32%     73.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1              244976904     24.57%     97.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2               16770135      1.68%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3397945      0.34%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 810033      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          996985944                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       549084053586                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       95279655466                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          55079873                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       95262528931                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          55230128                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       95361941764                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         228329417                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       95297250033                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53789153                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           285192                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
