verilog work "C:/Users/Yak Jun Lun/Documents/mojo/last/work/planAhead/last/last.srcs/sources_1/imports/verilog/shifter_6.v"
verilog work "C:/Users/Yak Jun Lun/Documents/mojo/last/work/planAhead/last/last.srcs/sources_1/imports/verilog/extra_7.v"
verilog work "C:/Users/Yak Jun Lun/Documents/mojo/last/work/planAhead/last/last.srcs/sources_1/imports/verilog/compare_5.v"
verilog work "C:/Users/Yak Jun Lun/Documents/mojo/last/work/planAhead/last/last.srcs/sources_1/imports/verilog/boole_4.v"
verilog work "C:/Users/Yak Jun Lun/Documents/mojo/last/work/planAhead/last/last.srcs/sources_1/imports/verilog/adder_3.v"
verilog work "C:/Users/Yak Jun Lun/Documents/mojo/last/work/planAhead/last/last.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/Yak Jun Lun/Documents/mojo/last/work/planAhead/last/last.srcs/sources_1/imports/verilog/alu_2.v"
verilog work "C:/Users/Yak Jun Lun/Documents/mojo/last/work/planAhead/last/last.srcs/sources_1/imports/verilog/mojo_top_0.v"
