(declare-fun temp412_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp412_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp412_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp412_4 () (_ BitVec 64))
(declare-fun temp412_5 () (_ BitVec 64))
(declare-fun temp412_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp412_7 () (_ BitVec 64))
(declare-fun temp412_8 () (_ BitVec 64))
(declare-fun temp412_9 () (_ BitVec 64))
(declare-fun temp412_10 () (_ BitVec 64))
(declare-fun temp412_11 () (_ BitVec 64))
(declare-fun temp412_12 () (_ BitVec 64))
(declare-fun temp412_13 () (_ BitVec 64))
(declare-fun temp412_14 () (_ BitVec 64))
(declare-fun temp412_15 () (_ BitVec 64))
(declare-fun temp412_16 () (_ BitVec 64))
(declare-fun temp412_17 () (_ BitVec 64))
(declare-fun temp412_18 () (_ BitVec 64))
(declare-fun temp412_19 () (_ BitVec 64))
(declare-fun temp412_20 () (_ BitVec 64))
(declare-fun temp412_21 () (_ BitVec 64))
(declare-fun temp412_22 () (_ BitVec 64))
(declare-fun temp412_23 () (_ BitVec 64))
(declare-fun temp412_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp412_25 () (_ BitVec 64))
(declare-fun var5707197 () (_ BitVec 64))
(declare-fun var5707209 () (_ BitVec 64))
(assert (= temp412_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp412_1)))
(assert (= temp412_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp412_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp412_3 #xffffffffffffffff))
(assert (= var71509 temp412_3))
(assert (= temp412_4 #x0000000000000000))
(assert (= temp412_5 temp412_4))
(assert (= temp412_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp412_5)))
(assert (= temp412_7 #x0000000000000001))
(assert (= temp412_8 temp412_7))
(assert (= temp412_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp412_8)))
(assert (= temp412_10 #x0000000000000002))
(assert (= temp412_11 temp412_10))
(assert (= temp412_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp412_11)))
(assert (= temp412_13 #x0000000000000003))
(assert (= temp412_14 temp412_13))
(assert (= temp412_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp412_14)))
(assert (= temp412_16 #x0000000000000004))
(assert (= temp412_17 temp412_16))
(assert (= temp412_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp412_17)))
(assert (= temp412_19 #x0000000000000005))
(assert (= temp412_20 temp412_19))
(assert (= temp412_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp412_20)))
(assert (= temp412_22 #x0000000000000000))
(assert (= temp412_23
   (ite (bvslt var71509 temp412_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp412_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp412_23)))
(assert (= var75972 temp412_24))
(assert (bvslt (ite (bvslt var71509 temp412_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp412_25 #x0000000000000001))
(assert (= var5707197 temp412_25))
(assert (= var5707209 var5707197))
(model-add temp412_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp412_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp412_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp412_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp412_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp412_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp412_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp412_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp412_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp412_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp412_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp412_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp412_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp412_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp412_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp412_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp412_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp412_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp412_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp412_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp412_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp412_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp412_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp412_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp412_25 () (_ BitVec 64) #x0000000000000001)
(model-add var5707197 () (_ BitVec 64) #x0000000000000001)
(model-add var5707209 () (_ BitVec 64) #x0000000000000001)






