// Seed: 1708623651
module module_0 ();
  logic [7:0] id_2;
  wire id_4;
  id_5(
      .id_0(1),
      .id_1(1'b0),
      .id_2(1),
      .id_3(1),
      .id_4(id_4),
      .id_5(1),
      .id_6(id_2),
      .id_7(id_1),
      .id_8(1),
      .id_9(1 == id_2[1])
  );
  wire id_6, id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input wand id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    output uwire id_6
);
  wire id_8;
  wire id_9;
  assign id_9 = 1;
  and primCall (id_4, id_8, id_9);
  module_0 modCall_1 ();
endmodule
