psSimBaseName                      	simv
pDaiDir                            	/work/cs250-af/lab1-chisel/vlsi/build/vcs-sim-rtl/simv.daidir
destPath                           	csrc/
hsMainFileCount                    	0
hsMainFileName                     	dummy
hsAuxFileName                      	dummy
hsimDlpPartitionFilename           	0
fNewdaidirpath                     	0
fHsimSdfData                       	0
fHsimDumpFlatData                  	1
fHsimDumpElabData                  	1
fHsimNoDeposit                     	0
fHsimDumpOffsetData                	1
fNoOfsOpt                          	0
fHsimDynamicElab                   	1
fHsimDynamicElabForGates           	1
fHsimDynamicElabDiag               	0
fHsimPrintPats                     	1
fHsimDiag                          	0
fHsimCompressDiag                  	0
fHsimAggressiveCodegenForDelays    	1
fHsimAggressiveCgNtcDelays         	1
fHsimCgDelaysDiag                  	0
fHsimCodegenForVectors             	1
fHsimCgVectors2E                   	0
fHsimCgVectors2W                   	0
fHsimCgVectors2Cbk                 	0
fHsimCgVectors2Force               	0
fHsimCgVectors2Debug               	0
fHsimCgVectors2Diag                	0
fHsimCodegenForTcheck              	1
fHsimUdpsched                      	0
fHsimRtl                           	0
fHsimMasterNodesOpt                	0
fHsimTransOpt                      	1
fHsimNoPortOBN                     	0
fHsimGateGroup                     	0
fHsimOldXmr                        	0
fHsimConst                         	1
fHsimExprPrune                     	0
fHsimMimoGate                      	0
fHsimExprID                        	1
fHsimNtbVl                         	0
fHsimMultDriver                    	0
fHsimCcnOpt                        	1
fHsimCcnOpt2                       	1
fHsimCcnOpt3                       	0
fHsimCcnOpt4                       	0
fHsimCcnOptDiag                    	0
fHsimCcn                           	1
fHsimDynamicCcn                    	0
fHsimDynamicCcnHeur                	1
fHsimPvcs                          	0
fHsimTestBoundaryConditions1       	0
fHsimTestBoundaryConditions2       	0
fHsimTestBoundaryConditions3       	0
fHsimTestNState                    	0
fHsimInsertSched0ForLhsSelects     	1
fHsimVectors                       	1
fHsimOde                           	0
fHsimOdeUdp                        	0
fHsimOde4State                     	0
fHsimOdeDiag                       	0
fHsimOdeWithVecNew                 	0
fHsimOdeAcceptDeadGates            	0
fHsimOdeAcceptValue4Loads          	0
fHsimOdeAmdSRLatchs                	0
fHsimDbsList                       	0
fHsimCodeShare                     	0
fHsimVpdOptVec                     	1
fHsimPVCS                          	0
fHsimVpdOptGate                    	0
fHsimVpdOptDelay                   	0
fHsimVpdOptDiag                    	0
fHsimVpdOptDiagV                   	0
fHsimCbkOptVec                     	1
fHsimCbkOptVecWithVcsd             	0
fHsimCbkOptDiag                    	0
fHsimVcdOptVec                     	0
fHsimVcdOptDiag                    	0
fHsimByRefIBN                      	1
fHsimWireMda                       	1
fHsimForceCbkVec                   	1
fHsimSplitForceCbkVec              	1
fHsimUseRootInterval               	0
fHsimLowPower                      	0
fHsimLowPowerDumpOnly              	0
fHsimLowPowerDiag                  	0
fHsimCongruency                    	0
fHsimXpropFix                      	1
fHsimCongruencyWor                 	0
fHsimCongruencyIntTestI            	0
fHsimCbSchedFix                    	0
fHsimVcsElab                       	1
vcselabIncrMode                    	1
fHsimIncrDebug                     	0
fHsimIncrTest                      	0
fHsimPart                          	0
fHsimPartTest                      	0
fHsimPartDebug                     	0
fHsimCbkOpt                        	1
fFrcRelCbk                         	1
fGblMSah                           	0
fGblMSTe                           	0
fGblIntPe                          	0
fGblTe                             	0
fGblPe                             	0
dGblTeE                            	1.000000
dGblTeR                            	1.000000
dGblPeE                            	1.000000
dGblPeR                            	1.000000
iPulseR                            	100
iPulseE                            	100
iTransR                            	100
iTransE                            	100
fPulserrWarn                       	1
hsMtmSpec                          	0
hsim_noschedinl                    	0
hsim_hdbs                          	4096
eval_order_seq                     	0
simorder_light                     	0
partialelab                        	0
fHsimGenObj                        	1
hsim_csdf                          	-2147483648
fPulseOpt                          	0
fGblPulseOnD                       	0
fGblPulseOnE                       	0
fprofile                           	0
fVCSiFlow                          	0
fVCSfpgaFlow                       	0
fPreserveDaidir                    	1
fSystemVCSEnabled                  	0
fHsimLevelize                      	0
fHsimLevelizeDbg                   	0
fHsimCompressData                  	0
fHsimIgnoreCaps                    	0
fHsimSched0                        	0
fHsimLargeBc                       	0
fHsimMMDebug                       	0
fHsimMMLimit                       	0
hsimMMLimit                        	0
fHsimAmsFusionEnabled              	0
fHsimAmsWrealMdrEnabled            	0
fHsimBcOpt                         	1
fHsimBcOptDebug                    	0
fHsimBfuseFast                     	1
fBackendToFrontendLoad             	1
fBackendToFrontendLoadIBNOBN       	1
fHsimRuntimeElabSdf                	0
fHsimNtcNewSolver                  	0
fHsimParallelElab                  	0
fHsimParallelElabVcs1              	0
fpicOption                         	0
fpicArchive                        	0
fHsimInterconFE                    	1
fHsimNewCSDF                       	1
fHsimMxOpt                         	1
fHsimModpathFE                     	1
fHsimMPPackDelay                   	0
fHsimOptMPDelayLoad                	0
fHsimTransMPDelay                  	1
fHsimTransUsingdoMpd32             	0
fHsimCbkMemOpt                     	1
fHsimCbkMemOptDebug                	0
hsDirType                          	1
fHsimModByModElab                  	1
fHsimModByModElabForGates          	0
fHsimModByModOpt                   	0
fHsimModByModOpt                   	0
fHsimMdbOpts                       	0
fHsimMdbGateGroupNew               	0
fHsimMdbOptimizeConstants          	0
fHsimMdbDfuse                      	0
fHsimMdbBfuse                      	0
fHsimMdbDce                        	0
fHsimMdbTranOpt                    	0
fHsimMdbNStateAnalysis             	0
fHsimMdbOptimizeSelects            	0
fHsimMdbPart                       	0
fHsimMdbClockAnalysis              	0
fHsimDumpMdb                       	0
fHsimPrintNodeMap                  	0
fHsimMdbConstProp                  	0
fHsimInline                        	0
fHsimSvAggr                        	0
fHsimDynamicFlatNode               	0
fHsimOldLdr                        	0
fHsimSingleDB                      	1
fHsimCompatSched                   	0
fHsimCompatOrder                   	0
fHsimSeqPrimCg                     	1
fHsimDiagPats                      	0
fHsimDdPats                        	0
fHsimPatOpt                        	113
fHsimPatInline                     	0
fHsimMemProfile                    	0
fHsimDbg                           	3
fHsimFuseDelayChains               	0
fHsimCloadOpt                      	0
fHsimPulseMPDelay                  	1
fHsimNoICDelayPropPwEqDelay        	0
fHsimNewChangeCheckFrankch         	1
fHsimNoSched0Front                 	0
fHsimNoSched0FrontForMd            	1
fHsimPrintMopComment               	0
fModelSave                         	0
fNewRace                           	0
fHsimCgVectorGates                 	0
fHsimAllXmrs                       	0
