ISim log file
Running: /home/jonas/ECE428/PMIC/PMIC_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/jonas/ECE428/PMIC/PMIC_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance PMIC/DC/, width 1 of formal port clear is not equal to width 32 of actual constant.
WARNING:  For instance PMIC/DC/, width 1 of formal port up_down is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /PMIC/clock 1 -radix bin -value 0 -radix bin -time 50 ns -repeat 100 ns
# isim force add /PMIC/onoff 1 -radix bin
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# isim force add /PMIC/low_batt 0 -radix bin
# run 1.00us
# run 1.00us
# isim force add /PMIC/low_batt 1 -radix bin
# run 1.00us
# run 1.00us
# run 1.00us
# isim force add /PMIC/low_batt 0 -radix bin
# run 1.00us
# run 1.00us
# isim force add /PMIC/low_pow 1 -radix bin
# run 1.00us
# run 1.00us
# isim force add /PMIC/low_pow 0 -radix bin
# run 1.00us
# run 1.00us
# isim force add /PMIC/reset 1 -radix bin
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
