$date
	Thu Feb 12 16:44:40 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_7458_chip_07 $end
$var wire 1 ! p2y $end
$var wire 1 " p1y $end
$var reg 1 # clk $end
$var reg 1 $ exp_p1y $end
$var reg 1 % exp_p2y $end
$var reg 1 & p1a $end
$var reg 1 ' p1b $end
$var reg 1 ( p1c $end
$var reg 1 ) p1d $end
$var reg 1 * p1e $end
$var reg 1 + p1f $end
$var reg 1 , p2a $end
$var reg 1 - p2b $end
$var reg 1 . p2c $end
$var reg 1 / p2d $end
$var integer 32 0 error_count [31:0] $end
$scope module uut $end
$var wire 1 & p1a $end
$var wire 1 ' p1b $end
$var wire 1 ( p1c $end
$var wire 1 ) p1d $end
$var wire 1 * p1e $end
$var wire 1 + p1f $end
$var wire 1 " p1y $end
$var wire 1 , p2a $end
$var wire 1 - p2b $end
$var wire 1 . p2c $end
$var wire 1 / p2d $end
$var wire 1 ! p2y $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 1 i [31:0] $end
$upscope $end
$scope task check_results $end
$upscope $end
$scope task exp_gen $end
$upscope $end
$scope task test_p1 $end
$var reg 6 2 pattern [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 2
b0 1
b0 0
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
x%
x$
0#
0"
0!
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
#25000
0%
0$
1#
#30000
b1 1
0#
#35000
1/
1#
#40000
b10 1
0#
#45000
1.
0/
1#
#50000
b11 1
0#
#55000
1!
1%
1/
1#
#60000
b100 1
0#
#65000
0!
0%
1-
0.
0/
1#
#70000
b101 1
0#
#75000
1/
1#
#80000
b110 1
0#
#85000
1.
0/
1#
#90000
b111 1
0#
#95000
1!
1%
1/
1#
#100000
b1000 1
0#
#105000
0!
0%
1,
0-
0.
0/
1#
#110000
b1001 1
0#
#115000
1/
1#
#120000
b1010 1
0#
#125000
1.
0/
1#
#130000
b1011 1
0#
#135000
1!
1%
1/
1#
#140000
b1100 1
0#
#145000
1-
0.
0/
1#
#150000
b1101 1
0#
#155000
1/
1#
#160000
b1110 1
0#
#165000
1.
0/
1#
#170000
b1111 1
0#
#175000
1/
1#
#180000
b111000 2
b10000 1
0#
#185000
1"
1$
1&
1'
1(
1#
#190000
b111 2
0#
#195000
0&
0'
0(
1)
1*
1+
1#
#200000
b110011 2
0#
#205000
0"
0$
1&
1'
0)
1#
#210000
b111111 2
0#
#215000
1"
1$
1(
1)
1#
#220000
0#
