# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ethernet.srcs/sources_1/new/EthernetRx.vhd" \
"../../../../Ethernet.srcs/sources_1/new/EthernetTx.vhd" \
"../../../../Ethernet.srcs/sim_1/new/EthernetTB.vhd" \

# Do not sort compile order
nosort
