Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Fri Oct 16 19:02:49 2015
| Host         : JJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    54 |
| Minimum Number of register sites lost to control set restrictions |   363 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           12 |
| No           | No                    | Yes                    |              32 |           32 |
| No           | Yes                   | No                     |             100 |           37 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------+-----------------------------------------+------------------+----------------+
|               Clock Signal               | Enable Signal |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------+-----------------------------------------+------------------+----------------+
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[9]_LDC_i_1_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[8]_LDC_i_1_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[7]_LDC_i_1_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[4]_LDC_i_1_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[15]_LDC_i_1_n_0 |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[14]_LDC_i_2_n_0 |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[14]_LDC_i_1_n_0 |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[13]_LDC_i_1_n_0 |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[12]_LDC_i_1_n_0 |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[11]_LDC_i_1_n_0 |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[10]_LDC_i_1_n_0 |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  clk_1Hz_BUFG                            |               | Controller/BCD_Time_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  Controller/BCD_Time_reg[9]_LDC_i_1_n_0  |               | Controller/BCD_Time_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  Controller/BCD_Time_reg[8]_LDC_i_1_n_0  |               | Controller/BCD_Time_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  Controller/BCD_Time_reg[7]_LDC_i_1_n_0  |               | Controller/BCD_Time_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  Controller/BCD_Time_reg[6]_LDC_i_1_n_0  |               | Controller/BCD_Time_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  Controller/BCD_Time_reg[5]_LDC_i_1_n_0  |               | Controller/BCD_Time_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  Controller/BCD_Time_reg[4]_LDC_i_1_n_0  |               | Controller/BCD_Time_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  Controller/BCD_Time_reg[3]_LDC_i_1_n_0  |               | Controller/BCD_Time_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  Controller/BCD_Time_reg[2]_LDC_i_1_n_0  |               | Controller/BCD_Time_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  Controller/BCD_Time_reg[1]_LDC_i_1_n_0  |               | Controller/BCD_Time_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  Controller/BCD_Time_reg[15]_LDC_i_1_n_0 |               | Controller/BCD_Time_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  Controller/BCD_Time_reg[14]_LDC_i_1_n_0 |               | Controller/BCD_Time_reg[14]_LDC_i_2_n_0 |                1 |              1 |
|  Controller/BCD_Time_reg[13]_LDC_i_1_n_0 |               | Controller/BCD_Time_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  Controller/BCD_Time_reg[12]_LDC_i_1_n_0 |               | Controller/BCD_Time_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  Controller/BCD_Time_reg[11]_LDC_i_1_n_0 |               | Controller/BCD_Time_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  Controller/BCD_Time_reg[10]_LDC_i_1_n_0 |               | Controller/BCD_Time_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  Controller/BCD_Time_reg[0]_LDC_i_1_n_0  |               | Controller/BCD_Time_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  clk_100MHz_IBUF_BUFG                    |               |                                         |                3 |              3 |
|  Clk_100Hz/CLK                           |               |                                         |                2 |             10 |
|  Clk_Db/kd_reg                           |               |                                         |                7 |             12 |
|  clk_100MHz_IBUF_BUFG                    |               | Clk_Db/counter[0]_i_1__1_n_0            |                7 |             28 |
|  clk_100MHz_IBUF_BUFG                    |               | Clk_1Hz/counter[0]_i_1_n_0              |                7 |             28 |
|  clk_100MHz_IBUF_BUFG                    |               | Clk_100Hz/clear                         |                7 |             28 |
+------------------------------------------+---------------+-----------------------------------------+------------------+----------------+


