# Interconnect

Wishbone-like single-master/single-slave decode in top-level for:
- CSR aperture at `0x1000_0000`
- SRAM aperture at `0x2000_0000`

Open bus path requirement satisfied by Wishbone family protocol semantics (REQ-BUS-001).
