{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626372872770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626372872770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 14:14:32 2021 " "Processing started: Thu Jul 15 14:14:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626372872770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372872770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adil_EXERCISE_4B -c Adil_EXERCISE_4B " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adil_EXERCISE_4B -c Adil_EXERCISE_4B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372872770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626372873122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626372873122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adil_register_n_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adil_register_n_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adil_Register_N_VHDL-arch " "Found design unit 1: Adil_Register_N_VHDL-arch" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626372880843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adil_Register_N_VHDL " "Found entity 1: Adil_Register_N_VHDL" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626372880843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adil_Register_N_VHDL " "Elaborating entity \"Adil_Register_N_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626372880871 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren Adil_Register_N_VHDL.vhd(24) " "VHDL Process Statement warning at Adil_Register_N_VHDL.vhd(24): signal \"wren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626372880872 "|Adil_Register_N_VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q Adil_Register_N_VHDL.vhd(29) " "VHDL Process Statement warning at Adil_Register_N_VHDL.vhd(29): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626372880873 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[0\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880874 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[1\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880874 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[2\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880874 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[3\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880874 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[4\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880874 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[5\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880874 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[6\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880874 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[7\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880874 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[8\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880875 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[9\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880875 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[10\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880875 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[11\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880875 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[12\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880875 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[13\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880875 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[14\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880875 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[15\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880875 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[16\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880875 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[17\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880875 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[18\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880875 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[19\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880876 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[20\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880876 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[21\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880876 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[22\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880876 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[23\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880876 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[24\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880876 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[25\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880876 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[26\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880876 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[27\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880876 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[28\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880876 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[29\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880876 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[30\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880877 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[31\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372880877 "|Adil_Register_N_VHDL"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[0\]_213 " "Latch q\[0\]_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rden " "Ports D and ENA on the latch are fed by the same signal rden" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626372881297 ""}  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626372881297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626372881377 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626372881629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626372881629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626372881660 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626372881660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626372881660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626372881660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626372881672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 15 14:14:41 2021 " "Processing ended: Thu Jul 15 14:14:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626372881672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626372881672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626372881672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626372881672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1626372882876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626372882876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 14:14:42 2021 " "Processing started: Thu Jul 15 14:14:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626372882876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1626372882876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Adil_EXERCISE_4B -c Adil_EXERCISE_4B " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Adil_EXERCISE_4B -c Adil_EXERCISE_4B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1626372882876 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1626372882964 ""}
{ "Info" "0" "" "Project  = Adil_EXERCISE_4B" {  } {  } 0 0 "Project  = Adil_EXERCISE_4B" 0 0 "Fitter" 0 0 1626372882964 ""}
{ "Info" "0" "" "Revision = Adil_EXERCISE_4B" {  } {  } 0 0 "Revision = Adil_EXERCISE_4B" 0 0 "Fitter" 0 0 1626372882965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1626372883109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1626372883109 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Adil_EXERCISE_4B 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Adil_EXERCISE_4B\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1626372883115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626372883160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626372883160 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1626372883621 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1626372883644 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1626372883736 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 68 " "No exact pin location assignment(s) for 68 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1626372883959 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1626372895870 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 32 global CLKCTRL_G10 " "clk~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1626372896168 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1626372896168 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626372896168 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1626372896171 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1626372896171 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1626372896172 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1626372896173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1626372896173 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1626372896173 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1626372897009 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Adil_EXERCISE_4B.sdc " "Synopsys Design Constraints File file not found: 'Adil_EXERCISE_4B.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1626372897009 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1626372897010 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1626372897012 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1626372897012 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1626372897013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1626372897027 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1626372897028 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1626372897028 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626372897225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1626372902557 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1626372902907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626372923764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1626372927931 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1626372932698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626372932698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1626372934202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1626372938063 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1626372938063 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1626372939456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1626372940229 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1626372940229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626372940232 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1626372941518 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1626372941558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1626372942092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1626372942092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1626372942620 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626372945802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/output_files/Adil_EXERCISE_4B.fit.smsg " "Generated suppressed messages file I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/output_files/Adil_EXERCISE_4B.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1626372946158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7336 " "Peak virtual memory: 7336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626372946641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 15 14:15:46 2021 " "Processing ended: Thu Jul 15 14:15:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626372946641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626372946641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:06 " "Total CPU time (on all processors): 00:04:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626372946641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1626372946641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1626372947817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626372947818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 14:15:47 2021 " "Processing started: Thu Jul 15 14:15:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626372947818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1626372947818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Adil_EXERCISE_4B -c Adil_EXERCISE_4B " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Adil_EXERCISE_4B -c Adil_EXERCISE_4B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1626372947818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1626372948562 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1626372954680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626372955125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 15 14:15:55 2021 " "Processing ended: Thu Jul 15 14:15:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626372955125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626372955125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626372955125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1626372955125 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1626372955746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1626372956328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626372956329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 14:15:56 2021 " "Processing started: Thu Jul 15 14:15:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626372956329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1626372956329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Adil_EXERCISE_4B -c Adil_EXERCISE_4B " "Command: quartus_sta Adil_EXERCISE_4B -c Adil_EXERCISE_4B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1626372956329 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1626372956422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1626372957022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1626372957022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372957065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372957065 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1626372957631 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Adil_EXERCISE_4B.sdc " "Synopsys Design Constraints File file not found: 'Adil_EXERCISE_4B.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1626372957658 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372957659 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name chen chen " "create_clock -period 1.000 -name chen chen" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1626372957659 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1626372957659 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626372957659 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1626372957660 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626372957661 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1626372957661 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1626372957669 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626372957684 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626372957684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.507 " "Worst-case setup slack is -3.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372957688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372957688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.507             -59.240 chen  " "   -3.507             -59.240 chen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372957688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372957688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.281 " "Worst-case hold slack is -0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372957694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372957694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -2.282 chen  " "   -0.281              -2.282 chen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372957694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372957694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626372957701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626372957702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372957709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372957709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.102 clk  " "   -0.394             -17.102 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372957709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 chen  " "    0.261               0.000 chen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372957709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372957709 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1626372957718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1626372957757 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1626372958810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626372958866 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626372958869 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626372958869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.567 " "Worst-case setup slack is -3.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372958876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372958876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.567             -63.663 chen  " "   -3.567             -63.663 chen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372958876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372958876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.196 " "Worst-case hold slack is -0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372958880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372958880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.196              -1.078 chen  " "   -0.196              -1.078 chen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372958880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372958880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626372958883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626372958888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372958891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372958891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.300 clk  " "   -0.394             -18.300 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372958891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 chen  " "    0.242               0.000 chen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372958891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372958891 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1626372958912 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1626372959084 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1626372960012 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626372960064 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626372960065 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626372960065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.246 " "Worst-case setup slack is -2.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.246             -19.367 chen  " "   -2.246             -19.367 chen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372960067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.228 " "Worst-case hold slack is -0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -2.184 chen  " "   -0.228              -2.184 chen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372960072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626372960074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626372960080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.079 " "Worst-case minimum pulse width slack is -0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -2.497 clk  " "   -0.079              -2.497 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.008 chen  " "   -0.005              -0.008 chen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372960082 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1626372960091 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626372960263 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626372960264 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626372960264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.029 " "Worst-case setup slack is -2.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.029             -16.898 chen  " "   -2.029             -16.898 chen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372960266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.220 " "Worst-case hold slack is -0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.220              -2.089 chen  " "   -0.220              -2.089 chen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372960272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626372960274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626372960280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.080 " "Worst-case minimum pulse width slack is -0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -2.520 clk  " "   -0.080              -2.520 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 chen  " "    0.007               0.000 chen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626372960283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626372960283 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1626372961959 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1626372961960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5237 " "Peak virtual memory: 5237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626372962018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 15 14:16:02 2021 " "Processing ended: Thu Jul 15 14:16:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626372962018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626372962018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626372962018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1626372962018 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1626372962727 ""}
