<?xml version="1.0" encoding="UTF-8"?>

<!--
    // =============================================================================
    // This confidential and proprietary software may be used only as
    // authorised by a licensing agreement from ARM Limited
    //   (C) COPYRIGHT 2008-2009 ARM Limited
    //       ALL RIGHTS RESERVED
    // The entire notice above must be reproduced on all authorised
    // copies and copies may only be made to the extent permitted
    // by a licensing agreement from ARM Limited.
    // =============================================================================
    //
    // Purpose :
    //           Defines the external debug interface for systems using the
    //           CoreSight SWJ-DP.
    //
    // =============================================================================
-->

<spirit:busDefinition xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.2" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.2
                        http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.2/index.xsd ">

    <spirit:vendor>arm.com</spirit:vendor>
    <spirit:library>CoreSight</spirit:library>
    <spirit:name>SerialWire_and_JTAG_Interface</spirit:name>
    <spirit:version>r0p0_1</spirit:version>

    <spirit:directConnection>true</spirit:directConnection>

    <spirit:signals>

        <!-- Clocks and Resets. These are direct master to slave connections -->
        <spirit:signal>
            <spirit:logicalName>SWCLKTCK</spirit:logicalName>
            <spirit:isClock>true</spirit:isClock>
            <spirit:onMaster>
                <spirit:bitWidth>1</spirit:bitWidth>
                <spirit:direction>out</spirit:direction>
            </spirit:onMaster>
            <spirit:onSlave>
                <spirit:bitWidth>1</spirit:bitWidth>
                <spirit:direction>in</spirit:direction>
            </spirit:onSlave>
        </spirit:signal>

        <spirit:signal>
            <spirit:logicalName>nTRST</spirit:logicalName>
            <spirit:isReset>true</spirit:isReset>
            <spirit:onMaster>
                <spirit:bitWidth>1</spirit:bitWidth>
                <spirit:direction>out</spirit:direction>
            </spirit:onMaster>
            <spirit:onSlave>
                <spirit:bitWidth>1</spirit:bitWidth>
                <spirit:direction>in</spirit:direction>
            </spirit:onSlave>
        </spirit:signal>

        <!-- SW/JTAG Signals -->
        <spirit:signal>
            <spirit:logicalName>TDO</spirit:logicalName>
            <spirit:onMaster>
                <spirit:bitWidth>1</spirit:bitWidth>
                <spirit:direction>in</spirit:direction>
            </spirit:onMaster>
            <spirit:onSlave>
                <spirit:bitWidth>1</spirit:bitWidth>
                <spirit:direction>out</spirit:direction>
            </spirit:onSlave>
        </spirit:signal>
        <spirit:signal>
            <spirit:logicalName>SWDIOTMS</spirit:logicalName>
            <spirit:onMaster>
                <spirit:bitWidth>1</spirit:bitWidth>
                <spirit:direction>inout</spirit:direction>
            </spirit:onMaster>
            <spirit:onSlave>
                <spirit:bitWidth>1</spirit:bitWidth>
                <spirit:direction>inout</spirit:direction>
            </spirit:onSlave>
        </spirit:signal>
        <spirit:signal>
            <spirit:logicalName>TDI</spirit:logicalName>
            <spirit:onMaster>
                <spirit:bitWidth>1</spirit:bitWidth>
                <spirit:direction>out</spirit:direction>
            </spirit:onMaster>
            <spirit:onSlave>
                <spirit:bitWidth>1</spirit:bitWidth>
                <spirit:direction>in</spirit:direction>
            </spirit:onSlave>
        </spirit:signal>

    </spirit:signals>
</spirit:busDefinition>
