

================================================================
== Vivado HLS Report for 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s'
================================================================
* Date:           Tue Jul  4 23:38:57 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.808 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25| 0.125 us | 0.125 us |   25|   25|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                             |                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s  |        5|        5| 25.000 ns | 25.000 ns |    1|    1| function |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |       16|       16|         2|          1|          1|    16|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     38|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|   16948|  19914|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    398|    -|
|Register         |        -|      -|    1527|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|   18475|  20350|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|      17|     38|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s  |        0|      0|  16948|  19914|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                                        |                                                                  |        0|      0|  16948|  19914|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_in_fu_593_p2             |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op185  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op361  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln36_fu_587_p2        |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  38|          17|          14|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  50|         11|    1|         11|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |data_stream_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |i_in_0_reg_508                |   9|          2|    5|         10|
    |real_start                    |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_16_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_17_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_18_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_19_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_20_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_21_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_22_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_23_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_24_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_25_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_26_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_27_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_28_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_29_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 398|         88|   43|         96|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_in_0_reg_508           |   5|   0|    5|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V18_reg_2032  |  16|   0|   16|          0|
    |tmp_data_0_V_10_fu_274   |  16|   0|   16|          0|
    |tmp_data_0_V_11_fu_290   |  16|   0|   16|          0|
    |tmp_data_0_V_12_fu_306   |  16|   0|   16|          0|
    |tmp_data_0_V_13_fu_322   |  16|   0|   16|          0|
    |tmp_data_0_V_14_fu_338   |  16|   0|   16|          0|
    |tmp_data_0_V_15_fu_354   |  16|   0|   16|          0|
    |tmp_data_0_V_16_fu_370   |  16|   0|   16|          0|
    |tmp_data_0_V_17_fu_386   |  16|   0|   16|          0|
    |tmp_data_0_V_3_fu_162    |  16|   0|   16|          0|
    |tmp_data_0_V_4_fu_178    |  16|   0|   16|          0|
    |tmp_data_0_V_5_fu_194    |  16|   0|   16|          0|
    |tmp_data_0_V_6_fu_210    |  16|   0|   16|          0|
    |tmp_data_0_V_7_fu_226    |  16|   0|   16|          0|
    |tmp_data_0_V_8_fu_242    |  16|   0|   16|          0|
    |tmp_data_0_V_9_fu_258    |  16|   0|   16|          0|
    |tmp_data_0_V_fu_146      |  16|   0|   16|          0|
    |tmp_data_10_V_reg_2082   |  16|   0|   16|          0|
    |tmp_data_11_V_reg_2087   |  16|   0|   16|          0|
    |tmp_data_12_V_reg_2092   |  16|   0|   16|          0|
    |tmp_data_13_V_reg_2097   |  16|   0|   16|          0|
    |tmp_data_14_V_reg_2102   |  16|   0|   16|          0|
    |tmp_data_15_V_reg_2107   |  16|   0|   16|          0|
    |tmp_data_16_V_reg_2112   |  16|   0|   16|          0|
    |tmp_data_17_V_reg_2117   |  16|   0|   16|          0|
    |tmp_data_18_V_reg_2122   |  16|   0|   16|          0|
    |tmp_data_19_V_reg_2127   |  16|   0|   16|          0|
    |tmp_data_1_V18_reg_2037  |  16|   0|   16|          0|
    |tmp_data_1_V_10_fu_278   |  16|   0|   16|          0|
    |tmp_data_1_V_11_fu_294   |  16|   0|   16|          0|
    |tmp_data_1_V_12_fu_310   |  16|   0|   16|          0|
    |tmp_data_1_V_13_fu_326   |  16|   0|   16|          0|
    |tmp_data_1_V_14_fu_342   |  16|   0|   16|          0|
    |tmp_data_1_V_15_fu_358   |  16|   0|   16|          0|
    |tmp_data_1_V_16_fu_374   |  16|   0|   16|          0|
    |tmp_data_1_V_17_fu_390   |  16|   0|   16|          0|
    |tmp_data_1_V_3_fu_166    |  16|   0|   16|          0|
    |tmp_data_1_V_4_fu_182    |  16|   0|   16|          0|
    |tmp_data_1_V_5_fu_198    |  16|   0|   16|          0|
    |tmp_data_1_V_6_fu_214    |  16|   0|   16|          0|
    |tmp_data_1_V_7_fu_230    |  16|   0|   16|          0|
    |tmp_data_1_V_8_fu_246    |  16|   0|   16|          0|
    |tmp_data_1_V_9_fu_262    |  16|   0|   16|          0|
    |tmp_data_1_V_fu_150      |  16|   0|   16|          0|
    |tmp_data_20_V_reg_2132   |  16|   0|   16|          0|
    |tmp_data_21_V_reg_2137   |  16|   0|   16|          0|
    |tmp_data_22_V_reg_2142   |  16|   0|   16|          0|
    |tmp_data_23_V_reg_2147   |  16|   0|   16|          0|
    |tmp_data_24_V_reg_2152   |  16|   0|   16|          0|
    |tmp_data_25_V_reg_2157   |  16|   0|   16|          0|
    |tmp_data_26_V_reg_2162   |  16|   0|   16|          0|
    |tmp_data_27_V_reg_2167   |  16|   0|   16|          0|
    |tmp_data_28_V_reg_2172   |  16|   0|   16|          0|
    |tmp_data_29_V_reg_2177   |  16|   0|   16|          0|
    |tmp_data_2_V18_reg_2042  |  16|   0|   16|          0|
    |tmp_data_2_V_10_fu_282   |  16|   0|   16|          0|
    |tmp_data_2_V_11_fu_298   |  16|   0|   16|          0|
    |tmp_data_2_V_12_fu_314   |  16|   0|   16|          0|
    |tmp_data_2_V_13_fu_330   |  16|   0|   16|          0|
    |tmp_data_2_V_14_fu_346   |  16|   0|   16|          0|
    |tmp_data_2_V_15_fu_362   |  16|   0|   16|          0|
    |tmp_data_2_V_16_fu_378   |  16|   0|   16|          0|
    |tmp_data_2_V_17_fu_394   |  16|   0|   16|          0|
    |tmp_data_2_V_3_fu_170    |  16|   0|   16|          0|
    |tmp_data_2_V_4_fu_186    |  16|   0|   16|          0|
    |tmp_data_2_V_5_fu_202    |  16|   0|   16|          0|
    |tmp_data_2_V_6_fu_218    |  16|   0|   16|          0|
    |tmp_data_2_V_7_fu_234    |  16|   0|   16|          0|
    |tmp_data_2_V_8_fu_250    |  16|   0|   16|          0|
    |tmp_data_2_V_9_fu_266    |  16|   0|   16|          0|
    |tmp_data_2_V_fu_154      |  16|   0|   16|          0|
    |tmp_data_3_V18_reg_2047  |  16|   0|   16|          0|
    |tmp_data_3_V_10_fu_286   |  16|   0|   16|          0|
    |tmp_data_3_V_11_fu_302   |  16|   0|   16|          0|
    |tmp_data_3_V_12_fu_318   |  16|   0|   16|          0|
    |tmp_data_3_V_13_fu_334   |  16|   0|   16|          0|
    |tmp_data_3_V_14_fu_350   |  16|   0|   16|          0|
    |tmp_data_3_V_15_fu_366   |  16|   0|   16|          0|
    |tmp_data_3_V_16_fu_382   |  16|   0|   16|          0|
    |tmp_data_3_V_17_fu_398   |  16|   0|   16|          0|
    |tmp_data_3_V_3_fu_174    |  16|   0|   16|          0|
    |tmp_data_3_V_4_fu_190    |  16|   0|   16|          0|
    |tmp_data_3_V_5_fu_206    |  16|   0|   16|          0|
    |tmp_data_3_V_6_fu_222    |  16|   0|   16|          0|
    |tmp_data_3_V_7_fu_238    |  16|   0|   16|          0|
    |tmp_data_3_V_8_fu_254    |  16|   0|   16|          0|
    |tmp_data_3_V_9_fu_270    |  16|   0|   16|          0|
    |tmp_data_3_V_fu_158      |  16|   0|   16|          0|
    |tmp_data_4_V_reg_2052    |  16|   0|   16|          0|
    |tmp_data_5_V_reg_2057    |  16|   0|   16|          0|
    |tmp_data_6_V_reg_2062    |  16|   0|   16|          0|
    |tmp_data_7_V_reg_2067    |  16|   0|   16|          0|
    |tmp_data_8_V_reg_2072    |  16|   0|   16|          0|
    |tmp_data_9_V_reg_2077    |  16|   0|   16|          0|
    |trunc_ln203_reg_1708     |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1527|   0| 1527|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> | return value |
|ap_done                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> | return value |
|start_out                       | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> | return value |
|start_write                     | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> | return value |
|data_stream_V_data_0_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_0_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_1_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_1_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_2_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_2_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_3_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_3_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_0_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_1_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_2_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_3_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_3_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_4_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_4_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_5_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_5_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_6_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_6_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_7_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_7_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_8_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_8_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_9_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_9_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_10_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_10_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_11_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_11_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_12_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_12_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_13_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_13_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_14_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_14_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_15_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_15_V                       |    pointer   |
|res_stream_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_15_V                       |    pointer   |
|res_stream_V_data_15_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_15_V                       |    pointer   |
|res_stream_V_data_16_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_16_V                       |    pointer   |
|res_stream_V_data_16_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_16_V                       |    pointer   |
|res_stream_V_data_16_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_16_V                       |    pointer   |
|res_stream_V_data_17_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_17_V                       |    pointer   |
|res_stream_V_data_17_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_17_V                       |    pointer   |
|res_stream_V_data_17_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_17_V                       |    pointer   |
|res_stream_V_data_18_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_18_V                       |    pointer   |
|res_stream_V_data_18_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_18_V                       |    pointer   |
|res_stream_V_data_18_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_18_V                       |    pointer   |
|res_stream_V_data_19_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_19_V                       |    pointer   |
|res_stream_V_data_19_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_19_V                       |    pointer   |
|res_stream_V_data_19_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_19_V                       |    pointer   |
|res_stream_V_data_20_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_20_V                       |    pointer   |
|res_stream_V_data_20_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_20_V                       |    pointer   |
|res_stream_V_data_20_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_20_V                       |    pointer   |
|res_stream_V_data_21_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_21_V                       |    pointer   |
|res_stream_V_data_21_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_21_V                       |    pointer   |
|res_stream_V_data_21_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_21_V                       |    pointer   |
|res_stream_V_data_22_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_22_V                       |    pointer   |
|res_stream_V_data_22_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_22_V                       |    pointer   |
|res_stream_V_data_22_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_22_V                       |    pointer   |
|res_stream_V_data_23_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_23_V                       |    pointer   |
|res_stream_V_data_23_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_23_V                       |    pointer   |
|res_stream_V_data_23_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_23_V                       |    pointer   |
|res_stream_V_data_24_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_24_V                       |    pointer   |
|res_stream_V_data_24_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_24_V                       |    pointer   |
|res_stream_V_data_24_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_24_V                       |    pointer   |
|res_stream_V_data_25_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_25_V                       |    pointer   |
|res_stream_V_data_25_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_25_V                       |    pointer   |
|res_stream_V_data_25_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_25_V                       |    pointer   |
|res_stream_V_data_26_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_26_V                       |    pointer   |
|res_stream_V_data_26_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_26_V                       |    pointer   |
|res_stream_V_data_26_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_26_V                       |    pointer   |
|res_stream_V_data_27_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_27_V                       |    pointer   |
|res_stream_V_data_27_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_27_V                       |    pointer   |
|res_stream_V_data_27_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_27_V                       |    pointer   |
|res_stream_V_data_28_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_28_V                       |    pointer   |
|res_stream_V_data_28_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_28_V                       |    pointer   |
|res_stream_V_data_28_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_28_V                       |    pointer   |
|res_stream_V_data_29_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_29_V                       |    pointer   |
|res_stream_V_data_29_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_29_V                       |    pointer   |
|res_stream_V_data_29_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_29_V                       |    pointer   |
+--------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

