

================================================================
== Vitis HLS Report for 'upsamp6'
================================================================
* Date:           Tue Feb 27 15:09:50 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        decode_11
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12548|    12548|  0.125 ms|  0.125 ms|  12548|  12548|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |    12546|    12546|        19|         16|          1|   784|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 16, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cona_col = alloca i32 1"   --->   Operation 22 'alloca' 'cona_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cona_row = alloca i32 1"   --->   Operation 23 'alloca' 'cona_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %upsamp6_out15, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv6_out14, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%upsam_buf6_V = alloca i64 1" [decode.cpp:157]   --->   Operation 27 'alloca' 'upsam_buf6_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln108 = store i10 0, i10 %indvar_flatten" [decode.cpp:108]   --->   Operation 28 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln108 = store i5 0, i5 %cona_row" [decode.cpp:108]   --->   Operation 29 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln108 = store i5 0, i5 %cona_col" [decode.cpp:108]   --->   Operation 30 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.body9.i" [decode.cpp:108]   --->   Operation 31 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [decode.cpp:108]   --->   Operation 32 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.91ns)   --->   "%icmp_ln108 = icmp_eq  i10 %indvar_flatten_load, i10 784" [decode.cpp:108]   --->   Operation 33 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%add_ln108 = add i10 %indvar_flatten_load, i10 1" [decode.cpp:108]   --->   Operation 34 'add' 'add_ln108' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc22.loopexit.i, void %_Z9sp_upsampI8ap_fixedILi32ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEEviiiPT_RN3hls6streamIS4_Li0EEES9_.exit" [decode.cpp:108]   --->   Operation 35 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%cona_col_load = load i5 %cona_col" [decode.cpp:109]   --->   Operation 36 'load' 'cona_col_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cona_row_load = load i5 %cona_row" [decode.cpp:108]   --->   Operation 37 'load' 'cona_row_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.75ns)   --->   "%icmp_ln109 = icmp_eq  i5 %cona_col_load, i5 28" [decode.cpp:109]   --->   Operation 38 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%select_ln108 = select i1 %icmp_ln109, i5 0, i5 %cona_col_load" [decode.cpp:108]   --->   Operation 39 'select' 'select_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln108_1 = add i5 %cona_row_load, i5 1" [decode.cpp:108]   --->   Operation 40 'add' 'add_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.41ns)   --->   "%select_ln108_1 = select i1 %icmp_ln109, i5 %add_ln108_1, i5 %cona_row_load" [decode.cpp:108]   --->   Operation 41 'select' 'select_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i5 %select_ln108_1" [decode.cpp:108]   --->   Operation 42 'trunc' 'trunc_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i5 %select_ln108" [decode.cpp:109]   --->   Operation 43 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%div15_i_udiv = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln108, i32 1, i32 4" [decode.cpp:108]   --->   Operation 44 'partselect' 'div15_i_udiv' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.28ns)   --->   "%empty_44 = or i1 %trunc_ln109, i1 %trunc_ln108" [decode.cpp:109]   --->   Operation 45 'or' 'empty_44' <Predicate = (!icmp_ln108)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %empty_44, void %if.then.i.15, void %for.inc.i.14.thread" [decode.cpp:112]   --->   Operation 46 'br' 'br_ln112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%cona_col_1 = add i5 %select_ln108, i5 1" [decode.cpp:109]   --->   Operation 47 'add' 'cona_col_1' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln109 = store i10 %add_ln108, i10 %indvar_flatten" [decode.cpp:109]   --->   Operation 48 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln109 = store i5 %select_ln108_1, i5 %cona_row" [decode.cpp:109]   --->   Operation 49 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln109 = store i5 %cona_col_1, i5 %cona_col" [decode.cpp:109]   --->   Operation 50 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 51 [1/1] (1.83ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'read' 'tmp' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i4 %div15_i_udiv" [decode.cpp:114]   --->   Operation 52 'zext' 'zext_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114" [decode.cpp:114]   --->   Operation 53 'getelementptr' 'upsam_buf_V_addr' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp, i8 %upsam_buf_V_addr" [decode.cpp:114]   --->   Operation 54 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i4 %div15_i_udiv" [decode.cpp:116]   --->   Operation 55 'zext' 'zext_ln116' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_16 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'getelementptr' 'upsam_buf_V_addr_16' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (1.23ns)   --->   "%upsam_buf_V_load = load i8 %upsam_buf_V_addr_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'load' 'upsam_buf_V_load' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast = zext i4 %div15_i_udiv" [decode.cpp:108]   --->   Operation 58 'zext' 'div15_i_udiv_cast' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast7 = zext i4 %div15_i_udiv" [decode.cpp:108]   --->   Operation 59 'zext' 'div15_i_udiv_cast7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.83ns)   --->   "%tmp_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'read' 'tmp_1' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 61 [1/1] (0.78ns)   --->   "%add_ln114 = add i5 %div15_i_udiv_cast, i5 14" [decode.cpp:114]   --->   Operation 61 'add' 'add_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i5 %add_ln114" [decode.cpp:114]   --->   Operation 62 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_1 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_1" [decode.cpp:114]   --->   Operation 63 'getelementptr' 'upsam_buf_V_addr_1' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_1, i8 %upsam_buf_V_addr_1" [decode.cpp:114]   --->   Operation 64 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_3 : Operation 65 [1/2] (1.23ns)   --->   "%upsam_buf_V_load = load i8 %upsam_buf_V_addr_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'load' 'upsam_buf_V_load' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_3 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln116 = add i5 %div15_i_udiv_cast, i5 14" [decode.cpp:116]   --->   Operation 66 'add' 'add_ln116' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i5 %add_ln116" [decode.cpp:116]   --->   Operation 67 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_17 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'getelementptr' 'upsam_buf_V_addr_17' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_1 = load i8 %upsam_buf_V_addr_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'load' 'upsam_buf_V_load_1' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_3 : Operation 70 [1/1] (0.78ns)   --->   "%add_ln116_1 = add i6 %div15_i_udiv_cast7, i6 28" [decode.cpp:116]   --->   Operation 70 'add' 'add_ln116_1' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i6 %add_ln116_1" [decode.cpp:116]   --->   Operation 71 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_18 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'getelementptr' 'upsam_buf_V_addr_18' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_2 = load i8 %upsam_buf_V_addr_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'load' 'upsam_buf_V_load_2' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%ret_ln159 = ret" [decode.cpp:159]   --->   Operation 259 'ret' 'ret_ln159' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast8 = zext i4 %div15_i_udiv" [decode.cpp:108]   --->   Operation 74 'zext' 'div15_i_udiv_cast8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 76 [1/1] (1.83ns)   --->   "%tmp_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'read' 'tmp_2' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln114_1 = add i6 %div15_i_udiv_cast7, i6 28" [decode.cpp:114]   --->   Operation 77 'add' 'add_ln114_1' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i6 %add_ln114_1" [decode.cpp:114]   --->   Operation 78 'zext' 'zext_ln114_2' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_2 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_2" [decode.cpp:114]   --->   Operation 79 'getelementptr' 'upsam_buf_V_addr_2' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_2, i8 %upsam_buf_V_addr_2" [decode.cpp:114]   --->   Operation 80 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_4 : Operation 81 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 82 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_1 = load i8 %upsam_buf_V_addr_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'load' 'upsam_buf_V_load_1' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_4 : Operation 83 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_2 = load i8 %upsam_buf_V_addr_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'load' 'upsam_buf_V_load_2' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_4 : Operation 84 [1/1] (0.78ns)   --->   "%add_ln116_2 = add i6 %div15_i_udiv_cast7, i6 42" [decode.cpp:116]   --->   Operation 84 'add' 'add_ln116_2' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i6 %add_ln116_2" [decode.cpp:116]   --->   Operation 85 'zext' 'zext_ln116_3' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_19 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'getelementptr' 'upsam_buf_V_addr_19' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_3 = load i8 %upsam_buf_V_addr_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'load' 'upsam_buf_V_load_3' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_4 : Operation 88 [1/1] (0.77ns)   --->   "%add_ln116_3 = add i7 %div15_i_udiv_cast8, i7 56" [decode.cpp:116]   --->   Operation 88 'add' 'add_ln116_3' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i7 %add_ln116_3" [decode.cpp:116]   --->   Operation 89 'zext' 'zext_ln116_4' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_20 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'getelementptr' 'upsam_buf_V_addr_20' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_4 : Operation 91 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_4 = load i8 %upsam_buf_V_addr_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'load' 'upsam_buf_V_load_4' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 5 <SV = 4> <Delay = 3.07>
ST_5 : Operation 92 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 93 [1/1] (1.83ns)   --->   "%tmp_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'tmp_3' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 94 [1/1] (0.78ns)   --->   "%add_ln114_2 = add i6 %div15_i_udiv_cast7, i6 42" [decode.cpp:114]   --->   Operation 94 'add' 'add_ln114_2' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i6 %add_ln114_2" [decode.cpp:114]   --->   Operation 95 'zext' 'zext_ln114_3' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_3 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_3" [decode.cpp:114]   --->   Operation 96 'getelementptr' 'upsam_buf_V_addr_3' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_3, i8 %upsam_buf_V_addr_3" [decode.cpp:114]   --->   Operation 97 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_5 : Operation 98 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 99 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_3 = load i8 %upsam_buf_V_addr_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'load' 'upsam_buf_V_load_3' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_5 : Operation 100 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_4 = load i8 %upsam_buf_V_addr_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'load' 'upsam_buf_V_load_4' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_5 : Operation 101 [1/1] (0.77ns)   --->   "%add_ln116_4 = add i7 %div15_i_udiv_cast8, i7 70" [decode.cpp:116]   --->   Operation 101 'add' 'add_ln116_4' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln116_5 = zext i7 %add_ln116_4" [decode.cpp:116]   --->   Operation 102 'zext' 'zext_ln116_5' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_21 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'getelementptr' 'upsam_buf_V_addr_21' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_5 = load i8 %upsam_buf_V_addr_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'load' 'upsam_buf_V_load_5' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_5 : Operation 105 [1/1] (0.77ns)   --->   "%add_ln116_5 = add i7 %div15_i_udiv_cast8, i7 84" [decode.cpp:116]   --->   Operation 105 'add' 'add_ln116_5' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln116_6 = zext i7 %add_ln116_5" [decode.cpp:116]   --->   Operation 106 'zext' 'zext_ln116_6' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_22 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'getelementptr' 'upsam_buf_V_addr_22' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_6 = load i8 %upsam_buf_V_addr_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'load' 'upsam_buf_V_load_6' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 6 <SV = 5> <Delay = 3.07>
ST_6 : Operation 109 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 110 [1/1] (1.83ns)   --->   "%tmp_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'read' 'tmp_4' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 111 [1/1] (0.77ns)   --->   "%add_ln114_3 = add i7 %div15_i_udiv_cast8, i7 56" [decode.cpp:114]   --->   Operation 111 'add' 'add_ln114_3' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i7 %add_ln114_3" [decode.cpp:114]   --->   Operation 112 'zext' 'zext_ln114_4' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_4 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_4" [decode.cpp:114]   --->   Operation 113 'getelementptr' 'upsam_buf_V_addr_4' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_4, i8 %upsam_buf_V_addr_4" [decode.cpp:114]   --->   Operation 114 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_6 : Operation 115 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 116 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_5 = load i8 %upsam_buf_V_addr_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'load' 'upsam_buf_V_load_5' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_6 : Operation 117 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_6 = load i8 %upsam_buf_V_addr_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'load' 'upsam_buf_V_load_6' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_6 : Operation 118 [1/1] (0.78ns)   --->   "%add_ln116_6 = add i6 %div15_i_udiv_cast7, i6 34" [decode.cpp:116]   --->   Operation 118 'add' 'add_ln116_6' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i6 %add_ln116_6" [decode.cpp:116]   --->   Operation 119 'sext' 'sext_ln116' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln116_7 = zext i7 %sext_ln116" [decode.cpp:116]   --->   Operation 120 'zext' 'zext_ln116_7' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_23 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'getelementptr' 'upsam_buf_V_addr_23' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_6 : Operation 122 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_7 = load i8 %upsam_buf_V_addr_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'load' 'upsam_buf_V_load_7' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_i_udiv" [decode.cpp:116]   --->   Operation 123 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i5 %or_ln" [decode.cpp:116]   --->   Operation 124 'sext' 'sext_ln116_1' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln116_8 = zext i7 %sext_ln116_1" [decode.cpp:116]   --->   Operation 125 'zext' 'zext_ln116_8' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_24 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'getelementptr' 'upsam_buf_V_addr_24' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_6 : Operation 127 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_8 = load i8 %upsam_buf_V_addr_24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 127 'load' 'upsam_buf_V_load_8' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 7 <SV = 6> <Delay = 3.07>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str"   --->   Operation 128 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 129 'speclooptripcount' 'empty' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln110 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [decode.cpp:110]   --->   Operation 130 'specpipeline' 'specpipeline_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [decode.cpp:109]   --->   Operation 131 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast2 = zext i4 %div15_i_udiv" [decode.cpp:108]   --->   Operation 132 'zext' 'div15_i_udiv_cast2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 133 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 134 [1/1] (1.83ns)   --->   "%tmp_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 134 'read' 'tmp_5' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 135 [1/1] (0.77ns)   --->   "%add_ln114_4 = add i7 %div15_i_udiv_cast8, i7 70" [decode.cpp:114]   --->   Operation 135 'add' 'add_ln114_4' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln114_5 = zext i7 %add_ln114_4" [decode.cpp:114]   --->   Operation 136 'zext' 'zext_ln114_5' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_5 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_5" [decode.cpp:114]   --->   Operation 137 'getelementptr' 'upsam_buf_V_addr_5' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_5, i8 %upsam_buf_V_addr_5" [decode.cpp:114]   --->   Operation 138 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_7 : Operation 139 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 139 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 140 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_7 = load i8 %upsam_buf_V_addr_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 140 'load' 'upsam_buf_V_load_7' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_7 : Operation 141 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_8 = load i8 %upsam_buf_V_addr_24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'load' 'upsam_buf_V_load_8' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_7 : Operation 142 [1/1] (0.76ns)   --->   "%add_ln116_7 = add i8 %div15_i_udiv_cast2, i8 126" [decode.cpp:116]   --->   Operation 142 'add' 'add_ln116_7' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln116_9 = zext i8 %add_ln116_7" [decode.cpp:116]   --->   Operation 143 'zext' 'zext_ln116_9' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_25 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_9" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'getelementptr' 'upsam_buf_V_addr_25' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_7 : Operation 145 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_9 = load i8 %upsam_buf_V_addr_25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 145 'load' 'upsam_buf_V_load_9' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_7 : Operation 146 [1/1] (0.76ns)   --->   "%add_ln116_8 = add i8 %div15_i_udiv_cast2, i8 140" [decode.cpp:116]   --->   Operation 146 'add' 'add_ln116_8' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln116_10 = zext i8 %add_ln116_8" [decode.cpp:116]   --->   Operation 147 'zext' 'zext_ln116_10' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_26 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 148 'getelementptr' 'upsam_buf_V_addr_26' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_7 : Operation 149 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_10 = load i8 %upsam_buf_V_addr_26" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 149 'load' 'upsam_buf_V_load_10' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 8 <SV = 7> <Delay = 3.07>
ST_8 : Operation 150 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 150 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 151 [1/1] (1.83ns)   --->   "%tmp_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 151 'read' 'tmp_6' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 152 [1/1] (0.77ns)   --->   "%add_ln114_5 = add i7 %div15_i_udiv_cast8, i7 84" [decode.cpp:114]   --->   Operation 152 'add' 'add_ln114_5' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln114_6 = zext i7 %add_ln114_5" [decode.cpp:114]   --->   Operation 153 'zext' 'zext_ln114_6' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_6 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_6" [decode.cpp:114]   --->   Operation 154 'getelementptr' 'upsam_buf_V_addr_6' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_6, i8 %upsam_buf_V_addr_6" [decode.cpp:114]   --->   Operation 155 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_8 : Operation 156 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 156 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 157 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_9 = load i8 %upsam_buf_V_addr_25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 157 'load' 'upsam_buf_V_load_9' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_8 : Operation 158 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_10 = load i8 %upsam_buf_V_addr_26" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 158 'load' 'upsam_buf_V_load_10' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_8 : Operation 159 [1/1] (0.76ns)   --->   "%add_ln116_9 = add i8 %div15_i_udiv_cast2, i8 154" [decode.cpp:116]   --->   Operation 159 'add' 'add_ln116_9' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln116_11 = zext i8 %add_ln116_9" [decode.cpp:116]   --->   Operation 160 'zext' 'zext_ln116_11' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_27 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 161 'getelementptr' 'upsam_buf_V_addr_27' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_8 : Operation 162 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_11 = load i8 %upsam_buf_V_addr_27" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 162 'load' 'upsam_buf_V_load_11' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_8 : Operation 163 [1/1] (0.76ns)   --->   "%add_ln116_10 = add i8 %div15_i_udiv_cast2, i8 168" [decode.cpp:116]   --->   Operation 163 'add' 'add_ln116_10' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln116_12 = zext i8 %add_ln116_10" [decode.cpp:116]   --->   Operation 164 'zext' 'zext_ln116_12' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_28 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 165 'getelementptr' 'upsam_buf_V_addr_28' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_8 : Operation 166 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_12 = load i8 %upsam_buf_V_addr_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 166 'load' 'upsam_buf_V_load_12' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 9 <SV = 8> <Delay = 3.07>
ST_9 : Operation 167 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 167 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 168 [1/1] (1.83ns)   --->   "%tmp_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 168 'read' 'tmp_7' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 169 [1/1] (0.78ns)   --->   "%add_ln114_6 = add i6 %div15_i_udiv_cast7, i6 34" [decode.cpp:114]   --->   Operation 169 'add' 'add_ln114_6' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i6 %add_ln114_6" [decode.cpp:114]   --->   Operation 170 'sext' 'sext_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln114_7 = zext i7 %sext_ln114" [decode.cpp:114]   --->   Operation 171 'zext' 'zext_ln114_7' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_7 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_7" [decode.cpp:114]   --->   Operation 172 'getelementptr' 'upsam_buf_V_addr_7' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_7, i8 %upsam_buf_V_addr_7" [decode.cpp:114]   --->   Operation 173 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_9 : Operation 174 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 175 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_11 = load i8 %upsam_buf_V_addr_27" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 175 'load' 'upsam_buf_V_load_11' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_9 : Operation 176 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_12 = load i8 %upsam_buf_V_addr_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 176 'load' 'upsam_buf_V_load_12' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_9 : Operation 177 [1/1] (0.76ns)   --->   "%add_ln116_11 = add i8 %div15_i_udiv_cast2, i8 182" [decode.cpp:116]   --->   Operation 177 'add' 'add_ln116_11' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln116_13 = zext i8 %add_ln116_11" [decode.cpp:116]   --->   Operation 178 'zext' 'zext_ln116_13' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_29 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_13" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 179 'getelementptr' 'upsam_buf_V_addr_29' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_9 : Operation 180 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_13 = load i8 %upsam_buf_V_addr_29" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 180 'load' 'upsam_buf_V_load_13' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_9 : Operation 181 [1/1] (0.77ns)   --->   "%add_ln116_12 = add i7 %div15_i_udiv_cast8, i7 68" [decode.cpp:116]   --->   Operation 181 'add' 'add_ln116_12' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln116_2 = sext i7 %add_ln116_12" [decode.cpp:116]   --->   Operation 182 'sext' 'sext_ln116_2' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln116_14 = zext i8 %sext_ln116_2" [decode.cpp:116]   --->   Operation 183 'zext' 'zext_ln116_14' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_30 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 184 'getelementptr' 'upsam_buf_V_addr_30' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 0.00>
ST_9 : Operation 185 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_14 = load i8 %upsam_buf_V_addr_30" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 185 'load' 'upsam_buf_V_load_14' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 10 <SV = 9> <Delay = 3.07>
ST_10 : Operation 186 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 186 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 187 [1/1] (1.83ns)   --->   "%tmp_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 187 'read' 'tmp_8' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_i_udiv" [decode.cpp:114]   --->   Operation 188 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln114_1 = sext i5 %or_ln1" [decode.cpp:114]   --->   Operation 189 'sext' 'sext_ln114_1' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln114_8 = zext i7 %sext_ln114_1" [decode.cpp:114]   --->   Operation 190 'zext' 'zext_ln114_8' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_8 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_8" [decode.cpp:114]   --->   Operation 191 'getelementptr' 'upsam_buf_V_addr_8' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_8, i8 %upsam_buf_V_addr_8" [decode.cpp:114]   --->   Operation 192 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_10 : Operation 193 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 193 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 194 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_13 = load i8 %upsam_buf_V_addr_29" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 194 'load' 'upsam_buf_V_load_13' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_10 : Operation 195 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_14 = load i8 %upsam_buf_V_addr_30" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 195 'load' 'upsam_buf_V_load_14' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 11 <SV = 10> <Delay = 3.07>
ST_11 : Operation 196 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 196 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 197 [1/1] (1.83ns)   --->   "%tmp_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 197 'read' 'tmp_9' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 198 [1/1] (0.76ns)   --->   "%add_ln114_7 = add i8 %div15_i_udiv_cast2, i8 126" [decode.cpp:114]   --->   Operation 198 'add' 'add_ln114_7' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln114_9 = zext i8 %add_ln114_7" [decode.cpp:114]   --->   Operation 199 'zext' 'zext_ln114_9' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_9 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_9" [decode.cpp:114]   --->   Operation 200 'getelementptr' 'upsam_buf_V_addr_9' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_9, i8 %upsam_buf_V_addr_9" [decode.cpp:114]   --->   Operation 201 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_11 : Operation 202 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 202 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 3.07>
ST_12 : Operation 203 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 203 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_12 : Operation 204 [1/1] (1.83ns)   --->   "%tmp_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 204 'read' 'tmp_10' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_12 : Operation 205 [1/1] (0.76ns)   --->   "%add_ln114_8 = add i8 %div15_i_udiv_cast2, i8 140" [decode.cpp:114]   --->   Operation 205 'add' 'add_ln114_8' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln114_10 = zext i8 %add_ln114_8" [decode.cpp:114]   --->   Operation 206 'zext' 'zext_ln114_10' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_10 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_10" [decode.cpp:114]   --->   Operation 207 'getelementptr' 'upsam_buf_V_addr_10' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_10, i8 %upsam_buf_V_addr_10" [decode.cpp:114]   --->   Operation 208 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_12 : Operation 209 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 209 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 3.07>
ST_13 : Operation 210 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_9" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 210 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_13 : Operation 211 [1/1] (1.83ns)   --->   "%tmp_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 211 'read' 'tmp_11' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_13 : Operation 212 [1/1] (0.76ns)   --->   "%add_ln114_9 = add i8 %div15_i_udiv_cast2, i8 154" [decode.cpp:114]   --->   Operation 212 'add' 'add_ln114_9' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln114_11 = zext i8 %add_ln114_9" [decode.cpp:114]   --->   Operation 213 'zext' 'zext_ln114_11' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_11 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_11" [decode.cpp:114]   --->   Operation 214 'getelementptr' 'upsam_buf_V_addr_11' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_11, i8 %upsam_buf_V_addr_11" [decode.cpp:114]   --->   Operation 215 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_13 : Operation 216 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_9" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 216 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 3.07>
ST_14 : Operation 217 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 217 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_14 : Operation 218 [1/1] (1.83ns)   --->   "%tmp_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 218 'read' 'tmp_12' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_14 : Operation 219 [1/1] (0.76ns)   --->   "%add_ln114_10 = add i8 %div15_i_udiv_cast2, i8 168" [decode.cpp:114]   --->   Operation 219 'add' 'add_ln114_10' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln114_12 = zext i8 %add_ln114_10" [decode.cpp:114]   --->   Operation 220 'zext' 'zext_ln114_12' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_12 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_12" [decode.cpp:114]   --->   Operation 221 'getelementptr' 'upsam_buf_V_addr_12' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_12, i8 %upsam_buf_V_addr_12" [decode.cpp:114]   --->   Operation 222 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_14 : Operation 223 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 223 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 15 <SV = 14> <Delay = 3.07>
ST_15 : Operation 224 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 224 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_15 : Operation 225 [1/1] (1.83ns)   --->   "%tmp_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 225 'read' 'tmp_13' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_15 : Operation 226 [1/1] (0.76ns)   --->   "%add_ln114_11 = add i8 %div15_i_udiv_cast2, i8 182" [decode.cpp:114]   --->   Operation 226 'add' 'add_ln114_11' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln114_13 = zext i8 %add_ln114_11" [decode.cpp:114]   --->   Operation 227 'zext' 'zext_ln114_13' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_13 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_13" [decode.cpp:114]   --->   Operation 228 'getelementptr' 'upsam_buf_V_addr_13' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_13, i8 %upsam_buf_V_addr_13" [decode.cpp:114]   --->   Operation 229 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_15 : Operation 230 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 230 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 3.07>
ST_16 : Operation 231 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 231 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_16 : Operation 232 [1/1] (1.83ns)   --->   "%tmp_14 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 232 'read' 'tmp_14' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_16 : Operation 233 [1/1] (0.77ns)   --->   "%add_ln114_12 = add i7 %div15_i_udiv_cast8, i7 68" [decode.cpp:114]   --->   Operation 233 'add' 'add_ln114_12' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln114_2 = sext i7 %add_ln114_12" [decode.cpp:114]   --->   Operation 234 'sext' 'sext_ln114_2' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln114_14 = zext i8 %sext_ln114_2" [decode.cpp:114]   --->   Operation 235 'zext' 'zext_ln114_14' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_14 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_14" [decode.cpp:114]   --->   Operation 236 'getelementptr' 'upsam_buf_V_addr_14' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_14, i8 %upsam_buf_V_addr_14" [decode.cpp:114]   --->   Operation 237 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_16 : Operation 238 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 238 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 17 <SV = 16> <Delay = 3.07>
ST_17 : Operation 239 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_13" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 239 'write' 'write_ln174' <Predicate = (!empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_17 : Operation 240 [1/1] (1.83ns)   --->   "%tmp_15 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv6_out14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 240 'read' 'tmp_15' <Predicate = (!empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_17 : Operation 241 [1/1] (0.77ns)   --->   "%add_ln114_13 = add i7 %div15_i_udiv_cast8, i7 82" [decode.cpp:114]   --->   Operation 241 'add' 'add_ln114_13' <Predicate = (!empty_44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln114_3 = sext i7 %add_ln114_13" [decode.cpp:114]   --->   Operation 242 'sext' 'sext_ln114_3' <Predicate = (!empty_44)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln114_15 = zext i8 %sext_ln114_3" [decode.cpp:114]   --->   Operation 243 'zext' 'zext_ln114_15' <Predicate = (!empty_44)> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_15 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln114_15" [decode.cpp:114]   --->   Operation 244 'getelementptr' 'upsam_buf_V_addr_15' <Predicate = (!empty_44)> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_15, i8 %upsam_buf_V_addr_15" [decode.cpp:114]   --->   Operation 245 'store' 'store_ln114' <Predicate = (!empty_44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_17 : Operation 246 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_13" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 246 'write' 'write_ln174' <Predicate = (empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 18 <SV = 17> <Delay = 2.01>
ST_18 : Operation 247 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %tmp_14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 247 'write' 'write_ln174' <Predicate = (!empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc.i.15" [decode.cpp:115]   --->   Operation 248 'br' 'br_ln115' <Predicate = (!empty_44)> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 249 'write' 'write_ln174' <Predicate = (empty_44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc.i.15" [decode.cpp:112]   --->   Operation 250 'br' 'br_ln112' <Predicate = (empty_44)> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.77ns)   --->   "%add_ln116_13 = add i7 %div15_i_udiv_cast8, i7 82" [decode.cpp:116]   --->   Operation 251 'add' 'add_ln116_13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln116_3 = sext i7 %add_ln116_13" [decode.cpp:116]   --->   Operation 252 'sext' 'sext_ln116_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln116_15 = zext i8 %sext_ln116_3" [decode.cpp:116]   --->   Operation 253 'zext' 'zext_ln116_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_31 = getelementptr i32 %upsam_buf6_V, i64 0, i64 %zext_ln116_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 254 'getelementptr' 'upsam_buf_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 255 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_15 = load i8 %upsam_buf_V_addr_31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 255 'load' 'upsam_buf_V_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>

State 19 <SV = 18> <Delay = 3.07>
ST_19 : Operation 256 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_15 = load i8 %upsam_buf_V_addr_31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 256 'load' 'upsam_buf_V_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_19 : Operation 257 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp6_out15, i32 %upsam_buf_V_load_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 257 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body9.i" [decode.cpp:109]   --->   Operation 258 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.38ns
The critical path consists of the following:
	'alloca' operation ('cona_col') [3]  (0 ns)
	'load' operation ('cona_col_load', decode.cpp:109) on local variable 'cona_col' [19]  (0 ns)
	'icmp' operation ('icmp_ln109', decode.cpp:109) [23]  (0.753 ns)
	'select' operation ('select_ln108', decode.cpp:108) [24]  (0.414 ns)
	'add' operation ('cona_col', decode.cpp:109) [224]  (0.789 ns)
	'store' operation ('store_ln109', decode.cpp:109) of variable 'cona_col', decode.cpp:109 on local variable 'cona_col' [227]  (0.427 ns)

 <State 2>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [39]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [42]  (1.24 ns)

 <State 3>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [44]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [48]  (1.24 ns)

 <State 4>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [50]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [54]  (1.24 ns)

 <State 5>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [56]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [60]  (1.24 ns)

 <State 6>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [62]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [66]  (1.24 ns)

 <State 7>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [68]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [72]  (1.24 ns)

 <State 8>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [74]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [78]  (1.24 ns)

 <State 9>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [80]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [85]  (1.24 ns)

 <State 10>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [87]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [92]  (1.24 ns)

 <State 11>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [94]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [98]  (1.24 ns)

 <State 12>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [100]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [104]  (1.24 ns)

 <State 13>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [106]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [110]  (1.24 ns)

 <State 14>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [112]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [116]  (1.24 ns)

 <State 15>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [118]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [122]  (1.24 ns)

 <State 16>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [124]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [129]  (1.24 ns)

 <State 17>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [131]  (1.84 ns)
	'store' operation ('store_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 [136]  (1.24 ns)

 <State 18>: 2.01ns
The critical path consists of the following:
	'add' operation ('add_ln116_13', decode.cpp:116) [218]  (0.773 ns)
	'getelementptr' operation ('upsam_buf_V_addr_31', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [221]  (0 ns)
	'load' operation ('upsam_buf_V_load_15', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'upsam_buf6.V', decode.cpp:157 [222]  (1.24 ns)

 <State 19>: 3.08ns
The critical path consists of the following:
	'load' operation ('upsam_buf_V_load_15', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'upsam_buf6.V', decode.cpp:157 [222]  (1.24 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [223]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
