,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/ultraembedded/core_jpeg.git,2020-10-18 21:11:51+00:00,High throughput JPEG decoder in Verilog for FPGA,36,ultraembedded/core_jpeg,305197324,Verilog,core_jpeg,175,178,2024-04-08 23:50:50+00:00,"['jpeg-decoder', 'verilog', 'fpga', 'mjpeg', 'motion-jpeg', 'verilog-hdl', 'axi-stream']",https://api.github.com/licenses/apache-2.0
1,https://github.com/wuxx/icesugar-pro.git,2020-11-04 08:16:32+00:00,iCESugar series FPGA dev board,24,wuxx/icesugar-pro,309937041,Verilog,icesugar-pro,24951,145,2024-04-02 11:52:38+00:00,[],None
2,https://github.com/lnis-uofu/SOFA.git,2020-10-09 20:16:35+00:00,SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA,29,lnis-uofu/SOFA,302744426,Verilog,SOFA,331338,126,2024-04-02 21:20:00+00:00,[],https://api.github.com/licenses/mit
3,https://github.com/AUCOHL/DFFRAM.git,2020-11-09 10:46:47+00:00,Standard Cell Library based Memory Compiler using FF/Latch cells,32,AUCOHL/DFFRAM,311306901,Verilog,DFFRAM,49236,115,2024-04-07 07:39:04+00:00,"['verilog', 'vlsi', 'vlsi-physical-design', 'vlsi-circuits', 'electronics-design', 'asic-design']",https://api.github.com/licenses/apache-2.0
4,https://github.com/AndresNavarro82/vt52-fpga.git,2020-11-04 20:30:00+00:00,,9,AndresNavarro82/vt52-fpga,310110826,Verilog,vt52-fpga,22199,95,2024-03-22 14:30:10+00:00,[],https://api.github.com/licenses/gpl-3.0
5,https://github.com/lucky-wfw/ARM_AMBA_Design.git,2020-10-26 10:36:14+00:00,"Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.",33,lucky-wfw/ARM_AMBA_Design,307337830,Verilog,ARM_AMBA_Design,3073,88,2024-03-18 13:44:21+00:00,"['verilog', 'amba', 'arm', 'apb', 'ahb', 'axi']",https://api.github.com/licenses/gpl-3.0
6,https://github.com/Arlet/verilog-65C02-microcode.git,2020-10-16 17:00:01+00:00,"65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface",15,Arlet/verilog-65C02-microcode,304688708,Verilog,verilog-65C02-microcode,263,68,2024-03-25 19:10:13+00:00,[],None
7,https://github.com/cebarobot/Introduction-to-Computer-Architecture-Exercises.git,2020-11-01 18:58:22+00:00,计算机体系结构 2020秋季 UCAS 《计算机体系结构基础》第 2 版课后习题,13,cebarobot/Introduction-to-Computer-Architecture-Exercises,309166401,Verilog,Introduction-to-Computer-Architecture-Exercises,2262,55,2024-04-02 17:15:06+00:00,[],None
8,https://github.com/rfhits/Computer-Organization-BUAA-2020.git,2020-10-13 01:12:47+00:00,北航6系CO课 BUAA CO,5,rfhits/Computer-Organization-BUAA-2020,303552524,Verilog,Computer-Organization-BUAA-2020,82663,53,2024-04-10 01:28:04+00:00,"['buaa', 'co', '2020', 'computer-organization']",None
9,https://github.com/StefanSchippers/xschem_sky130.git,2020-10-07 00:43:09+00:00,XSCHEM symbol libraries for the Google-Skywater 130nm process design kit. ,13,StefanSchippers/xschem_sky130,301889741,Verilog,xschem_sky130,14829,52,2024-04-12 11:33:05+00:00,[],https://api.github.com/licenses/apache-2.0
10,https://github.com/no2fpga/no2bootloader.git,2020-10-09 17:12:24+00:00,USB DFU bootloader gateware / firmware for FPGAs,13,no2fpga/no2bootloader,302706511,Verilog,no2bootloader,153,49,2024-02-12 14:07:41+00:00,"['fpga', 'usb', 'usb-dfu', 'dfu', 'bootloader']",
11,https://github.com/ash-olakangal/RISC-V-Processor.git,2020-10-07 12:57:42+00:00,Verilog implementation of multi-stage 32-bit RISC-V processor,21,ash-olakangal/RISC-V-Processor,302036724,Verilog,RISC-V-Processor,141,46,2024-04-10 11:18:19+00:00,"['computer-architecture', 'risc-v', 'verilog', 'risc-processor']",None
12,https://github.com/ManuFerHi/N-GO.git,2020-10-08 21:22:13+00:00,,5,ManuFerHi/N-GO,302464770,Verilog,N-GO,29262,31,2024-04-03 03:00:05+00:00,[],https://api.github.com/licenses/gpl-3.0
13,https://github.com/irmo-de/xilinx-risc-v.git,2020-10-07 16:10:41+00:00,Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.,6,irmo-de/xilinx-risc-v,302090988,Verilog,xilinx-risc-v,179,31,2024-03-23 04:48:46+00:00,[],https://api.github.com/licenses/mit
14,https://github.com/fredrequin/verilator_xilinx.git,2020-10-13 12:18:45+00:00,Re-coded Xilinx primitives for Verilator use,2,fredrequin/verilator_xilinx,303693183,Verilog,verilator_xilinx,155,31,2024-04-01 15:33:58+00:00,"['fpga', 'verilator', 'verilog', 'xilinx-fpga']",https://api.github.com/licenses/bsd-2-clause
15,https://github.com/sfu-arch/SpGEMM.git,2020-10-13 15:56:56+00:00,,2,sfu-arch/SpGEMM,303755292,Verilog,SpGEMM,987,29,2024-03-15 03:10:21+00:00,[],None
16,https://github.com/phillbush/legv8.git,2020-11-09 02:40:05+00:00,LEGv8 CPU implementation and some tools like a LEGv8 assembler,6,phillbush/legv8,311204613,Verilog,legv8,127,27,2024-03-06 02:30:55+00:00,"['verilog', 'hennessy-and-patterson', 'hennessy', 'patterson', 'legv8-arm', 'legv8', 'single-cycle', 'single-cycle-processor', 'pipeline-cpu', 'pipeline-processor', 'awk']",None
17,https://github.com/ultraembedded/core_jpeg_decoder.git,2020-10-25 22:13:07+00:00,HW JPEG decoder wrapper with AXI-4 DMA,5,ultraembedded/core_jpeg_decoder,307203213,Verilog,core_jpeg_decoder,12,27,2024-04-08 23:50:58+00:00,[],https://api.github.com/licenses/apache-2.0
18,https://github.com/dumpo/my_verilog_projects.git,2020-11-08 05:46:21+00:00,数字IC秋招项目、手撕代码,4,dumpo/my_verilog_projects,310994844,Verilog,my_verilog_projects,534,25,2024-03-05 14:45:12+00:00,[],None
19,https://github.com/ljgibbslf/SM2_core.git,2020-11-08 02:55:30+00:00,opensource crypto IP core,10,ljgibbslf/SM2_core,310973684,Verilog,SM2_core,11142,24,2024-02-05 14:10:28+00:00,[],None
20,https://github.com/lucky-wfw/IC_System_Design.git,2020-11-08 08:32:25+00:00,"Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It also includes various common circuits, such as FIFO, RAM, state machine, and so on. All designs have been validated by Testbench and FPGA functions.",9,lucky-wfw/IC_System_Design,311017829,Verilog,IC_System_Design,131,23,2024-04-11 12:41:44+00:00,"['verilog', 'ic', 'fpga']",https://api.github.com/licenses/apache-2.0
21,https://github.com/AugustinJose1221/Video-Stitching.git,2020-10-18 10:15:39+00:00,,6,AugustinJose1221/Video-Stitching,305073486,Verilog,Video-Stitching,192,23,2024-03-08 08:51:59+00:00,[],None
22,https://github.com/Wren6991/SmolDVI.git,2020-10-29 10:26:53+00:00,Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs,3,Wren6991/SmolDVI,308292790,Verilog,SmolDVI,248,22,2023-10-25 08:36:21+00:00,[],https://api.github.com/licenses/cc0-1.0
23,https://github.com/maao666/HPDLA.git,2020-11-04 10:00:08+00:00,Systolic-array based Deep Learning Accelerator generator,4,maao666/HPDLA,309962866,Verilog,HPDLA,33,22,2024-03-25 23:16:23+00:00,"['dla', 'chisel3', 'systolic-arrays']",None
24,https://github.com/IBM/raiden.git,2020-10-12 20:01:59+00:00,Raiden project,8,IBM/raiden,303500047,Verilog,raiden,792,22,2024-03-07 13:08:55+00:00,[],https://api.github.com/licenses/bsd-3-clause
25,https://github.com/flexemg/flexemg_natelec.git,2020-10-22 20:14:17+00:00,Code and data repository for FlexEMG 2020 Nature Electronics publication.,9,flexemg/flexemg_natelec,306448531,Verilog,flexemg_natelec,1864273,21,2024-02-03 18:37:13+00:00,[],https://api.github.com/licenses/gpl-3.0
26,https://github.com/debtanu09/systolic_array_matrix_multiplier.git,2020-11-02 07:38:12+00:00,This is a verilog implementation of 4x4 systolic array multiplier,7,debtanu09/systolic_array_matrix_multiplier,309292458,Verilog,systolic_array_matrix_multiplier,6,20,2024-04-07 07:05:21+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/racerxdl/biggateboy.git,2020-10-07 21:52:51+00:00,WIP Big FPGA Gameboy,1,racerxdl/biggateboy,302169013,Verilog,biggateboy,147,20,2023-08-29 06:13:53+00:00,"['gameboy', 'fpga', 'verilog']",https://api.github.com/licenses/apache-2.0
28,https://github.com/TheRainstorm/CO_ext_lab-CQU.git,2020-10-19 11:21:29+00:00,重庆大学计组（硬综）拓展实验；,2,TheRainstorm/CO_ext_lab-CQU,305359641,Verilog,CO_ext_lab-CQU,11848,18,2024-01-29 11:20:49+00:00,[],None
29,https://github.com/EvgenyMuryshkin/qusoc.git,2020-10-16 06:25:07+00:00,QuSoC demo projects and template,0,EvgenyMuryshkin/qusoc,304538441,Verilog,qusoc,13001,18,2023-11-14 12:28:10+00:00,[],None
30,https://github.com/yavuz650/RISC-V.git,2020-10-19 21:09:59+00:00,Repository for Hornet RISC-V Core,6,yavuz650/RISC-V,305513866,Verilog,RISC-V,1890,17,2024-03-12 20:57:57+00:00,[],https://api.github.com/licenses/mit
31,https://github.com/RPG-7/HGA101_GPU.git,2020-10-21 15:03:03+00:00,,7,RPG-7/HGA101_GPU,306061590,Verilog,HGA101_GPU,40819,16,2024-04-10 03:20:40+00:00,"['gpgpu', 'soc-suite', 'verilog-project']",https://api.github.com/licenses/gpl-3.0
32,https://github.com/bzeeno/riscv-cpu.git,2020-11-04 01:46:37+00:00,Pipelined RISC-V CPU,1,bzeeno/riscv-cpu,309853114,Verilog,riscv-cpu,1751,16,2024-02-01 17:56:42+00:00,[],None
33,https://github.com/aut-ce/CE202-LC-Lab-Manual.git,2020-10-25 01:28:56+00:00,Manual and Template Sources of Logic Circuit Laboratory  (Verilog Templates),22,aut-ce/CE202-LC-Lab-Manual,307002706,Verilog,CE202-LC-Lab-Manual,6956,16,2023-09-27 11:44:48+00:00,"['verilog-code', 'logic-circuit-laboratory', 'homework-assignments']",https://api.github.com/licenses/gpl-3.0
34,https://github.com/RV-AT/PVS32_SoC.git,2020-10-21 15:31:45+00:00,"Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus",4,RV-AT/PVS32_SoC,306069609,Verilog,PVS32_SoC,10765,14,2024-02-16 07:34:54+00:00,[],https://api.github.com/licenses/gpl-2.0
35,https://github.com/jha-lab/codebench.git,2020-11-01 17:45:12+00:00,[TECS'23] A project on the co-design of Accelerators and CNNs.,2,jha-lab/codebench,309153270,Verilog,codebench,1052250,13,2024-02-22 15:17:26+00:00,"['deep-learning', 'convolutional-neural-networks', 'hardware-software-codesign', 'accelerators']",None
36,https://github.com/PXVI/ip_amba_apb_ms_rtl_v.git,2020-10-24 04:52:39+00:00,The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able  ),4,PXVI/ip_amba_apb_ms_rtl_v,306808248,Verilog,ip_amba_apb_ms_rtl_v,57,12,2024-01-30 05:35:22+00:00,"['verilog', 'rtl', 'amba', 'apb3', 'memory', 'master', 'slave', 'ip', 'lint']",https://api.github.com/licenses/mit
37,https://github.com/ryanorendorff/sbtb-2020-type-safe-fpga.git,2020-10-21 04:24:16+00:00,Using Depdentent and Affine Types for robust FPGA programming,1,ryanorendorff/sbtb-2020-type-safe-fpga,305907241,Verilog,sbtb-2020-type-safe-fpga,8945,11,2022-06-18 21:07:54+00:00,[],https://api.github.com/licenses/bsd-3-clause
38,https://github.com/study34668/MiniMIPS32.git,2020-10-22 14:26:08+00:00,MiniMIPS32 五级流水线处理器 Verilog建模和Logisim建模,4,study34668/MiniMIPS32,306362760,Verilog,MiniMIPS32,330,11,2023-10-24 06:43:42+00:00,[],None
39,https://github.com/forth32/vt52.git,2020-11-04 12:26:33+00:00,FPGA-версия терминалов VT52 и 15ИЭ-00-013,5,forth32/vt52,309995731,Verilog,vt52,5445,10,2023-07-07 22:27:55+00:00,[],None
40,https://github.com/m8pple/elec50010-2020-verilog-lab.git,2020-10-22 11:55:08+00:00,Verilog lab material for ELEC50010 class,10,m8pple/elec50010-2020-verilog-lab,306321392,Verilog,elec50010-2020-verilog-lab,963,10,2022-09-01 11:13:57+00:00,[],None
41,https://github.com/Elrori/4096bit-IDDMM-Verilog.git,2020-10-12 10:41:11+00:00,4096bit Iterative digit-digit Montgomery Multiplication in Verilog,4,Elrori/4096bit-IDDMM-Verilog,303359436,Verilog,4096bit-IDDMM-Verilog,10013,10,2024-03-21 09:50:24+00:00,[],None
42,https://github.com/rvalles/dbus_ti_link_uart_verilog.git,2020-10-08 07:54:45+00:00,Verilog dbus (TI transfer bus) implementation and bridge to UART. High-performance link with TI calculators such as TI-89.,0,rvalles/dbus_ti_link_uart_verilog,302269644,Verilog,dbus_ti_link_uart_verilog,65,10,2024-04-08 00:39:46+00:00,[],https://api.github.com/licenses/mit
43,https://github.com/ultraembedded/core_mpx.git,2020-11-01 18:43:23+00:00,MPX is a open-source CPU which can execute code compiled for MIPS-I ISA,1,ultraembedded/core_mpx,309163774,Verilog,core_mpx,88,9,2022-12-15 02:30:37+00:00,[],https://api.github.com/licenses/apache-2.0
44,https://github.com/dan-rodrigues/ulx3s-bluetooth-gamepad.git,2020-10-24 02:19:52+00:00,Bluetooth gamepad receiver demo using ULX3S FPGA board + ESP32,0,dan-rodrigues/ulx3s-bluetooth-gamepad,306788510,Verilog,ulx3s-bluetooth-gamepad,869,9,2022-09-07 09:43:48+00:00,"['bluetooth', 'fpga', 'verilog', 'c']",None
45,https://github.com/seu-cs-class2/minisys-1a-cpu.git,2020-10-15 04:32:48+00:00,Minisys 1A CPU,3,seu-cs-class2/minisys-1a-cpu,304210495,Verilog,minisys-1a-cpu,57457,9,2024-01-10 11:38:01+00:00,[],None
46,https://github.com/MiSTer-devel/AliceMC10_MiSTer.git,2020-10-15 06:47:46+00:00,Matra-Hachette Alice MC-10 for MiSTer FPGA,7,MiSTer-devel/AliceMC10_MiSTer,304235026,Verilog,AliceMC10_MiSTer,16258,9,2023-01-18 17:47:33+00:00,[],https://api.github.com/licenses/gpl-2.0
47,https://github.com/legokor/FPGA-MotorControl.git,2020-10-09 11:17:36+00:00,FPGA PWM generator and motor controller modules,3,legokor/FPGA-MotorControl,302618967,Verilog,FPGA-MotorControl,12,8,2024-04-06 11:05:07+00:00,[],None
48,https://github.com/lnestor/sat_attack.git,2020-10-21 17:22:14+00:00,A basic implementation of a SAT attack on logic locking.,6,lnestor/sat_attack,306097686,Verilog,sat_attack,1126,8,2024-03-21 07:28:52+00:00,[],None
49,https://github.com/pratikbhuran/Voting_Machine.git,2020-11-08 08:08:04+00:00,Voting machine implemented in verilog,1,pratikbhuran/Voting_Machine,311014216,Verilog,Voting_Machine,149,8,2024-03-23 07:08:02+00:00,"['verilog-hdl', 'verilog', 'verilog-project', 'verilog-code', 'voting-machine', 'voting-system']",None
50,https://github.com/ChampionNan/RISCV.git,2020-10-18 15:05:27+00:00,,7,ChampionNan/RISCV,305128279,Verilog,RISCV,39165,7,2022-11-18 14:47:01+00:00,[],None
51,https://github.com/Matrixpecker/VE370-Pipelined-Processor.git,2020-10-29 08:11:28+00:00,An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) of UM-SJTU JI.,2,Matrixpecker/VE370-Pipelined-Processor,308259391,Verilog,VE370-Pipelined-Processor,1508,7,2023-10-22 12:00:09+00:00,"['hazard-detection', 'pipelined-processors', 'pipeline', 'cpu', 'computer-organisation-architechure']",https://api.github.com/licenses/mit
52,https://github.com/lawrie/ulx3s_mac128.git,2020-10-31 15:02:05+00:00,Macintosh 128 on the Ulx3s ECP5 FPGA,2,lawrie/ulx3s_mac128,308906798,Verilog,ulx3s_mac128,4356,7,2023-10-11 10:03:35+00:00,[],None
53,https://github.com/Ashwin-Rajesh/Verilog_projects.git,2020-10-13 16:14:05+00:00,"Some beginner projects using verilog HDL, along with some documentation on basic syntax",0,Ashwin-Rajesh/Verilog_projects,303759974,Verilog,Verilog_projects,887,7,2024-03-09 06:24:49+00:00,[],None
54,https://github.com/pandyah5/ECE241_Verilog.git,2020-11-07 04:18:46+00:00,This repo contains all the Verilog HDL files that I made during the course.,0,pandyah5/ECE241_Verilog,310765563,Verilog,ECE241_Verilog,370,6,2024-01-10 18:54:04+00:00,"['verilog', 'verilog-hdl', 'logisim', 'quartus-prime']",https://api.github.com/licenses/gpl-3.0
55,https://github.com/dark-flames/RISCV-CPU.git,2020-11-11 13:04:06+00:00,RISCV-CPU written in Verilog,0,dark-flames/RISCV-CPU,311972717,Verilog,RISCV-CPU,132,6,2024-01-08 21:21:34+00:00,[],https://api.github.com/licenses/mit
56,https://github.com/Hoi-Jeon/Verilog-for-Mic-in-Matrix-Creator.git,2020-11-02 22:13:08+00:00,Explanation of FPGA code for 8 PDM microphones in Matrix Creator,3,Hoi-Jeon/Verilog-for-Mic-in-Matrix-Creator,309507714,Verilog,Verilog-for-Mic-in-Matrix-Creator,2678,6,2023-12-18 14:29:37+00:00,[],https://api.github.com/licenses/gpl-3.0
57,https://github.com/kazkojima/x25519-fpga.git,2020-10-29 05:42:12+00:00,An FPGA implementation of some x25519 operations,3,kazkojima/x25519-fpga,308229377,Verilog,x25519-fpga,157,5,2023-09-29 09:00:41+00:00,[],https://api.github.com/licenses/mit
58,https://github.com/mattvenn/seven_segment_seconds.git,2020-11-08 19:21:05+00:00,Demo project for Zero to ASIC course & presentations,1,mattvenn/seven_segment_seconds,311136979,Verilog,seven_segment_seconds,19,5,2024-02-23 20:45:29+00:00,"['asic', 'demo', 'verilog']",https://api.github.com/licenses/apache-2.0
59,https://github.com/Centre-for-Hardware-Security/TTech-LIB.git,2020-11-06 14:01:32+00:00,,1,Centre-for-Hardware-Security/TTech-LIB,310612704,Verilog,TTech-LIB,19693,5,2023-09-08 15:42:30+00:00,"['multiplier', 'cryptography', 'circuit', 'asic', 'fpga']",None
60,https://github.com/Eswar001/SINGLE-PORT-RAM-USING-VERILOG.git,2020-10-26 06:39:22+00:00,"This Project describes a 64 bit x 8 bit single-port RAM design with common read and write addresses in Verilog. In computing, memory refers to a device that is used to store information for immediate use in a computer or related computer hardware device. It typically refers to semiconductor memory, specifically metal–oxide–semiconductor memory, where data is stored within MOS memory cells on a silicon integrated circuit chip.",0,Eswar001/SINGLE-PORT-RAM-USING-VERILOG,307282317,Verilog,SINGLE-PORT-RAM-USING-VERILOG,2427,5,2024-04-03 09:32:33+00:00,[],None
61,https://github.com/rggen/rggen-verilog-rtl.git,2020-10-15 14:57:58+00:00,Common Verilog RTL modules for RgGen,2,rggen/rggen-verilog-rtl,304360812,Verilog,rggen-verilog-rtl,87,5,2024-02-18 14:28:43+00:00,[],https://api.github.com/licenses/mit
62,https://github.com/ZYHowell/YPU.git,2020-11-02 08:54:09+00:00,YPU is a part of RISCV pipelined CPU for demo-use,0,ZYHowell/YPU,309310809,Verilog,YPU,19,5,2023-09-19 13:31:59+00:00,[],https://api.github.com/licenses/mit
63,https://github.com/mattvenn/multi-project-harness.git,2020-11-11 12:18:23+00:00,,4,mattvenn/multi-project-harness,311961998,Verilog,multi-project-harness,385,4,2021-03-12 21:39:52+00:00,[],https://api.github.com/licenses/apache-2.0
64,https://github.com/sky-orion/FPGA-source.git,2020-10-18 08:53:23+00:00,2020年全国FPGA创新设计竞赛0329组项目源码,0,sky-orion/FPGA-source,305060094,Verilog,FPGA-source,85,4,2024-04-07 09:36:05+00:00,[],None
65,https://github.com/kuashio/jimmy.git,2020-10-18 19:19:28+00:00,An 8-bit soft processor written in Verilog.,0,kuashio/jimmy,305178519,Verilog,jimmy,1125,4,2023-06-21 15:32:14+00:00,[],https://api.github.com/licenses/mit
66,https://github.com/ootyyyyy/Real-time-binocular-stereo-vision-system-based-on-Xilinx-artix7.git,2020-10-27 12:28:43+00:00,,1,ootyyyyy/Real-time-binocular-stereo-vision-system-based-on-Xilinx-artix7,307692583,Verilog,Real-time-binocular-stereo-vision-system-based-on-Xilinx-artix7,1640,4,2023-12-18 08:52:29+00:00,[],None
67,https://github.com/jackproudfoot/fpga-bitcoin-miner.git,2020-10-27 18:12:41+00:00,Bitcoin miner for fpga for ECE350 final project.,3,jackproudfoot/fpga-bitcoin-miner,307788900,Verilog,fpga-bitcoin-miner,863,4,2022-02-23 08:19:16+00:00,[],None
68,https://github.com/iamywang/sm4-verilog.git,2020-10-18 03:34:17+00:00,Verilog HDL code for SM4 algorithm.,2,iamywang/sm4-verilog,305015155,Verilog,sm4-verilog,37,4,2023-02-07 02:46:50+00:00,"['verilog', 'fpga', 'sm4']",None
69,https://github.com/ZYSF/gen1cpu.git,2020-11-01 06:25:31+00:00,"Finally, a CPU that isn't mind-numbingly complex. Batteries sold separately.",1,ZYSF/gen1cpu,309036809,Verilog,gen1cpu,708,4,2023-08-07 22:38:08+00:00,"['verilog', 'cpu', 'osdev', 'security', 'risc-v', 'fpga']",https://api.github.com/licenses/unlicense
70,https://github.com/neptuno-fpga/Next186_SoC.git,2020-10-11 23:08:00+00:00,Next186_SoC PC/XT core,1,neptuno-fpga/Next186_SoC,303228869,Verilog,Next186_SoC,770,4,2022-03-30 20:26:59+00:00,[],None
71,https://github.com/asfdrwe/ASFRV32I.git,2020-10-13 12:25:34+00:00,small RISC-V RV32I implementation,1,asfdrwe/ASFRV32I,303695095,Verilog,ASFRV32I,1432,4,2024-01-26 02:21:11+00:00,[],https://api.github.com/licenses/mit
72,https://github.com/marsohod4you/m2rpi-dpi2hdmi-display.git,2020-10-19 17:20:27+00:00,Use M2rpi FPGA board attached to Raspberry Pi3 as DPI-to-HDMI convertor. This allows to attach second HDMI monitor to RPI3 with resolution 1280x720,1,marsohod4you/m2rpi-dpi2hdmi-display,305460067,Verilog,m2rpi-dpi2hdmi-display,53,4,2022-06-06 02:14:00+00:00,[],https://api.github.com/licenses/cc0-1.0
73,https://github.com/NavidFayezi/Pipeline-MIPS.git,2020-10-25 15:43:44+00:00,,0,NavidFayezi/Pipeline-MIPS,307132436,Verilog,Pipeline-MIPS,1516,3,2022-01-29 16:02:40+00:00,[],None
74,https://github.com/kendimce/sine_wave_generator.git,2020-11-10 23:09:46+00:00,verilog sine wave generator through LUT.,0,kendimce/sine_wave_generator,311806744,Verilog,sine_wave_generator,155,3,2024-03-26 10:37:03+00:00,[],None
75,https://github.com/scsole/nano-morse-encoder.git,2020-10-23 04:37:12+00:00,Convert ASCII into Morse code on the Tang Nano using the UART interface,2,scsole/nano-morse-encoder,306530297,Verilog,nano-morse-encoder,44,3,2024-04-10 01:57:55+00:00,[],https://api.github.com/licenses/gpl-2.0
76,https://github.com/DDoSolitary/buaa-computer-organization.git,2020-10-24 14:26:17+00:00,,0,DDoSolitary/buaa-computer-organization,306900903,Verilog,buaa-computer-organization,11156,3,2023-01-28 05:06:58+00:00,[],None
77,https://github.com/RAPcores/caravel_rapcores.git,2020-11-09 19:29:10+00:00,rapcore ASIC prototype on the openmpw/caravel shuttle ,2,RAPcores/caravel_rapcores,311443777,Verilog,caravel_rapcores,1932851,3,2021-03-24 03:34:48+00:00,['caravel-shuttle'],https://api.github.com/licenses/apache-2.0
78,https://github.com/fpgasystems/hashing-XeonFPGA.git,2020-10-14 17:33:32+00:00,,2,fpgasystems/hashing-XeonFPGA,304089095,Verilog,hashing-XeonFPGA,1796489,3,2022-05-25 23:16:28+00:00,[],None
79,https://github.com/IObundle/iob-soc-knn.git,2020-10-21 16:09:37+00:00,,42,IObundle/iob-soc-knn,306079461,Verilog,iob-soc-knn,184064,3,2022-12-06 03:36:23+00:00,[],https://api.github.com/licenses/mit
80,https://github.com/purang2/PingpongGame_SoC.git,2020-11-05 03:33:54+00:00,"SoC HW,SW 설계 프로젝트: ELEC/SoC설계 및 프로그래밍/2020 1학기/경북대학교 문병인 교수님",1,purang2/PingpongGame_SoC,310181415,Verilog,PingpongGame_SoC,1052,3,2024-01-07 02:44:53+00:00,"['soc', 'hw-sw', 'verilog', 'sdk', 'c']",None
81,https://github.com/abhishek2002228/RISCV_MYTH_CORE.git,2020-10-23 15:17:40+00:00,RISCV-MYTH Core,0,abhishek2002228/RISCV_MYTH_CORE,306673265,Verilog,RISCV_MYTH_CORE,1108,3,2021-06-06 16:54:21+00:00,[],None
82,https://github.com/SergiuBabin/Laboratoare-CN2.git,2020-10-29 16:12:00+00:00,Calculatoare Numerice 2,0,SergiuBabin/Laboratoare-CN2,308382313,Verilog,Laboratoare-CN2,2596,3,2023-10-30 10:19:13+00:00,[],None
83,https://github.com/KJeanpol/ASIP-Vectorial.git,2020-10-27 02:34:00+00:00,,0,KJeanpol/ASIP-Vectorial,307564549,Verilog,ASIP-Vectorial,119617,3,2022-06-22 21:57:38+00:00,[],None
84,https://github.com/dkaerit/EDC.git,2020-10-27 14:23:04+00:00,Estructura de computadores,1,dkaerit/EDC,307724983,Verilog,EDC,4997,3,2023-01-04 00:12:43+00:00,[],None
85,https://github.com/neptuno-fpga/Arcade-CPS1.git,2020-10-09 17:55:23+00:00,Capcom CPS1 by Jotego,0,neptuno-fpga/Arcade-CPS1,302716081,Verilog,Arcade-CPS1,136832,3,2023-10-18 09:52:08+00:00,[],https://api.github.com/licenses/gpl-3.0
86,https://github.com/kofinandi/alchitryau.git,2020-11-11 14:49:51+00:00,Modules and constraint file (xdc) for the Alchitry Au FPGA development board,0,kofinandi/alchitryau,312000753,Verilog,alchitryau,9,3,2023-04-28 18:29:13+00:00,[],None
87,https://github.com/aparajith21/Dadda_multiplier.git,2020-11-08 13:15:26+00:00,A 16-bit dadda multiplier using a 4:2 compressor,0,aparajith21/Dadda_multiplier,311066400,Verilog,Dadda_multiplier,214,3,2023-02-10 12:30:42+00:00,[],https://api.github.com/licenses/mit
88,https://github.com/JianmingTONG/AreaPower.git,2020-11-09 13:30:45+00:00,The repo implement area and power estimation using synopsys design compiler,0,JianmingTONG/AreaPower,311347853,Verilog,AreaPower,4413,3,2024-02-27 06:58:52+00:00,[],None
89,https://github.com/chinchwadkarrenuka/CNN-FPGA.git,2020-11-09 12:46:41+00:00,"This folder contains CNN layer such as Convolution, ReLU, Maxpool and fully connected implemented on FPGA",0,chinchwadkarrenuka/CNN-FPGA,311336066,Verilog,CNN-FPGA,79,3,2021-05-20 08:26:24+00:00,[],None
90,https://github.com/annahung31/CA_2020.git,2020-10-16 03:34:57+00:00,Computer Architecture @NTU,1,annahung31/CA_2020,304510661,Verilog,CA_2020,1386,3,2023-10-09 07:37:44+00:00,[],None
91,https://github.com/ByronHsu/Single-Cycle-MIPS-CPU.git,2020-10-10 16:07:41+00:00,2019 NTUEE Computer Architecture Final Project,0,ByronHsu/Single-Cycle-MIPS-CPU,302939504,Verilog,Single-Cycle-MIPS-CPU,11362,3,2023-03-05 06:33:22+00:00,[],None
92,https://github.com/efabless/nm.git,2020-11-02 06:30:34+00:00,,1,efabless/nm,309278415,Verilog,nm,44561,2,2022-03-17 19:23:34+00:00,[],None
93,https://github.com/skylight0306/ALU-Multiplier-Design.git,2020-10-27 09:10:53+00:00,,0,skylight0306/ALU-Multiplier-Design,307643612,Verilog,ALU-Multiplier-Design,1822,2,2021-08-07 13:28:41+00:00,[],None
94,https://github.com/ManjunathKalmath/RISCV-RV32I.git,2020-10-16 17:40:30+00:00, Hardware implementation of RV32I,3,ManjunathKalmath/RISCV-RV32I,304697788,Verilog,RISCV-RV32I,74,2,2023-09-07 07:18:49+00:00,[],https://api.github.com/licenses/mit
95,https://github.com/aik2mlj/RISC-V-CPU.git,2020-11-04 07:48:42+00:00,RISCV32I CPU homework written in verilog,0,aik2mlj/RISC-V-CPU,309929869,Verilog,RISC-V-CPU,139,2,2023-12-04 15:22:48+00:00,"['cpu', 'emulator', 'verilog']",None
96,https://github.com/joshajohnson/ecp5-mini-projects.git,2020-10-20 09:52:02+00:00,,1,joshajohnson/ecp5-mini-projects,305662663,Verilog,ecp5-mini-projects,65,2,2022-10-31 04:40:43+00:00,[],
97,https://github.com/xiaoshou-zheng/A-Simple-RISC-Core.git,2020-10-19 09:14:39+00:00,用Verilog实现了一个自定义指令集的极简RISC核,1,xiaoshou-zheng/A-Simple-RISC-Core,305327568,Verilog,A-Simple-RISC-Core,6,2,2022-03-29 05:37:31+00:00,[],None
98,https://github.com/teekamkhandelwal/verilog_memeory.git,2020-11-03 14:59:30+00:00,,0,teekamkhandelwal/verilog_memeory,309720730,Verilog,verilog_memeory,8,2,2021-04-28 18:22:53+00:00,[],None
99,https://github.com/miladebrahimipour/Adaam_ICCAD2020.git,2020-11-05 18:21:10+00:00,,0,miladebrahimipour/Adaam_ICCAD2020,310383258,Verilog,Adaam_ICCAD2020,108561,2,2022-09-14 05:14:14+00:00,[],None
100,https://github.com/jborza/fpga-ps2-typewriter.git,2020-10-29 06:12:05+00:00,,0,jborza/fpga-ps2-typewriter,308234692,Verilog,fpga-ps2-typewriter,10,2,2023-03-13 05:47:14+00:00,[],None
101,https://github.com/neptuno-fpga/Arcade-Gaplus.git,2020-10-08 16:33:47+00:00,,0,neptuno-fpga/Arcade-Gaplus,302401313,Verilog,Arcade-Gaplus,136897,2,2021-10-22 22:22:15+00:00,[],https://api.github.com/licenses/gpl-3.0
102,https://github.com/mcleod-ideafix/i8088_tester.git,2020-10-14 10:20:05+00:00,A small core and board to test Intel 8088 chips for minimal functionality,1,mcleod-ideafix/i8088_tester,303978023,Verilog,i8088_tester,775,2,2020-10-14 23:38:15+00:00,[],https://api.github.com/licenses/gpl-3.0
103,https://github.com/ross-hugo/Gate_Level_Trojans.git,2020-11-10 01:47:04+00:00,This is a project for my hardware security class that takes in a gate level design for a circuit and then adds the defined trojan to the design,0,ross-hugo/Gate_Level_Trojans,311514574,Verilog,Gate_Level_Trojans,22,2,2021-07-29 02:10:40+00:00,[],None
104,https://github.com/alessionaclerio22/Integrated-Systems-Architecture-Labs.git,2020-10-20 13:06:01+00:00,,0,alessionaclerio22/Integrated-Systems-Architecture-Labs,305710537,Verilog,Integrated-Systems-Architecture-Labs,59885,2,2023-11-24 15:55:13+00:00,[],None
105,https://github.com/14010007517/CO_ext_lab-CQU.git,2020-10-17 10:55:35+00:00,重庆大学计算机硬综拓展实验，对应在写的教材。,0,14010007517/CO_ext_lab-CQU,304856927,,CO_ext_lab-CQU,0,2,2024-04-07 01:11:37+00:00,[],None
106,https://github.com/HasinduKariyawasam/Multicore-Processor-Design.git,2020-10-31 15:54:26+00:00,,0,HasinduKariyawasam/Multicore-Processor-Design,308917416,Verilog,Multicore-Processor-Design,204,2,2021-12-24 13:39:05+00:00,[],None
107,https://github.com/LukasPettersson/Engr_697_RSA_Decrytion_module.git,2020-10-22 18:52:36+00:00,this is a repository for ENGR 697 (Senior Design Project),1,LukasPettersson/Engr_697_RSA_Decrytion_module,306431452,Verilog,Engr_697_RSA_Decrytion_module,1284,2,2022-09-28 01:16:58+00:00,[],None
108,https://github.com/GongZheng/KLEIN.git,2020-10-25 13:09:21+00:00,The source codes of the KLEIN block cipher,0,GongZheng/KLEIN,307101406,Verilog,KLEIN,54,2,2023-12-03 07:09:59+00:00,[],None
109,https://github.com/destiny0118/ALU32.git,2020-11-06 10:33:03+00:00,32位ALU的verilog实现,0,destiny0118/ALU32,310565737,Verilog,ALU32,7,2,2024-03-05 09:00:32+00:00,[],None
110,https://github.com/Tushu19/16-bit-RISC-processor.git,2020-11-01 10:13:19+00:00,Verilog code for ALU and Control unit of a 16-Bit RISC processor,0,Tushu19/16-bit-RISC-processor,309068735,Verilog,16-bit-RISC-processor,6,2,2021-05-21 13:25:16+00:00,[],None
111,https://github.com/asanaullah/edge_testbed.git,2020-10-12 17:27:41+00:00,,2,asanaullah/edge_testbed,303464462,Verilog,edge_testbed,115,2,2022-04-20 09:47:29+00:00,[],None
112,https://github.com/qiaosiyi/dflow.git,2020-10-11 13:09:44+00:00,,0,qiaosiyi/dflow,303123354,Verilog,dflow,13,2,2020-10-12 07:21:40+00:00,[],None
113,https://github.com/Live4dreamCH/Computer-Organization-Experiment.git,2020-10-22 09:19:22+00:00,2020年第一学期西交计组实验,0,Live4dreamCH/Computer-Organization-Experiment,306285089,Verilog,Computer-Organization-Experiment,192,2,2022-12-18 13:57:04+00:00,[],None
114,https://github.com/UESTClijin/BCH-encode-decode.git,2020-10-21 11:44:32+00:00,BCH encoder/decoder,0,UESTClijin/BCH-encode-decode,306006140,Verilog,BCH-encode-decode,8,2,2023-07-05 07:09:04+00:00,[],None
115,https://github.com/Xiaoni-61/Computer_Organization_CourseProject.git,2020-10-28 14:48:04+00:00,,0,Xiaoni-61/Computer_Organization_CourseProject,308047930,Verilog,Computer_Organization_CourseProject,4554,2,2020-10-30 13:44:13+00:00,[],None
116,https://github.com/ujjawalece/Verilog-code-for-different-modes-of-DES.git,2020-10-16 13:03:20+00:00,Verilog code for different modes of DES,0,ujjawalece/Verilog-code-for-different-modes-of-DES,304629110,Verilog,Verilog-code-for-different-modes-of-DES,26565,2,2023-12-17 18:33:05+00:00,"['des', 'verilog', 'ecb-mode', 'cbc-mode', 'xilinx', 'cryptography']",None
117,https://github.com/skylight0306/FSM_CoinMachine.git,2020-11-09 07:45:48+00:00,,0,skylight0306/FSM_CoinMachine,311260790,Verilog,FSM_CoinMachine,8,2,2021-08-07 13:28:54+00:00,[],None
118,https://github.com/alecamaracm/LED-Matrix-with-Render-and-HDMI-support.git,2020-11-07 01:14:36+00:00,LED Matrix driver with support rendering/overlay of content on top of an HDMI input,0,alecamaracm/LED-Matrix-with-Render-and-HDMI-support,310741019,Verilog,LED-Matrix-with-Render-and-HDMI-support,18171,2,2020-11-12 07:37:46+00:00,[],None
119,https://github.com/VladikNeVladik/Quantum-Random-Number-Generator.git,2020-10-31 18:52:06+00:00,LED + single photon photoamplifier detection + analog signal amplifier + FPGA + UART-transmitter to PC = 250kbps Quantum Random Number Generator,0,VladikNeVladik/Quantum-Random-Number-Generator,308951493,Verilog,Quantum-Random-Number-Generator,7,2,2023-08-06 00:34:58+00:00,[],None
120,https://github.com/nikossoultanis/VGA.git,2020-10-26 23:20:03+00:00,VGA driver using FPGA,0,nikossoultanis/VGA,307529884,Verilog,VGA,2,2,2021-12-23 08:15:53+00:00,[],None
121,https://github.com/Nettimi-Satya-Sai-Srinivas/AES-algorithm-verilog.git,2020-10-24 13:27:43+00:00,,2,Nettimi-Satya-Sai-Srinivas/AES-algorithm-verilog,306889384,Verilog,AES-algorithm-verilog,59,2,2022-02-20 17:54:17+00:00,[],None
122,https://github.com/shohamc1/50002-1D.git,2020-10-27 06:36:51+00:00,ISTD 50.002 Computation Structures Beta CPU [SUTD],0,shohamc1/50002-1D,307608555,Verilog,50002-1D,4538,2,2023-01-28 07:34:45+00:00,"['lucid', 'hdl']",None
123,https://github.com/kazkojima/sha3-fpga.git,2020-11-07 05:56:03+00:00,An SHA3 digest module on ECP5 on top of freecores/sha3,1,kazkojima/sha3-fpga,310778131,Verilog,sha3-fpga,7,2,2023-07-09 10:03:25+00:00,[],https://api.github.com/licenses/mit
124,https://github.com/robbruern/5-Stage_RISC-V_Processor.git,2020-11-11 23:49:23+00:00,"Worked on a team of 3 to complete a pipelined RISC-V processor from scratch in System Verilog, complete with dual L1 Caches, a L2 cache, prefetching, and a branch predictor.",1,robbruern/5-Stage_RISC-V_Processor,312118852,Verilog,5-Stage_RISC-V_Processor,1199,2,2023-05-17 11:12:14+00:00,[],None
125,https://github.com/dominic-meads/Quartus-Projects.git,2020-11-08 21:19:51+00:00,Projects with Quartus Prime software and Intel/Altera FPGAs,6,dominic-meads/Quartus-Projects,311157007,Verilog,Quartus-Projects,24,2,2023-09-23 23:17:13+00:00,[],None
126,https://github.com/fedemic/ISA_2020_Group_09.git,2020-11-08 14:13:05+00:00,Integrated Systems Architecture - FIR filter,0,fedemic/ISA_2020_Group_09,311077568,Verilog,ISA_2020_Group_09,2616,2,2023-11-17 18:59:18+00:00,[],None
127,https://github.com/cheevang6/RISC-V_FreeRTOS_Computer_Vision.git,2020-10-30 22:31:02+00:00,"This is a repository for the ""Full Stack RISC-V SoC Accelerations for AI Computer Vision Application""",0,cheevang6/RISC-V_FreeRTOS_Computer_Vision,308757378,Verilog,RISC-V_FreeRTOS_Computer_Vision,699785,2,2023-11-09 11:24:34+00:00,[],None
128,https://github.com/GVictorsd/Error-correctionCodes.git,2020-10-20 08:16:50+00:00,,2,GVictorsd/Error-correctionCodes,305637492,Verilog,Error-correctionCodes,17,2,2022-05-02 22:00:38+00:00,[],https://api.github.com/licenses/mit
129,https://github.com/CristiSandu/CN2.git,2020-10-20 12:16:15+00:00,Implementarea unui procesor RISC-V,0,CristiSandu/CN2,305697346,Verilog,CN2,144333,2,2023-10-30 10:18:00+00:00,"['verilog', 'risc-v', 'computer-architecture']",None
130,https://github.com/ippond/cordic_sincos.git,2020-10-24 08:48:59+00:00,,1,ippond/cordic_sincos,306842575,Verilog,cordic_sincos,508,2,2023-11-30 01:41:32+00:00,[],None
131,https://github.com/BabarZKhan/Kiwi-compiler-HLS.git,2020-11-01 00:27:30+00:00,"Kiwi was developed at the University of Cambridge Computer Laboratory and Microsoft Research Limited, headed by **David Greaves (UoCCL)** and **Satnam Singh (MRL)**",0,BabarZKhan/Kiwi-compiler-HLS,308996344,Verilog,Kiwi-compiler-HLS,8263,2,2022-09-04 12:38:30+00:00,"['high-level-synthesis', 'fpga', 'hardware', 'parallel', 'compiler']",None
132,https://github.com/merledu/Core-SweRV-EH2--verilog.git,2020-10-31 16:58:47+00:00,,1,merledu/Core-SweRV-EH2--verilog,308930177,Verilog,Core-SweRV-EH2--verilog,2172,2,2023-07-28 08:23:17+00:00,[],https://api.github.com/licenses/apache-2.0
133,https://github.com/ian-lab/luke_xidian_lab.git,2020-11-07 12:26:57+00:00,路科验证西电课程实验,0,ian-lab/luke_xidian_lab,310839526,Verilog,luke_xidian_lab,1828,2,2023-05-02 16:35:55+00:00,[],None
134,https://github.com/dixiyao/SJTU_CS145.git,2020-11-10 06:12:55+00:00,Simple Five Level Pipeline CPU,0,dixiyao/SJTU_CS145,311563492,Verilog,SJTU_CS145,586,2,2022-07-14 11:22:30+00:00,[],https://api.github.com/licenses/apache-2.0
135,https://github.com/sai-palisetti/Functional-verification-of-PICORV-32-Processor.git,2020-10-17 06:46:47+00:00,System Verilog Layered Testbench,1,sai-palisetti/Functional-verification-of-PICORV-32-Processor,304815868,Verilog,Functional-verification-of-PICORV-32-Processor,757,2,2022-04-30 02:20:57+00:00,[],None
136,https://github.com/DOOMKEKER/RISC-V_proc.git,2020-10-16 19:17:25+00:00,Processor on architecture RISC-V that i made on labs in university,0,DOOMKEKER/RISC-V_proc,304718690,Verilog,RISC-V_proc,44,2,2022-09-07 14:44:55+00:00,[],None
137,https://github.com/dominic-meads/Vivado-Projects.git,2020-10-10 02:49:54+00:00,,2,dominic-meads/Vivado-Projects,302800630,Verilog,Vivado-Projects,93,2,2022-06-05 14:00:29+00:00,[],None
138,https://github.com/acmoser/riscv_vt52.git,2020-11-10 05:28:01+00:00,"An attempt to cram picosoc (from the tinyfpga bx repository), vt52-fpga, and verilog-uart into one verilog wrapper.",3,acmoser/riscv_vt52,311555294,Verilog,riscv_vt52,467,2,2022-06-29 16:58:44+00:00,[],https://api.github.com/licenses/gpl-3.0
139,https://github.com/ardimr/ReinforcementLearning.git,2020-11-02 13:06:10+00:00,,0,ardimr/ReinforcementLearning,309372518,Verilog,ReinforcementLearning,572,1,2023-09-13 04:58:20+00:00,[],https://api.github.com/licenses/mit
140,https://github.com/semaphoric775/Simple-Acc.git,2020-10-29 13:57:10+00:00,A simple accumulator based on a RISC written in Verilog and System Verilog.,0,semaphoric775/Simple-Acc,308344837,Verilog,Simple-Acc,60,1,2020-10-30 21:36:18+00:00,[],None
141,https://github.com/robertosc/PCI_capa_transmision.git,2020-10-23 03:16:21+00:00,,0,robertosc/PCI_capa_transmision,306517769,Verilog,PCI_capa_transmision,14860,1,2023-05-17 05:26:49+00:00,[],None
142,https://github.com/L4rralde/PLD_2020.git,2020-10-25 19:32:49+00:00,,1,L4rralde/PLD_2020,307176723,Verilog,PLD_2020,99,1,2022-11-26 03:34:40+00:00,[],None
143,https://github.com/ajs0429/EECS3201Project.git,2020-11-09 00:32:21+00:00,"EECS 3201 Final Project with @tuansydau. Built a simple robot with a DE-10 Lite FPGA, HC-SR04 ultrasonic sensor, and L298N motor controller. Contains VGA output capabilities to display the distance to the nearest object, and reacts to proximity by moving back or turning around.",0,ajs0429/EECS3201Project,311183916,Verilog,EECS3201Project,31783,1,2023-03-24 13:30:58+00:00,[],None
144,https://github.com/leoizzi/isa_labs.git,2020-10-27 09:39:29+00:00,Group 36 ISA labs,0,leoizzi/isa_labs,307651028,Verilog,isa_labs,46847,1,2023-12-16 09:20:15+00:00,[],None
145,https://github.com/jborza/lcd-12864-graphic.git,2020-10-11 07:07:06+00:00,Verilog demo of graphic mode on the ST7920 128x64 LCD,0,jborza/lcd-12864-graphic,303062834,Verilog,lcd-12864-graphic,9,1,2024-02-27 21:06:40+00:00,[],None
146,https://github.com/ManjunathKalmath/Digital_System_Design-Lab.git,2020-10-27 08:21:49+00:00,Contains all the basic Digital Circuits which are written in Verilog HDL,1,ManjunathKalmath/Digital_System_Design-Lab,307631481,Verilog,Digital_System_Design-Lab,9,1,2023-09-15 12:03:59+00:00,['verilog'],None
147,https://github.com/ippond/crc.git,2020-10-24 08:51:59+00:00,,0,ippond/crc,306843074,Verilog,crc,1,1,2021-07-27 13:00:48+00:00,[],None
148,https://github.com/AliRezaBeigy/ShiftRegister.git,2020-10-26 21:26:09+00:00,Verilog implementation of a shift register,1,AliRezaBeigy/ShiftRegister,307508460,Verilog,ShiftRegister,4,1,2021-11-29 16:26:04+00:00,[],None
149,https://github.com/mattvenn/spi-reset-investigation.git,2020-11-05 11:04:38+00:00,,0,mattvenn/spi-reset-investigation,310272573,Verilog,spi-reset-investigation,336,1,2022-03-17 00:19:50+00:00,[],None
150,https://github.com/tu-darmstadt-informatik/Computer-Microsystems.git,2020-10-31 12:12:38+00:00,Computer Microsystem,0,tu-darmstadt-informatik/Computer-Microsystems,308874034,Verilog,Computer-Microsystems,26800,1,2020-12-29 01:15:12+00:00,"['informatik', 'tu-darmstadt', 'cms', 'grundlagen']",https://api.github.com/licenses/unlicense
151,https://github.com/AleLovesio/Laboratory_ISA_Group20.20.git,2020-11-10 08:02:07+00:00,Repository for Laboratory of the Politecnico di Torino Integrated Systems Architecture course Academic Year 2020/2021,0,AleLovesio/Laboratory_ISA_Group20.20,311586595,Verilog,Laboratory_ISA_Group20.20,43338,1,2024-02-21 09:32:31+00:00,[],None
152,https://github.com/ArSpi/BUAA-CO-2020.git,2020-10-30 04:57:24+00:00,北航计组2020秋课下测试,0,ArSpi/BUAA-CO-2020,308529109,Verilog,BUAA-CO-2020,79772,1,2024-02-28 14:56:44+00:00,[],None
153,https://github.com/zzhang681/EE272_NOC.git,2020-10-10 22:27:02+00:00,,1,zzhang681/EE272_NOC,303000261,Verilog,EE272_NOC,13251,1,2022-02-18 16:00:15+00:00,[],None
154,https://github.com/pmassolino/hw-gimli.git,2020-10-11 11:00:44+00:00,Gimli AEAD/Hash LWC hardware implementation,0,pmassolino/hw-gimli,303100486,Verilog,hw-gimli,189,1,2021-01-27 11:14:32+00:00,[],
155,https://github.com/wu-huipeng/FPGA.git,2020-10-30 12:49:33+00:00,A series of demos for learning FPGA ,0,wu-huipeng/FPGA,308629136,Verilog,FPGA,653,1,2020-12-31 02:59:39+00:00,[],None
156,https://github.com/joat28/digital-circuits210.git,2020-10-17 03:03:33+00:00,"All codes in Digital circuits, including assignments and practice problems",0,joat28/digital-circuits210,304785749,Verilog,digital-circuits210,21,1,2020-12-09 05:00:29+00:00,[],None
157,https://github.com/JimKnowler/alchitry-verilog-exercises.git,2020-10-18 13:35:46+00:00,Sequence of exercises used to learn Verilog on Alchitry Au FPGA ,0,JimKnowler/alchitry-verilog-exercises,305109512,Verilog,alchitry-verilog-exercises,76528,1,2023-04-28 21:01:39+00:00,[],None
158,https://github.com/wolframalexa/HardwareDesign.git,2020-10-20 01:54:49+00:00,"Code for ECE311: Hardware Design at the Cooper Union, Fall 2020. Programming FPGAs in Verilog using Xilinx Vivado and ZedBoard.",0,wolframalexa/HardwareDesign,305561558,Verilog,HardwareDesign,10,1,2022-04-27 22:23:15+00:00,[],None
159,https://github.com/zipotron/ziposoc.git,2020-11-03 14:27:02+00:00,,0,zipotron/ziposoc,309711330,Verilog,ziposoc,62,1,2022-05-19 21:35:43+00:00,[],None
160,https://github.com/liordanis/MIPS-5-stage-pipeline-implementation.git,2020-11-11 10:49:30+00:00,,0,liordanis/MIPS-5-stage-pipeline-implementation,311941655,Verilog,MIPS-5-stage-pipeline-implementation,10,1,2022-09-29 10:46:37+00:00,[],https://api.github.com/licenses/mit
161,https://github.com/curlymess/ee108_final.git,2020-10-31 02:05:08+00:00,"Final Project for EE 108 - Music Synthesizer with custom extensions including chords, harmonics, interactive instrument editing, and more!",0,curlymess/ee108_final,308785038,Verilog,ee108_final,244,1,2023-03-20 21:57:20+00:00,[],None
162,https://github.com/nettok/RV32E-tangprimer-multiprocessor.git,2020-10-25 01:01:52+00:00,,1,nettok/RV32E-tangprimer-multiprocessor,306999855,Verilog,RV32E-tangprimer-multiprocessor,24,1,2023-12-19 07:09:57+00:00,[],None
163,https://github.com/coolcircle2020/Chisel-STFT-test.git,2020-10-13 06:12:11+00:00,用于写测试部分的个人仓库,1,coolcircle2020/Chisel-STFT-test,303605369,Verilog,Chisel-STFT-test,1089,1,2023-05-16 11:09:35+00:00,[],None
164,https://github.com/shoaibdipu/BRACU_CSE460_VLSIDesign.git,2020-10-17 14:09:52+00:00,"CSE 460 : VLSI Design [CSE, BRACU]",0,shoaibdipu/BRACU_CSE460_VLSIDesign,304892161,Verilog,BRACU_CSE460_VLSIDesign,10260,1,2022-09-12 15:47:55+00:00,"['460', 'vlsi', 'bracu', 'cse460', 'bracucse460', 'eee412', 'bracucse']",None
165,https://github.com/atomsi7/Pipeline.git,2020-10-22 12:03:54+00:00,,0,atomsi7/Pipeline,306323585,Verilog,Pipeline,3385,1,2023-01-28 11:43:28+00:00,[],None
166,https://github.com/rileychin/50.002-ALU.git,2020-11-04 07:05:31+00:00,,0,rileychin/50.002-ALU,309919213,Verilog,50.002-ALU,4071,1,2022-03-18 17:09:06+00:00,[],None
167,https://github.com/liordanis/Artix7-XC7A100T-1CSG324C_LEDdisplay.git,2020-10-25 16:02:15+00:00,"Cycling through the message of ""0123456789abcdef"" using Artix7's led display",0,liordanis/Artix7-XC7A100T-1CSG324C_LEDdisplay,307136121,Verilog,Artix7-XC7A100T-1CSG324C_LEDdisplay,34,1,2022-09-29 10:46:35+00:00,[],None
168,https://github.com/Gianmarco9/ISA05.git,2020-11-10 17:22:18+00:00,Labs ISA 2020/2021,2,Gianmarco9/ISA05,311733632,Verilog,ISA05,5102,1,2022-03-10 18:10:23+00:00,[],None
169,https://github.com/rubensseva/spi-vivado.git,2020-11-09 09:46:25+00:00,,0,rubensseva/spi-vivado,311291319,Verilog,spi-vivado,1844,1,2020-12-15 21:54:08+00:00,[],None
170,https://github.com/shadowoflight/CourseProjects.git,2020-11-06 14:04:23+00:00,A viterbi decoder for convolutional encoder,1,shadowoflight/CourseProjects,310613359,Verilog,CourseProjects,14,1,2024-02-28 09:49:36+00:00,[],None
171,https://github.com/ucb-cs250/ix_yukio.git,2020-10-08 21:21:41+00:00,Yukio's interconnect,0,ucb-cs250/ix_yukio,302464662,Verilog,ix_yukio,14352,1,2021-01-30 08:35:27+00:00,[],
172,https://github.com/bimamuhammad/ALU_Design.git,2020-10-07 02:46:05+00:00,Some simple FPGA projects for beginners,0,bimamuhammad/ALU_Design,301909891,Verilog,ALU_Design,4,1,2021-05-21 14:19:12+00:00,[],None
173,https://github.com/gabewehrle/VgaTextMode.git,2020-10-15 01:00:37+00:00,"Standard 16 color, 80 x 30 character VGA text mode on the DE10-Lite FPGA",0,gabewehrle/VgaTextMode,304172734,Verilog,VgaTextMode,6712,1,2022-03-29 02:31:24+00:00,[],https://api.github.com/licenses/mit
174,https://github.com/thegabriele97/VHDL_Learning.git,2020-10-12 08:41:12+00:00,,0,thegabriele97/VHDL_Learning,303329796,Verilog,VHDL_Learning,124928,1,2021-03-29 08:27:38+00:00,[],None
175,https://github.com/chrisbinsunny/verilog.git,2020-10-19 19:14:44+00:00,,0,chrisbinsunny/verilog,305489094,Verilog,verilog,4,1,2023-06-06 05:06:31+00:00,['hacktoberfest'],None
176,https://github.com/Furabot/snake-game-zedboard.git,2020-10-27 14:53:15+00:00,,0,Furabot/snake-game-zedboard,307734221,Verilog,snake-game-zedboard,9,1,2021-07-06 10:52:16+00:00,[],None
177,https://github.com/Speccery/tiny-tms9900.git,2020-10-25 16:19:20+00:00,Simple breadboard project for the ICE40UP5K based UPduino V3,1,Speccery/tiny-tms9900,307139589,Verilog,tiny-tms9900,45,1,2022-05-31 18:37:50+00:00,[],None
178,https://github.com/XOR-op/TransistorU.git,2020-10-22 02:23:09+00:00,A Tomasulo based RISC-V CPU supporting partial of rv32i ISA.,0,XOR-op/TransistorU,306200286,Verilog,TransistorU,286,1,2022-06-08 08:46:34+00:00,[],None
179,https://github.com/FDE-Course-Team/FDE-Rex-Runner.git,2020-10-20 01:16:03+00:00,,0,FDE-Course-Team/FDE-Rex-Runner,305554392,Verilog,FDE-Rex-Runner,12555,1,2021-04-12 10:32:39+00:00,[],None
180,https://github.com/chris-dmello/verilog_alu.git,2020-10-27 18:29:40+00:00,,0,chris-dmello/verilog_alu,307793062,Verilog,verilog_alu,30,1,2020-12-13 22:42:22+00:00,[],None
181,https://github.com/G-pacman/Seven-Seg-Display-Verilog.git,2020-11-07 01:39:25+00:00,,0,G-pacman/Seven-Seg-Display-Verilog,310744418,Verilog,Seven-Seg-Display-Verilog,8,1,2021-11-23 06:25:05+00:00,[],None
182,https://github.com/NestorRegaladoVivanco/Datapath_instrucciones.git,2020-11-07 08:04:06+00:00,"Fue un proyecto para Seminario de Arquitectura en computadoras, funcional, solo tiene un detalle de error mio donde para los cables use todo el rato wire, en vez de agregar el nombre de se conexión, a cambio todo esta comentado. Solo seria agregar su propio tb para probarlo o usarlo de manera manual.",0,NestorRegaladoVivanco/Datapath_instrucciones,310796585,Verilog,Datapath_instrucciones,6,1,2020-11-13 23:02:03+00:00,[],None
183,https://github.com/virtualsecureplatform/Sudachi.git,2020-10-23 13:18:37+00:00,,0,virtualsecureplatform/Sudachi,306642984,Verilog,Sudachi,387,1,2024-03-28 19:17:52+00:00,[],https://api.github.com/licenses/apache-2.0
184,https://github.com/seamusos/FPGA-VGA-Text-Mode-Driver.git,2020-10-18 00:27:10+00:00,"Writes ASCII text to a 640x480 VGA monitor, communicating with a microcontroller over SPI.",0,seamusos/FPGA-VGA-Text-Mode-Driver,304993454,Verilog,FPGA-VGA-Text-Mode-Driver,10333,1,2022-06-01 16:04:46+00:00,[],None
185,https://github.com/brunosampaio08-zz/acc_proccessor.git,2020-10-12 18:48:01+00:00,Complete accumulator-based architecture CPU implemented using HDL Verilog.,0,brunosampaio08-zz/acc_proccessor,303483674,Verilog,acc_proccessor,24,1,2021-11-05 19:35:01+00:00,"['accumulator', 'cpu', 'verilog']",None
186,https://github.com/CodiWanKenobi/Senior-Design.git,2020-10-07 02:11:42+00:00,,0,CodiWanKenobi/Senior-Design,301903933,Verilog,Senior-Design,5304,1,2021-05-03 17:54:25+00:00,[],None
187,https://github.com/chyavanphadke/FPGA_DE10-Lite-BlinkCode.git,2020-10-10 18:44:04+00:00,FPGA_DE10-Lite-BlinkCode,0,chyavanphadke/FPGA_DE10-Lite-BlinkCode,302968254,Verilog,FPGA_DE10-Lite-BlinkCode,1,1,2022-03-13 09:03:21+00:00,[],None
188,https://github.com/Numinus1/IndustrialEncoderTester.git,2020-10-11 10:07:09+00:00,FPGA tool to measure the accuracy of industrial encoders (device that measures angle of rotation),0,Numinus1/IndustrialEncoderTester,303091523,Verilog,IndustrialEncoderTester,10571,1,2023-03-11 07:34:58+00:00,[],None
189,https://github.com/wtao0221/corundum-forked.git,2020-10-29 04:20:20+00:00,,0,wtao0221/corundum-forked,308215743,Verilog,corundum-forked,22328,1,2021-08-23 07:11:09+00:00,[],
190,https://github.com/gustavomotadev/engg57-ransac.git,2020-10-21 00:14:43+00:00,Application of the RANSAC algorithm in embedded C and Verilog for Altera Nios II and Cyclone IV E.,2,gustavomotadev/engg57-ransac,305863609,Verilog,engg57-ransac,38472,1,2023-07-01 22:01:17+00:00,"['verilog', 'c', 'hardware-designs', 'hardware-acceleration', 'ransac', 'ransac-algorithm', 'fpga', 'fpga-programming']",https://api.github.com/licenses/lgpl-2.1
191,https://github.com/cathylin-wang/ECE350_Dino.git,2020-10-30 00:58:47+00:00,ECE 350 Final Project: Chrome Dino Game,0,cathylin-wang/ECE350_Dino,308488042,Verilog,ECE350_Dino,32791,1,2021-12-01 16:35:09+00:00,[],None
192,https://github.com/ufukkaraca/verilogCalculator.git,2020-10-25 19:13:45+00:00,"Verilog Calculator with functions of add, subtract, multiply, divide, square root, tangent, cotangent as per the given input.",0,ufukkaraca/verilogCalculator,307173437,Verilog,verilogCalculator,31,1,2023-04-12 07:04:30+00:00,[],https://api.github.com/licenses/mit
193,https://github.com/SirMaximilian/ECE178_Project_System.git,2020-10-27 18:05:14+00:00,ECE178 Project Hardware Configuration,0,SirMaximilian/ECE178_Project_System,307787068,Verilog,ECE178_Project_System,68097,1,2021-08-27 19:13:08+00:00,[],None
194,https://github.com/chyavanphadke/FPGA_DE10-Alarm_Clock_EE221.git,2020-11-01 22:45:53+00:00,,0,chyavanphadke/FPGA_DE10-Alarm_Clock_EE221,309203499,Verilog,FPGA_DE10-Alarm_Clock_EE221,30919,1,2022-12-02 02:43:48+00:00,[],None
195,https://github.com/SSD9573/adderFourByFPGA.git,2020-10-20 10:55:29+00:00,,0,SSD9573/adderFourByFPGA,305678218,Verilog,adderFourByFPGA,8,1,2020-10-21 07:01:48+00:00,[],None
196,https://github.com/nvrmvx/128_AES_algo.git,2020-10-25 07:49:00+00:00,"Final project for ELCE 202, Fall 2020",0,nvrmvx/128_AES_algo,307049103,Verilog,128_AES_algo,55,1,2022-02-19 09:12:13+00:00,[],None
197,https://github.com/TomHuangsrc/PCIe.git,2020-10-13 01:53:28+00:00,PCIe Protocol Implementation ,2,TomHuangsrc/PCIe,303559707,,PCIe,41,1,2022-06-29 09:26:20+00:00,[],None
198,https://github.com/Mintsteam/SoC_AXI_Lite.git,2020-10-14 12:44:58+00:00,SoC for NSCSCC ,0,Mintsteam/SoC_AXI_Lite,304012160,Verilog,SoC_AXI_Lite,300,1,2021-12-16 06:56:34+00:00,[],None
199,https://github.com/vmazashvili/parallel-to-serial-serial-to-parallel.git,2020-10-26 10:30:43+00:00,parallel to serial/ serial to parallel shift register in Verilog,0,vmazashvili/parallel-to-serial-serial-to-parallel,307336569,Verilog,parallel-to-serial-serial-to-parallel,8694,1,2023-11-23 03:32:23+00:00,[],None
200,https://github.com/ReubenMathew/Cipherbox.git,2020-11-03 00:17:08+00:00,🔐 UART compatible hardware based FPGA encryption device,0,ReubenMathew/Cipherbox,309527405,Verilog,Cipherbox,15678,1,2024-02-08 15:04:21+00:00,"['fpga-encryption', 'hardware', 'arduino', 'serial', 'fpga', 'uart', 'uart-protocol']",None
201,https://github.com/ogarnica/TFG2020-21_RISC-V.git,2020-10-13 14:43:21+00:00,Proyecto desarrollo chip RISC-V en tecnología STMicroelectronics,1,ogarnica/TFG2020-21_RISC-V,303734561,Verilog,TFG2020-21_RISC-V,385920,1,2022-06-09 20:54:21+00:00,[],None
202,https://github.com/rajchordia14/Design-ISA-in-tkgate.git,2020-10-17 04:02:15+00:00,CPU circuit based on self instruction set architecture ,0,rajchordia14/Design-ISA-in-tkgate,304793375,Verilog,Design-ISA-in-tkgate,702,1,2022-10-15 03:57:36+00:00,[],None
203,https://github.com/sids174/Square-Root-Carry-Select-Adder.git,2020-10-09 08:06:35+00:00,Implementation of Square Root Carry Select Adder in Verilog,0,sids174/Square-Root-Carry-Select-Adder,302574888,Verilog,Square-Root-Carry-Select-Adder,173,1,2021-04-16 11:56:08+00:00,[],None
204,https://github.com/ippond/prbs.git,2020-10-25 09:24:26+00:00,,0,ippond/prbs,307063727,Verilog,prbs,1,1,2021-03-30 10:29:49+00:00,[],None
205,https://github.com/FaezehShakouri/RISC-Processor-Verilog.git,2020-11-03 12:09:41+00:00,A RISC processor in verilog,0,FaezehShakouri/RISC-Processor-Verilog,309674819,Verilog,RISC-Processor-Verilog,1616,1,2020-12-17 11:37:16+00:00,[],None
206,https://github.com/vulkanbets/IIR_Filter.git,2020-11-01 22:38:01+00:00,,0,vulkanbets/IIR_Filter,309202377,Verilog,IIR_Filter,6,1,2023-05-24 06:13:07+00:00,[],None
207,https://github.com/usmanaslam712/Digital-System-Design.git,2020-11-10 07:59:23+00:00,Verilog coding of all the respective work regarding Digital System Design,0,usmanaslam712/Digital-System-Design,311585873,Verilog,Digital-System-Design,48,1,2023-03-10 07:12:17+00:00,[],https://api.github.com/licenses/mit
208,https://github.com/docmatrix/arty35.git,2020-10-14 14:47:43+00:00,,0,docmatrix/arty35,304046303,Verilog,arty35,39,1,2020-12-02 22:14:27+00:00,[],https://api.github.com/licenses/apache-2.0
209,https://github.com/cjhonlyone/axi_max1270.git,2020-11-06 03:42:29+00:00,"AXI interface Driver For Max1270, External Clock, 18 Conversion Timing",0,cjhonlyone/axi_max1270,310484015,Verilog,axi_max1270,9,1,2023-07-17 03:22:37+00:00,[],None
210,https://github.com/acrazyczy/Foundation.git,2020-11-08 08:58:18+00:00,"MS108 homework in ACM 2019 class, a toy RISCV CPU",0,acrazyczy/Foundation,311021917,Verilog,Foundation,110611,1,2021-07-17 13:11:17+00:00,[],None
211,https://github.com/UnAmigaReloaded-fpga/UAReloaded_ZX-128k.git,2020-10-27 01:34:36+00:00,ZX Spectrum core ported to UnAmiga Reloaded from MC2,0,UnAmigaReloaded-fpga/UAReloaded_ZX-128k,307552943,Verilog,UAReloaded_ZX-128k,178,1,2020-11-11 12:42:08+00:00,[],https://api.github.com/licenses/gpl-2.0
212,https://github.com/Ian2123/RC-CL-Adders.git,2020-10-26 22:41:50+00:00,"This is a collection of 4-bit and 8-bit ripple carry and carry-lookahead full adders all built off of the full_adder.v implementation. Testbenches included, and Synopsys was used for simulation.",0,Ian2123/RC-CL-Adders,307522885,Verilog,RC-CL-Adders,3,1,2021-05-13 22:48:34+00:00,[],None
213,https://github.com/SirMaximilian/ECE178_Qsys_Software_Project.git,2020-10-27 18:20:04+00:00,ECE178 Software Project ,0,SirMaximilian/ECE178_Qsys_Software_Project,307790725,Verilog,ECE178_Qsys_Software_Project,2273,1,2021-08-27 19:15:08+00:00,[],None
214,https://github.com/ariwanski/ECE552_project.git,2020-10-30 20:41:27+00:00,processor implementation for ECE552 project,0,ariwanski/ECE552_project,308739407,Verilog,ECE552_project,3072,1,2022-02-28 23:20:28+00:00,[],None
215,https://github.com/JimKnowler/nandland-verilog-exercises.git,2020-10-31 19:19:46+00:00,Verilog Go Board Exercises from https://www.nandland.com/goboard/index.html,0,JimKnowler/nandland-verilog-exercises,308955800,Verilog,nandland-verilog-exercises,82123,1,2023-07-14 10:45:21+00:00,[],None
216,https://github.com/iank/julia_lcd.git,2020-11-01 15:30:39+00:00,"TFT LCD panel, capacitive touch controller, Xilinx Cyclone IV FPGA, SDR SDRAM",1,iank/julia_lcd,309126471,Verilog,julia_lcd,18409,1,2023-08-03 11:31:42+00:00,[],None
217,https://github.com/gzyon/1D-Computation-Structures.git,2020-10-07 13:35:50+00:00,,0,gzyon/1D-Computation-Structures,302047228,Verilog,1D-Computation-Structures,9386,1,2022-04-24 13:40:36+00:00,[],None
218,https://github.com/zzp1012/MIPS-pipeline-processor.git,2020-11-02 05:17:51+00:00,MIPS pipeline processor modeling by verilog,0,zzp1012/MIPS-pipeline-processor,309265839,Verilog,MIPS-pipeline-processor,23025,1,2023-03-25 16:23:44+00:00,"['mips-pipeline-processor', 'verilog-project']",https://api.github.com/licenses/mit
219,https://github.com/JairCopete17/maquina-expendedora.git,2020-11-04 21:44:30+00:00,Se hace una maquina expendedora a partir de un diagrama de estados para conocer el proceso de venta de 3 gaseosas distintas en las que se tiene en cuenta el sistema de devolución de dinero.,0,JairCopete17/maquina-expendedora,310124511,Verilog,maquina-expendedora,5,1,2023-03-25 16:23:48+00:00,"['verilog-project', 'verilog-code', 'verilog-hdl', 'fpga', 'fpga-programming', 'vending-machine']",https://api.github.com/licenses/mit
220,https://github.com/jgesc/VerilogTests.git,2020-11-05 19:38:12+00:00,A repository for some modules I made while learning Verilog,0,jgesc/VerilogTests,310399673,Verilog,VerilogTests,11,1,2022-05-23 03:30:27+00:00,"['verilog', 'dlatch', 'multiplexer', 'tristate-buffer', 'lifo', 'half-adder', 'full-adder', 'ripple-carry-adder', 'counter']",None
221,https://github.com/AliRezaBeigy/FullAdder64Bit.git,2020-10-19 21:07:48+00:00,Verilog implementation of a full adder,0,AliRezaBeigy/FullAdder64Bit,305513481,Verilog,FullAdder64Bit,32,1,2020-10-26 21:13:24+00:00,[],None
222,https://github.com/Sciencethebird/DLAB_2020.git,2020-10-25 06:43:01+00:00,Digital Lab 2020 @ NCTU CS,0,Sciencethebird/DLAB_2020,307040092,Verilog,DLAB_2020,50626,1,2022-12-09 10:35:09+00:00,[],None
223,https://github.com/code-by-jin/processor.git,2020-10-16 03:09:55+00:00,Final Project for Duke ECE 550: A Fully Functional Processor,0,code-by-jin/processor,304506085,Verilog,processor,647,1,2023-09-16 22:05:25+00:00,[],None
224,https://github.com/PaulMCarrillo/ProjectLab1.git,2020-10-10 22:46:14+00:00,,0,PaulMCarrillo/ProjectLab1,303002529,Verilog,ProjectLab1,11,1,2020-10-19 02:55:12+00:00,[],None
225,https://github.com/nel417/Random_Hello_Worlds.git,2020-11-08 03:27:49+00:00,lots of hello worlds,0,nel417/Random_Hello_Worlds,310977637,Verilog,Random_Hello_Worlds,25,1,2020-11-09 19:58:54+00:00,[],None
226,https://github.com/brown9804/Designs_Verification.git,2020-10-07 23:26:03+00:00,"Here you can find different verifications, time analysis, etc.",0,brown9804/Designs_Verification,302184110,Verilog,Designs_Verification,5793,1,2022-06-11 04:33:02+00:00,"['verilog', 'designs-verification', 'qflow', 'analysis', 'aspects']",https://api.github.com/licenses/apache-2.0
227,https://github.com/sethi-bhumika/FPGA-Design.git,2020-11-11 18:41:31+00:00,"FPGA design for implementing encoder, adder and counter circuits. (using logic tiles and switch boxes)",0,sethi-bhumika/FPGA-Design,312058442,Verilog,FPGA-Design,8,1,2020-11-27 19:14:04+00:00,"['fpga', 'fpga-programming', 'encoder', 'adder', 'configurable', 'counter']",None
228,https://github.com/erinjense/Digital-Logic-Collection.git,2020-10-22 04:37:23+00:00,"A collection of VHDL, Verilog, and SystemVerilog designs.",0,erinjense/Digital-Logic-Collection,306223581,Verilog,Digital-Logic-Collection,616,1,2021-05-13 22:59:27+00:00,[],https://api.github.com/licenses/gpl-3.0
229,https://github.com/yaoyaolll/MDEMRT_Code.git,2020-10-28 03:02:42+00:00,The repository contains both the DSP and FPGA code projects for event control board and master board in multiple dimension EMRT instrument.,0,yaoyaolll/MDEMRT_Code,307891766,Verilog,MDEMRT_Code,63784,1,2021-12-21 06:32:24+00:00,[],None
230,https://github.com/kkeevin123456/Logic-Design.git,2020-11-11 05:35:29+00:00,,0,kkeevin123456/Logic-Design,311872960,Verilog,Logic-Design,16553,1,2023-02-07 18:41:27+00:00,[],None
231,https://github.com/erfan-kanani/ArchitechtureLab.git,2020-11-09 16:06:53+00:00,,0,erfan-kanani/ArchitechtureLab,311392622,Verilog,ArchitechtureLab,2420,1,2022-08-25 07:48:32+00:00,[],None
232,https://github.com/Ian2123/4Bit-Adder_Subtractor.git,2020-10-26 22:35:13+00:00,This is a four bit ripple carry adder/subtractor built off of the one bit full_adder.v provided. Testbench included.,0,Ian2123/4Bit-Adder_Subtractor,307521768,Verilog,4Bit-Adder_Subtractor,1,1,2021-05-13 22:48:40+00:00,[],None
233,https://github.com/kanishkjeet911/Pong_p_chu-_codes.git,2020-10-29 15:13:14+00:00,Pong_p_chu codes in verilog,0,kanishkjeet911/Pong_p_chu-_codes,308366423,Verilog,Pong_p_chu-_codes,6,1,2021-08-26 18:47:46+00:00,[],None
234,https://github.com/kasiim/CTF-Write-Ups.git,2020-11-01 15:19:11+00:00,,0,kasiim/CTF-Write-Ups,309124156,Verilog,CTF-Write-Ups,11111,1,2021-06-02 08:02:24+00:00,[],None
235,https://github.com/dominic-meads/iCEcube2-projects.git,2020-11-02 18:28:53+00:00,Lattice Semiconductor FPGA projects using the iCEcube2 software ,0,dominic-meads/iCEcube2-projects,309460072,Verilog,iCEcube2-projects,67,1,2021-07-25 02:21:58+00:00,[],None
236,https://github.com/Chennex/Ethernet-Switch.git,2020-11-04 14:23:32+00:00,,5,Chennex/Ethernet-Switch,310025316,Verilog,Ethernet-Switch,5350,1,2023-07-24 13:03:38+00:00,[],None
237,https://github.com/salmasoliman23/RISC-V-Single-Cycle-Microprocessor.git,2020-10-28 00:12:15+00:00,,0,salmasoliman23/RISC-V-Single-Cycle-Microprocessor,307860369,Verilog,RISC-V-Single-Cycle-Microprocessor,6704,1,2020-10-29 02:21:40+00:00,[],None
238,https://github.com/curtoalessio/isa16_lab1.git,2020-10-19 09:19:21+00:00,,0,curtoalessio/isa16_lab1,305328775,Verilog,isa16_lab1,25694,1,2020-11-19 18:01:47+00:00,[],None
239,https://github.com/ippond/cordic_angle.git,2020-10-24 08:42:17+00:00,,1,ippond/cordic_angle,306841451,Verilog,cordic_angle,478,1,2022-09-08 13:10:52+00:00,[],None
240,https://github.com/m-bassiri/FIR-Filter.git,2020-11-01 06:35:18+00:00,FIR filter implementation with verilog,0,m-bassiri/FIR-Filter,309038020,Verilog,FIR-Filter,3354,1,2022-04-10 20:13:39+00:00,[],None
241,https://github.com/RutujaGogulwar/Pong_Game.git,2020-11-03 10:18:58+00:00,,0,RutujaGogulwar/Pong_Game,309647474,Verilog,Pong_Game,2181,1,2023-04-19 20:47:07+00:00,[],None
242,https://github.com/jzhang38/FPGA_Snake_Game_Using_16bit_CPU.git,2020-11-06 12:59:33+00:00,"reckoning, judgement, apocalypse",1,jzhang38/FPGA_Snake_Game_Using_16bit_CPU,310598185,Verilog,FPGA_Snake_Game_Using_16bit_CPU,59815,1,2020-12-11 09:38:29+00:00,[],https://api.github.com/licenses/gpl-3.0
243,https://github.com/Amoschen9/code_box.git,2020-10-14 07:33:07+00:00,北邮数电作业,0,Amoschen9/code_box,303937540,Verilog,code_box,5700,1,2023-11-29 12:59:56+00:00,[],https://api.github.com/licenses/gpl-3.0
244,https://github.com/rosta99/BlackParrot.git,2020-10-27 21:50:27+00:00,,1,rosta99/BlackParrot,307836547,Verilog,BlackParrot,22533,1,2021-03-06 02:20:15+00:00,[],https://api.github.com/licenses/bsd-3-clause
245,https://github.com/mmoshiurr/Obf_benchmarks_CAD4Assurance.git,2020-11-06 18:29:34+00:00,Obfuscated benchmarks being locked using sequential obfuscation technique: ProtectIP,0,mmoshiurr/Obf_benchmarks_CAD4Assurance,310676140,Verilog,Obf_benchmarks_CAD4Assurance,27810,1,2023-02-10 23:32:01+00:00,[],None
246,https://github.com/amitb9296/Division-Circuit.git,2020-10-22 05:08:43+00:00,,0,amitb9296/Division-Circuit,306228733,Verilog,Division-Circuit,2,1,2021-11-09 13:29:36+00:00,[],None
247,https://github.com/EECS150/fpga_project_skeleton_fa20.git,2020-10-22 23:21:01+00:00,,3,EECS150/fpga_project_skeleton_fa20,306480341,Verilog,fpga_project_skeleton_fa20,1521,1,2023-01-28 11:11:20+00:00,[],None
248,https://github.com/pedromiguelcp/Hadware_Convolutional-Module.git,2020-10-14 16:11:19+00:00,Hardware implementation of a configurable Convolutional Module.,1,pedromiguelcp/Hadware_Convolutional-Module,304068744,Verilog,Hadware_Convolutional-Module,2336,1,2022-06-13 10:15:04+00:00,[],None
249,https://github.com/GustavoBarbaro/Zeus-Processor.git,2020-10-26 16:50:08+00:00,This is a MIPS based processor developed while I made the Architecture and Organization of Computers Laboratory in graduation,0,GustavoBarbaro/Zeus-Processor,307441880,Verilog,Zeus-Processor,51166,1,2023-01-15 18:09:22+00:00,[],https://api.github.com/licenses/mit
250,https://github.com/washli/test.git,2020-11-08 02:53:10+00:00,项目描述,0,washli/test,310973389,Verilog,test,25,1,2020-11-08 04:29:11+00:00,[],None
251,https://github.com/RohanSahaTurai/MIPS-32.git,2020-10-28 22:01:08+00:00,,0,RohanSahaTurai/MIPS-32,308151218,Verilog,MIPS-32,45907,1,2020-11-01 13:25:35+00:00,[],None
252,https://github.com/Archfx/V2G.git,2020-10-13 19:18:33+00:00,Verilog variables descriptions to graphs converting tool,0,Archfx/V2G,303806217,Verilog,V2G,99,1,2023-04-21 18:12:48+00:00,[],None
253,https://github.com/eingkim/Multipliacation_Division_ofGaloisField_usingVerilog.git,2020-10-30 08:59:06+00:00,These are the sources of Multiplication and Division in the Galois Field(2^8) using Verilog. The purpose of these codes is to make a AES ourselves.,0,eingkim/Multipliacation_Division_ofGaloisField_usingVerilog,308575805,Verilog,Multipliacation_Division_ofGaloisField_usingVerilog,2,1,2023-12-21 07:42:09+00:00,[],None
254,https://github.com/ANWESH009/TiburonInduction.git,2020-10-10 08:17:47+00:00,Task 1-Full Subtractor Modelling ,0,ANWESH009/TiburonInduction,302851564,Verilog,TiburonInduction,33,0,2020-10-15 14:17:24+00:00,[],None
255,https://github.com/gbruner7607/Cache_Files.git,2020-10-27 19:07:09+00:00,,0,gbruner7607/Cache_Files,307801716,Verilog,Cache_Files,655,0,2020-11-18 01:13:36+00:00,[],None
256,https://github.com/ankursah5/SCL-EICT-Internship.git,2020-10-20 02:44:40+00:00,"This Repository will keep the simulation files, outputs and other relevant files used in the SCL Chandigarh and EICT Academy, IIT Guwahati Online Internship  for VLSI Circuit Design.",0,ankursah5/SCL-EICT-Internship,305571089,Verilog,SCL-EICT-Internship,356,0,2020-10-20 10:09:51+00:00,[],None
257,https://github.com/Rishav0037/fulladder.git,2020-10-27 16:08:26+00:00,,0,Rishav0037/fulladder,307756323,Verilog,fulladder,30,0,2020-10-30 09:01:16+00:00,[],None
258,https://github.com/Oleg-Sokolovskiy/CAlabs.git,2020-10-29 14:22:39+00:00,,0,Oleg-Sokolovskiy/CAlabs,308351758,Verilog,CAlabs,4,0,2020-11-05 21:33:27+00:00,[],None
259,https://github.com/berrkgulerr/Single-Error-Correcing-Memory-and-Pharmacy-Entry-System.git,2020-10-29 18:49:44+00:00,,0,berrkgulerr/Single-Error-Correcing-Memory-and-Pharmacy-Entry-System,308420851,Verilog,Single-Error-Correcing-Memory-and-Pharmacy-Entry-System,517,0,2020-10-29 18:50:03+00:00,[],None
260,https://github.com/berrkgulerr/2FA-2-Factor-Authentication-Key-Fob.git,2020-10-29 18:51:41+00:00,,0,berrkgulerr/2FA-2-Factor-Authentication-Key-Fob,308421287,Verilog,2FA-2-Factor-Authentication-Key-Fob,152,0,2020-10-29 18:52:05+00:00,[],None
261,https://github.com/Mayank-Parasar/verilog_code.git,2020-10-27 03:29:01+00:00,Contains sample verilog (HDL) code,0,Mayank-Parasar/verilog_code,307574918,Verilog,verilog_code,24,0,2020-10-27 03:34:52+00:00,[],None
262,https://github.com/yaoyunqian/zxcvbnm.git,2020-10-28 12:18:18+00:00,,0,yaoyunqian/zxcvbnm,308006698,Verilog,zxcvbnm,3,0,2020-10-28 13:07:23+00:00,[],None
263,https://github.com/lazbaphilipp/Verilog.git,2020-10-28 14:09:28+00:00,,0,lazbaphilipp/Verilog,308036755,Verilog,Verilog,11,0,2020-11-04 20:14:14+00:00,[],https://api.github.com/licenses/mit
264,https://github.com/PsaoFlamand/Verilog_32Bit_CPU.git,2020-11-02 03:30:06+00:00,,1,PsaoFlamand/Verilog_32Bit_CPU,309247932,Verilog,Verilog_32Bit_CPU,1383,0,2021-08-30 04:52:30+00:00,[],None
265,https://github.com/Vanegas19125/Laboratorio9_JV.git,2020-10-31 17:33:47+00:00,,0,Vanegas19125/Laboratorio9_JV,308936878,Verilog,Laboratorio9_JV,134,0,2020-10-31 17:34:47+00:00,[],None
266,https://github.com/UncertainityHacker/MIPS32.git,2020-10-07 09:24:22+00:00,MIPS32 Non Pipelined Version,0,UncertainityHacker/MIPS32,301986605,Verilog,MIPS32,9,0,2021-11-04 13:03:24+00:00,[],None
267,https://github.com/JulioAv/Proyecto-FSM.git,2020-10-11 22:44:53+00:00,,0,JulioAv/Proyecto-FSM,303226102,Verilog,Proyecto-FSM,372,0,2020-10-11 22:47:10+00:00,[],None
268,https://github.com/vmazashvili/HW4-Instr-Data.git,2020-10-11 19:10:44+00:00,,0,vmazashvili/HW4-Instr-Data,303193687,Verilog,HW4-Instr-Data,373,0,2020-10-16 00:07:14+00:00,[],None
269,https://github.com/god19260/Cajero_Automatico.git,2020-10-12 05:44:20+00:00,,0,god19260/Cajero_Automatico,303289345,Verilog,Cajero_Automatico,52,0,2020-10-12 05:44:28+00:00,[],None
270,https://github.com/JorgeMunozTaylor/microelectronica_tarea2.git,2020-10-09 03:26:50+00:00,Tarea sobre timing ,0,JorgeMunozTaylor/microelectronica_tarea2,302522562,Verilog,microelectronica_tarea2,277,0,2020-10-14 03:28:55+00:00,[],None
271,https://github.com/n-wagner/Digital-Audio.git,2020-10-09 04:12:16+00:00,FPGA Digital Audio Controller,0,n-wagner/Digital-Audio,302530021,Verilog,Digital-Audio,12885,0,2020-10-13 04:06:46+00:00,[],https://api.github.com/licenses/mpl-2.0
272,https://github.com/nil42/parallel_multiplier.git,2020-10-13 08:14:52+00:00,FPGA implementation of parallel multiplier,1,nil42/parallel_multiplier,303634043,Verilog,parallel_multiplier,14,0,2020-10-15 08:00:58+00:00,[],https://api.github.com/licenses/mit
273,https://github.com/JWIGGS/AwesomeLogicUnit.git,2020-11-04 11:50:10+00:00,,0,JWIGGS/AwesomeLogicUnit,309987481,Verilog,AwesomeLogicUnit,5805,0,2020-11-06 08:35:32+00:00,[],None
274,https://github.com/ZenoRobotics/UART_TX_RX_User_Defined_Packet.git,2020-11-04 00:54:39+00:00,,0,ZenoRobotics/UART_TX_RX_User_Defined_Packet,309844608,Verilog,UART_TX_RX_User_Defined_Packet,730,0,2023-07-10 18:43:58+00:00,[],None
275,https://github.com/jahaziel2903/Verilog-RAM.git,2020-10-19 04:18:39+00:00,Verilog Memory code,0,jahaziel2903/Verilog-RAM,305261012,Verilog,Verilog-RAM,1,0,2020-10-19 04:19:25+00:00,[],None
276,https://github.com/jahaziel2903/Verilog-Comparator.git,2020-10-19 04:13:35+00:00,Verilog code for 2 bit vector comparator,0,jahaziel2903/Verilog-Comparator,305260240,Verilog,Verilog-Comparator,2,0,2020-10-19 04:14:14+00:00,[],None
277,https://github.com/iakshat/coa-lab.git,2020-10-22 07:05:27+00:00,,0,iakshat/coa-lab,306251405,Verilog,coa-lab,107,0,2020-10-22 07:48:18+00:00,['hacktoberfest'],None
278,https://github.com/Sandalphon-saber/snic.git,2020-10-21 13:02:30+00:00,,0,Sandalphon-saber/snic,306026283,Verilog,snic,13889,0,2020-10-26 12:55:21+00:00,[],https://api.github.com/licenses/apache-2.0
279,https://github.com/nkujch/verilog.git,2020-10-22 06:35:15+00:00,verilog code,0,nkujch/verilog,306244815,Verilog,verilog,6907,0,2020-10-23 01:13:31+00:00,[],None
280,https://github.com/qkrz/alarm_clock.git,2020-10-22 06:30:39+00:00,Alarm clock project for EE271,0,qkrz/alarm_clock,306243897,Verilog,alarm_clock,2,0,2020-10-22 06:48:14+00:00,[],None
281,https://github.com/tran-nick/verilog_laboratories.git,2020-10-23 00:24:21+00:00,Repository of Verilog code written for digital circuit design course,0,tran-nick/verilog_laboratories,306489416,Verilog,verilog_laboratories,116,0,2020-12-11 06:04:36+00:00,[],None
282,https://github.com/cpuex2020-3/fib-core.git,2020-10-16 12:55:00+00:00,multi-cycle processor capable of computing Fibonacci sequence,0,cpuex2020-3/fib-core,304627133,Verilog,fib-core,128,0,2021-02-23 00:17:35+00:00,[],None
283,https://github.com/vmazashvili/Mealy-FSM.git,2020-10-17 02:16:17+00:00,simple Mealy FSM done in verilog for Altera Cylcone V GX Starter kit. the code is written using three always statements. verilog file containing code with two always block is also included,0,vmazashvili/Mealy-FSM,304779590,Verilog,Mealy-FSM,8079,0,2020-10-17 10:57:28+00:00,[],None
284,https://github.com/ackamal/cse141l-lab1.git,2020-10-25 22:40:57+00:00,,0,ackamal/cse141l-lab1,307207184,Verilog,cse141l-lab1,3,0,2020-10-25 22:51:41+00:00,[],None
285,https://github.com/kendimce/i2c_verilog.git,2020-11-10 22:57:41+00:00,I2C protocol implementation with Verilog,0,kendimce/i2c_verilog,311804775,Verilog,i2c_verilog,2,0,2020-11-10 22:59:15+00:00,[],None
286,https://github.com/IvyCharon/RISC-V.git,2020-11-08 14:27:17+00:00,MS108 homework. A toy RISC-V CPU. ,0,IvyCharon/RISC-V,311080374,Verilog,RISC-V,644,0,2021-01-03 09:48:47+00:00,[],None
287,https://github.com/ruolin0507/gf.git,2020-11-05 12:40:27+00:00,,0,ruolin0507/gf,310294730,Verilog,gf,35,0,2020-11-09 09:33:14+00:00,[],None
288,https://github.com/bryaniiiii/Com-Struct.git,2020-11-05 20:43:46+00:00,,0,bryaniiiii/Com-Struct,310412901,Verilog,Com-Struct,14863,0,2020-11-06 15:38:57+00:00,[],None
289,https://github.com/CartonSta/processor-1.git,2020-11-10 04:29:49+00:00,ECE.550,0,CartonSta/processor-1,311545317,,processor-1,35,0,2021-09-21 19:55:28+00:00,[],None
290,https://github.com/RebeccaPan/RISC-V-CPU.git,2020-11-10 05:22:22+00:00,2020 MS108 Project. ,0,RebeccaPan/RISC-V-CPU,311554314,Verilog,RISC-V-CPU,36,0,2021-08-02 09:41:38+00:00,[],https://api.github.com/licenses/mit
291,https://github.com/cac19148/Electronica_Digital_1-Lab10.git,2020-11-06 14:39:40+00:00,,0,cac19148/Electronica_Digital_1-Lab10,310622173,Verilog,Electronica_Digital_1-Lab10,63,0,2020-11-06 22:42:28+00:00,[],None
292,https://github.com/men18023/Lab10.git,2020-11-08 02:31:59+00:00,,0,men18023/Lab10,310970755,Verilog,Lab10,81,0,2020-11-08 02:33:05+00:00,[],None
293,https://github.com/sai-palisetti/SAADI-EC.git,2020-10-17 07:14:09+00:00,Verilog Design Codes of Approximate Divider,0,sai-palisetti/SAADI-EC,304820087,Verilog,SAADI-EC,4,0,2020-10-17 07:15:41+00:00,[],None
294,https://github.com/jwrr/mean2verilog.git,2020-10-17 11:42:41+00:00,Create Verilog adder tree followed by divider to calculate 1 mean per clock cycle,0,jwrr/mean2verilog,304864779,Verilog,mean2verilog,16,0,2020-10-19 21:54:28+00:00,[],https://api.github.com/licenses/mit
295,https://github.com/arvin2079/verilog-proj.git,2020-10-18 14:11:47+00:00,verilog implementation of some important circuits,0,arvin2079/verilog-proj,305116898,Verilog,verilog-proj,417,0,2021-01-07 16:23:33+00:00,[],https://api.github.com/licenses/mit
296,https://github.com/mattliu123/Digital-system-design.git,2020-10-18 13:22:31+00:00,,0,mattliu123/Digital-system-design,305106799,Verilog,Digital-system-design,33624,0,2020-12-31 06:49:29+00:00,[],None
297,https://github.com/GabrielGiurgica/8-bit-MIPS-Processor.git,2020-10-18 14:46:14+00:00,A Verilog implementation of an 8-bit MIPS processor,0,GabrielGiurgica/8-bit-MIPS-Processor,305124259,Verilog,8-bit-MIPS-Processor,603,0,2022-12-01 12:08:45+00:00,"['harvard-architecture', 'mips-processor', 'verilog', 'risc-processor']",https://api.github.com/licenses/mit
298,https://github.com/BakhtiyarIssin/Intel.git,2020-10-09 08:52:12+00:00,,0,BakhtiyarIssin/Intel,302585758,Verilog,Intel,1,0,2020-10-09 09:16:43+00:00,[],None
299,https://github.com/prasannaHWDevelopment/Synthesizable_HDL_CODES.git,2020-10-10 01:38:21+00:00,,0,prasannaHWDevelopment/Synthesizable_HDL_CODES,302790262,Verilog,Synthesizable_HDL_CODES,1,0,2020-10-10 01:42:58+00:00,[],None
300,https://github.com/makifozkanoglu/CNN_HDL.git,2020-10-21 10:15:33+00:00,,0,makifozkanoglu/CNN_HDL,305985205,Verilog,CNN_HDL,26,0,2020-10-21 10:16:12+00:00,[],None
301,https://github.com/PolarWizard/Verilog.git,2020-10-20 03:27:56+00:00,,0,PolarWizard/Verilog,305579249,Verilog,Verilog,121,0,2021-01-25 23:49:01+00:00,[],None
302,https://github.com/Aravindan98/Computer-Architecture.git,2020-10-22 04:10:43+00:00,This repo contains all the verilog codes written for the Computer Architecture course.,0,Aravindan98/Computer-Architecture,306219271,Verilog,Computer-Architecture,4214,0,2020-12-24 11:39:45+00:00,[],https://api.github.com/licenses/mit
303,https://github.com/DanRWyg/5-Stage-Pipeline-Processor-Project.git,2020-10-21 17:52:13+00:00,,0,DanRWyg/5-Stage-Pipeline-Processor-Project,306105304,Verilog,5-Stage-Pipeline-Processor-Project,217,0,2020-10-21 17:52:58+00:00,[],None
304,https://github.com/Sangmin-Jeon/Verilog_HDL-Timer-Counter.git,2020-10-27 01:10:32+00:00,,0,Sangmin-Jeon/Verilog_HDL-Timer-Counter,307548585,Verilog,Verilog_HDL-Timer-Counter,31,0,2020-11-03 04:49:00+00:00,[],None
305,https://github.com/aaryaapg/Verilog-Projects.git,2020-10-23 13:38:36+00:00,Digital Circuit Design using Verilog HDL (Hardware Description Language). Simulation was done on Xilinx Vivado IDE.,0,aaryaapg/Verilog-Projects,306648116,Verilog,Verilog-Projects,149,0,2020-10-24 13:21:43+00:00,[],None
306,https://github.com/kjm8374/Audio-Processor.git,2020-10-23 19:49:07+00:00,,0,kjm8374/Audio-Processor,306733100,Verilog,Audio-Processor,29497,0,2021-01-06 17:36:18+00:00,[],None
307,https://github.com/yazetsepu/ArquiPhase3.git,2020-10-23 17:50:17+00:00,,1,yazetsepu/ArquiPhase3,306708449,Verilog,ArquiPhase3,127,0,2020-11-24 01:01:32+00:00,[],None
308,https://github.com/motaz007/Verilog_Tutorial.git,2020-10-24 08:46:53+00:00,,0,motaz007/Verilog_Tutorial,306842245,Verilog,Verilog_Tutorial,119,0,2021-01-21 14:24:06+00:00,[],None
309,https://github.com/Rishav0037/halfadder.git,2020-10-22 14:08:15+00:00,half adder circuit using different coding methods in verilog,0,Rishav0037/halfadder,306357700,Verilog,halfadder,56,0,2020-10-30 09:00:34+00:00,[],None
310,https://github.com/brunoflores/cmod-a7-led.git,2020-10-23 01:52:26+00:00,Simple LED example to verify the Cmod A7-35T.,0,brunoflores/cmod-a7-led,306503004,Verilog,cmod-a7-led,10,0,2020-10-23 06:52:28+00:00,[],https://api.github.com/licenses/apache-2.0
311,https://github.com/yusuke-matsunaga/afsyn.git,2020-10-22 15:00:41+00:00,synthesizer for Affine transformation,0,yusuke-matsunaga/afsyn,306373024,Verilog,afsyn,23290,0,2020-11-06 05:41:44+00:00,[],None
312,https://github.com/Wild-Queue/ComputerArchitecture.git,2020-10-15 14:22:08+00:00,Problem solutions for the Computer Architecture course at Innopolis University in 2020,0,Wild-Queue/ComputerArchitecture,304350416,Verilog,ComputerArchitecture,4,0,2023-05-23 15:38:45+00:00,[],None
313,https://github.com/Jake-Rice/fpga_seven_segment.git,2020-10-15 15:47:40+00:00,Displays numbers on a seven segment display,0,Jake-Rice/fpga_seven_segment,304374965,Verilog,fpga_seven_segment,6,0,2020-10-21 13:51:12+00:00,[],https://api.github.com/licenses/mit
314,https://github.com/18520597-DiemNgoc/Counter8bit.git,2020-10-10 04:20:56+00:00,Design Counter 8 bit by structural modelling in verilog,0,18520597-DiemNgoc/Counter8bit,302813580,Verilog,Counter8bit,34,0,2021-01-09 15:56:09+00:00,[],None
315,https://github.com/jotoak/TFE4152.git,2020-10-16 10:57:30+00:00,Prosjekt i TFE4152.,0,jotoak/TFE4152,304600378,Verilog,TFE4152,193,0,2020-11-13 14:57:27+00:00,[],None
316,https://github.com/moundoye/Video_Processing_FPGA.git,2020-10-07 13:14:08+00:00,,0,moundoye/Video_Processing_FPGA,302041083,Verilog,Video_Processing_FPGA,22999,0,2020-10-07 13:14:30+00:00,[],None
317,https://github.com/wxl939/vout.git,2020-11-08 12:47:30+00:00,a design for video output,0,wxl939/vout,311061231,Verilog,vout,11,0,2020-11-28 13:27:52+00:00,[],None
318,https://github.com/kshitij3199/verilog_bits_paper.git,2020-11-08 17:15:39+00:00,,0,kshitij3199/verilog_bits_paper,311114392,Verilog,verilog_bits_paper,426,0,2020-11-08 17:18:23+00:00,[],None
319,https://github.com/gar19421/Lab-10.git,2020-11-08 05:22:53+00:00,,0,gar19421/Lab-10,310991909,Verilog,Lab-10,1532,0,2020-11-08 05:44:16+00:00,[],None
320,https://github.com/The-Osk/MIPS-pipeline-processor.git,2020-11-05 23:57:56+00:00,,0,The-Osk/MIPS-pipeline-processor,310445931,Verilog,MIPS-pipeline-processor,5435,0,2020-11-16 16:03:16+00:00,[],None
321,https://github.com/esteban11519/Digital_ii_proyecto.git,2020-11-06 16:35:50+00:00,,1,esteban11519/Digital_ii_proyecto,310650926,Verilog,Digital_ii_proyecto,26856,0,2020-12-16 01:35:25+00:00,[],None
322,https://github.com/AbrahamSteenhoek/EE465-FinalProject.git,2020-11-08 22:41:51+00:00,,0,AbrahamSteenhoek/EE465-FinalProject,311169322,Verilog,EE465-FinalProject,65,0,2020-11-17 23:49:46+00:00,[],None
323,https://github.com/ko120/FPGA-Design.git,2020-10-14 15:34:53+00:00,,0,ko120/FPGA-Design,304059499,Verilog,FPGA-Design,1105,0,2021-01-28 16:22:41+00:00,[],None
324,https://github.com/Dongyeonglee/CNNv1-for-graduation.git,2020-10-22 05:25:45+00:00,,0,Dongyeonglee/CNNv1-for-graduation,306231561,Verilog,CNNv1-for-graduation,50,0,2020-10-22 05:42:45+00:00,[],None
325,https://github.com/ANWESH009/TiburonInduction_Task3.git,2020-10-24 16:01:49+00:00,,0,ANWESH009/TiburonInduction_Task3,306919692,Verilog,TiburonInduction_Task3,41,0,2020-10-24 16:03:52+00:00,[],None
326,https://github.com/HayatGamal2000/Pipelined-MIPS-Processor.git,2020-10-24 16:17:46+00:00,,0,HayatGamal2000/Pipelined-MIPS-Processor,306922773,Verilog,Pipelined-MIPS-Processor,14,0,2022-09-18 00:36:49+00:00,[],None
327,https://github.com/leus8/P2dig-PCIe-QoS-tcvc.git,2020-10-24 22:34:58+00:00,Proyecto II del curso Circuitos Digitales II,0,leus8/P2dig-PCIe-QoS-tcvc,306983266,Verilog,P2dig-PCIe-QoS-tcvc,21688,0,2021-06-07 04:51:53+00:00,[],None
328,https://github.com/sgdelia/EC311_Lab4.git,2020-11-09 15:15:36+00:00,,0,sgdelia/EC311_Lab4,311378112,Verilog,EC311_Lab4,74,0,2020-11-29 02:32:22+00:00,[],None
329,https://github.com/OnurDz/simple_processor.git,2020-11-11 08:44:38+00:00,A simple processor structure with instructions written in Verilog HDL.,0,OnurDz/simple_processor,311911799,Verilog,simple_processor,3,0,2020-11-11 08:46:01+00:00,[],None
330,https://github.com/Icychiller/2020_T1-2_ALU16.git,2020-11-05 15:34:43+00:00,50.002 2020. Team 1-2 16-bit ALU.,0,Icychiller/2020_T1-2_ALU16,310342617,Verilog,2020_T1-2_ALU16,96,0,2020-11-05 16:39:54+00:00,[],None
331,https://github.com/JustinCalma/CECS-341-Lab-2.git,2020-11-05 01:46:32+00:00,,0,JustinCalma/CECS-341-Lab-2,310162138,Verilog,CECS-341-Lab-2,3,0,2020-11-05 01:57:35+00:00,[],None
332,https://github.com/VinayKanakeri/CompArchLabs.git,2020-10-28 11:30:52+00:00,,0,VinayKanakeri/CompArchLabs,307995413,Verilog,CompArchLabs,1608,0,2021-07-31 16:59:51+00:00,[],None
333,https://github.com/bat19122/lab9.git,2020-10-31 06:32:04+00:00,lab9,0,bat19122/lab9,308819625,Verilog,lab9,187,0,2020-10-31 16:19:36+00:00,[],None
334,https://github.com/JoseRIvera07/clockBareMetal.git,2020-11-04 01:16:31+00:00,,0,JoseRIvera07/clockBareMetal,309848033,Verilog,clockBareMetal,6068,0,2021-05-24 14:26:28+00:00,[],None
335,https://github.com/victor4700/EE271_Alarmclock_project.git,2020-10-28 23:11:53+00:00,utilize both hardware and software to design a FSM based circuit to realize four state functions.,0,victor4700/EE271_Alarmclock_project,308163252,Verilog,EE271_Alarmclock_project,6196,0,2021-02-24 13:37:29+00:00,[],None
336,https://github.com/lexyaa/week4.git,2020-10-28 17:41:57+00:00,,0,lexyaa/week4,308095372,Verilog,week4,1,0,2020-10-30 04:02:19+00:00,[],None
337,https://github.com/lexyaa/week2.git,2020-10-30 22:43:53+00:00,,0,lexyaa/week2,308759234,Verilog,week2,2,0,2020-10-31 14:36:09+00:00,[],None
338,https://github.com/EstephanZ246/Laboratorio_9.git,2020-10-29 17:03:55+00:00,,0,EstephanZ246/Laboratorio_9,308395863,Verilog,Laboratorio_9,491,0,2020-10-31 21:49:34+00:00,[],None
339,https://github.com/KenetGaona115/MIPS-Single-Cycle.git,2020-10-31 02:09:16+00:00,Tarea 6,0,KenetGaona115/MIPS-Single-Cycle,308785582,Verilog,MIPS-Single-Cycle,506,0,2020-12-01 02:08:37+00:00,[],None
340,https://github.com/mertbilgic/Verilog.git,2020-10-31 14:32:54+00:00,Sistem programlama dersinde verilog öğrenirken yaptığım çalışmalar,0,mertbilgic/Verilog,308900629,Verilog,Verilog,4,0,2020-11-24 09:05:43+00:00,[],None
341,https://github.com/brandonEsquivel/Power_dissipation_analysis.git,2020-10-31 15:29:49+00:00,"The project consists of analyzing the power consumption of three different adders, and their delay times",0,brandonEsquivel/Power_dissipation_analysis,308912285,Verilog,Power_dissipation_analysis,3109,0,2020-11-01 07:52:56+00:00,[],https://api.github.com/licenses/gpl-3.0
342,https://github.com/yuru-liu2114/VE370-2020FA.git,2020-11-02 02:26:25+00:00,,0,yuru-liu2114/VE370-2020FA,309236497,Verilog,VE370-2020FA,7,0,2023-03-13 19:32:41+00:00,[],None
343,https://github.com/captifs/Arhitectura-Calculatoarelor.git,2020-11-02 19:14:37+00:00,,0,captifs/Arhitectura-Calculatoarelor,309470853,Verilog,Arhitectura-Calculatoarelor,4317,0,2021-02-26 23:45:49+00:00,[],None
344,https://github.com/nicholas-hartley/ECE-480.git,2020-11-06 15:28:44+00:00,,0,nicholas-hartley/ECE-480,310634394,Verilog,ECE-480,6294,0,2023-07-08 21:25:12+00:00,[],None
345,https://github.com/tanmayaeron/FPGA.git,2020-11-06 21:32:15+00:00,"It is FPGA modelled using Verilog. Logic Tiles and Switch Boxes are used as components. Configuration file to use it as 4 bit adder, 8 to1 encoder and 4 bit synchronous counter are included.",0,tanmayaeron/FPGA,310709868,Verilog,FPGA,166,0,2021-12-06 10:18:05+00:00,[],None
346,https://github.com/alaakhalil98/Distance-Sensor.git,2020-11-10 03:08:05+00:00,,0,alaakhalil98/Distance-Sensor,311530551,Verilog,Distance-Sensor,157,0,2020-11-15 10:27:58+00:00,[],None
347,https://github.com/lexyaa/week10.git,2020-11-10 04:01:18+00:00,,0,lexyaa/week10,311540437,Verilog,week10,1,0,2020-11-14 13:46:29+00:00,[],None
348,https://github.com/saurinshah96/Roots-of-non-linear-equation-using-Newton-Raphson.git,2020-11-07 15:05:05+00:00,The implementation for solving a non-linear equation using Newton-Raphson method in Matlab and Verilog is attached. The implementation in Verilog includes 32-bit Floating Point Precision,0,saurinshah96/Roots-of-non-linear-equation-using-Newton-Raphson,310869521,Verilog,Roots-of-non-linear-equation-using-Newton-Raphson,11,0,2020-11-07 15:34:06+00:00,[],None
349,https://github.com/tjarker/Thunderbird.git,2020-10-10 15:01:48+00:00,,0,tjarker/Thunderbird,302926561,Verilog,Thunderbird,223,0,2020-12-10 23:02:56+00:00,[],None
350,https://github.com/JosiahMendes/Intelligently-Built-Microprocessors.git,2020-10-10 23:20:17+00:00,"A 16-bit Instruction Set and Processor using Quartus Prime & Verilog optimised for efficient recursion, random number generation and linked list traversing.",0,JosiahMendes/Intelligently-Built-Microprocessors,303006431,Verilog,Intelligently-Built-Microprocessors,23064,0,2022-07-17 22:03:19+00:00,[],None
351,https://github.com/chiplet/logic-chunks.git,2020-10-12 13:22:34+00:00,Playground for learning about digital design and verification using the verilog HDL.,0,chiplet/logic-chunks,303399192,Verilog,logic-chunks,5,0,2020-10-12 17:32:49+00:00,[],https://api.github.com/licenses/mit
352,https://github.com/nerm-osama/UART-Physical-layer-design-verifcation-env.git,2020-10-07 23:36:39+00:00,,0,nerm-osama/UART-Physical-layer-design-verifcation-env,302185699,Verilog,UART-Physical-layer-design-verifcation-env,11,0,2020-10-21 22:45:43+00:00,[],None
353,https://github.com/fireLUFFY/TIBURON_TASK_II.git,2020-10-16 17:03:02+00:00,,0,fireLUFFY/TIBURON_TASK_II,304689395,Verilog,TIBURON_TASK_II,104,0,2020-10-16 17:18:13+00:00,[],None
354,https://github.com/JacksonSmith-eng/CruiseControl_DigitalLogic_FinalProject.git,2020-10-16 18:36:45+00:00,Cruise Control | Digital Logic,0,JacksonSmith-eng/CruiseControl_DigitalLogic_FinalProject,304710199,Verilog,CruiseControl_DigitalLogic_FinalProject,6,0,2020-11-22 14:16:20+00:00,[],None
355,https://github.com/pradeep1018/Digital-Logic-Design-CS-203-Lab.git,2020-10-28 18:37:12+00:00,,0,pradeep1018/Digital-Logic-Design-CS-203-Lab,308108702,Verilog,Digital-Logic-Design-CS-203-Lab,453,0,2020-12-29 17:51:56+00:00,[],None
356,https://github.com/SAFEERHYDER/Advanced-DSD.git,2020-10-28 10:42:08+00:00,,0,SAFEERHYDER/Advanced-DSD,307983872,Verilog,Advanced-DSD,6677,0,2020-11-11 09:55:49+00:00,[],https://api.github.com/licenses/mit
357,https://github.com/khodawan/ece241.git,2020-10-20 20:34:31+00:00,,0,khodawan/ece241,305827087,Verilog,ece241,6,0,2021-01-05 04:33:08+00:00,[],None
358,https://github.com/ehw-fit/sagtree-seeds.git,2020-10-23 09:17:37+00:00,Seed circuits for comparison of advanced mutation operator SagTree,0,ehw-fit/sagtree-seeds,306586434,Verilog,sagtree-seeds,127,0,2020-10-23 09:41:49+00:00,[],https://api.github.com/licenses/mit
359,https://github.com/alexfyh/arqui_tp.git,2020-10-15 04:53:09+00:00,,0,alexfyh/arqui_tp,304213930,Verilog,arqui_tp,4,0,2020-10-15 20:13:45+00:00,[],None
360,https://github.com/nicoleprem/Electronica_digital01.git,2020-10-25 05:50:53+00:00,labs,0,nicoleprem/Electronica_digital01,307033487,Verilog,Electronica_digital01,69,0,2020-10-25 05:51:02+00:00,[],None
361,https://github.com/strong-Ting/ICDC_2011_grad.git,2020-10-24 12:53:58+00:00,,2,strong-Ting/ICDC_2011_grad,306883196,Verilog,ICDC_2011_grad,13931,0,2021-06-27 09:38:18+00:00,[],None
362,https://github.com/men18023/Lab08.git,2020-10-25 01:34:45+00:00,,0,men18023/Lab08,307003290,Verilog,Lab08,111,0,2020-10-25 01:36:06+00:00,[],None
363,https://github.com/tongw-tw/Integrating-SRAM--VGA-and-UART-Interfaces.git,2020-10-29 14:19:54+00:00,McMaster 3DQ5 takehome5,0,tongw-tw/Integrating-SRAM--VGA-and-UART-Interfaces,308350972,Verilog,Integrating-SRAM--VGA-and-UART-Interfaces,1078,0,2020-10-29 14:20:05+00:00,[],https://api.github.com/licenses/mit
364,https://github.com/Xx-oX/Single-Cycle-RISC-V-CPU.git,2020-10-30 15:31:56+00:00,Homework 3 for Computer Organization,0,Xx-oX/Single-Cycle-RISC-V-CPU,308671316,Verilog,Single-Cycle-RISC-V-CPU,33,0,2023-10-07 00:11:26+00:00,[],None
365,https://github.com/Calerbucci/LD_Midterm-Practice.git,2020-10-29 17:22:46+00:00,,0,Calerbucci/LD_Midterm-Practice,308400382,Verilog,LD_Midterm-Practice,167,0,2020-10-31 10:37:52+00:00,[],None
366,https://github.com/Aman9000/riscv.git,2020-10-14 05:03:19+00:00,,0,Aman9000/riscv,303908006,Verilog,riscv,60,0,2021-03-09 11:24:28+00:00,[],https://api.github.com/licenses/mit
367,https://github.com/linux1299/cache_l1.git,2020-10-17 04:05:48+00:00,,0,linux1299/cache_l1,304793766,Verilog,cache_l1,798,0,2020-10-17 06:56:05+00:00,[],None
368,https://github.com/MarcosXavier93/TP2_LAOC2.git,2020-10-16 15:50:40+00:00,,0,MarcosXavier93/TP2_LAOC2,304672400,Verilog,TP2_LAOC2,7782,0,2020-10-17 01:37:01+00:00,[],None
369,https://github.com/SilentSage2/ECE385.git,2020-10-15 23:36:53+00:00,Digital Systems Laboratory in Sp2019,0,SilentSage2/ECE385,304471886,Verilog,ECE385,93282,0,2021-12-04 08:20:53+00:00,[],None
370,https://github.com/KevinMathewEC/RV32IM.git,2020-10-19 03:39:04+00:00,Verilog Code for  RV32IM Processor,0,KevinMathewEC/RV32IM,305254508,Verilog,RV32IM,177,0,2021-01-16 03:54:53+00:00,[],None
371,https://github.com/lexyaa/week9.git,2020-11-03 09:57:45+00:00,,0,lexyaa/week9,309642492,Verilog,week9,2,0,2020-11-05 07:54:23+00:00,[],None
372,https://github.com/jem2000/EC413Lab7.git,2020-11-09 23:20:26+00:00,,0,jem2000/EC413Lab7,311489839,Verilog,EC413Lab7,28,0,2020-11-13 02:24:31+00:00,[],None
373,https://github.com/davissemi/ARTIX7.git,2020-11-10 20:06:42+00:00,,0,davissemi/ARTIX7,311772134,Verilog,ARTIX7,55,0,2021-02-26 22:33:56+00:00,[],None
374,https://github.com/fue19389/LAB9.git,2020-10-31 09:12:13+00:00,,0,fue19389/LAB9,308844464,Verilog,LAB9,1619,0,2020-10-31 09:12:37+00:00,[],None
375,https://github.com/lam19267/LAB9_LAM_19267.git,2020-10-31 09:09:56+00:00,,0,lam19267/LAB9_LAM_19267,308844076,Verilog,LAB9_LAM_19267,128,0,2020-10-31 09:10:04+00:00,[],None
376,https://github.com/rishav510/lab_ca.git,2020-11-01 18:00:48+00:00,,0,rishav510/lab_ca,309156179,Verilog,lab_ca,2,0,2020-11-01 18:02:50+00:00,[],None
377,https://github.com/az419/Year2-Digital-Electronics-Lab.git,2020-11-04 08:48:48+00:00,,0,az419/Year2-Digital-Electronics-Lab,309945581,Verilog,Year2-Digital-Electronics-Lab,33812,0,2020-12-17 03:44:57+00:00,[],None
378,https://github.com/EstephanZ246/Laboratorio_10.git,2020-11-05 17:15:32+00:00,,0,EstephanZ246/Laboratorio_10,310368494,Verilog,Laboratorio_10,211,0,2020-11-08 02:58:24+00:00,[],None
379,https://github.com/nambhine1/flow_control_lisnoc.git,2020-11-06 09:28:34+00:00,Flow_Control_of_lisnoc,1,nambhine1/flow_control_lisnoc,310551156,Verilog,flow_control_lisnoc,4,0,2020-11-06 09:38:09+00:00,[],None
380,https://github.com/yyx543/50.002-1D-Project-16-bit-ALU.git,2020-11-05 09:01:13+00:00,16-bit ALU on a FPGA in Lucid,0,yyx543/50.002-1D-Project-16-bit-ALU,310242712,Verilog,50.002-1D-Project-16-bit-ALU,3193,0,2022-04-21 06:38:11+00:00,[],None
381,https://github.com/kylemanke/EE354_Final.git,2020-11-05 01:47:17+00:00,,0,kylemanke/EE354_Final,310162269,Verilog,EE354_Final,166,0,2022-09-28 18:49:13+00:00,[],None
382,https://github.com/simon-staal/ISA_Lab.git,2020-10-26 20:45:01+00:00,Verilog labwork for instruction set architecture module,0,simon-staal/ISA_Lab,307499780,Verilog,ISA_Lab,1040,0,2020-11-09 17:30:31+00:00,[],None
383,https://github.com/alex-nguyen18/IWLS2017.git,2020-10-26 17:16:36+00:00,Final Project for VLSI CAD/Opt with Dr. Pan at UT Austin,0,alex-nguyen18/IWLS2017,307449168,Verilog,IWLS2017,1520,0,2020-12-15 07:39:42+00:00,[],None
384,https://github.com/mariatheresahqs/RISC-V_without_Pipeline.git,2020-11-10 16:31:02+00:00,RISC-V implementation without pipeline.,0,mariatheresahqs/RISC-V_without_Pipeline,311719916,Verilog,RISC-V_without_Pipeline,321,0,2021-05-27 18:18:10+00:00,[],None
385,https://github.com/shb8086/MIPS.git,2020-10-08 09:27:43+00:00,MIPS-like Processor Implementation,0,shb8086/MIPS,302291432,Verilog,MIPS,13,0,2024-01-09 15:45:33+00:00,[],https://api.github.com/licenses/mit
386,https://github.com/Arvind-vlsi/odd_up_counter.git,2020-10-13 04:15:07+00:00,,0,Arvind-vlsi/odd_up_counter,303585523,Verilog,odd_up_counter,133,0,2020-10-13 04:19:56+00:00,[],None
387,https://github.com/Dibya-Dipanjan/TIBURON_INDUCTION_TASK1.git,2020-10-10 14:26:51+00:00,,0,Dibya-Dipanjan/TIBURON_INDUCTION_TASK1,302919557,Verilog,TIBURON_INDUCTION_TASK1,590,0,2020-10-10 14:48:47+00:00,[],None
388,https://github.com/MJoergen/de10-nano-old.git,2020-10-08 15:52:23+00:00,Toy projects made on the Terasic DE10 Nano board,0,MJoergen/de10-nano-old,302390861,Verilog,de10-nano-old,270,0,2020-10-12 07:04:40+00:00,[],https://api.github.com/licenses/mit
389,https://github.com/dimitris-christodoulou57/MIPS-Microprocessor-without-Interlocked-Pipe-Stages-.git,2020-10-13 19:33:22+00:00,,0,dimitris-christodoulou57/MIPS-Microprocessor-without-Interlocked-Pipe-Stages-,303809552,Verilog,MIPS-Microprocessor-without-Interlocked-Pipe-Stages-,684,0,2020-10-13 19:47:20+00:00,[],None
390,https://github.com/HaiyangboLU/HelloWorld.git,2020-10-14 02:33:15+00:00,Just for test,0,HaiyangboLU/HelloWorld,303882346,Verilog,HelloWorld,3,0,2020-10-14 03:16:15+00:00,[],None
391,https://github.com/aknts/justaparkinglot.git,2020-10-15 19:27:30+00:00,A simple parking lot system,0,aknts/justaparkinglot,304428224,Verilog,justaparkinglot,6,0,2020-10-15 19:35:14+00:00,[],None
392,https://github.com/JuanGA12/Proyecto_Arqui_2019-1.git,2020-10-23 03:10:10+00:00,,0,JuanGA12/Proyecto_Arqui_2019-1,306516676,Verilog,Proyecto_Arqui_2019-1,682,0,2023-01-28 12:13:03+00:00,[],None
393,https://github.com/dar17320/Proyecto-maquinas-de-estado.git,2020-10-17 19:02:29+00:00,,0,dar17320/Proyecto-maquinas-de-estado,304949347,Verilog,Proyecto-maquinas-de-estado,613,0,2020-10-19 15:00:56+00:00,[],None
394,https://github.com/Seonggyu-Bae/SoC_Design_and_Programing.git,2020-10-22 12:46:52+00:00,,0,Seonggyu-Bae/SoC_Design_and_Programing,306334788,Verilog,SoC_Design_and_Programing,22,0,2020-11-07 06:07:39+00:00,[],None
395,https://github.com/nitishsameer/Practice-Verilog.git,2020-10-22 13:47:18+00:00,,0,nitishsameer/Practice-Verilog,306351768,Verilog,Practice-Verilog,23,0,2020-10-22 16:48:34+00:00,[],None
396,https://github.com/janAntu/Processor-Design-Senior-Project.git,2020-10-23 05:22:54+00:00,,0,janAntu/Processor-Design-Senior-Project,306536930,Verilog,Processor-Design-Senior-Project,8432,0,2023-01-21 11:08:49+00:00,[],None
397,https://github.com/JDuchniewicz/FPGA-Synth.git,2020-10-22 11:44:45+00:00,"""FPGA based hardware accelerator for musical synthesis for Linux system"" - repository",0,JDuchniewicz/FPGA-Synth,306319037,Verilog,FPGA-Synth,68784,0,2020-10-27 13:37:26+00:00,[],None
398,https://github.com/samlli/pong.git,2020-11-03 19:27:43+00:00,pong FPGA implementation,0,samlli/pong,309786805,Verilog,pong,373,0,2020-11-15 06:16:00+00:00,[],None
399,https://github.com/hamzaashraf781/DSD_Hamza.git,2020-11-02 09:49:39+00:00,,0,hamzaashraf781/DSD_Hamza,309325613,Verilog,DSD_Hamza,12,0,2020-11-29 06:00:02+00:00,[],https://api.github.com/licenses/mit
400,https://github.com/OlinCompArchFA20/lab-04-caitlin-maeve.git,2020-10-29 15:03:41+00:00,lab-04-caitlin-maeve created by GitHub Classroom,0,OlinCompArchFA20/lab-04-caitlin-maeve,308363692,Verilog,lab-04-caitlin-maeve,4858,0,2021-03-03 00:40:43+00:00,[],None
401,https://github.com/tongw-tw/Finite-State-Machine-Design-for-the-PS-2-and-LCD-Interfaces.git,2020-10-29 13:50:18+00:00,McMaster 3DQ5 takehome2,0,tongw-tw/Finite-State-Machine-Design-for-the-PS-2-and-LCD-Interfaces,308342937,Verilog,Finite-State-Machine-Design-for-the-PS-2-and-LCD-Interfaces,968,0,2020-10-29 14:16:37+00:00,[],https://api.github.com/licenses/mit
402,https://github.com/seyyedalialavi/shift-register1.git,2020-10-27 10:10:15+00:00,,1,seyyedalialavi/shift-register1,307658688,Verilog,shift-register1,12766,0,2021-01-11 19:06:23+00:00,[],None
403,https://github.com/seyyedalialavi/shiftreg.git,2020-10-27 09:11:50+00:00,,0,seyyedalialavi/shiftreg,307643848,Verilog,shiftreg,0,0,2020-10-27 10:26:20+00:00,[],None
404,https://github.com/Calerbucci/Lab05-VendingMachine.git,2020-10-27 16:29:03+00:00,,0,Calerbucci/Lab05-VendingMachine,307761824,Verilog,Lab05-VendingMachine,1176,0,2020-11-10 17:03:16+00:00,[],None
405,https://github.com/eliza1378/Sloth.git,2020-11-04 22:08:44+00:00,,0,eliza1378/Sloth,310128649,Verilog,Sloth,117,0,2020-12-17 13:26:14+00:00,[],None
406,https://github.com/art22m/F20-ComputerArchitecture.git,2020-11-05 20:32:35+00:00,"Homeworks for the course of Computer Architecture | F20, Innopolis University",0,art22m/F20-ComputerArchitecture,310410781,Verilog,F20-ComputerArchitecture,9948,0,2021-10-22 15:15:19+00:00,[],None
407,https://github.com/saurabh-ctrl/Asynchronus_FIFO.git,2020-11-04 16:24:18+00:00,This consists of the Verilog code for synthesizable Asynchronous FIFO build using Dual Port RAM as Memory Element.,0,saurabh-ctrl/Asynchronus_FIFO,310056589,Verilog,Asynchronus_FIFO,16,0,2020-11-04 16:40:25+00:00,[],None
408,https://github.com/Qingsir/multi_layer_perceptron_verilog.git,2020-11-05 10:11:01+00:00,,0,Qingsir/multi_layer_perceptron_verilog,310259995,Verilog,multi_layer_perceptron_verilog,45,0,2020-11-05 10:11:18+00:00,[],None
409,https://github.com/Jitesh17/risc_multicycle_processor.git,2020-11-01 14:10:17+00:00,,0,Jitesh17/risc_multicycle_processor,309110151,Verilog,risc_multicycle_processor,9,0,2020-11-01 14:11:19+00:00,[],https://api.github.com/licenses/mit
410,https://github.com/JereA00/TP2-ArquitecturaComputadoras.git,2020-11-04 14:45:07+00:00,Trabajo Practico de Arquitectura de Computadoras de la Universidad Nacional de Córdoba,0,JereA00/TP2-ArquitecturaComputadoras,310031046,Verilog,TP2-ArquitecturaComputadoras,21,0,2020-11-12 22:32:27+00:00,[],None
411,https://github.com/EliseoLux/hola.git,2020-10-31 18:32:31+00:00,,0,EliseoLux/hola,308948030,Verilog,hola,91,0,2020-11-09 03:37:55+00:00,[],None
412,https://github.com/JuanDiegoVillafuertePazos/oficial9.git,2020-10-31 18:32:35+00:00,,0,JuanDiegoVillafuertePazos/oficial9,308948038,Verilog,oficial9,168,0,2020-10-31 18:37:49+00:00,[],None
413,https://github.com/AoiSaito/SOFIST3b.git,2020-10-21 08:34:37+00:00,,0,AoiSaito/SOFIST3b,305959538,Verilog,SOFIST3b,19,0,2020-10-21 08:51:03+00:00,[],None
414,https://github.com/Premkumar-95/Alarm_project.git,2020-10-20 12:38:12+00:00,,0,Premkumar-95/Alarm_project,305703008,Verilog,Alarm_project,1914,0,2020-10-20 12:55:06+00:00,[],None
415,https://github.com/Noahbruns/Chisel-VGA-Controller.git,2020-10-21 13:19:15+00:00,VGA Controller for FPGA implemented in Chisel (project of the Advances Computer Architecture course at TU Vienna),0,Noahbruns/Chisel-VGA-Controller,306030977,Verilog,Chisel-VGA-Controller,48,0,2020-12-09 15:08:16+00:00,[],None
416,https://github.com/unal-edigital1/lab04.git,2020-10-21 01:55:45+00:00,,0,unal-edigital1/lab04,305880544,Verilog,lab04,7,0,2021-04-21 14:22:43+00:00,[],None
417,https://github.com/Caoshizhuo/conv_kernel.git,2020-10-21 10:35:43+00:00,,0,Caoshizhuo/conv_kernel,305989898,Verilog,conv_kernel,13168,0,2020-10-21 10:37:39+00:00,[],None
418,https://github.com/benjamin-young/Snake-Game.git,2020-10-21 10:39:39+00:00,FPGA Snake game written in Verilog,0,benjamin-young/Snake-Game,305990843,Verilog,Snake-Game,1232,0,2020-10-21 10:50:52+00:00,[],None
419,https://github.com/gauravkv1108/SV-class-Practice.git,2020-10-21 10:48:59+00:00,,0,gauravkv1108/SV-class-Practice,305992978,Verilog,SV-class-Practice,4,0,2020-10-26 13:36:30+00:00,[],None
420,https://github.com/mekkkwiz/project-logic.git,2020-10-27 07:02:35+00:00,,0,mekkkwiz/project-logic,307613822,Verilog,project-logic,874,0,2020-10-29 16:09:05+00:00,[],None
421,https://github.com/afbaeza/Sistemas-embebidos.git,2020-10-28 16:12:34+00:00,,0,afbaeza/Sistemas-embebidos,308072603,Verilog,Sistemas-embebidos,1,0,2020-10-28 16:24:05+00:00,[],None
422,https://github.com/JuanDiegoVillafuertePazos/lb88888.git,2020-10-25 05:48:44+00:00,nada2,0,JuanDiegoVillafuertePazos/lb88888,307033222,Verilog,lb88888,53,0,2020-10-25 05:54:01+00:00,[],None
423,https://github.com/ronenshoham-metrics/ronen-sandbox.git,2020-10-19 10:37:10+00:00,,0,ronenshoham-metrics/ronen-sandbox,305348736,Verilog,ronen-sandbox,37,0,2020-10-19 13:47:10+00:00,[],None
424,https://github.com/ippond/iic_interface.git,2020-10-24 07:50:31+00:00,,0,ippond/iic_interface,306833206,Verilog,iic_interface,3,0,2020-10-24 07:59:45+00:00,[],
425,https://github.com/michaelglu/processor.git,2020-10-17 20:34:25+00:00,,0,michaelglu/processor,304964525,Verilog,processor,936,0,2020-11-14 22:03:30+00:00,[],None
426,https://github.com/Calerbucci/Logic-Design06_Monorail.git,2020-11-10 17:39:54+00:00,,0,Calerbucci/Logic-Design06_Monorail,311737882,Verilog,Logic-Design06_Monorail,533,0,2020-11-21 08:57:33+00:00,[],None
427,https://github.com/nihal-ramaswamy/DDCO-project.git,2020-11-07 14:14:51+00:00,A simple up-down counter project made using icarus verilog as a part of the Digital Design and Computer Organization course (UE19CS207) at PES University.,0,nihal-ramaswamy/DDCO-project,310859682,Verilog,DDCO-project,537,0,2020-12-06 19:01:22+00:00,"['digital-design', 'pes', 'gtkwave', 'circuits', 'counter', 'icarus-verilog', 'sequential', 'flip-flop']",None
428,https://github.com/omar5679/enel453lab3.git,2020-11-08 17:24:18+00:00,,1,omar5679/enel453lab3,311116006,Verilog,enel453lab3,940,0,2020-11-25 23:06:41+00:00,[],None
429,https://github.com/hashing-cell/cpen211-vonNeumann8.git,2020-11-10 04:07:40+00:00,,0,hashing-cell/cpen211-vonNeumann8,311541532,Verilog,cpen211-vonNeumann8,52,0,2021-08-20 03:46:46+00:00,[],None
430,https://github.com/ariefhirmanto/vlsi-tic-tac-toe.git,2020-11-10 08:31:34+00:00,Tic Tac Toe with Reinforcement Learning implementation using Verilog (Hardware design) ,1,ariefhirmanto/vlsi-tic-tac-toe,311593992,Verilog,vlsi-tic-tac-toe,585,0,2020-11-30 14:20:37+00:00,[],None
431,https://github.com/lam19267/Proyecto_LAM_19267.git,2020-10-12 02:49:19+00:00,Proyecto Cubo Rubik,0,lam19267/Proyecto_LAM_19267,303260727,Verilog,Proyecto_LAM_19267,69,0,2020-10-12 02:49:28+00:00,[],None
432,https://github.com/mol18822/Proyecto1-FSM.git,2020-10-12 04:55:27+00:00,,0,mol18822/Proyecto1-FSM,303281333,Verilog,Proyecto1-FSM,6286,0,2020-10-17 03:43:48+00:00,[],None
433,https://github.com/1-Karthigeyan-1/EE2026_Main_Project.git,2020-10-11 16:25:45+00:00,EE2026 Duo Project,1,1-Karthigeyan-1/EE2026_Main_Project,303163253,,EE2026_Main_Project,12922,0,2021-03-29 07:46:50+00:00,[],None
434,https://github.com/wtsiang/git_test.git,2020-10-11 08:12:10+00:00,测试仓,0,wtsiang/git_test,303072700,Verilog,git_test,6,0,2020-10-15 10:14:06+00:00,[],None
435,https://github.com/zanjani99/fulladder-switch-level-verilog.git,2020-10-11 16:23:02+00:00,full adder module ,0,zanjani99/fulladder-switch-level-verilog,303162705,Verilog,fulladder-switch-level-verilog,169,0,2020-10-11 16:24:43+00:00,[],None
436,https://github.com/gar19421/Proyecto-Cajero-Autom-tico.git,2020-10-11 21:05:21+00:00,,0,gar19421/Proyecto-Cajero-Autom-tico,303212458,Verilog,Proyecto-Cajero-Autom-tico,3534,0,2020-10-12 03:44:55+00:00,[],None
437,https://github.com/Ronnie-lhh/FPGA_Design.git,2020-10-07 01:48:23+00:00,,0,Ronnie-lhh/FPGA_Design,301900124,Verilog,FPGA_Design,43902,0,2021-11-13 16:55:54+00:00,[],None
438,https://github.com/khdlee97/Verilog-Single-Datapath.git,2020-10-07 00:10:48+00:00,,0,khdlee97/Verilog-Single-Datapath,301884931,Verilog,Verilog-Single-Datapath,4,0,2020-10-07 00:11:15+00:00,[],None
439,https://github.com/JoeyNelson1/verilog-assignment-1.git,2020-10-07 10:49:40+00:00,,0,JoeyNelson1/verilog-assignment-1,302006159,,verilog-assignment-1,0,0,2020-10-12 13:59:02+00:00,[],None
440,https://github.com/krishna-beemanapalli/rv32i-pipeCPU.git,2020-10-18 22:16:40+00:00,,0,krishna-beemanapalli/rv32i-pipeCPU,305206657,Verilog,rv32i-pipeCPU,32,0,2020-10-18 22:18:11+00:00,[],None
441,https://github.com/JamesKo1026/MAJNAR.git,2020-10-18 09:10:53+00:00,NAR algorithm for majority logic,0,JamesKo1026/MAJNAR,305062998,Verilog,MAJNAR,143,0,2020-10-18 09:14:04+00:00,[],None
442,https://github.com/jahaziel2903/Verilog-FIFO.git,2020-10-19 04:15:17+00:00,Verilog FIFO code,0,jahaziel2903/Verilog-FIFO,305260493,Verilog,Verilog-FIFO,1,0,2020-10-19 04:15:53+00:00,[],None
443,https://github.com/jahaziel2903/Verilog-FSM.git,2020-10-19 04:16:28+00:00,Finit state machine verilog code,0,jahaziel2903/Verilog-FSM,305260682,Verilog,Verilog-FSM,1,0,2020-10-19 04:16:48+00:00,[],None
444,https://github.com/jahaziel2903/Verilog-Adder.git,2020-10-19 04:10:36+00:00,Verilog Code for a 4 bit adder,0,jahaziel2903/Verilog-Adder,305259768,Verilog,Verilog-Adder,3,0,2020-10-19 04:11:36+00:00,[],None
445,https://github.com/UtkarshVerma37051/Calculator.git,2020-10-10 12:51:29+00:00,,0,UtkarshVerma37051/Calculator,302901060,Verilog,Calculator,5,0,2020-10-10 12:55:10+00:00,[],None
446,https://github.com/tkarthikeyan132/Approximate-Multipliers.git,2020-10-12 08:16:20+00:00,Some verilog implentation on approximate circuits,2,tkarthikeyan132/Approximate-Multipliers,303323600,Verilog,Approximate-Multipliers,842,0,2021-01-03 10:21:39+00:00,[],None
447,https://github.com/kanishkjeet911/uart.git,2020-10-12 10:49:26+00:00,uart_fsm and other verilog files to create uart protocol,0,kanishkjeet911/uart,303361193,Verilog,uart,5,0,2020-10-12 10:54:22+00:00,[],None
448,https://github.com/juanmard/examples.git,2020-10-10 00:00:30+00:00,Simple examples concepts.,0,juanmard/examples,302777800,Verilog,examples,20,0,2020-10-11 13:10:57+00:00,[],https://api.github.com/licenses/gpl-3.0
449,https://github.com/PratibhaSingh23/SequenceDectection.git,2020-10-09 19:04:00+00:00,,0,PratibhaSingh23/SequenceDectection,302730330,Verilog,SequenceDectection,1,0,2020-10-09 19:08:56+00:00,[],None
450,https://github.com/skyil7/SejongUniv_Verilog.git,2020-10-13 03:09:20+00:00,,0,skyil7/SejongUniv_Verilog,303573997,Verilog,SejongUniv_Verilog,5,0,2020-11-10 04:06:12+00:00,[],None
451,https://github.com/jacob-parmer/CPU_Design_Project.git,2020-10-20 15:31:36+00:00,CPU Design for Computer Architecture.,0,jacob-parmer/CPU_Design_Project,305753303,Verilog,CPU_Design_Project,19,0,2020-11-19 02:28:37+00:00,[],None
452,https://github.com/DoanTanLoc-2203/VerilogHDL-Clock.git,2020-10-30 16:40:50+00:00,,0,DoanTanLoc-2203/VerilogHDL-Clock,308688500,Verilog,VerilogHDL-Clock,137,0,2020-10-30 16:45:59+00:00,[],None
453,https://github.com/majeedullah/Digital_System_design_Malak.git,2020-11-02 09:49:37+00:00,,1,majeedullah/Digital_System_design_Malak,309325599,Verilog,Digital_System_design_Malak,206,0,2021-02-25 14:36:23+00:00,[],https://api.github.com/licenses/mit
454,https://github.com/KingJohn12/CDA3102.git,2020-11-09 17:41:29+00:00,,0,KingJohn12/CDA3102,311417701,Verilog,CDA3102,96,0,2020-11-21 18:32:25+00:00,[],None
455,https://github.com/thomaswsu/Verilog-Exploration.git,2020-10-21 05:11:46+00:00,"This is some code that I wrote for my Computer Hardware Design class. I would post more, but I'd hate to be a illegal answer key...",0,thomaswsu/Verilog-Exploration,305914998,Verilog,Verilog-Exploration,2,0,2020-10-21 05:13:37+00:00,[],None
456,https://github.com/ombhilare999/8-Bit-ALU-implementation-on-CYCLONE-2.git,2020-10-28 06:30:16+00:00,Verilog code for 8 Bit ALU and implemented on Intel's Cyclone II,0,ombhilare999/8-Bit-ALU-implementation-on-CYCLONE-2,307926528,Verilog,8-Bit-ALU-implementation-on-CYCLONE-2,1329,0,2020-12-02 14:32:28+00:00,[],None
457,https://github.com/wdhwong/CSE141L.git,2020-10-26 20:36:16+00:00,,0,wdhwong/CSE141L,307497841,Verilog,CSE141L,120,0,2023-02-16 07:53:36+00:00,[],None
458,https://github.com/kuby1412/vsdphysicaldesignflow.git,2020-10-24 04:04:53+00:00,"This repository contains all the information needed to run RTL2GDSII flow using open source EDA tools. OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.",0,kuby1412/vsdphysicaldesignflow,306802216,Verilog,vsdphysicaldesignflow,14275,0,2020-11-07 11:25:22+00:00,[],https://api.github.com/licenses/apache-2.0
459,https://github.com/eric710chen/ECE241_system_verilog.git,2020-10-26 22:32:05+00:00,Verilog programming on DE1-Soc,0,eric710chen/ECE241_system_verilog,307521183,Verilog,ECE241_system_verilog,5,0,2020-10-26 22:32:26+00:00,[],None
460,https://github.com/wdevore/Verilog-Projects.git,2020-10-26 14:38:36+00:00,Collection of verilog modules and projects,0,wdevore/Verilog-Projects,307402722,Verilog,Verilog-Projects,57941,0,2022-07-10 01:30:09+00:00,[],https://api.github.com/licenses/mit
461,https://github.com/hackme199/verilog-projects.git,2020-10-23 18:10:08+00:00,,0,hackme199/verilog-projects,306712754,Verilog,verilog-projects,4,0,2020-10-23 18:11:12+00:00,[],None
462,https://github.com/r1ng0hacking/MIPS_CPU_SINGLE_CYCLE.git,2020-10-23 10:28:01+00:00,,0,r1ng0hacking/MIPS_CPU_SINGLE_CYCLE,306602877,Verilog,MIPS_CPU_SINGLE_CYCLE,10,0,2020-10-23 10:31:57+00:00,[],None
463,https://github.com/madni-sadiq/riscv-arc.git,2020-10-25 19:23:55+00:00,,0,madni-sadiq/riscv-arc,307175218,Verilog,riscv-arc,2,0,2020-10-25 20:55:42+00:00,[],None
464,https://github.com/lam19267/LAB8_LAM_19267.git,2020-10-25 03:40:07+00:00,,0,lam19267/LAB8_LAM_19267,307018174,Verilog,LAB8_LAM_19267,81,0,2020-10-25 03:40:15+00:00,[],None
465,https://github.com/pat19218/Lab10.git,2020-11-06 03:21:00+00:00,Paquete 1 de NIBLER,0,pat19218/Lab10,310480332,Verilog,Lab10,137,0,2020-11-06 03:21:11+00:00,[],None
466,https://github.com/jluo1996/csc137.git,2020-10-31 07:02:15+00:00,Computer Organization,0,jluo1996/csc137,308824302,Verilog,csc137,36,0,2020-12-26 10:50:39+00:00,[],None
467,https://github.com/splhack/8bitworkshop_if.git,2020-11-01 20:43:23+00:00,,0,splhack/8bitworkshop_if,309184712,Verilog,8bitworkshop_if,5,0,2020-11-09 03:39:29+00:00,[],https://api.github.com/licenses/cc0-1.0
468,https://github.com/jborza/fpga_calculator.git,2020-11-02 21:48:55+00:00,,1,jborza/fpga_calculator,309503431,Verilog,fpga_calculator,19,0,2020-11-04 22:19:30+00:00,[],None
469,https://github.com/pmkenned/fpga_fun.git,2020-11-03 02:58:38+00:00,Having fun with a Spartan 3 FPGA,0,pmkenned/fpga_fun,309555652,Verilog,fpga_fun,49,0,2021-11-13 19:45:32+00:00,[],https://api.github.com/licenses/mit
470,https://github.com/wyang28/MIPS-SSC-Processor.git,2020-11-03 06:32:45+00:00,,0,wyang28/MIPS-SSC-Processor,309595398,Verilog,MIPS-SSC-Processor,18,0,2021-04-02 02:27:53+00:00,[],None
471,https://github.com/careylzh/whackamole.git,2020-11-08 10:31:08+00:00,FPGA based Lucid Arcade Game: 3 button whack-a-mole game which changes inputs every ~0.5 seconds,1,careylzh/whackamole,311037555,Verilog,whackamole,7456,0,2021-02-22 06:31:04+00:00,[],None
472,https://github.com/arockyu/Synthesizer_II.git,2020-11-07 16:55:03+00:00,Sound Generator by FPGA ,0,arockyu/Synthesizer_II,310890802,Verilog,Synthesizer_II,113,0,2020-11-14 09:11:18+00:00,[],https://api.github.com/licenses/mit
473,https://github.com/VVONJAE/SystemOnChip.git,2020-11-09 06:07:41+00:00,,0,VVONJAE/SystemOnChip,311239932,Verilog,SystemOnChip,17,0,2020-11-10 06:50:12+00:00,[],None
474,https://github.com/mun19176/Lab-10.git,2020-11-07 06:29:21+00:00,,0,mun19176/Lab-10,310782691,Verilog,Lab-10,135,0,2020-11-07 06:29:33+00:00,[],None
475,https://github.com/Subserial/tinyfpga-led-driver.git,2020-11-10 04:36:10+00:00,Basic LED driver for a WS2812B pixel strip,0,Subserial/tinyfpga-led-driver,311546390,Verilog,tinyfpga-led-driver,20,0,2021-11-03 07:04:46+00:00,[],None
476,https://github.com/zhengzhehui1110/vivado-package-storage-system.git,2020-11-09 13:54:55+00:00,,0,zhengzhehui1110/vivado-package-storage-system,311354858,Verilog,vivado-package-storage-system,2832,0,2020-11-09 14:53:09+00:00,"['verilog', 'vivado']",None
477,https://github.com/JayDigvijay/RISC-V_Processors.git,2020-11-11 14:46:28+00:00,,1,JayDigvijay/RISC-V_Processors,311999821,Verilog,RISC-V_Processors,335,0,2021-02-21 17:51:22+00:00,[],None
478,https://github.com/Import3r/custom_pipelined_processor.git,2020-11-11 18:12:09+00:00,"A custom built pipelined processor, built with the verilog language as a part of a university course project.",1,Import3r/custom_pipelined_processor,312051915,Verilog,custom_pipelined_processor,8822,0,2021-01-10 13:53:51+00:00,[],None
479,https://github.com/mingqifeng/SYSC4310.git,2020-11-10 23:45:47+00:00,,0,mingqifeng/SYSC4310,311812672,Verilog,SYSC4310,1,0,2020-11-10 23:47:18+00:00,[],None
480,https://github.com/Energy-Zheng/Eriscv.git,2020-10-13 10:25:05+00:00,A simple RISC-V cpu core（using Verilog）,0,Energy-Zheng/Eriscv,303666144,Verilog,Eriscv,326,0,2023-06-12 14:51:53+00:00,[],None
481,https://github.com/dharaspatel/lab3-dhara-andrew.git,2020-10-12 16:08:42+00:00,,0,dharaspatel/lab3-dhara-andrew,303445004,Verilog,lab3-dhara-andrew,5,0,2020-10-15 15:06:39+00:00,[],None
482,https://github.com/wjchenqing/CPU.git,2020-10-18 07:12:45+00:00,,0,wjchenqing/CPU,305044117,Verilog,CPU,174,0,2021-01-03 15:36:16+00:00,[],None
483,https://github.com/dimitris-christodoulou57/7-SEGMENTS-DISPLAY-DRIVER.git,2020-10-14 22:39:23+00:00,,0,dimitris-christodoulou57/7-SEGMENTS-DISPLAY-DRIVER,304151908,Verilog,7-SEGMENTS-DISPLAY-DRIVER,21,0,2020-10-14 22:40:17+00:00,[],None
484,https://github.com/laurahomet/GuitarTuner_FPGA.git,2020-10-07 05:10:55+00:00,,0,laurahomet/GuitarTuner_FPGA,301933085,Verilog,GuitarTuner_FPGA,21,0,2020-10-07 05:12:09+00:00,[],None
485,https://github.com/sids174/Brent-Kung-32-bit-Adder.git,2020-10-09 08:03:55+00:00,Implementation of Brent Kung 32 bit adder in Verilog,0,sids174/Brent-Kung-32-bit-Adder,302574285,Verilog,Brent-Kung-32-bit-Adder,173,0,2020-10-09 08:04:54+00:00,[],None
486,https://github.com/XD-inTheShell/MineSweeper-350FinalProject.git,2020-10-29 05:12:07+00:00,,0,XD-inTheShell/MineSweeper-350FinalProject,308224503,Verilog,MineSweeper-350FinalProject,10507,0,2020-11-17 06:19:46+00:00,[],None
487,https://github.com/memberRE/Matrix_multiplication.git,2020-10-28 13:19:36+00:00,"Sparse matrix multiplication, CRS",0,memberRE/Matrix_multiplication,308022598,Verilog,Matrix_multiplication,8,0,2020-11-01 10:05:58+00:00,[],None
488,https://github.com/ignaciobrizuela/filter-fir-fixed-point.git,2020-10-23 19:12:26+00:00,,0,ignaciobrizuela/filter-fir-fixed-point,306725863,Verilog,filter-fir-fixed-point,3,0,2020-10-23 19:29:19+00:00,[],None
489,https://github.com/HUCHIHAISAI/test2.git,2020-10-23 13:00:37+00:00,for test,0,HUCHIHAISAI/test2,306638350,Verilog,test2,3,0,2020-10-23 13:25:30+00:00,[],None
490,https://github.com/Muhammed-El-Sayed/Simple_MIPS_Processor.git,2020-10-29 23:38:09+00:00,,0,Muhammed-El-Sayed/Simple_MIPS_Processor,308475494,Verilog,Simple_MIPS_Processor,5,0,2020-10-29 23:40:47+00:00,[],None
491,https://github.com/kkarung/Basic-Logic-curcit.git,2020-10-31 04:49:19+00:00,,0,kkarung/Basic-Logic-curcit,308805784,Verilog,Basic-Logic-curcit,1594,0,2020-12-18 13:16:33+00:00,[],None
492,https://github.com/nicol719/468Group9.git,2020-10-30 01:53:59+00:00,468 Group Project - Verilog Processor,2,nicol719/468Group9,308497699,Verilog,468Group9,1014,0,2020-11-24 21:37:28+00:00,[],None
493,https://github.com/vel18352/Lab8.git,2020-10-25 04:41:16+00:00,Lab8 Electronica Digital 1,0,vel18352/Lab8,307025361,Verilog,Lab8,83,0,2020-10-25 04:57:14+00:00,[],None
494,https://github.com/gar19421/Lab-08-Digital.git,2020-10-25 02:18:03+00:00,,0,gar19421/Lab-08-Digital,307008322,Verilog,Lab-08-Digital,698,0,2020-10-25 03:35:02+00:00,[],None
495,https://github.com/streprobus/ComputerArchitectureLab-1.git,2020-10-28 11:07:24+00:00,Computer Architecture Lab Phase 1,0,streprobus/ComputerArchitectureLab-1,307989810,Verilog,ComputerArchitectureLab-1,52,0,2020-12-09 14:19:47+00:00,[],None
496,https://github.com/PE-611/UART_Rx.git,2020-10-20 06:35:24+00:00,,0,PE-611/UART_Rx,305612597,Verilog,UART_Rx,10008,0,2022-08-03 14:49:39+00:00,[],None
497,https://github.com/williamtien23/FPGA-DE10_LITE-Resouce_Util_Analysis.git,2020-10-18 20:32:17+00:00,,0,williamtien23/FPGA-DE10_LITE-Resouce_Util_Analysis,305190972,Verilog,FPGA-DE10_LITE-Resouce_Util_Analysis,9,0,2020-10-19 00:50:37+00:00,[],None
498,https://github.com/KavinduJayas/Verilog_32bit-CPU_Model.git,2020-10-20 04:51:56+00:00,Model of a simple 8-bit CPU,0,KavinduJayas/Verilog_32bit-CPU_Model,305593464,Verilog,Verilog_32bit-CPU_Model,745,0,2021-03-31 06:20:16+00:00,[],None
499,https://github.com/sepehrsadri/computer-architecture.git,2020-10-25 19:59:17+00:00,Repository for Computer Architecture lab for university utilizing Verilog.,0,sepehrsadri/computer-architecture,307181272,Verilog,computer-architecture,253,0,2020-12-22 10:13:06+00:00,[],None
500,https://github.com/Margareth-Vela/digital1_lab08.git,2020-10-22 16:56:57+00:00,,0,Margareth-Vela/digital1_lab08,306403762,Verilog,digital1_lab08,66,0,2020-10-25 04:23:01+00:00,[],None
501,https://github.com/brunoflores/hdl-test-counter.git,2020-11-01 01:54:11+00:00,A basic simulation of an 8-bit counter.,0,brunoflores/hdl-test-counter,309005352,Verilog,hdl-test-counter,20,0,2020-11-01 06:13:44+00:00,[],https://api.github.com/licenses/apache-2.0
502,https://github.com/vul3yo6/FPGA-Training.git,2020-11-08 08:09:41+00:00,,0,vul3yo6/FPGA-Training,311014465,Verilog,FPGA-Training,8,0,2020-11-18 16:14:11+00:00,[],https://api.github.com/licenses/apache-2.0
503,https://github.com/JayCastro97/Kolache-ALU.git,2020-11-03 22:14:15+00:00,32-bit ALU written in iVerilog,0,JayCastro97/Kolache-ALU,309819754,Verilog,Kolache-ALU,337,0,2020-12-13 19:09:03+00:00,[],None
504,https://github.com/ViktoriaEmets/RF2-RF3.git,2020-11-08 16:33:16+00:00,,0,ViktoriaEmets/RF2-RF3,311106162,Verilog,RF2-RF3,5886,0,2021-09-16 08:16:09+00:00,[],None
505,https://github.com/letrend/i2c_fpga.git,2020-11-09 08:07:45+00:00,i2c module with avalon interface,0,letrend/i2c_fpga,311266079,Verilog,i2c_fpga,13,0,2020-11-09 10:09:32+00:00,[],https://api.github.com/licenses/mit
506,https://github.com/pawankachhap/EC806-Digital_Design_FPGA.git,2020-11-09 13:07:17+00:00,,0,pawankachhap/EC806-Digital_Design_FPGA,311341426,Verilog,EC806-Digital_Design_FPGA,10,0,2020-11-21 15:47:19+00:00,[],None
507,https://github.com/SirEliClark/CSE464_FinalProject.git,2020-11-11 17:33:19+00:00,8-bit microprocessor design using verilog,0,SirEliClark/CSE464_FinalProject,312042946,Verilog,CSE464_FinalProject,656,0,2020-12-05 23:24:06+00:00,[],None
508,https://github.com/biubiubiu1112/BCD.git,2020-11-09 12:10:59+00:00,binary converse to BCD code,0,biubiubiu1112/BCD,311326964,Verilog,BCD,1,0,2020-11-09 12:14:11+00:00,[],None
509,https://github.com/davissemi/SPARTAN3.git,2020-11-10 19:29:15+00:00,,0,davissemi/SPARTAN3,311763546,Verilog,SPARTAN3,728,0,2020-12-24 21:46:49+00:00,[],None
510,https://github.com/ThomasJagielski/whack-2020.git,2020-11-08 01:04:35+00:00,,0,ThomasJagielski/whack-2020,310961154,Verilog,whack-2020,994,0,2020-11-08 16:34:46+00:00,[],None
511,https://github.com/MSP-code/sm_to_tft_red.git,2020-11-04 20:54:57+00:00,FPGA+Camera,1,MSP-code/sm_to_tft_red,310115650,Verilog,sm_to_tft_red,37822,0,2020-11-04 21:31:23+00:00,[],https://api.github.com/licenses/mit
512,https://github.com/lexyaa/week3_assignment.git,2020-10-28 10:42:22+00:00,,0,lexyaa/week3_assignment,307983926,Verilog,week3_assignment,1,0,2020-10-28 10:49:24+00:00,[],None
513,https://github.com/berthrann/quartus-projects.git,2020-10-28 06:30:07+00:00,,0,berthrann/quartus-projects,307926503,Verilog,quartus-projects,12989,0,2020-10-28 07:21:20+00:00,[],None
514,https://github.com/hihi0123/cvsd_hw3.git,2020-10-28 07:51:51+00:00,,0,hihi0123/cvsd_hw3,307943029,Verilog,cvsd_hw3,46677,0,2021-06-10 14:06:06+00:00,[],None
515,https://github.com/moobshake/50002---ALU.git,2020-10-28 15:14:19+00:00,Best Module Ever! 'Nuff Said LOL,0,moobshake/50002---ALU,308055475,Verilog,50002---ALU,10438,0,2020-11-30 11:20:10+00:00,[],None
516,https://github.com/lexyaa/week8.git,2020-11-03 09:57:06+00:00,,0,lexyaa/week8,309642341,Verilog,week8,7,0,2020-11-05 12:27:59+00:00,[],None
517,https://github.com/Sliver94/ISA.git,2020-11-06 16:39:42+00:00,Isa laboratories,0,Sliver94/ISA,310651897,Verilog,ISA,168216,0,2021-03-22 19:09:14+00:00,[],None
518,https://github.com/davhou23/EENG_220_CLOCK.git,2020-11-05 17:33:52+00:00,,0,davhou23/EENG_220_CLOCK,310372768,Verilog,EENG_220_CLOCK,8785,0,2021-02-17 02:06:01+00:00,[],None
519,https://github.com/andeeni/alucode.git,2020-11-05 14:37:53+00:00,,0,andeeni/alucode,310326854,Verilog,alucode,1762,0,2021-01-04 10:52:07+00:00,[],None
520,https://github.com/vmazashvili/UART.git,2020-11-01 21:01:39+00:00,,0,vmazashvili/UART,309187714,Verilog,UART,17,0,2020-11-05 13:49:28+00:00,[],None
521,https://github.com/pv319/isalab.git,2020-11-02 10:56:23+00:00,PV319 ISA LAB autumn term 1,0,pv319/isalab,309342028,Verilog,isalab,966,0,2020-11-02 11:01:42+00:00,[],None
522,https://github.com/zyp-git01/risc-v.git,2020-11-07 08:32:10+00:00,,0,zyp-git01/risc-v,310800837,Verilog,risc-v,3,0,2020-11-07 08:32:44+00:00,[],None
523,https://github.com/safaaboutalebi/DigitalLogicLab.git,2020-10-17 17:26:50+00:00,,0,safaaboutalebi/DigitalLogicLab,304932158,Verilog,DigitalLogicLab,28,0,2021-01-12 18:45:05+00:00,[],None
524,https://github.com/priyankajoshi31/RISC-V-MYTH-Workshop.git,2020-10-19 15:56:16+00:00,,0,priyankajoshi31/RISC-V-MYTH-Workshop,305437495,Verilog,RISC-V-MYTH-Workshop,74,0,2020-10-22 08:06:11+00:00,[],None
525,https://github.com/Licheng-Liang/SPI-master.git,2020-10-10 03:49:50+00:00,SPI-master,0,Licheng-Liang/SPI-master,302809655,Verilog,SPI-master,15,0,2020-10-13 14:26:15+00:00,[],None
526,https://github.com/omibo/Floating-Point-Arithmetic-Unit.git,2020-10-09 10:56:38+00:00,,0,omibo/Floating-Point-Arithmetic-Unit,302614361,Verilog,Floating-Point-Arithmetic-Unit,3214,0,2021-09-10 19:47:54+00:00,[],None
527,https://github.com/eecmyang/Number_Guessing.git,2020-10-10 07:02:16+00:00,Number Guessing game designed in VerilogHDL.,0,eecmyang/Number_Guessing,302837696,Verilog,Number_Guessing,8,0,2020-11-15 11:23:11+00:00,[],None
528,https://github.com/curliph/ece5745-S02-back-end.git,2020-10-15 07:49:58+00:00,Section 02: ASIC Flow Back-End,0,curliph/ece5745-S02-back-end,304249893,,ece5745-S02-back-end,28221,0,2021-02-24 03:13:29+00:00,[],None
529,https://github.com/dimitris-christodoulou57/VGA-DRIVER-IMPLEMENTATION.git,2020-10-17 21:44:54+00:00,,0,dimitris-christodoulou57/VGA-DRIVER-IMPLEMENTATION,304974500,Verilog,VGA-DRIVER-IMPLEMENTATION,18,0,2020-10-17 21:45:34+00:00,[],None
530,https://github.com/sandeepgunturi/C-class_soc.git,2020-10-22 13:54:51+00:00,,0,sandeepgunturi/C-class_soc,306353871,Verilog,C-class_soc,1093,0,2020-10-22 13:57:35+00:00,[],None
531,https://github.com/Hazuyuki/CommunicationExperiment.git,2020-10-21 12:14:43+00:00,,2,Hazuyuki/CommunicationExperiment,306013779,Verilog,CommunicationExperiment,3,0,2020-10-21 12:57:49+00:00,[],None
532,https://github.com/Antarjita/Prefix-Adder.git,2020-10-20 12:14:21+00:00,,0,Antarjita/Prefix-Adder,305696865,Verilog,Prefix-Adder,3,0,2020-10-20 12:15:49+00:00,[],None
533,https://github.com/catherinekuntoro/MIPS-and-Verilog-Calculator.git,2020-10-25 23:59:51+00:00,"Created a calculator with MIPS assembly language that can support addition, subtraction, multiplication, and division. Also created a separate calculator with Verilog hardware description language that can do basic arithmetic, logical, and shift operations",0,catherinekuntoro/MIPS-and-Verilog-Calculator,307217799,Verilog,MIPS-and-Verilog-Calculator,8122,0,2020-10-26 00:09:39+00:00,[],None
534,https://github.com/bat19122/Lab8.git,2020-10-24 23:30:09+00:00,,0,bat19122/Lab8,306989858,Verilog,Lab8,133,0,2020-10-25 01:30:58+00:00,[],None
535,https://github.com/mun19176/Lab-8.git,2020-10-24 05:35:01+00:00,,0,mun19176/Lab-8,306813554,Verilog,Lab-8,270,0,2020-10-24 05:35:17+00:00,[],None
536,https://github.com/NodirBobiev/CA_course.git,2020-10-29 16:54:52+00:00,Computer Architecture course,0,NodirBobiev/CA_course,308393610,Verilog,CA_course,11679,0,2020-11-19 15:46:56+00:00,[],None
537,https://github.com/ThusharaSampath/Processor_Design_Project.git,2020-10-29 13:19:50+00:00,semester 6 processor design project. A multi core processor that can be used to multiply two matrix.,1,ThusharaSampath/Processor_Design_Project,308334884,Verilog,Processor_Design_Project,90869,0,2021-12-23 06:17:19+00:00,[],None
538,https://github.com/huongvo1106/ECEN350_lab07.git,2020-10-30 19:45:39+00:00,use it as preference. Please don't copy.,0,huongvo1106/ECEN350_lab07,308728778,Verilog,ECEN350_lab07,2,0,2020-10-30 21:36:02+00:00,[],None
539,https://github.com/salma77/Verilog.git,2020-10-26 19:18:38+00:00,Verilog exercises for a college course,0,salma77/Verilog,307480604,Verilog,Verilog,4,0,2020-11-06 01:39:46+00:00,[],None
540,https://github.com/michaelmoy/Au_Io_Uart_vga_base.git,2020-10-26 20:21:28+00:00,Alchitry Labs Au FPGA with an Io Board 7-seg and Br board with UART TX/RX and VGA output. Starting point for other projects.,0,michaelmoy/Au_Io_Uart_vga_base,307494689,Verilog,Au_Io_Uart_vga_base,24,0,2020-10-26 20:37:27+00:00,[],None
541,https://github.com/mina1460/risc-v-processor.git,2020-10-26 19:01:06+00:00,,0,mina1460/risc-v-processor,307476486,Verilog,risc-v-processor,11805,0,2021-01-27 23:16:40+00:00,[],None
542,https://github.com/rakshitvs/rakshith.git,2020-10-27 11:29:21+00:00,,0,rakshitvs/rakshith,307678349,Verilog,rakshith,0,0,2020-10-27 11:36:26+00:00,[],None
543,https://github.com/ippond/complex_multification.git,2020-10-24 08:33:57+00:00,,0,ippond/complex_multification,306840095,Verilog,complex_multification,5,0,2020-10-24 08:35:01+00:00,[],None
544,https://github.com/gazz/vga_gpu_v1.git,2020-10-31 00:04:14+00:00,,0,gazz/vga_gpu_v1,308770360,Verilog,vga_gpu_v1,51,0,2022-03-15 04:46:49+00:00,[],None
545,https://github.com/malefficient/05_uart_rgb.git,2020-10-31 21:04:13+00:00,,0,malefficient/05_uart_rgb,308971626,Verilog,05_uart_rgb,74,0,2021-04-06 20:13:01+00:00,[],None
546,https://github.com/mmanjot/lab_5.git,2020-10-11 22:28:52+00:00,,0,mmanjot/lab_5,303224128,Verilog,lab_5,4,0,2020-10-11 22:30:12+00:00,[],None
547,https://github.com/epazoff/Verilog-SSD-practice.git,2020-10-07 04:01:21+00:00,,0,epazoff/Verilog-SSD-practice,301922076,Verilog,Verilog-SSD-practice,8,0,2020-10-07 04:03:46+00:00,[],None
548,https://github.com/BarkMoon/cpuex.git,2020-10-11 13:36:50+00:00,,0,BarkMoon/cpuex,303128701,Verilog,cpuex,19250,0,2021-09-09 15:46:02+00:00,[],None
549,https://github.com/Jake-Rice/fpga_shift_counter.git,2020-10-08 15:38:42+00:00,Simple FPGA design that drives LEDs using external 74HC595 shift register,0,Jake-Rice/fpga_shift_counter,302387206,Verilog,fpga_shift_counter,3694,0,2020-10-21 14:05:15+00:00,[],https://api.github.com/licenses/mit
550,https://github.com/EN-FA/soc_m3.git,2020-11-10 13:43:06+00:00,repository description,0,EN-FA/soc_m3,311670859,Verilog,soc_m3,125323,0,2020-11-10 15:36:18+00:00,[],None
551,https://github.com/UfimtsevMatvey/ProjectSMP.git,2020-11-10 13:08:53+00:00,,0,UfimtsevMatvey/ProjectSMP,311661602,Verilog,ProjectSMP,3381,0,2021-12-05 01:35:36+00:00,[],None
552,https://github.com/kartikeysachdeva/ComputerOrg.git,2020-11-08 14:44:37+00:00,Coursework (2nd year) using mainly Verilog/Assembly ,0,kartikeysachdeva/ComputerOrg,311083988,Verilog,ComputerOrg,60715,0,2021-03-30 02:43:52+00:00,[],None
553,https://github.com/sermoragon/ALU_verilog.git,2020-11-09 12:48:41+00:00,,0,sermoragon/ALU_verilog,311336555,Verilog,ALU_verilog,5,0,2020-11-09 12:49:37+00:00,[],None
554,https://github.com/quatrolavita/drift_score_device.git,2020-10-07 16:00:53+00:00,,0,quatrolavita/drift_score_device,302088229,Verilog,drift_score_device,5,0,2020-10-07 16:01:49+00:00,[],None
555,https://github.com/Gioynwa/MIPSimplementation.git,2020-10-08 12:58:11+00:00,Pipeline Micro-Architecture Implementation of a MIPS processing System,0,Gioynwa/MIPSimplementation,302340651,Verilog,MIPSimplementation,116,0,2020-10-08 13:00:30+00:00,[],None
556,https://github.com/mayank-kabra2001/Branch-prediction.git,2020-10-08 17:19:57+00:00,,0,mayank-kabra2001/Branch-prediction,302412575,Verilog,Branch-prediction,2,0,2020-10-08 17:21:10+00:00,[],None
557,https://github.com/dimitris-christodoulou57/UART-IMPLEMENTATION.git,2020-10-14 22:50:43+00:00,,0,dimitris-christodoulou57/UART-IMPLEMENTATION,304153734,Verilog,UART-IMPLEMENTATION,17,0,2020-10-14 22:51:31+00:00,[],None
558,https://github.com/seraph2018/adi_hdl.git,2020-10-15 04:00:06+00:00,,1,seraph2018/adi_hdl,304205222,Verilog,adi_hdl,11625,0,2020-10-15 04:05:29+00:00,[],
559,https://github.com/est19264/Proyecto1.git,2020-10-18 05:50:18+00:00,Proyecto FSM Diego Estrada 19264,0,est19264/Proyecto1,305032378,Verilog,Proyecto1,50,0,2020-10-18 06:03:02+00:00,[],None
560,https://github.com/klosvo/369-lab.git,2020-10-16 23:37:49+00:00,,0,klosvo/369-lab,304760375,Verilog,369-lab,195,0,2022-01-04 02:38:32+00:00,[],None
561,https://github.com/sebaspalacino/Proyecto2Digitales2.git,2020-10-26 21:30:10+00:00,Design for the transaction layer of a PCIe,1,sebaspalacino/Proyecto2Digitales2,307509243,Verilog,Proyecto2Digitales2,2632,0,2020-11-25 19:47:23+00:00,[],None
562,https://github.com/sathvikswaminathan/5-stage-Pipelined-Processor-RISC-V.git,2020-10-23 15:15:36+00:00,5 stage Pipelined Processor based on the RISC-V ISA implemented using TL-Verilog,0,sathvikswaminathan/5-stage-Pipelined-Processor-RISC-V,306672766,Verilog,5-stage-Pipelined-Processor-RISC-V,139,0,2020-10-28 07:31:18+00:00,[],None
563,https://github.com/EstephanZ246/Laboratorio8.git,2020-10-24 23:29:16+00:00,Laboratorio8,0,EstephanZ246/Laboratorio8,306989765,Verilog,Laboratorio8,125,0,2020-10-25 05:19:03+00:00,[],None
564,https://github.com/prithivi-maruthachalam/MicroController_MkI.git,2020-10-19 13:55:34+00:00,A microcontroller made from scratch,0,prithivi-maruthachalam/MicroController_MkI,305401383,Verilog,MicroController_MkI,36,0,2021-05-14 14:18:45+00:00,[],None
565,https://github.com/SSD9573/codeLockNew.git,2020-10-20 11:26:23+00:00,,0,SSD9573/codeLockNew,305685445,Verilog,codeLockNew,8,0,2020-10-20 12:16:47+00:00,[],None
566,https://github.com/MikeAnj/LiveHD_clone.git,2020-10-20 20:37:58+00:00,,0,MikeAnj/LiveHD_clone,305827826,Verilog,LiveHD_clone,61239,0,2022-01-30 03:06:24+00:00,[],
567,https://github.com/admiretan/Verilog-HDL.git,2020-10-27 02:07:30+00:00,FPGA编程,0,admiretan/Verilog-HDL,307559558,Verilog,Verilog-HDL,5,0,2020-10-27 03:47:02+00:00,[],None
568,https://github.com/Ssadaf/Computer-Architecture-Lab.git,2020-10-27 07:19:51+00:00,,0,Ssadaf/Computer-Architecture-Lab,307617545,Verilog,Computer-Architecture-Lab,47,0,2020-12-17 19:26:32+00:00,[],None
569,https://github.com/Danni4real/Mu0-Hardware.git,2020-10-15 07:16:43+00:00,hardware schematic diagram implemented using quartus II,0,Danni4real/Mu0-Hardware,304241747,Verilog,Mu0-Hardware,60,0,2020-10-15 07:31:48+00:00,[],None
570,https://github.com/ANWESH009/Tiburon_Task2.git,2020-10-15 10:41:27+00:00,,0,ANWESH009/Tiburon_Task2,304293473,Verilog,Tiburon_Task2,54,0,2020-10-15 13:57:57+00:00,[],None
571,https://github.com/michaelmoy/Au_Io_UART_sha256sum.git,2020-10-20 02:21:21+00:00,Alchitry Labs Au FPGA with an Io Board computing the SHA-256 sum of data provided by a UART,0,michaelmoy/Au_Io_UART_sha256sum,305566619,Verilog,Au_Io_UART_sha256sum,1341,0,2020-10-29 18:10:15+00:00,[],None
572,https://github.com/cac19148/Electronica_Digital_1-Lab8.git,2020-10-25 04:49:26+00:00,,0,cac19148/Electronica_Digital_1-Lab8,307026377,Verilog,Electronica_Digital_1-Lab8,86,0,2020-10-25 04:49:37+00:00,[],None
573,https://github.com/CuteVoice/firstexp.git,2020-10-20 15:39:45+00:00,,0,CuteVoice/firstexp,305755590,Verilog,firstexp,2322,0,2021-03-23 07:27:54+00:00,[],None
574,https://github.com/Alvir-Islam/Pipelined-8-bit-RISC-Processor.git,2020-10-20 15:42:12+00:00,This is an RTL  project on 8 Bit RISC Processor Design using Verilog HDL on FPGA. ,0,Alvir-Islam/Pipelined-8-bit-RISC-Processor,305756309,Verilog,Pipelined-8-bit-RISC-Processor,828,0,2020-10-31 20:39:44+00:00,[],None
575,https://github.com/scsole/tang-nano-exploration.git,2020-10-13 04:21:12+00:00,Exploring the Sipeed Tang Nano FPGA Board,0,scsole/tang-nano-exploration,303586607,Verilog,tang-nano-exploration,13,0,2020-11-14 00:39:35+00:00,[],None
576,https://github.com/ValeryAndreevichPushkarev/PositionalEncoding.git,2020-10-30 06:00:45+00:00,"Python script to generate verilog modules, logical scheme and description of positional encoding",0,ValeryAndreevichPushkarev/PositionalEncoding,308539148,Verilog,PositionalEncoding,288,0,2021-11-09 08:04:25+00:00,[],None
577,https://github.com/M-zzh/PJ_GCD.git,2020-10-30 13:05:13+00:00,The 1st project of DSP_VLSI lesson.,0,M-zzh/PJ_GCD,308632751,Verilog,PJ_GCD,29903,0,2020-11-03 04:36:19+00:00,[],None
578,https://github.com/anhpct/7segment_zybo.git,2020-10-30 01:00:43+00:00,,0,anhpct/7segment_zybo,308488384,Verilog,7segment_zybo,4,0,2020-10-30 01:22:09+00:00,[],None
579,https://github.com/berrkgulerr/Flip-flop-and-Multi-Agent-Systems.git,2020-10-29 18:47:23+00:00,,0,berrkgulerr/Flip-flop-and-Multi-Agent-Systems,308420340,Verilog,Flip-flop-and-Multi-Agent-Systems,286,0,2020-10-29 18:47:44+00:00,[],None
580,https://github.com/Gendronja/EE354_Simple_Calculator.git,2020-10-29 01:03:46+00:00,,0,Gendronja/EE354_Simple_Calculator,308180458,Verilog,EE354_Simple_Calculator,141,0,2020-11-07 08:16:18+00:00,[],None
581,https://github.com/Jasoji/virtual-ds2431.git,2020-10-29 01:37:26+00:00,Simulate a ds2431 by fpga,0,Jasoji/virtual-ds2431,308186274,Verilog,virtual-ds2431,36490,0,2022-11-21 06:53:13+00:00,[],None
582,https://github.com/HaomeiLiu/Space-Monsters-Verilog.git,2020-10-29 13:27:05+00:00,,1,HaomeiLiu/Space-Monsters-Verilog,308336777,Verilog,Space-Monsters-Verilog,318,0,2020-11-13 02:34:38+00:00,[],None
583,https://github.com/gar19421/Lab-09.git,2020-10-31 17:12:31+00:00,,0,gar19421/Lab-09,308932855,Verilog,Lab-09,1324,0,2020-10-31 17:15:10+00:00,[],None
584,https://github.com/mun19176/LAb-9.git,2020-10-31 16:27:07+00:00,,0,mun19176/LAb-9,308923721,Verilog,LAb-9,506,0,2020-10-31 16:27:21+00:00,[],None
585,https://github.com/ceyewan/Computer-organization-and-design.git,2020-11-01 10:51:32+00:00,,0,ceyewan/Computer-organization-and-design,309074793,Verilog,Computer-organization-and-design,54209,0,2022-04-13 12:50:53+00:00,[],None
586,https://github.com/aryangarg1999/Traffic-light-controller.git,2020-11-09 05:16:44+00:00,"How to control a 4-way traffic using a Red, Yellow, & Green light, Which includes the delay circuit and allows only one route to continue at a time.",0,aryangarg1999/Traffic-light-controller,311231255,Verilog,Traffic-light-controller,1,0,2020-11-09 05:18:59+00:00,[],None
587,https://github.com/JuanDiegoVillafuertePazos/LLLaBv.git,2020-11-09 03:50:42+00:00,,0,JuanDiegoVillafuertePazos/LLLaBv,311217387,Verilog,LLLaBv,60,0,2020-11-09 03:52:54+00:00,[],None
588,https://github.com/adityatulsyan/Verilog-HDL.git,2020-11-06 18:43:54+00:00,Learning Verilog Hardware Description Language used by hardware designers in industry and academia. It one of the two major Hardware Description Language (HDL).,0,adityatulsyan/Verilog-HDL,310679052,Verilog,Verilog-HDL,2221,0,2020-11-07 20:59:47+00:00,[],None
589,https://github.com/Alvir-Islam/FSM-Counter-Hardware-Model.git,2020-11-08 15:37:14+00:00,It is a RTL Project using Xilinx Vivado Software based on Verilog HDL . It is can be downloaded in a Xilinx FPGA.  The operation of the Finite State Machine is explained in the video link below.    ,0,Alvir-Islam/FSM-Counter-Hardware-Model,311094882,Verilog,FSM-Counter-Hardware-Model,4,0,2020-11-08 16:15:02+00:00,[],None
590,https://github.com/sumukhbhat2701/barrel-shifter-16bits-DDCO.git,2020-11-04 14:33:17+00:00,3rd sem DDCO project which simulates a 16 bit barrel shifter(both left and right) using iverilog,1,sumukhbhat2701/barrel-shifter-16bits-DDCO,310027875,Verilog,barrel-shifter-16bits-DDCO,13,0,2023-01-26 07:05:19+00:00,[],None
591,https://github.com/Nelson-da-Silva/ISAC-Labs-Team3.git,2020-11-09 15:07:01+00:00,,0,Nelson-da-Silva/ISAC-Labs-Team3,311375711,Verilog,ISAC-Labs-Team3,18,0,2020-11-12 22:04:23+00:00,[],None
592,https://github.com/kendimce/ov7670.git,2020-11-10 23:01:40+00:00,Verilog code for outputting ov7670 camera output to VGA,0,kendimce/ov7670,311805466,Verilog,ov7670,3,0,2020-11-10 23:02:52+00:00,[],None
593,https://github.com/Dibya-Dipanjan/TIBURON_TASK_4.git,2020-11-11 17:24:44+00:00,,0,Dibya-Dipanjan/TIBURON_TASK_4,312040914,Verilog,TIBURON_TASK_4,115,0,2020-11-11 18:07:27+00:00,[],None
594,https://github.com/defermelowie/rv32i-course-project.git,2020-10-25 09:58:02+00:00,A simple RV32I core,0,defermelowie/rv32i-course-project,307069047,Verilog,rv32i-course-project,1694,0,2024-03-14 10:30:41+00:00,"['rv32i', 'verilog-hdl', 'computer-architecture']",https://api.github.com/licenses/mit
595,https://github.com/xinlnix/iverilog-test-case.git,2020-10-07 15:38:07+00:00,,0,xinlnix/iverilog-test-case,302082223,Verilog,iverilog-test-case,1394,0,2020-12-01 16:09:31+00:00,[],None
596,https://github.com/Yesha19/Dimensionality-Reduction-using-Linear-Discriminant-Analysis.git,2020-10-15 19:06:20+00:00,,0,Yesha19/Dimensionality-Reduction-using-Linear-Discriminant-Analysis,304423682,Verilog,Dimensionality-Reduction-using-Linear-Discriminant-Analysis,417,0,2020-10-15 19:09:01+00:00,[],None
597,https://github.com/18520597-DiemNgoc/RAM1K.git,2020-10-10 03:34:58+00:00,Design RAM 1K by structural modelling in verilog,0,18520597-DiemNgoc/RAM1K,302807472,Verilog,RAM1K,45,0,2021-01-09 15:55:41+00:00,['ram1k'],None
598,https://github.com/Cyril-Jean/trenz-smf2000-generic.git,2020-10-11 19:18:35+00:00,,0,Cyril-Jean/trenz-smf2000-generic,303195048,Verilog,trenz-smf2000-generic,30,0,2020-10-25 21:02:24+00:00,[],None
599,https://github.com/kanishkjeet911/i2c.git,2020-10-12 10:55:19+00:00,,0,kanishkjeet911/i2c,303362448,Verilog,i2c,3,0,2020-10-12 10:56:42+00:00,[],None
600,https://github.com/austinjonathan1/4-DigitProgrammableSafe.git,2020-10-14 16:17:37+00:00,https://youtu.be/-8CslcK2rLw,0,austinjonathan1/4-DigitProgrammableSafe,304070383,Verilog,4-DigitProgrammableSafe,1314,0,2020-10-14 16:43:32+00:00,[],None
601,https://github.com/BD00ley/FPGA-Game.git,2020-10-17 10:15:41+00:00,Hobby project attempt at creating some kind of playable game on an fpga,0,BD00ley/FPGA-Game,304850408,Verilog,FPGA-Game,338,0,2022-03-16 17:53:49+00:00,[],None
602,https://github.com/vikas7268/Question.git,2020-10-19 06:38:09+00:00,,0,vikas7268/Question,305286390,Verilog,Question,3,0,2020-10-19 06:41:02+00:00,[],None
603,https://github.com/FPGA-team4/HarvardMachine.git,2020-10-09 01:40:38+00:00,,4,FPGA-team4/HarvardMachine,302504135,Verilog,HarvardMachine,472,0,2021-01-18 03:12:27+00:00,[],https://api.github.com/licenses/mit
604,https://github.com/ISA-IST/ISA-LAB1_group07.git,2020-10-09 07:36:19+00:00,,0,ISA-IST/ISA-LAB1_group07,302567998,Verilog,ISA-LAB1_group07,51519,0,2020-11-18 14:33:01+00:00,[],None
605,https://github.com/APChehadi/ECEN-3002-FPGA-VLSI-Design.git,2020-10-08 17:24:52+00:00,,0,APChehadi/ECEN-3002-FPGA-VLSI-Design,302413716,Verilog,ECEN-3002-FPGA-VLSI-Design,48133,0,2021-09-20 22:55:18+00:00,[],None
606,https://github.com/tenorio74/Basys3_Multiplier_DFF.git,2020-10-08 21:49:02+00:00,,0,tenorio74/Basys3_Multiplier_DFF,302469415,Verilog,Basys3_Multiplier_DFF,9,0,2020-10-08 22:18:11+00:00,[],None
607,https://github.com/vinevg1996/tetris.git,2020-10-20 21:54:00+00:00,,1,vinevg1996/tetris,305842304,Verilog,tetris,66,0,2020-12-19 11:50:05+00:00,[],None
608,https://github.com/DiogoBranda/sequential_divider_for_32-bit.git,2020-10-21 15:38:51+00:00,,0,DiogoBranda/sequential_divider_for_32-bit,306071405,Verilog,sequential_divider_for_32-bit,144,0,2020-10-29 14:50:24+00:00,[],None
609,https://github.com/kamranmusayev/verysimplecpu.git,2020-10-21 21:30:16+00:00,Verilog Project,1,kamranmusayev/verysimplecpu,306152431,Verilog,verysimplecpu,11,0,2020-10-21 21:38:16+00:00,[],None
610,https://github.com/solvex123/RISC_16-bit.git,2020-10-20 18:31:30+00:00,,0,solvex123/RISC_16-bit,305799780,Verilog,RISC_16-bit,8,0,2020-10-24 04:08:04+00:00,[],None
611,https://github.com/gonu0202/Encryption_decryption.git,2020-10-21 06:18:16+00:00,,0,gonu0202/Encryption_decryption,305926828,Verilog,Encryption_decryption,3,0,2020-10-21 06:19:06+00:00,[],None
612,https://github.com/lam19267/LAB10_LAM_19267.git,2020-11-08 04:08:30+00:00,,0,lam19267/LAB10_LAM_19267,310982670,Verilog,LAB10_LAM_19267,58,0,2020-11-08 04:08:43+00:00,[],None
613,https://github.com/codersahab/verilog.practice.git,2020-11-08 10:55:48+00:00,Verilog,0,codersahab/verilog.practice,311041604,Verilog,verilog.practice,6,0,2020-11-08 10:57:22+00:00,[],https://api.github.com/licenses/apache-2.0
614,https://github.com/eecmyang/Verilog.git,2020-10-20 08:30:14+00:00,"In this repository, Contains various digital circuits designs in Verilog.",0,eecmyang/Verilog,305641038,Verilog,Verilog,23,0,2020-10-21 10:35:25+00:00,[],None
615,https://github.com/jahaziel2903/Verilog-ALU.git,2020-10-19 04:12:17+00:00,Verilog ALU code,0,jahaziel2903/Verilog-ALU,305260040,Verilog,Verilog-ALU,1,0,2020-10-19 04:12:45+00:00,[],None
616,https://github.com/MuhammadRiazAli/Digital--System--Design-Riaz-.git,2020-11-02 09:49:38+00:00,,1,MuhammadRiazAli/Digital--System--Design-Riaz-,309325604,Verilog,Digital--System--Design-Riaz-,1937,0,2021-06-27 17:41:36+00:00,[],https://api.github.com/licenses/mit
617,https://github.com/tropssap/week10Lab.git,2020-11-05 14:21:28+00:00,,0,tropssap/week10Lab,310322102,Verilog,week10Lab,4551,0,2020-11-05 14:21:55+00:00,[],None
618,https://github.com/Asem-Abdelhady/Week10.git,2020-11-05 14:24:37+00:00,,0,Asem-Abdelhady/Week10,310322974,Verilog,Week10,7852,0,2020-11-05 14:30:22+00:00,[],None
619,https://github.com/shuyijia/istd50002CompStruct1D.git,2020-11-05 16:03:36+00:00,50.002 Computation Structures 1D Project,0,shuyijia/istd50002CompStruct1D,310350503,Verilog,istd50002CompStruct1D,8523,0,2021-01-14 02:14:37+00:00,[],None
620,https://github.com/daniellelshen/cmpe140team.git,2020-11-02 03:14:09+00:00,,0,daniellelshen/cmpe140team,309245149,Verilog,cmpe140team,143,0,2020-11-06 19:32:02+00:00,[],None
621,https://github.com/dongyuw/rtl_ahb_biu.git,2020-11-02 20:21:14+00:00,Verilog rtl for AMBA AHB Bus Interface Unit (biu),0,dongyuw/rtl_ahb_biu,309485567,Verilog,rtl_ahb_biu,1,0,2020-11-03 00:33:23+00:00,[],None
622,https://github.com/DorreenRostami/SBU-logic-circuit-lab.git,2020-11-04 17:06:22+00:00,,0,DorreenRostami/SBU-logic-circuit-lab,310066621,Verilog,SBU-logic-circuit-lab,5635,0,2022-09-20 14:08:09+00:00,[],None
623,https://github.com/banjo1010/Eight-Bit-Calculator.git,2020-10-25 09:26:21+00:00,,0,banjo1010/Eight-Bit-Calculator,307064036,Verilog,Eight-Bit-Calculator,9,0,2020-10-25 10:05:37+00:00,[],None
624,https://github.com/staniond/MIPS32_processor.git,2020-10-25 19:50:29+00:00,Verilog implementation of a simple processor using a subset of MIPS32 instruction set,0,staniond/MIPS32_processor,307179798,Verilog,MIPS32_processor,17,0,2020-11-25 23:13:07+00:00,[],None
625,https://github.com/Jason-Du/Chiu_HW1.git,2020-10-24 18:24:49+00:00,,0,Jason-Du/Chiu_HW1,306945847,Verilog,Chiu_HW1,6094,0,2020-10-24 18:26:07+00:00,[],None
626,https://github.com/IEEE-NITK/KSS_verilog.git,2020-10-31 18:40:17+00:00,An introductory session on verilog,0,IEEE-NITK/KSS_verilog,308949389,Verilog,KSS_verilog,693,0,2023-03-14 08:25:42+00:00,[],None
627,https://github.com/sgdelia/EC311_Lab3.git,2020-11-01 15:40:58+00:00,"team will start by modifying our input to take button presses, which will then be counted by a counter module. The counter module will have a four bit output, displayed on the 7 segment display. The decoder will be modified to add a ""counter"" mode, which will start taking button input, displaying it on the 7 segment display, and will display the ""counter"" mode value in hex when that option is chosen. The VGA display will take the 4-bit output of the decoder and display it on the screen in binary, where a red square will represent a 0 bit, and a green square will represent a 1 bit. ",0,sgdelia/EC311_Lab3,309128536,Verilog,EC311_Lab3,24,0,2020-11-04 23:23:47+00:00,[],None
628,https://github.com/celimo/ProyectoMicroprocesador.git,2020-11-01 21:52:32+00:00,,1,celimo/ProyectoMicroprocesador,309195617,Verilog,ProyectoMicroprocesador,187,0,2021-01-23 00:47:53+00:00,[],None
629,https://github.com/breadyzhang/ECE385.git,2020-11-11 19:07:18+00:00,,0,breadyzhang/ECE385,312064744,Verilog,ECE385,93803,0,2023-02-23 22:36:54+00:00,[],None
630,https://github.com/dydpradeep/vivado.git,2020-11-11 05:54:20+00:00,,0,dydpradeep/vivado,311876123,Verilog,vivado,5,0,2020-11-11 05:55:27+00:00,[],None
631,https://github.com/RBZ-99/VERILOG.git,2020-11-08 03:41:28+00:00,Lab component of course Computer Architecture at BITS Pilani,0,RBZ-99/VERILOG,310979381,Verilog,VERILOG,376,0,2023-12-28 03:45:41+00:00,[],None
632,https://github.com/Albom/CPLD_Experiments.git,2020-10-13 16:34:50+00:00,Some experiments to not forget some features,0,Albom/CPLD_Experiments,303765947,Verilog,CPLD_Experiments,3,0,2020-10-14 17:18:24+00:00,[],None
633,https://github.com/vulkanbets/Fixed_Point_FIR_Filter.git,2020-10-15 05:18:00+00:00,,0,vulkanbets/Fixed_Point_FIR_Filter,304217853,Verilog,Fixed_Point_FIR_Filter,7,0,2020-10-20 21:54:55+00:00,[],None
634,https://github.com/nthuTitan/SensorHouse.git,2020-10-07 15:45:55+00:00,,0,nthuTitan/SensorHouse,302084288,Verilog,SensorHouse,9,0,2020-10-07 15:51:15+00:00,[],None
635,https://github.com/ruochen627/EE658_DFT.git,2020-10-07 21:58:15+00:00,,0,ruochen627/EE658_DFT,302169940,Verilog,EE658_DFT,189,0,2020-10-07 22:03:02+00:00,[],None
636,https://github.com/Calerbucci/LogicDesignLab04-BCD.git,2020-10-13 18:49:57+00:00,,0,Calerbucci/LogicDesignLab04-BCD,303799572,Verilog,LogicDesignLab04-BCD,823,0,2020-10-28 14:27:43+00:00,[],None
637,https://github.com/sofia-ramos-rangel/Projects.git,2020-10-13 20:07:49+00:00,,0,sofia-ramos-rangel/Projects,303816864,Verilog,Projects,19,0,2020-10-13 20:09:54+00:00,[],None
638,https://github.com/yoshiki9636/uart_loop.git,2020-10-11 09:26:36+00:00,UART loopback demo for Tang Premier,0,yoshiki9636/uart_loop,303084849,Verilog,uart_loop,7,0,2021-05-03 12:52:21+00:00,[],None
639,https://github.com/dYu0y/1072DigitalSystemsLab-1A2B.git,2020-10-14 14:51:06+00:00,,0,dYu0y/1072DigitalSystemsLab-1A2B,304047222,Verilog,1072DigitalSystemsLab-1A2B,3663,0,2020-10-14 14:57:33+00:00,[],None
640,https://github.com/wdennen/image-convolution.git,2020-10-16 15:16:48+00:00,Image convolution written in Verilog,0,wdennen/image-convolution,304663846,Verilog,image-convolution,42,0,2020-10-16 15:21:05+00:00,[],None
641,https://github.com/arctic0630/DDA.git,2020-11-04 01:04:29+00:00,,2,arctic0630/DDA,309846198,Verilog,DDA,16,0,2020-11-18 14:16:49+00:00,[],None
642,https://github.com/ippond/uart_interface.git,2020-10-24 08:18:58+00:00,,0,ippond/uart_interface,306837648,Verilog,uart_interface,2,0,2020-10-24 08:21:39+00:00,[],None
643,https://github.com/tankaye09/500021D.git,2020-11-02 08:01:59+00:00,,0,tankaye09/500021D,309297611,Verilog,500021D,9517,0,2020-12-02 14:55:34+00:00,[],None
644,https://github.com/kendimce/vga_controller.git,2020-11-10 23:07:14+00:00,Verilog code for VGA output,0,kendimce/vga_controller,311806357,Verilog,vga_controller,1,0,2020-11-10 23:08:06+00:00,[],None
645,https://github.com/ICOM4215-Amy-Barbara-Darielis/project.git,2020-11-10 18:16:03+00:00,,0,ICOM4215-Amy-Barbara-Darielis/project,311746718,Verilog,project,3284,0,2021-01-14 19:18:52+00:00,[],None
646,https://github.com/ANWESH009/TIBURON_TASK4.git,2020-11-11 18:30:33+00:00,,0,ANWESH009/TIBURON_TASK4,312056047,Verilog,TIBURON_TASK4,1,0,2020-11-11 18:32:30+00:00,[],None
647,https://github.com/Jason-Du/Chiu_HW2.git,2020-11-05 16:21:20+00:00,,0,Jason-Du/Chiu_HW2,310355179,Verilog,Chiu_HW2,13171,0,2020-11-19 13:21:41+00:00,[],None
648,https://github.com/Tushu19/light-controller.git,2020-11-05 09:27:01+00:00,verilog project 5th sem,0,Tushu19/light-controller,310249000,Verilog,light-controller,4,0,2020-11-05 12:17:07+00:00,[],None
649,https://github.com/battlin6/RISC-V-CPU.git,2020-11-09 17:54:13+00:00,Computer System Project,0,battlin6/RISC-V-CPU,311420915,Verilog,RISC-V-CPU,501,0,2021-02-11 15:43:33+00:00,[],None
650,https://github.com/jskwon313/pacman.git,2020-11-03 19:42:46+00:00,This project contains code for the game Pac-Man written to be put on a FPGA chip,0,jskwon313/pacman,309790046,Verilog,pacman,529,0,2020-11-03 20:16:40+00:00,[],None
651,https://github.com/fue19389/LAB10.git,2020-11-08 05:50:11+00:00,,0,fue19389/LAB10,310995278,Verilog,LAB10,637,0,2020-11-08 05:54:44+00:00,[],None
652,https://github.com/xyh-cosmo/verilog_examples.git,2020-11-09 02:01:11+00:00,,0,xyh-cosmo/verilog_examples,311197664,Verilog,verilog_examples,41,0,2021-01-03 16:23:30+00:00,[],None
653,https://github.com/SoteriaAnonymous/Soteria.git,2020-11-06 05:38:32+00:00,,0,SoteriaAnonymous/Soteria,310502450,Verilog,Soteria,564,0,2020-11-06 08:54:41+00:00,[],None
654,https://github.com/quim0/paproc.git,2020-11-01 10:49:51+00:00,?-stages risc-v like processor,0,quim0/paproc,309074483,Verilog,paproc,380,0,2021-06-29 14:54:47+00:00,[],None
655,https://github.com/est19264/Lab09.git,2020-10-31 08:05:33+00:00,Laboratorio 09 de electrónica digital 1. Diego Esrada 19264,0,est19264/Lab09,308833806,Verilog,Lab09,130,0,2020-10-31 08:17:23+00:00,[],None
656,https://github.com/henrykroeger/snake_game.git,2020-11-02 23:04:40+00:00,Remake of Snake for the Nexys 4 FPGA,0,henrykroeger/snake_game,309516429,Verilog,snake_game,75,0,2020-12-03 03:27:17+00:00,[],None
657,https://github.com/Heidari-Nejad/Computer-Architecture-Lab-DrLaali.git,2020-10-27 08:15:56+00:00,,0,Heidari-Nejad/Computer-Architecture-Lab-DrLaali,307630118,Verilog,Computer-Architecture-Lab-DrLaali,290,0,2021-01-12 10:11:12+00:00,[],https://api.github.com/licenses/mit
658,https://github.com/kevinclb/R-Type-Datapath-w-ALU.git,2020-10-21 22:10:12+00:00,An implementation of an R-Type datapath written in MIPS architecture,0,kevinclb/R-Type-Datapath-w-ALU,306159424,Verilog,R-Type-Datapath-w-ALU,19,0,2020-10-21 22:16:50+00:00,[],None
659,https://github.com/NarinM/Test-for-digital-design-lab.git,2020-10-22 14:57:06+00:00,,0,NarinM/Test-for-digital-design-lab,306371938,Verilog,Test-for-digital-design-lab,210,0,2020-12-21 13:30:56+00:00,[],None
660,https://github.com/JimKnowler/tinyfpga-verilog-exercises.git,2020-10-22 16:15:11+00:00,Learning Verilog programming with TinyFPGA-Bx,1,JimKnowler/tinyfpga-verilog-exercises,306393455,Verilog,tinyfpga-verilog-exercises,35703,0,2020-10-26 17:31:11+00:00,[],None
661,https://github.com/joaovaladares/Projeto-SistemasDigitais.git,2020-10-29 14:43:46+00:00,,0,joaovaladares/Projeto-SistemasDigitais,308357969,Verilog,Projeto-SistemasDigitais,453,0,2020-10-29 14:51:50+00:00,[],None
662,https://github.com/lexyaa/week6.git,2020-10-29 16:09:54+00:00,,0,lexyaa/week6,308381685,Verilog,week6,3,0,2020-10-30 12:31:02+00:00,[],None
663,https://github.com/naffins/50.002_alu_fpga.git,2020-10-28 07:34:26+00:00,"Like the MHP, but better and bigger :)",0,naffins/50.002_alu_fpga,307939280,Verilog,50.002_alu_fpga,8378,0,2020-11-05 20:10:32+00:00,[],None
664,https://github.com/IfyJacob/Circuits.git,2020-10-17 05:32:00+00:00,,0,IfyJacob/Circuits,304804917,Verilog,Circuits,9,0,2020-10-17 05:57:25+00:00,[],None
665,https://github.com/mboboc/smp.git,2020-10-22 22:28:27+00:00,Microprocessor Systems laboratories.,0,mboboc/smp,306472496,Verilog,smp,10108,0,2021-02-08 14:25:35+00:00,[],None
666,https://github.com/kashyapravichandran/multiprecision-neural-network.git,2020-10-29 07:35:24+00:00,Verilog code that implements a multi precision neural network ,0,kashyapravichandran/multiprecision-neural-network,308251403,Verilog,multiprecision-neural-network,1451,0,2020-11-04 09:12:52+00:00,[],None
667,https://github.com/SistemasEmbebidosUN-MaquinaDispensadora/FPGA.git,2020-10-28 16:37:40+00:00,,0,SistemasEmbebidosUN-MaquinaDispensadora/FPGA,308079271,Verilog,FPGA,4,0,2020-12-17 20:36:25+00:00,[],https://api.github.com/licenses/mit
668,https://github.com/mangesh2102000/Switching-Theory-Lab-CS226.git,2020-10-28 11:27:51+00:00,Assignments and their submissions for CS226 course at IIT Patna,1,mangesh2102000/Switching-Theory-Lab-CS226,307994676,Verilog,Switching-Theory-Lab-CS226,17832,0,2020-10-28 11:46:36+00:00,[],https://api.github.com/licenses/mit
669,https://github.com/POETSII/DE10Pro-soak-test.git,2020-10-28 14:34:27+00:00,Power hungry bitfile for the DE10-Pro,0,POETSII/DE10Pro-soak-test,308044094,Verilog,DE10Pro-soak-test,2684,0,2023-01-20 09:18:39+00:00,[],None
670,https://github.com/Vanegas19125/Lab-08---JV.git,2020-10-25 05:32:00+00:00,,0,Vanegas19125/Lab-08---JV,307031264,Verilog,Lab-08---JV,80,0,2020-10-25 05:33:43+00:00,[],None
671,https://github.com/Tseing/FPGA_ti.git,2020-10-10 01:52:21+00:00,,0,Tseing/FPGA_ti,302792189,Verilog,FPGA_ti,138466,0,2021-01-16 08:20:45+00:00,[],None
672,https://github.com/vpoudel/Microprocessor-Vivado.git,2020-10-10 15:47:34+00:00,,0,vpoudel/Microprocessor-Vivado,302935532,Verilog,Microprocessor-Vivado,45,0,2020-10-10 16:02:13+00:00,[],None
673,https://github.com/PatShark/verilog_drill.git,2020-10-17 16:54:35+00:00,,0,PatShark/verilog_drill,304925887,Verilog,verilog_drill,1,0,2020-10-17 17:04:16+00:00,[],None
674,https://github.com/alirezaasm1999/Computer-Architecture.git,2020-10-20 08:11:17+00:00,took 4 16 bit adders and combined them to make a 64 bit full adder,0,alirezaasm1999/Computer-Architecture,305636142,Verilog,Computer-Architecture,1457,0,2020-12-28 21:18:04+00:00,[],None
675,https://github.com/amitb9296/Fibonacci-Series.git,2020-10-21 09:26:54+00:00,,0,amitb9296/Fibonacci-Series,305973174,Verilog,Fibonacci-Series,110,0,2020-12-07 18:38:40+00:00,[],None
676,https://github.com/BITminicc/BIT_CPU.git,2020-10-16 09:32:33+00:00,,0,BITminicc/BIT_CPU,304581521,Verilog,BIT_CPU,618,0,2020-10-18 03:08:41+00:00,[],None
677,https://github.com/PENGUINLIONG/LigharS.git,2020-10-13 00:49:02+00:00,,1,PENGUINLIONG/LigharS,303548718,Verilog,LigharS,1721,0,2021-03-14 05:52:10+00:00,[],https://api.github.com/licenses/mit
678,https://github.com/hao310rui140326/my_script.git,2020-10-13 06:46:27+00:00,my_script,0,hao310rui140326/my_script,303612880,Verilog,my_script,6487,0,2020-10-13 06:59:13+00:00,[],None
679,https://github.com/shyang5850179/Gobang.git,2020-10-19 15:33:22+00:00,,0,shyang5850179/Gobang,305431090,Verilog,Gobang,16219,0,2020-10-26 16:15:38+00:00,[],None
680,https://github.com/ryochack/xilinx-fpga-programming-book.git,2020-10-13 13:20:58+00:00,,0,ryochack/xilinx-fpga-programming-book,303710304,Verilog,xilinx-fpga-programming-book,13,0,2020-10-18 14:34:48+00:00,[],None
681,https://github.com/leonardorh18/sistemas.git,2020-10-13 18:55:25+00:00,,0,leonardorh18/sistemas,303800808,Verilog,sistemas,10,0,2020-10-13 18:58:03+00:00,[],None
682,https://github.com/2Jelly2/Quadratic-Equation-Calculator.git,2020-10-14 16:34:41+00:00,,0,2Jelly2/Quadratic-Equation-Calculator,304074858,Verilog,Quadratic-Equation-Calculator,1,0,2020-10-14 16:34:52+00:00,[],None
683,https://github.com/iamNCJ/Pipeline-MIPS-CPU.git,2020-10-21 14:46:45+00:00,,0,iamNCJ/Pipeline-MIPS-CPU,306056931,Verilog,Pipeline-MIPS-CPU,131,0,2021-01-03 11:50:58+00:00,[],None
684,https://github.com/anhpct/common_testbench.git,2020-10-30 00:39:19+00:00,,0,anhpct/common_testbench,308484811,Verilog,common_testbench,909,0,2020-10-30 00:45:09+00:00,[],None
685,https://github.com/VonLagare/Verilog-Basics.git,2020-10-28 12:32:23+00:00,This repository contains my codes for basic verilog applications,0,VonLagare/Verilog-Basics,308010148,Verilog,Verilog-Basics,8,0,2020-10-28 12:51:51+00:00,[],None
686,https://github.com/ryanr08/CS-M152A.git,2020-10-24 23:37:06+00:00,,0,ryanr08/CS-M152A,306990609,Verilog,CS-M152A,3446,0,2020-12-13 22:08:32+00:00,[],None
687,https://github.com/jasonhojh1122/2020-Computer-Architecture.git,2020-10-29 01:46:01+00:00,,0,jasonhojh1122/2020-Computer-Architecture,308187894,Verilog,2020-Computer-Architecture,3231,0,2020-11-22 05:10:54+00:00,[],None
688,https://github.com/aurkmez/VHDLProjects.git,2020-10-29 15:43:26+00:00,,0,aurkmez/VHDLProjects,308374647,Verilog,VHDLProjects,102,0,2020-10-29 15:44:02+00:00,[],None
689,https://github.com/gnamiro/CALAB.git,2020-10-29 16:29:40+00:00,Computer Architecture Lab cas,0,gnamiro/CALAB,308387136,Verilog,CALAB,51,0,2022-11-30 08:18:36+00:00,[],None
690,https://github.com/Jukocross/week8_Alu.git,2020-11-01 09:24:00+00:00,Assignment,0,Jukocross/week8_Alu,309052474,Verilog,week8_Alu,8749,0,2020-11-04 18:50:03+00:00,[],None
691,https://github.com/doctoryeo-code/verilog_practice.git,2020-10-26 18:53:35+00:00,,0,doctoryeo-code/verilog_practice,307474661,Verilog,verilog_practice,1,0,2020-10-26 18:54:30+00:00,[],None
692,https://github.com/baileycarothers/Project-Lab-1.git,2020-10-26 05:40:46+00:00,"Code used during Project Lab 1 for Texas Tech University, Fall 2020",0,baileycarothers/Project-Lab-1,307271954,Verilog,Project-Lab-1,19,0,2020-11-11 23:49:47+00:00,[],None
693,https://github.com/mon19379/DIGITAL-Montufar-19379.git,2020-10-24 03:34:35+00:00,,0,mon19379/DIGITAL-Montufar-19379,306798263,Verilog,DIGITAL-Montufar-19379,3578,0,2020-11-23 01:48:26+00:00,[],None
694,https://github.com/BirteaBogdan/RegistrulSerie.git,2020-10-26 16:22:19+00:00,ModelSIM implementation,0,BirteaBogdan/RegistrulSerie,307433970,Verilog,RegistrulSerie,33,0,2020-10-26 16:24:31+00:00,[],None
695,https://github.com/EliseoLux/Lab08.git,2020-10-25 03:51:21+00:00,,0,EliseoLux/Lab08,307019493,Verilog,Lab08,3,0,2020-10-25 05:57:52+00:00,[],None
696,https://github.com/recogni/jpeg_enc.git,2020-10-16 04:12:09+00:00,JPEG encoder from opencored converted to IPapprox,1,recogni/jpeg_enc,304516786,Verilog,jpeg_enc,191,0,2020-11-07 19:53:54+00:00,[],None
697,https://github.com/ray221183/ICD_Final.git,2020-10-11 15:11:16+00:00,IC Design Final (RNN Accelerator),0,ray221183/ICD_Final,303147949,Verilog,ICD_Final,4,0,2020-10-11 15:34:47+00:00,[],None
698,https://github.com/alexandreLamarre/Verilog-Space-Invaders.git,2020-10-15 19:11:30+00:00,A Space Invaders game coded from scratch in verilog using inputs on an Altera Board.,0,alexandreLamarre/Verilog-Space-Invaders,304424806,Verilog,Verilog-Space-Invaders,7,0,2020-10-15 19:13:28+00:00,[],https://api.github.com/licenses/mit
699,https://github.com/wjdwls0630/2020_2_Computer_Architecture.git,2020-10-09 08:52:53+00:00,2020_2_Computer_Architecture,0,wjdwls0630/2020_2_Computer_Architecture,302585924,Verilog,2020_2_Computer_Architecture,63150,0,2020-10-30 08:49:18+00:00,[],None
700,https://github.com/Scrawach/spi_master.git,2020-10-10 20:34:35+00:00,SPI (Serial Peripheral Interface) Master module used Verilog and SystemVerilog for verification cases.,0,Scrawach/spi_master,302985234,Verilog,spi_master,19,0,2020-10-23 06:55:43+00:00,[],None
701,https://github.com/3bdlslam/Floating-Point-Unit-pipelined-and-unpipelined.git,2020-11-07 17:39:33+00:00,,1,3bdlslam/Floating-Point-Unit-pipelined-and-unpipelined,310898896,Verilog,Floating-Point-Unit-pipelined-and-unpipelined,15,0,2020-11-07 18:07:34+00:00,[],None
702,https://github.com/JacobSmith1020/ECEN-350-All-Projects.git,2020-11-08 01:19:12+00:00,Verilog files used in electrical engineering lab,0,JacobSmith1020/ECEN-350-All-Projects,310962710,Verilog,ECEN-350-All-Projects,19,0,2020-11-08 01:19:55+00:00,[],None
703,https://github.com/DoodAbooD/modifiedMIPS.git,2020-11-05 19:38:27+00:00,,0,DoodAbooD/modifiedMIPS,310399734,Verilog,modifiedMIPS,6569,0,2021-01-10 03:37:58+00:00,[],None
704,https://github.com/Margareth-Vela/digital1_lab10.git,2020-11-05 17:09:17+00:00,,0,Margareth-Vela/digital1_lab10,310367037,Verilog,digital1_lab10,58,0,2020-11-08 05:14:51+00:00,[],None
705,https://github.com/ReyOkvianto/Lab-8---Data-Components-2.git,2020-11-10 00:06:47+00:00,,0,ReyOkvianto/Lab-8---Data-Components-2,311496928,Verilog,Lab-8---Data-Components-2,882,0,2020-11-10 00:07:57+00:00,[],None
706,https://github.com/freddyzhangy/ECE385.git,2020-11-11 19:20:18+00:00,,0,freddyzhangy/ECE385,312067715,Verilog,ECE385,93953,0,2020-11-11 19:27:02+00:00,[],None
707,https://github.com/Pyrosix/4341-Project.git,2020-11-10 23:40:54+00:00,,0,Pyrosix/4341-Project,311811830,Verilog,4341-Project,288,0,2021-10-25 23:53:16+00:00,[],None
708,https://github.com/ahmedabu98/flappyECE350.git,2020-11-05 00:39:14+00:00,Final Project for ECE 350,0,ahmedabu98/flappyECE350,310151169,Verilog,flappyECE350,34787,0,2020-11-16 06:45:28+00:00,[],None
709,https://github.com/PeterPangZichen/50.002_16BitALU.git,2020-11-05 14:22:51+00:00,,1,PeterPangZichen/50.002_16BitALU,310322484,Verilog,50.002_16BitALU,58,0,2022-03-22 18:25:52+00:00,[],None
710,https://github.com/Aisinus/week10.git,2020-11-05 14:51:09+00:00,,0,Aisinus/week10,310330564,Verilog,week10,7876,0,2020-11-05 16:22:51+00:00,[],None
711,https://github.com/ychuang0310/CVSD_HW3.git,2020-11-05 14:37:17+00:00,,0,ychuang0310/CVSD_HW3,310326666,Verilog,CVSD_HW3,2077,0,2021-10-20 16:24:22+00:00,[],None
712,https://github.com/ancardenas/ProyectoDigitalII.git,2020-11-05 01:29:00+00:00,,0,ancardenas/ProyectoDigitalII,310159172,Verilog,ProyectoDigitalII,16048,0,2020-11-06 18:40:39+00:00,[],None
713,https://github.com/Radislav123/HLIMDS_labs.git,2020-11-09 14:31:29+00:00,,0,Radislav123/HLIMDS_labs,311365597,Verilog,HLIMDS_labs,44557,0,2023-01-27 20:56:25+00:00,[],None
714,https://github.com/pu19249/Proyecto01_FSM_FabricaDeCalcetines.git,2020-10-12 03:47:42+00:00,Proyecto Digital 1 - Jonathan Pu c. 19249,0,pu19249/Proyecto01_FSM_FabricaDeCalcetines,303270702,Verilog,Proyecto01_FSM_FabricaDeCalcetines,8,0,2020-10-12 04:22:20+00:00,[],None
715,https://github.com/Ore19095/Proyecto1FSM.git,2020-10-09 00:56:22+00:00,programación en verilog,0,Ore19095/Proyecto1FSM,302496887,Verilog,Proyecto1FSM,147,0,2020-10-11 21:33:49+00:00,[],None
716,https://github.com/Margareth-Vela/Proyecto_1.git,2020-10-08 00:21:31+00:00,,0,Margareth-Vela/Proyecto_1,302192160,Verilog,Proyecto_1,41,0,2020-10-12 04:53:53+00:00,[],None
717,https://github.com/sids174/AES-256.git,2020-10-09 07:45:19+00:00,Implementation of AES-256 in Verilog,0,sids174/AES-256,302570033,Verilog,AES-256,2619,0,2020-10-09 07:54:39+00:00,[],None
718,https://github.com/itshazeseason/1Dtestadder.git,2020-10-10 18:06:45+00:00,,0,itshazeseason/1Dtestadder,302961713,Verilog,1Dtestadder,797,0,2020-10-10 18:26:23+00:00,[],None
719,https://github.com/Danielr-1998/Procesador-ARMV8.git,2020-10-14 22:13:40+00:00,Diseño del procesador Monociclo ARMV,0,Danielr-1998/Procesador-ARMV8,304147646,Verilog,Procesador-ARMV8,8,0,2020-10-14 22:26:08+00:00,[],None
720,https://github.com/18520597-DiemNgoc/Design-Register-File-With-Verilog.git,2020-10-15 06:45:18+00:00,Design register file by structural modelling in verilog,0,18520597-DiemNgoc/Design-Register-File-With-Verilog,304234441,Verilog,Design-Register-File-With-Verilog,22,0,2021-01-09 15:55:07+00:00,[],None
721,https://github.com/Ropi777/Assembler.git,2020-10-15 19:47:34+00:00,"32I risc-v assembler. Currently, only able to translate single file, without user specified names for registers.",0,Ropi777/Assembler,304432458,Verilog,Assembler,13,0,2021-09-23 10:03:30+00:00,[],None
722,https://github.com/rakesh631996/Coding.git,2020-10-07 17:20:14+00:00,,0,rakesh631996/Coding,302108995,Verilog,Coding,2,0,2020-10-07 17:51:45+00:00,[],None
723,https://github.com/ongkahyuan/com_struct.git,2020-10-08 03:56:18+00:00,for FPGA code and stuff,0,ongkahyuan/com_struct,302226447,Verilog,com_struct,39179,0,2020-11-06 06:08:15+00:00,[],https://api.github.com/licenses/mit
724,https://github.com/kavyareddy-2510/errorCorrectingCodes.git,2020-10-24 06:28:16+00:00,A verilog implementation of hamming code...,0,kavyareddy-2510/errorCorrectingCodes,306820753,Verilog,errorCorrectingCodes,2,0,2020-10-24 06:52:10+00:00,[],https://api.github.com/licenses/mit
725,https://github.com/r1ng0hacking/MIPS_CPU_PIPELINE.git,2020-10-23 10:34:03+00:00,,0,r1ng0hacking/MIPS_CPU_PIPELINE,306604288,Verilog,MIPS_CPU_PIPELINE,11,0,2020-10-23 10:34:38+00:00,[],None
726,https://github.com/WakkyFree/FpgaGameConsole.git,2020-10-21 17:12:19+00:00,make a game console by verilog on FPGA,0,WakkyFree/FpgaGameConsole,306095203,Verilog,FpgaGameConsole,35,0,2021-07-08 10:07:03+00:00,[],None
727,https://github.com/EricZhang615/ICDesign.git,2020-10-14 16:21:14+00:00,,0,EricZhang615/ICDesign,304071344,Verilog,ICDesign,1620,0,2020-10-15 12:18:59+00:00,[],None
728,https://github.com/shinsh9527/classic-digital-circuits-cllection.git,2020-10-22 02:30:33+00:00,some classic circuits as a reminder,0,shinsh9527/classic-digital-circuits-cllection,306201626,Verilog,classic-digital-circuits-cllection,140,0,2020-10-22 02:45:54+00:00,[],None
729,https://github.com/ajinkyajayawant/Spectrogram-Visualizer.git,2020-10-21 18:54:51+00:00,Verilog based Spectrogram visualizer on LED array,0,ajinkyajayawant/Spectrogram-Visualizer,306119571,Verilog,Spectrogram-Visualizer,786,0,2020-10-21 19:21:53+00:00,[],https://api.github.com/licenses/gpl-3.0
730,https://github.com/valerieotero/RISC-Pipelined-Microprocessor.git,2020-10-19 17:46:41+00:00,Computer Architecture and Organization class project (ICOM4215) - Fall 2020 ,0,valerieotero/RISC-Pipelined-Microprocessor,305467139,Verilog,RISC-Pipelined-Microprocessor,1430,0,2020-12-26 17:56:49+00:00,"['microprocessor', 'risc', 'arm', 'computer-architecture']",None
731,https://github.com/ReyOkvianto/Datapath-Components-Lab7-.git,2020-10-26 20:39:08+00:00,Sign Extender and ALU implementation,0,ReyOkvianto/Datapath-Components-Lab7-,307498461,Verilog,Datapath-Components-Lab7-,277,0,2020-10-26 20:39:50+00:00,[],None
732,https://github.com/zbwrm/game-of-life.git,2020-11-10 18:23:33+00:00,,0,zbwrm/game-of-life,311748596,Verilog,game-of-life,6001,0,2020-12-19 03:53:34+00:00,[],None
733,https://github.com/gadka12a/ESL.git,2020-11-02 14:28:05+00:00,Tutorials for ESL ,1,gadka12a/ESL,309394834,Verilog,ESL,4963,0,2020-11-05 16:43:09+00:00,[],None
734,https://github.com/antoniovilela/firmware-cyclone10-usb-seg-01.git,2020-11-02 14:20:01+00:00,,0,antoniovilela/firmware-cyclone10-usb-seg-01,309392508,Verilog,firmware-cyclone10-usb-seg-01,3626,0,2020-11-02 14:28:49+00:00,[],None
735,https://github.com/lazbaphilipp/MSnPLD.git,2020-10-28 13:27:53+00:00,"Репозиторий для лабораторной работы по МСиПЛИС, совместимой с iverilog и gtkwave ",0,lazbaphilipp/MSnPLD,308024913,Verilog,MSnPLD,30,0,2020-11-25 00:27:24+00:00,[],https://api.github.com/licenses/mit
736,https://github.com/taffarel55/verilog.git,2020-11-02 17:46:03+00:00,Documentação dos exemplos que fiz enquanto estudava a linguagem de descrição de hardware Verilog.,0,taffarel55/verilog,309449643,Verilog,verilog,36,0,2022-01-31 18:09:07+00:00,"['verilog', 'verilog-hdl', 'verilog-examples']",None
737,https://github.com/prasannakumartalari/SRC_projrect.git,2020-11-03 07:05:45+00:00,,0,prasannakumartalari/SRC_projrect,309602096,Verilog,SRC_projrect,358,0,2020-12-03 14:59:03+00:00,[],None
738,https://github.com/neginsoltanii/ComputerArchitectureLab.git,2020-11-09 18:27:18+00:00,,0,neginsoltanii/ComputerArchitectureLab,311429099,Verilog,ComputerArchitectureLab,1082,0,2020-12-29 12:22:54+00:00,[],None
739,https://github.com/pbbp0904/HELEN_RAD_FPGA.git,2020-10-31 23:06:25+00:00,Verilog code for the Radiation Detection Payload FPGA,0,pbbp0904/HELEN_RAD_FPGA,308987418,Verilog,HELEN_RAD_FPGA,560866,0,2021-08-20 17:31:59+00:00,[],https://api.github.com/licenses/gpl-3.0
740,https://github.com/li-jiang-yan/CS-1D-ALU.git,2020-10-30 07:40:04+00:00,ALU for Computation Structures 1D Project,0,li-jiang-yan/CS-1D-ALU,308558238,Verilog,CS-1D-ALU,990,0,2021-05-19 13:45:00+00:00,[],None
741,https://github.com/1rre/MU0CPU.git,2020-10-16 22:04:28+00:00,A working MU0 Assembly CPU created in Quartus using Verilog blocks,0,1rre/MU0CPU,304747748,Verilog,MU0CPU,2147,0,2020-10-16 23:07:30+00:00,[],None
742,https://github.com/prabhakar9263/BRACU_CSE460_VLSIDesign.git,2020-10-17 15:06:31+00:00,"CSE 460 : VLSI Design [CSE, BRACU]",0,prabhakar9263/BRACU_CSE460_VLSIDesign,304903985,,BRACU_CSE460_VLSIDesign,10261,0,2020-11-10 15:05:11+00:00,[],None
743,https://github.com/strong-Ting/ICDC_2012_grad.git,2020-10-18 11:03:24+00:00,,2,strong-Ting/ICDC_2012_grad,305081688,Verilog,ICDC_2012_grad,126209,0,2021-06-27 09:36:53+00:00,[],None
744,https://github.com/vmazashvili/GCD-Verilog.git,2020-10-19 01:26:51+00:00,FSM written in Verilog. Calculates GCD for two signed 32 bit numbers. ,0,vmazashvili/GCD-Verilog,305231770,Verilog,GCD-Verilog,33,0,2020-10-25 13:59:45+00:00,[],None
745,https://github.com/szzgit/Teambition-Project.git,2020-10-19 13:10:29+00:00,,0,szzgit/Teambition-Project,305387931,Verilog,Teambition-Project,9,0,2020-10-22 06:47:48+00:00,[],None
746,https://github.com/brajkumar3000/xilinx-7segment_decimal.git,2020-10-25 19:08:07+00:00,,0,brajkumar3000/xilinx-7segment_decimal,307172434,Verilog,xilinx-7segment_decimal,3,0,2020-10-30 09:06:25+00:00,[],None
747,https://github.com/nofourier/zedboard-spi.git,2020-11-01 23:39:18+00:00,SPI implementation on ZedBoard,0,nofourier/zedboard-spi,309211239,Verilog,zedboard-spi,2,0,2020-11-01 23:41:17+00:00,[],None
748,https://github.com/rajaatif1/DSD_Atif.git,2020-11-02 09:49:38+00:00,,0,rajaatif1/DSD_Atif,309325606,Verilog,DSD_Atif,21,0,2020-11-02 09:54:57+00:00,[],https://api.github.com/licenses/mit
749,https://github.com/Qingsir/Laser-Pointer-Paint.git,2020-11-02 10:05:45+00:00,,0,Qingsir/Laser-Pointer-Paint,309329865,Verilog,Laser-Pointer-Paint,8919,0,2020-11-02 10:06:06+00:00,[],None
750,https://github.com/HARISNAWAZ06/Digital-System-design-Haris.git,2020-11-02 09:49:21+00:00,,0,HARISNAWAZ06/Digital-System-design-Haris,309325529,Verilog,Digital-System-design-Haris,2,0,2020-11-02 09:51:41+00:00,[],https://api.github.com/licenses/mit
751,https://github.com/leylee/CS31105.git,2020-10-30 09:17:02+00:00,数字逻辑与数字系统设计,0,leylee/CS31105,308580030,Verilog,CS31105,2116,0,2021-02-25 04:28:02+00:00,[],None
752,https://github.com/Dibya-Dipanjan/TIBURON_TASK2.git,2020-10-14 19:34:34+00:00,,0,Dibya-Dipanjan/TIBURON_TASK2,304116831,Verilog,TIBURON_TASK2,108,0,2020-10-14 19:41:34+00:00,[],None
753,https://github.com/liranx123/Hardware.git,2020-10-14 13:04:30+00:00,Hardware projects,0,liranx123/Hardware,304017258,Verilog,Hardware,12696,0,2020-10-15 14:50:41+00:00,[],None
754,https://github.com/NinoNonikashvili/DL475-instructions.git,2020-10-14 14:22:18+00:00,,0,NinoNonikashvili/DL475-instructions,304039072,Verilog,DL475-instructions,437,0,2020-10-14 18:37:27+00:00,[],None
755,https://github.com/rohit1309d/Computer-Organisation-Lab.git,2020-10-14 07:04:48+00:00,,0,rohit1309d/Computer-Organisation-Lab,303930865,Verilog,Computer-Organisation-Lab,3297,0,2021-01-09 08:59:48+00:00,[],None
756,https://github.com/Tobulus/cpu.git,2020-10-18 14:22:55+00:00,,0,Tobulus/cpu,305119237,Verilog,cpu,140,0,2021-05-09 08:11:14+00:00,[],None
757,https://github.com/cocraighead/Verilog-Work.git,2020-10-18 17:26:10+00:00,Verilog Code for a DE10 Lite Board,0,cocraighead/Verilog-Work,305157542,Verilog,Verilog-Work,4,0,2020-10-18 17:29:16+00:00,[],None
758,https://github.com/HkPPP/CruiseControl.git,2020-10-18 01:19:58+00:00,,0,HkPPP/CruiseControl,304999234,Verilog,CruiseControl,5,0,2020-10-18 01:20:26+00:00,[],https://api.github.com/licenses/mit
759,https://github.com/arkadiuszmakarenko/TFRiserRev1XC9572XL.git,2020-10-17 19:29:37+00:00,CPLD XC9572XL firmware for Terrible Fire Riser CD32,1,arkadiuszmakarenko/TFRiserRev1XC9572XL,304953819,Verilog,TFRiserRev1XC9572XL,744,0,2020-11-30 22:16:33+00:00,[],None
760,https://github.com/vulkanbets/MIPS_pipelined.git,2020-10-11 02:32:54+00:00,,0,vulkanbets/MIPS_pipelined,303027761,Verilog,MIPS_pipelined,31,0,2020-10-24 16:12:05+00:00,[],None
761,https://github.com/Jackhuang-code/VLSI_code.git,2020-10-13 15:22:52+00:00,back up for my VLSI code,0,Jackhuang-code/VLSI_code,303745927,Verilog,VLSI_code,964,0,2020-10-29 15:33:12+00:00,[],None
762,https://github.com/nikanika0221/Instruction-data.git,2020-10-11 18:38:40+00:00,,0,nikanika0221/Instruction-data,303188226,Verilog,Instruction-data,680,0,2020-10-13 19:57:34+00:00,[],None
763,https://github.com/ray221183/DSD_Final_Project_MIPS.git,2020-10-11 14:59:16+00:00,"Digital System Design Final (5-stage MIPS with L2 cache, Branch Prediction, Multiplication&Devision)",0,ray221183/DSD_Final_Project_MIPS,303145470,Verilog,DSD_Final_Project_MIPS,11944,0,2020-10-11 15:08:53+00:00,[],None
764,https://github.com/men18023/Proyecto_FSM.git,2020-10-12 04:37:09+00:00,,0,men18023/Proyecto_FSM,303278390,Verilog,Proyecto_FSM,51,0,2020-10-12 04:38:06+00:00,[],None
765,https://github.com/chris4307/552FinalProject.git,2020-10-16 19:02:28+00:00,,0,chris4307/552FinalProject,304715567,Verilog,552FinalProject,326,0,2020-10-16 19:06:28+00:00,[],None
766,https://github.com/slayer702/CPE409-.git,2020-10-17 02:07:32+00:00,,0,slayer702/CPE409-,304778491,Verilog,CPE409-,16,0,2021-05-25 17:38:05+00:00,[],None
767,https://github.com/amitb9296/UART.git,2020-10-21 05:37:53+00:00,,0,amitb9296/UART,305919356,Verilog,UART,30,0,2020-12-07 18:48:46+00:00,[],None
768,https://github.com/doubleBemol/embebidos-verilog.git,2020-10-07 03:29:14+00:00,Clases de embebidos FPGA,0,doubleBemol/embebidos-verilog,301917018,Verilog,embebidos-verilog,20,0,2020-12-04 07:04:31+00:00,['verilog-hdl'],https://api.github.com/licenses/mit
769,https://github.com/rubberduck45/FIFO-buffer-Verilog.git,2020-10-09 21:07:00+00:00,,0,rubberduck45/FIFO-buffer-Verilog,302753626,Verilog,FIFO-buffer-Verilog,62,0,2020-10-11 03:56:40+00:00,[],None
770,https://github.com/18520597-DiemNgoc/ShiftRegisterWithParallelLoad.git,2020-10-10 03:53:11+00:00,Design Shift Register with parallel load,1,18520597-DiemNgoc/ShiftRegisterWithParallelLoad,302810122,Verilog,ShiftRegisterWithParallelLoad,474,0,2020-10-10 03:57:53+00:00,[],None
771,https://github.com/ychuang0310/CVSD_HW2.git,2020-10-22 04:17:52+00:00,,0,ychuang0310/CVSD_HW2,306220366,Verilog,CVSD_HW2,214,0,2021-10-20 16:23:29+00:00,[],None
772,https://github.com/drkwdck/risc-v-processor.git,2020-10-22 09:24:44+00:00,,0,drkwdck/risc-v-processor,306286455,Verilog,risc-v-processor,87,0,2021-05-01 13:05:07+00:00,[],None
773,https://github.com/anca-milea/alu-verilog.git,2020-10-25 11:58:51+00:00,,0,anca-milea/alu-verilog,307088880,Verilog,alu-verilog,4,0,2020-10-25 12:04:35+00:00,[],None
774,https://github.com/tongw-tw/Embedded-Memories-and-an-External-SRAM-Interface.git,2020-10-29 14:16:18+00:00,McMaster 3DQ5 takehome4,0,tongw-tw/Embedded-Memories-and-an-External-SRAM-Interface,308349971,Verilog,Embedded-Memories-and-an-External-SRAM-Interface,820,0,2020-10-29 14:16:28+00:00,[],https://api.github.com/licenses/mit
775,https://github.com/lexyaa/week4_assignment.git,2020-10-29 07:51:34+00:00,,0,lexyaa/week4_assignment,308255171,Verilog,week4_assignment,12,0,2020-10-30 04:04:06+00:00,[],None
776,https://github.com/AdarshNandanwar/computer-architecture.git,2020-10-27 10:46:20+00:00,,0,AdarshNandanwar/computer-architecture,307667563,Verilog,computer-architecture,20319,0,2022-02-09 08:15:27+00:00,[],None
777,https://github.com/cac1837/LAB.git,2020-10-25 05:06:08+00:00,Electronica Digital 1: En este laboratorio se crearon tres archivos que mas adelante nos serviran para la creacion de un procesador Nibbler.,0,cac1837/LAB,307028211,Verilog,LAB,16,0,2020-10-25 05:06:22+00:00,[],None
778,https://github.com/almaavocado/ComputerArchitectOrganization.git,2020-10-25 18:40:11+00:00,"Projects with topics that include the instruction set architecture, processor’s datapath, arithmetic and logic unit, hardwired and microprogrammed control unit, processor  performance,  pipelined  processors  and  hazards, memory  systems  organization, and cache memory organization. All projects include the use of Verilog",0,almaavocado/ComputerArchitectOrganization,307167240,Verilog,ComputerArchitectOrganization,813,0,2020-10-25 18:44:20+00:00,[],None
779,https://github.com/marcus-kazlauskas/Buffer_mcst.git,2020-10-31 15:08:28+00:00,,0,marcus-kazlauskas/Buffer_mcst,308908006,Verilog,Buffer_mcst,3,0,2020-12-16 17:31:33+00:00,[],None
780,https://github.com/parsasabbar/parsa-sabbar-azmadar.git,2020-11-01 10:40:53+00:00,,0,parsasabbar/parsa-sabbar-azmadar,309073063,Verilog,parsa-sabbar-azmadar,11660,0,2021-01-02 21:54:14+00:00,[],None
781,https://github.com/JorgeMunozTaylor/microelectronica_tarea3.git,2020-11-02 02:36:20+00:00,,0,JorgeMunozTaylor/microelectronica_tarea3,309238315,Verilog,microelectronica_tarea3,315,0,2020-11-06 03:31:12+00:00,[],None
782,https://github.com/JuanJesusRR/Proyecto-Electronica-Digital-II.git,2020-11-04 20:24:14+00:00,"OBJETIVO: Diseñar un sistema autónomo capaz de navegar y trazar un laberinto, al tiempo que procesar imágenes de objetos por color.",0,JuanJesusRR/Proyecto-Electronica-Digital-II,310109741,Verilog,Proyecto-Electronica-Digital-II,231,0,2020-11-04 21:16:17+00:00,[],None
783,https://github.com/pkupantao1/e200_test.git,2020-11-09 08:56:51+00:00,,0,pkupantao1/e200_test,311278393,Verilog,e200_test,93081,0,2020-11-09 08:58:42+00:00,[],https://api.github.com/licenses/apache-2.0
784,https://github.com/JulioAv/Lab-10.git,2020-11-08 01:56:20+00:00,,0,JulioAv/Lab-10,310966767,Verilog,Lab-10,33,0,2020-11-08 01:56:35+00:00,[],None
785,https://github.com/Frank17888/CRC.git,2020-11-08 06:58:43+00:00,,0,Frank17888/CRC,311004406,Verilog,CRC,0,0,2020-11-13 06:26:16+00:00,[],None
786,https://github.com/hereisjayant/Simple-RISC-Machine-4-Branches.git,2020-11-10 06:03:04+00:00,Supporting branches in the Simple RISC Machine,0,hereisjayant/Simple-RISC-Machine-4-Branches,311561501,Verilog,Simple-RISC-Machine-4-Branches,11327,0,2021-03-02 06:19:37+00:00,[],None
787,https://github.com/veljkodj/vlsi-systems.git,2020-11-10 22:28:10+00:00,"Codes developed for the purposes of ""VLSI Computer Systems"" course.",0,veljkodj/vlsi-systems,311799911,Verilog,vlsi-systems,19814,0,2021-03-19 00:09:19+00:00,[],None
788,https://github.com/kendimce/cordic.git,2020-11-10 22:53:08+00:00,Signal Generator with Cordic algorithm,0,kendimce/cordic,311804031,Verilog,cordic,75,0,2020-11-10 22:56:03+00:00,[],None
789,https://github.com/dldldlfma/verilog_digital_clock.git,2020-11-11 13:51:03+00:00,,0,dldldlfma/verilog_digital_clock,311984711,Verilog,verilog_digital_clock,1027,0,2020-11-11 14:15:52+00:00,[],None
790,https://github.com/specs-feup/specs-chisel.git,2020-11-11 15:56:52+00:00,Architectures and libraries of hardware modules written in Chisel,0,specs-feup/specs-chisel,312018692,Verilog,specs-chisel,7913,0,2022-04-27 02:00:58+00:00,[],None
791,https://github.com/tongw-tw/Introduction-to-Computer-Aided-Design-using-Verilog.git,2020-10-29 13:47:06+00:00,McMaster 3DQ5 takehome 1,0,tongw-tw/Introduction-to-Computer-Aided-Design-using-Verilog,308342092,Verilog,Introduction-to-Computer-Aided-Design-using-Verilog,431,0,2020-10-29 14:16:47+00:00,[],https://api.github.com/licenses/mit
792,https://github.com/calvinsu105/cpu0.git,2020-10-21 15:27:00+00:00,,0,calvinsu105/cpu0,306068392,Verilog,cpu0,24,0,2021-03-21 07:48:26+00:00,[],None
793,https://github.com/bo3z/CPU-Project-Yr1.git,2020-10-21 16:08:46+00:00,"A repo containing the source code and documentation for a general-purpose, ARM-based CPU designed as part of the Electronics Design Project at Imperial College London.",0,bo3z/CPU-Project-Yr1,306079254,Verilog,CPU-Project-Yr1,69006,0,2020-10-22 15:08:53+00:00,[],None
794,https://github.com/amitb9296/FIFO.git,2020-10-21 05:18:51+00:00,,0,amitb9296/FIFO,305916171,Verilog,FIFO,16,0,2020-12-08 04:55:40+00:00,[],None
795,https://github.com/Flanker-E/Acoustic_Camera.git,2020-10-27 07:08:48+00:00,,0,Flanker-E/Acoustic_Camera,307615109,Verilog,Acoustic_Camera,1924,0,2020-11-29 08:22:45+00:00,[],None
796,https://github.com/pat19218/Lab9.git,2020-10-30 01:36:52+00:00,"ffd, fft, ffjk, buffer triestad, ROM casez",0,pat19218/Lab9,308494636,Verilog,Lab9,202,0,2020-10-30 01:37:09+00:00,[],None
797,https://github.com/octoml/hw-widgets.git,2020-11-02 04:37:02+00:00,,1,octoml/hw-widgets,309258961,Verilog,hw-widgets,12,0,2020-11-24 23:40:10+00:00,[],https://api.github.com/licenses/apache-2.0
798,https://github.com/talpadk/example_small_verlog_testbench.git,2020-10-11 09:45:48+00:00,A small example/template testbench using iverilog and gtkwave,0,talpadk/example_small_verlog_testbench,303088009,Verilog,example_small_verlog_testbench,66,0,2020-10-11 10:46:33+00:00,[],https://api.github.com/licenses/mit
799,https://github.com/Momen-Hesham/MIPS_Processor.git,2020-10-10 12:13:52+00:00,,0,Momen-Hesham/MIPS_Processor,302894152,Verilog,MIPS_Processor,6,0,2020-10-10 12:17:35+00:00,[],None
800,https://github.com/fireLUFFY/Tiburon-Task1.git,2020-10-10 16:33:59+00:00,,0,fireLUFFY/Tiburon-Task1,302944824,Verilog,Tiburon-Task1,251,0,2020-10-10 17:07:38+00:00,[],None
801,https://github.com/JustinCalma/CECS-341-Lab-1-ALU.git,2020-10-16 03:41:57+00:00,,0,JustinCalma/CECS-341-Lab-1-ALU,304511942,Verilog,CECS-341-Lab-1-ALU,457,0,2020-10-16 03:46:18+00:00,[],None
802,https://github.com/djleng/divider_pico_n4_8bit.git,2020-10-15 04:49:14+00:00,,0,djleng/divider_pico_n4_8bit,304213319,Verilog,divider_pico_n4_8bit,102,0,2020-10-15 08:37:37+00:00,[],None
803,https://github.com/Sanjaysnair0721/Eyantra-2020.git,2020-10-16 10:07:15+00:00,,0,Sanjaysnair0721/Eyantra-2020,304589653,Verilog,Eyantra-2020,82,0,2020-12-15 07:51:22+00:00,[],None
804,https://github.com/SergeyIvanets/DigitalDesignSchool_YouTube.git,2020-10-12 21:05:25+00:00,DigitalDesignSchool YouTube Ve,2,SergeyIvanets/DigitalDesignSchool_YouTube,303512962,Verilog,DigitalDesignSchool_YouTube,1,0,2020-10-12 21:05:35+00:00,[],None
805,https://github.com/matthewbconn/LogAdderHDL.git,2020-10-19 03:13:14+00:00,,0,matthewbconn/LogAdderHDL,305249926,Verilog,LogAdderHDL,3,0,2020-10-19 03:14:44+00:00,[],None
806,https://github.com/susansun1999/SC_FIR_hardware_syn.git,2020-10-19 18:44:41+00:00,,0,susansun1999/SC_FIR_hardware_syn,305481964,Verilog,SC_FIR_hardware_syn,46679,0,2020-10-30 14:42:21+00:00,[],None
807,https://github.com/ErickSancho/ProyectoII_DigitalesII.git,2020-10-25 19:41:53+00:00,,0,ErickSancho/ProyectoII_DigitalesII,307178306,Verilog,ProyectoII_DigitalesII,11210,0,2020-11-25 23:46:39+00:00,[],None
808,https://github.com/Ethical-coder/EYantra-2020.git,2020-10-22 10:15:40+00:00,,0,Ethical-coder/EYantra-2020,306298655,Verilog,EYantra-2020,19402,0,2021-05-22 06:47:20+00:00,[],None
809,https://github.com/mayank-kabra2001/IAS-processor.git,2020-10-08 17:21:48+00:00,,0,mayank-kabra2001/IAS-processor,302413029,Verilog,IAS-processor,3,0,2020-10-08 17:25:36+00:00,[],None
810,https://github.com/FFD-UAB/RISC-V-Instruction-sets-M-and-F.git,2020-10-08 13:14:52+00:00,"RTL modules development to expand a RISC-V RV32I core with the capabilities of the instructions sets M and F  by student from the UAB, Spain.",1,FFD-UAB/RISC-V-Instruction-sets-M-and-F,302345294,Verilog,RISC-V-Instruction-sets-M-and-F,86823,0,2022-01-13 14:22:13+00:00,[],None
811,https://github.com/vel18352/Lab9.git,2020-10-31 15:58:23+00:00,,0,vel18352/Lab9,308918198,Verilog,Lab9,84,0,2020-10-31 16:01:15+00:00,[],None
812,https://github.com/men18023/lab09.git,2020-10-31 17:50:43+00:00,,0,men18023/lab09,308940363,Verilog,lab09,188,0,2020-10-31 17:51:47+00:00,[],None
813,https://github.com/smithsingh2022/Verilog.git,2020-10-17 08:18:28+00:00,for coding practices,3,smithsingh2022/Verilog,304830544,Verilog,Verilog,2445,0,2021-10-15 07:23:33+00:00,['hacktoberfest'],None
814,https://github.com/HayatGamal2000/Single-Cycle-MIPS-Processor.git,2020-10-24 16:48:01+00:00,,0,HayatGamal2000/Single-Cycle-MIPS-Processor,306928445,Verilog,Single-Cycle-MIPS-Processor,420,0,2022-09-15 01:20:25+00:00,[],None
815,https://github.com/StevenChengYan/HDL-Bits.git,2020-11-04 08:39:50+00:00,Verilog Learning,0,StevenChengYan/HDL-Bits,309943180,Verilog,HDL-Bits,184,0,2020-11-17 15:10:43+00:00,[],None
816,https://github.com/dfdavid/Arq_comp_2020.git,2020-11-05 01:22:34+00:00,verilog files from TPs,0,dfdavid/Arq_comp_2020,310157933,Verilog,Arq_comp_2020,6,0,2020-11-29 19:34:08+00:00,[],None
817,https://github.com/mzjmzjmzjfs/vivado_workfile.git,2020-11-05 02:41:00+00:00,vivado_code,0,mzjmzjmzjfs/vivado_workfile,310171900,Verilog,vivado_workfile,84,0,2020-11-05 03:16:50+00:00,[],None
818,https://github.com/shengleijie-git/test.git,2020-11-05 03:04:34+00:00,项目描述,0,shengleijie-git/test,310176159,Verilog,test,7,0,2020-11-11 02:24:20+00:00,[],None
819,https://github.com/kendimce/pcf8591.git,2020-11-10 23:04:38+00:00,pcf8591 ADC module with built-in ldr sensor and potentiometer,0,kendimce/pcf8591,311805940,Verilog,pcf8591,2,0,2020-11-10 23:05:48+00:00,[],None
820,https://github.com/OlinCompArchFA20/lab-04-tolu-adi-pat.git,2020-10-28 23:56:07+00:00,lab-04-tolu-adi-pat created by GitHub Classroom,0,OlinCompArchFA20/lab-04-tolu-adi-pat,308169911,Verilog,lab-04-tolu-adi-pat,4110,0,2021-01-14 23:32:54+00:00,[],None
821,https://github.com/jem2000/EC413Lab6.git,2020-11-03 01:31:27+00:00,,0,jem2000/EC413Lab6,309539845,Verilog,EC413Lab6,21,0,2020-11-06 21:46:48+00:00,[],None
822,https://github.com/Andrew-Hany/Single-Cycle-Risc-V-Processor.git,2020-10-29 02:13:23+00:00,,0,Andrew-Hany/Single-Cycle-Risc-V-Processor,308193139,Verilog,Single-Cycle-Risc-V-Processor,6997,0,2020-10-31 00:52:36+00:00,[],None
823,https://github.com/Sanaullah-khaskheli/VERILOG_LABS_BY_SANAULLAH.git,2020-11-02 09:49:37+00:00,,0,Sanaullah-khaskheli/VERILOG_LABS_BY_SANAULLAH,309325598,Verilog,VERILOG_LABS_BY_SANAULLAH,81,0,2020-11-22 10:28:22+00:00,[],https://api.github.com/licenses/mit
824,https://github.com/careylzh/alu2020.git,2020-10-31 19:19:06+00:00,huat la srs fully modular arithmetic logic unit ,0,careylzh/alu2020,308955695,Verilog,alu2020,2446,0,2020-11-05 09:26:07+00:00,[],None
825,https://github.com/biansy000/CS45-project.git,2020-11-01 11:59:06+00:00,The code for CS45 of SJTU.,0,biansy000/CS45-project,309085870,Verilog,CS45-project,5881,0,2021-02-27 04:52:13+00:00,[],None
826,https://github.com/dush-t/comparch-labs.git,2020-11-01 12:51:58+00:00,"I have accidentally deleted my lab solutions in the past. Hence, this repository.",1,dush-t/comparch-labs,309095144,Verilog,comparch-labs,2636,0,2020-11-08 07:28:09+00:00,[],None
827,https://github.com/zatebe/Digital-IC-Projects.git,2020-10-31 05:38:40+00:00,,0,zatebe/Digital-IC-Projects,308812253,Verilog,Digital-IC-Projects,78,0,2020-11-10 05:37:14+00:00,[],None
828,https://github.com/im-zero57/logicdesign_final.git,2020-10-31 13:22:04+00:00,,0,im-zero57/logicdesign_final,308886710,Verilog,logicdesign_final,29,0,2020-11-07 11:46:53+00:00,[],None
829,https://github.com/Rishav0037/halfsubtractor.git,2020-10-30 09:05:38+00:00,,0,Rishav0037/halfsubtractor,308577315,Verilog,halfsubtractor,35,0,2020-10-30 10:33:37+00:00,[],None
830,https://github.com/vegaluisjose/reticle-testing.git,2020-11-02 16:43:26+00:00,,0,vegaluisjose/reticle-testing,309433098,Verilog,reticle-testing,69,0,2020-11-17 19:51:54+00:00,[],None
831,https://github.com/VenkataAaditya0123/Pipelined_Processor.git,2020-11-03 14:02:13+00:00,Implementation of RISC-V Pipelined processor in Verilog,1,VenkataAaditya0123/Pipelined_Processor,309704031,Verilog,Pipelined_Processor,44,0,2020-12-08 07:16:11+00:00,[],None
832,https://github.com/Romario842/CA.git,2020-11-06 02:44:31+00:00,,0,Romario842/CA,310473697,Verilog,CA,13485,0,2020-11-27 06:43:58+00:00,[],None
833,https://github.com/24kmystique/50.002-1D-16-Bit-ALU-.git,2020-11-05 22:46:03+00:00,,0,24kmystique/50.002-1D-16-Bit-ALU-,310435085,Verilog,50.002-1D-16-Bit-ALU-,45,0,2020-11-05 23:04:10+00:00,[],None
834,https://github.com/fmahmoudabadi/An-Accelerometer-Based-Calculator-Implemented-on-FPGA.git,2020-11-05 22:32:23+00:00,,1,fmahmoudabadi/An-Accelerometer-Based-Calculator-Implemented-on-FPGA,310432855,Verilog,An-Accelerometer-Based-Calculator-Implemented-on-FPGA,13,0,2020-11-06 01:28:45+00:00,[],None
835,https://github.com/fmahmoudabadi/LED-Based-Arcade-Game-Implemented-on-FPGA.git,2020-11-05 22:33:17+00:00,,0,fmahmoudabadi/LED-Based-Arcade-Game-Implemented-on-FPGA,310432986,Verilog,LED-Based-Arcade-Game-Implemented-on-FPGA,16,0,2020-11-06 01:30:28+00:00,[],None
836,https://github.com/cheal83/sci2_cyclogram.git,2020-11-10 14:28:34+00:00,sci2 chip cyclogramm simulation,0,cheal83/sci2_cyclogram,311683824,Verilog,sci2_cyclogram,10,0,2020-11-10 16:16:54+00:00,[],None
837,https://github.com/ippond/spi_interface.git,2020-10-24 08:06:51+00:00,,0,ippond/spi_interface,306835743,Verilog,spi_interface,3,0,2020-10-24 08:11:56+00:00,[],None
838,https://github.com/Dibya-Dipanjan/TIBURON_TASK_3.git,2020-10-24 09:54:01+00:00,,0,Dibya-Dipanjan/TIBURON_TASK_3,306853199,Verilog,TIBURON_TASK_3,97,0,2020-10-24 11:31:40+00:00,[],None
839,https://github.com/sids174/Koggle-Stone-32-bit-Adder.git,2020-10-09 08:00:02+00:00,Implementation of Koggle Stone 32 bit adder in verilog. ,0,sids174/Koggle-Stone-32-bit-Adder,302573408,Verilog,Koggle-Stone-32-bit-Adder,175,0,2020-10-09 08:02:18+00:00,[],None
840,https://github.com/FujieLuo/SOC_Verilog_code.git,2020-10-29 04:48:58+00:00,主要一些常见的例题和仿真结果,0,FujieLuo/SOC_Verilog_code,308220627,Verilog,SOC_Verilog_code,1376,0,2020-10-29 05:01:01+00:00,[],None
841,https://github.com/npsantini/Pipelined-Tangled-Team-36.git,2020-10-28 21:40:54+00:00,,0,npsantini/Pipelined-Tangled-Team-36,308147595,Verilog,Pipelined-Tangled-Team-36,1042,0,2020-11-08 18:37:25+00:00,[],None
842,https://github.com/Margareth-Vela/digital1_lab09.git,2020-10-29 16:59:57+00:00,,0,Margareth-Vela/digital1_lab09,308394925,Verilog,digital1_lab09,238,0,2020-10-31 16:39:54+00:00,[],None
843,https://github.com/lexyaa/week3.git,2020-10-27 13:45:14+00:00,,0,lexyaa/week3,307713873,Verilog,week3,52,0,2020-10-27 15:33:27+00:00,[],None
844,https://github.com/Asfagus/EE272_DesignHW2.git,2020-11-02 21:25:32+00:00,Built a Network On Chip (NOC) to interface with the tb and perm engine,0,Asfagus/EE272_DesignHW2,309499019,Verilog,EE272_DesignHW2,21273,0,2020-12-04 14:46:19+00:00,[],None
845,https://github.com/mistrpokr/fpga_awg.git,2020-11-03 08:56:38+00:00,Arbitrary waveform generator with Direct Digital Synthesis method on FPGA written in Verilog HDL. ,0,mistrpokr/fpga_awg,309627863,Verilog,fpga_awg,186,0,2021-04-26 02:42:51+00:00,[],None
846,https://github.com/jsnng/HDLBits.git,2020-11-01 20:56:00+00:00,,0,jsnng/HDLBits,309186763,Verilog,HDLBits,41,0,2022-05-10 03:33:01+00:00,[],None
847,https://github.com/cac19148/Electronica_Digital_1-Lab9.git,2020-10-31 16:13:57+00:00,,0,cac19148/Electronica_Digital_1-Lab9,308921191,Verilog,Electronica_Digital_1-Lab9,87,0,2020-11-05 20:11:03+00:00,[],None
848,https://github.com/y4003119/FPGA.git,2020-10-08 12:30:43+00:00,,0,y4003119/FPGA,302333537,Verilog,FPGA,3,0,2020-10-08 12:37:34+00:00,[],None
849,https://github.com/64-bit/RS232.git,2020-10-10 22:47:47+00:00,Verilog Library for RS232 TX/RX,0,64-bit/RS232,303002705,Verilog,RS232,454,0,2020-10-11 02:38:47+00:00,[],None
850,https://github.com/VSHEV92/Tik_Tac_Toe.git,2020-10-16 16:39:27+00:00,Крестики-нолик с управлением по PS/2 и выводом через VGA для платы A_C4E6E10_Board  ,0,VSHEV92/Tik_Tac_Toe,304684069,Verilog,Tik_Tac_Toe,199,0,2020-10-24 15:01:39+00:00,[],None
851,https://github.com/JKangg/50.002-1D-ALU.git,2020-11-05 20:03:11+00:00,,0,JKangg/50.002-1D-ALU,310405011,Verilog,50.002-1D-ALU,1585,0,2020-11-05 20:11:28+00:00,[],None
852,https://github.com/FolkLoreee/16BitALU.git,2020-11-05 18:09:55+00:00,16 Bit ALU Project for 50.002 Computation Structure,1,FolkLoreee/16BitALU,310380809,Verilog,16BitALU,4966,0,2020-11-06 07:09:44+00:00,[],None
853,https://github.com/Calculasians/HDC-Sensor-Fusion-Research.git,2020-11-05 18:55:36+00:00,Research with Alisha Menon under the supervision of Professor Jan Rabaey on HDC Sensor Fusion.,0,Calculasians/HDC-Sensor-Fusion-Research,310390668,Verilog,HDC-Sensor-Fusion-Research,30163,0,2022-02-20 22:35:56+00:00,[],https://api.github.com/licenses/bsd-3-clause
854,https://github.com/Snake52996/Buaa-CO-2020Autumn.git,2020-11-05 14:49:20+00:00,,1,Snake52996/Buaa-CO-2020Autumn,310330020,Verilog,Buaa-CO-2020Autumn,339,0,2023-01-27 19:11:30+00:00,[],https://api.github.com/licenses/mit
855,https://github.com/Revilo2157/ECE350Autograder.git,2020-11-11 20:29:53+00:00,,1,Revilo2157/ECE350Autograder,312082405,Verilog,ECE350Autograder,5,0,2020-11-11 20:35:39+00:00,[],None
856,https://github.com/hubertsumarno/ISA-lab-hubert.git,2020-11-07 07:22:03+00:00,,0,hubertsumarno/ISA-lab-hubert,310790391,Verilog,ISA-lab-hubert,1024,0,2020-11-13 09:00:21+00:00,[],None
857,https://github.com/may-kumar/simple-pipelined-processor.git,2020-11-10 04:18:13+00:00,Implementation of a simple 5 stage pipelined processor in Verilog,0,may-kumar/simple-pipelined-processor,311543294,Verilog,simple-pipelined-processor,413,0,2020-11-10 04:20:48+00:00,[],None
858,https://github.com/bat19122/L10.git,2020-11-08 04:30:08+00:00,,0,bat19122/L10,310985290,Verilog,L10,1,0,2020-11-08 04:30:17+00:00,[],None
859,https://github.com/develone/myhdl-relook.git,2020-11-08 23:58:28+00:00,,0,develone/myhdl-relook,311179370,Verilog,myhdl-relook,8018,0,2021-02-08 13:55:17+00:00,[],None
860,https://github.com/shangshi66/SeRFII.git,2020-11-11 21:11:43+00:00,,0,shangshi66/SeRFII,312091142,Verilog,SeRFII,169228,0,2021-03-07 16:49:56+00:00,[],None
861,https://github.com/jmllanos/clockmasterFGPA.git,2020-10-15 05:02:40+00:00,,1,jmllanos/clockmasterFGPA,304215403,Verilog,clockmasterFGPA,114,0,2020-10-15 05:09:22+00:00,[],None
862,https://github.com/Kevin-Gallifrey/COA2.git,2020-10-15 11:27:42+00:00,基于FPGA实现POC和简单CPU,0,Kevin-Gallifrey/COA2,304304188,Verilog,COA2,217,0,2021-09-13 05:03:41+00:00,[],None
863,https://github.com/LoesterFranco/caravel.git,2020-10-14 13:15:32+00:00,Caravel is a standard prototyping platform to be used by IP/IC developers,8,LoesterFranco/caravel,304020320,,caravel,5919,0,2020-11-11 20:18:23+00:00,[],https://api.github.com/licenses/apache-2.0
864,https://github.com/till-s/i2cVlg.git,2020-10-15 16:51:17+00:00,I2C support (implemented in verilog),0,till-s/i2cVlg,304391469,Verilog,i2cVlg,56,0,2020-10-16 00:02:37+00:00,[],None
865,https://github.com/dimitris-christodoulou57/LCD-CONTROLLER-IMPLEMENTATION.git,2020-10-17 21:55:03+00:00,,0,dimitris-christodoulou57/LCD-CONTROLLER-IMPLEMENTATION,304975821,Verilog,LCD-CONTROLLER-IMPLEMENTATION,24,0,2020-10-17 21:55:45+00:00,[],None
866,https://github.com/luke-who/Design-Verification.git,2020-10-25 15:31:26+00:00,Design Verification Coursework,0,luke-who/Design-Verification,307129924,Verilog,Design-Verification,28,0,2020-10-25 16:18:46+00:00,[],None
867,https://github.com/HayatGamal2000/RTL-Projects.git,2020-10-24 15:17:41+00:00,,0,HayatGamal2000/RTL-Projects,306910914,Verilog,RTL-Projects,4647,0,2023-12-20 04:21:51+00:00,[],None
868,https://github.com/Apptronictoys/engr100.git,2020-10-20 23:18:38+00:00,,0,Apptronictoys/engr100,305855536,,engr100,30,0,2020-10-20 23:18:41+00:00,[],None
869,https://github.com/caomei123456789/DHCP_on_EPA.git,2020-10-21 07:54:19+00:00,Implement the DHCP protocol in the EPA(Ethernet for Plant Automation) protocol stack,0,caomei123456789/DHCP_on_EPA,305949213,,DHCP_on_EPA,215,0,2020-12-28 05:20:41+00:00,[],https://api.github.com/licenses/apache-2.0
870,https://github.com/jahaziel2903/Verilog-MajorityVote.git,2020-10-19 04:17:42+00:00,Verilgo exercise describing a majority vote example,0,jahaziel2903/Verilog-MajorityVote,305260866,Verilog,Verilog-MajorityVote,2,0,2020-10-19 04:18:07+00:00,[],None
871,https://github.com/pat19218/Lab8_contador_ROM_ALU.git,2020-10-23 23:55:28+00:00,,0,pat19218/Lab8_contador_ROM_ALU,306771092,Verilog,Lab8_contador_ROM_ALU,222,0,2020-10-24 01:30:11+00:00,[],None
872,https://github.com/ippond/common_filter.git,2020-10-24 08:24:36+00:00,,0,ippond/common_filter,306838535,Verilog,common_filter,932,0,2020-10-25 09:08:49+00:00,[],None
873,https://github.com/prasanthsangeetham/VSD-Sky130-OpenLANE.git,2020-10-23 17:53:17+00:00,,0,prasanthsangeetham/VSD-Sky130-OpenLANE,306709074,Verilog,VSD-Sky130-OpenLANE,86024,0,2020-10-26 16:46:50+00:00,[],None
874,https://github.com/kpx3/verilog_assgn1.git,2020-10-23 13:25:44+00:00,1st assignment of EE210 course,0,kpx3/verilog_assgn1,306644681,Verilog,verilog_assgn1,466,0,2020-10-23 13:28:22+00:00,[],None
875,https://github.com/TheFlyingPirate/GPC-CPU.git,2020-10-23 14:45:55+00:00,CPU using GPC instruction set,0,TheFlyingPirate/GPC-CPU,306665502,Verilog,GPC-CPU,6399,0,2020-10-30 00:14:09+00:00,[],None
876,https://github.com/WoozieHang/2018_digital-logical-circuit-experiments.git,2020-10-14 03:56:51+00:00,verilog programming,0,WoozieHang/2018_digital-logical-circuit-experiments,303897373,Verilog,2018_digital-logical-circuit-experiments,109408,0,2020-10-14 03:59:02+00:00,[],None
877,https://github.com/est19264/Lab08.git,2020-10-25 06:54:40+00:00,Laboratorio 08 de electrónica digital Diego Estrada,0,est19264/Lab08,307041697,Verilog,Lab08,78,0,2020-10-25 06:57:20+00:00,[],None
878,https://github.com/jem2000/EC413Lab5.git,2020-10-26 23:14:45+00:00,,0,jem2000/EC413Lab5,307528817,Verilog,EC413Lab5,32,0,2020-10-30 06:26:05+00:00,[],None
879,https://github.com/brajkumar3000/xilinx-AD9383_oscilloscope.git,2020-10-26 17:08:38+00:00,,0,brajkumar3000/xilinx-AD9383_oscilloscope,307446899,Verilog,xilinx-AD9383_oscilloscope,5,0,2020-10-30 09:07:59+00:00,[],None
880,https://github.com/rahulrafale100/Ld-lab-01.git,2020-10-26 13:15:31+00:00,,0,rahulrafale100/Ld-lab-01,307377913,Verilog,Ld-lab-01,15,0,2020-10-26 13:36:30+00:00,[],None
881,https://github.com/itaiweb/vlsi_design.git,2020-10-22 16:57:27+00:00,vlsi CAD HW,1,itaiweb/vlsi_design,306403893,Verilog,vlsi_design,4712,0,2021-01-12 16:56:15+00:00,[],None
882,https://github.com/lucian606/CN2.git,2020-10-29 15:47:50+00:00,Calculatoare Numerice 2 2020-2021,0,lucian606/CN2,308375838,Verilog,CN2,507,0,2021-03-13 20:43:56+00:00,[],None
883,https://github.com/tongw-tw/Implementation-and-Utilization-of-a-VGA-Interface.git,2020-10-29 14:16:55+00:00,McMaster 3DQ5 takehome3,0,tongw-tw/Implementation-and-Utilization-of-a-VGA-Interface,308350130,Verilog,Implementation-and-Utilization-of-a-VGA-Interface,858,0,2020-10-29 14:17:08+00:00,[],https://api.github.com/licenses/mit
884,https://github.com/kanishkjeet911/APB_slave.git,2020-10-12 11:00:12+00:00,,0,kanishkjeet911/APB_slave,303363522,Verilog,APB_slave,3,0,2020-10-12 11:04:46+00:00,[],None
885,https://github.com/DonMaestro/lab_circuitry.git,2020-10-07 20:31:56+00:00,,0,DonMaestro/lab_circuitry,302153267,Verilog,lab_circuitry,41995,0,2020-12-03 10:06:33+00:00,[],None
886,https://github.com/okaaiiix/SUTD_ISTD_50.002_1D_CI13_2.git,2020-10-07 03:51:06+00:00,,1,okaaiiix/SUTD_ISTD_50.002_1D_CI13_2,301920411,Verilog,SUTD_ISTD_50.002_1D_CI13_2,18051,0,2020-12-21 10:19:43+00:00,[],None
887,https://github.com/QSCTech-Sange/Naive-CPU.git,2020-10-07 02:08:01+00:00,A MIPS CPU,0,QSCTech-Sange/Naive-CPU,301903319,Verilog,Naive-CPU,5,0,2020-11-03 05:56:56+00:00,[],None
888,https://github.com/Artem1199/ECE527-Timing.git,2020-10-17 17:56:13+00:00,,0,Artem1199/ECE527-Timing,304937612,Verilog,ECE527-Timing,5530,0,2020-11-15 18:46:34+00:00,[],https://api.github.com/licenses/mit
889,https://github.com/Calerbucci/Lab03_LED.git,2020-10-10 08:46:32+00:00,,0,Calerbucci/Lab03_LED,302856921,Verilog,Lab03_LED,1531,0,2020-10-13 10:46:42+00:00,[],None
890,https://github.com/danielIsia/lpt2_2019.git,2020-11-04 03:52:02+00:00,,0,danielIsia/lpt2_2019,309877805,Verilog,lpt2_2019,1,0,2020-11-04 03:55:45+00:00,[],None
891,https://github.com/LoJunKai/16bit-ALU.git,2020-11-04 16:53:43+00:00,16bit ALU on Alchitry Au written in Lucid,0,LoJunKai/16bit-ALU,310063545,Verilog,16bit-ALU,5136,0,2020-11-20 21:46:33+00:00,[],None
892,https://github.com/Clarence-dc/50.002-The-64-Game.git,2020-11-05 17:58:58+00:00,,0,Clarence-dc/50.002-The-64-Game,310378410,Verilog,50.002-The-64-Game,92654,0,2020-12-02 23:39:16+00:00,[],None
893,https://github.com/romanenkor/cpu-fpga-briey.git,2020-11-08 13:19:09+00:00,"A CPU with full SoC implementation on FPGA based on Briey, plus UART demo.",1,romanenkor/cpu-fpga-briey,311067102,Verilog,cpu-fpga-briey,18752,0,2020-11-08 14:07:09+00:00,[],None
894,https://github.com/Furabot/4s-pipelined-processor.git,2020-11-08 13:13:44+00:00,,0,Furabot/4s-pipelined-processor,311066105,Verilog,4s-pipelined-processor,329,0,2020-11-08 13:32:17+00:00,[],None
895,https://github.com/anantanurag/axi_cores.git,2020-11-08 12:55:12+00:00,My implementation of AXI and AXI-lite Cores,0,anantanurag/axi_cores,311062647,Verilog,axi_cores,36,0,2020-11-08 19:52:12+00:00,[],https://api.github.com/licenses/gpl-3.0
896,https://github.com/Vanegas19125/Laboratorio10_JVanegas.git,2020-11-08 06:51:53+00:00,,0,Vanegas19125/Laboratorio10_JVanegas,311003442,Verilog,Laboratorio10_JVanegas,59,0,2020-11-08 06:53:16+00:00,[],None
897,https://github.com/alirezabijandi/architecture_lab.git,2020-11-11 19:38:46+00:00,,0,alirezabijandi/architecture_lab,312071605,Verilog,architecture_lab,715,0,2021-01-26 09:26:55+00:00,[],None
898,https://github.com/SEIT-LAB311/test.git,2020-11-10 11:01:20+00:00,,0,SEIT-LAB311/test,311630887,Verilog,test,319,0,2021-03-24 04:34:51+00:00,[],None
899,https://github.com/Presca/1D_ALU_auDesign.git,2020-11-05 18:26:17+00:00,,1,Presca/1D_ALU_auDesign,310384284,Verilog,1D_ALU_auDesign,1916,0,2020-11-06 07:14:57+00:00,[],None
900,https://github.com/EliseoLux/Lab9.git,2020-10-31 16:32:04+00:00,Digital,0,EliseoLux/Lab9,308924837,Verilog,Lab9,428,0,2020-10-31 17:35:50+00:00,[],None
901,https://github.com/a9615161/verilog_labs_gits_repo.git,2020-10-28 09:19:44+00:00,,0,a9615161/verilog_labs_gits_repo,307964188,Verilog,verilog_labs_gits_repo,7,0,2020-11-29 03:17:33+00:00,[],None
902,https://github.com/OlinCompArchFA20/lab-04-nabih-oscar.git,2020-10-28 15:31:51+00:00,lab-04-nabih-oscar created by GitHub Classroom,0,OlinCompArchFA20/lab-04-nabih-oscar,308060723,Verilog,lab-04-nabih-oscar,5052,0,2020-12-20 16:04:18+00:00,[],None
903,https://github.com/rst0git/P4-NetFPGA-IPv4-LPM.git,2020-11-02 01:16:33+00:00,,0,rst0git/P4-NetFPGA-IPv4-LPM,309224818,Verilog,P4-NetFPGA-IPv4-LPM,5125,0,2020-11-02 01:59:29+00:00,[],None
904,https://github.com/XHRlyb/CPU-Project.git,2020-11-02 02:06:17+00:00,Computer System(I) 2019 Fall,0,XHRlyb/CPU-Project,309232896,Verilog,CPU-Project,90,0,2020-12-30 09:21:35+00:00,[],None
905,https://github.com/asthemus/SimpleRISC.git,2020-11-10 17:09:10+00:00,"Multi Staged, Non Pipelined SimpleRISC based Processor",0,asthemus/SimpleRISC,311730290,,SimpleRISC,30,0,2021-10-12 09:41:53+00:00,[],None
906,https://github.com/Yash0270/Process-Design-Verilog.git,2020-11-02 21:02:42+00:00,A single cycle processor and a pipelined processor in VERILOG.,0,Yash0270/Process-Design-Verilog,309494346,Verilog,Process-Design-Verilog,4,0,2020-11-02 21:07:34+00:00,[],None
907,https://github.com/hsucheng1231/DFT_NS.git,2020-11-02 22:34:00+00:00,,0,hsucheng1231/DFT_NS,309511401,Verilog,DFT_NS,5480,0,2020-12-01 23:35:38+00:00,[],None
908,https://github.com/renzosvartz/Verilog-Projects.git,2020-10-31 05:03:39+00:00,Verilog Projects,0,renzosvartz/Verilog-Projects,308807645,Verilog,Verilog-Projects,56,0,2020-10-31 05:50:23+00:00,[],None
909,https://github.com/JulioAv/Lab-9.git,2020-10-31 02:52:48+00:00,,0,JulioAv/Lab-9,308791116,Verilog,Lab-9,372,0,2020-10-31 02:57:22+00:00,[],None
910,https://github.com/JulioAv/Lab-8.git,2020-10-25 01:18:33+00:00,,0,JulioAv/Lab-8,307001574,Verilog,Lab-8,55,0,2020-10-25 01:18:41+00:00,[],None
911,https://github.com/sanjana8838/TinyFPGABxProjects.git,2020-10-13 06:14:51+00:00,,0,sanjana8838/TinyFPGABxProjects,303605880,Verilog,TinyFPGABxProjects,64,0,2020-10-30 13:24:30+00:00,[],None
912,https://github.com/hugorod87/UART-Communication---Verilog.git,2020-10-11 14:11:37+00:00,Verilog code created by Hugo Rodrigues (Under Test),0,hugorod87/UART-Communication---Verilog,303135570,Verilog,UART-Communication---Verilog,4,0,2020-10-13 15:36:52+00:00,[],None
913,https://github.com/lexyaa/week5.git,2020-10-29 16:07:15+00:00,,0,lexyaa/week5,308380962,Verilog,week5,12,0,2020-10-31 10:18:02+00:00,[],None
914,https://github.com/Kern-steins/crc32.git,2020-11-10 13:51:43+00:00,,0,Kern-steins/crc32,311673317,,crc32,2,0,2023-03-09 14:51:35+00:00,[],None
915,https://github.com/SandhraPrathap/verilog.git,2020-11-09 18:22:44+00:00,,0,SandhraPrathap/verilog,311427916,Verilog,verilog,4,0,2021-02-01 15:58:53+00:00,[],None
916,https://github.com/IObundle/iob-spi.git,2020-10-16 11:00:06+00:00,,3,IObundle/iob-spi,304600892,Verilog,iob-spi,1839,0,2023-07-04 15:38:46+00:00,[],None
