# Tiny Tapeout project information
project:
  title: "FemtoRV32 RISC-V System"
  author: "Jean Carlos Tascon"
  discord: "Jack117"
  description: "Sistema RISC-V basado en FemtoRV32 con perif√©ricos SPI y UART"
  language: "Verilog"
  clock_hz: 27000000

  # How many tiles your design occupies
  tiles: "4x2"

  # Your top module name
  top_module: "tt_um_example"

  # List your project's source files
  source_files:
    - "femto.v"
    - "femtorv32_quark.v"
    - "MappedSPIFlash.v"
    - "MappedSPIRAM.v"
    - "perip_uart.v"
    - "uart.v"
    - "project.v"

# Pinout configuration
pinout:
  # Inputs
  ui[0]: "SPI_MISO"
  ui[1]: "RAM_SPI_MISO" 
  ui[2]: "UART_RXD"
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "SPI_MOSI"
  uo[1]: "SPI_CS_N"
  uo[2]: "SPI_CLK"
  uo[3]: "RAM_SPI_CLK"
  uo[4]: "RAM_SPI_CS_N"
  uo[5]: "RAM_SPI_MOSI"
  uo[6]: "LED"
  uo[7]: "UART_TXD"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
