** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 19:07:50 on Jul 25,2019
vlog -64 -incr -work xil_defaultlib ../../../../../proj/dtc-front/top/top.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.v ../../../../../proj/dtc-front/top/top.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3_sim_netlist.v ../../../../../proj/dtc-front/top/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v ../../../../../proj/dtc-front/top/top.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_sim_netlist.v ../../../../../proj/dtc-front/top/top.srcs/sources_1/ip/xdma_0/xdma_0_sim_netlist.v 
-- Skipping module blk_mem_gen_2
-- Skipping module blk_mem_gen_2_blk_mem_gen_generic_cstr
-- Skipping module blk_mem_gen_2_blk_mem_gen_prim_width
-- Skipping module blk_mem_gen_2_blk_mem_gen_prim_width__parameterized0
-- Skipping module blk_mem_gen_2_blk_mem_gen_prim_wrapper
-- Skipping module blk_mem_gen_2_blk_mem_gen_prim_wrapper__parameterized0
-- Skipping module blk_mem_gen_2_blk_mem_gen_top
-- Skipping module blk_mem_gen_2_blk_mem_gen_v8_4_2
-- Skipping module blk_mem_gen_2_blk_mem_gen_v8_4_2_synth
-- Skipping module glbl
-- Skipping module blk_mem_gen_3
-- Skipping module blk_mem_gen_3_blk_mem_gen_generic_cstr
-- Skipping module blk_mem_gen_3_blk_mem_gen_prim_width
-- Skipping module blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0
-- Skipping module blk_mem_gen_3_blk_mem_gen_prim_wrapper
-- Skipping module blk_mem_gen_3_blk_mem_gen_prim_wrapper__parameterized0
-- Skipping module blk_mem_gen_3_blk_mem_gen_top
-- Skipping module blk_mem_gen_3_blk_mem_gen_v8_4_2
-- Skipping module blk_mem_gen_3_blk_mem_gen_v8_4_2_synth
-- Skipping module blk_mem_gen_0
-- Skipping module blk_mem_gen_0_blk_mem_axi_read_fsm
-- Skipping module blk_mem_gen_0_blk_mem_axi_read_wrapper
-- Skipping module blk_mem_gen_0_blk_mem_axi_write_fsm
-- Skipping module blk_mem_gen_0_blk_mem_axi_write_wrapper
-- Skipping module blk_mem_gen_0_blk_mem_gen_generic_cstr
-- Skipping module blk_mem_gen_0_blk_mem_gen_prim_width
-- Skipping module blk_mem_gen_0_blk_mem_gen_prim_wrapper
-- Skipping module blk_mem_gen_0_blk_mem_gen_top
-- Skipping module blk_mem_gen_0_blk_mem_gen_v8_4_2
-- Skipping module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth
-- Skipping module axi_bram_ctrl_0_SRL_FIFO
-- Skipping module axi_bram_ctrl_0_axi_bram_ctrl
-- Skipping module axi_bram_ctrl_0
-- Skipping module axi_bram_ctrl_0_axi_bram_ctrl_top
-- Skipping module axi_bram_ctrl_0_full_axi
-- Skipping module axi_bram_ctrl_0_rd_chnl
-- Skipping module axi_bram_ctrl_0_ua_narrow
-- Skipping module axi_bram_ctrl_0_ua_narrow_0
-- Skipping module axi_bram_ctrl_0_wr_chnl
-- Skipping module axi_bram_ctrl_0_wrap_brst
-- Skipping module axi_bram_ctrl_0_wrap_brst_1
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_136
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_137
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_138
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_139
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_140
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_141
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_gte4_drp_arb
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_gthe4_channel
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_gthe4_common
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_freq_counter
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_reset_synchronizer
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_reset_synchronizer_135
-- Skipping module xdma_0_gtwizard_ultrascale_v1_7_5_reset_synchronizer_142
-- Skipping module xdma_0
-- Skipping module xdma_0_xdma_0_core_top
-- Skipping module xdma_0_xdma_0_pcie4_ip
-- Skipping module xdma_0_xdma_0_pcie4_ip_bram
-- Skipping module xdma_0_xdma_0_pcie4_ip_bram_16k
-- Skipping module xdma_0_xdma_0_pcie4_ip_bram_16k_int
-- Skipping module xdma_0_xdma_0_pcie4_ip_bram_16k_int_40
-- Skipping module xdma_0_xdma_0_pcie4_ip_bram_16k_int_41
-- Skipping module xdma_0_xdma_0_pcie4_ip_bram_32k
-- Skipping module xdma_0_xdma_0_pcie4_ip_bram_rep
-- Skipping module xdma_0_xdma_0_pcie4_ip_bram_rep_int
-- Skipping module xdma_0_xdma_0_pcie4_ip_gt
-- Skipping module xdma_0_xdma_0_pcie4_ip_gt_cdr_ctrl_on_eidle
-- Skipping module xdma_0_xdma_0_pcie4_ip_gt_gthe4_channel_wrapper
-- Skipping module xdma_0_xdma_0_pcie4_ip_gt_gthe4_common_wrapper
-- Skipping module xdma_0_xdma_0_pcie4_ip_gt_gtwizard_gthe4
-- Skipping module xdma_0_xdma_0_pcie4_ip_gt_gtwizard_top
-- Skipping module xdma_0_xdma_0_pcie4_ip_gt_phy_clk
-- Skipping module xdma_0_xdma_0_pcie4_ip_gt_phy_rst
-- Skipping module xdma_0_xdma_0_pcie4_ip_gt_phy_rxeq
-- Skipping module xdma_0_xdma_0_pcie4_ip_gt_phy_txeq
-- Skipping module xdma_0_xdma_0_pcie4_ip_gt_phy_wrapper
-- Skipping module xdma_0_xdma_0_pcie4_ip_gt_receiver_detect_rxterm
-- Skipping module xdma_0_xdma_0_pcie4_ip_gtwizard_top
-- Skipping module xdma_0_xdma_0_pcie4_ip_init_ctrl
-- Skipping module xdma_0_xdma_0_pcie4_ip_pcie4_uscale_core_top
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain_53
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized0
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized0_45
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized0_49
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized0_50
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized0_55
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized0_57
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized0_61
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized0_62
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized1
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized1_42
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized1_44
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized1_46
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized1_47
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized1_48
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized1_51
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized1_52
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized1_54
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized1_58
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized1_60
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized1_64
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized1_67
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized2
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized2_56
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized2_63
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized3
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized3_43
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized4
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized4_66
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized5
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized5_59
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized6
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized6_65
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized7
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_ff_chain__parameterized8
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_pipeline
-- Skipping module xdma_0_xdma_0_pcie4_ip_phy_top
-- Skipping module xdma_0_xdma_0_pcie4_ip_pipe
-- Skipping module xdma_0_xdma_0_pcie4_ip_pl_eq
-- Skipping module xdma_0_xdma_0_pcie4_ip_seqnum_fifo
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_102
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized0
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized0_105
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized1
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized1_103
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized1_104
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized2
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_127
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_128
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_129
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_130
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_68
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_69
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_70
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_71
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_72
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_73
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_74
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_75
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_76
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_86
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync__parameterized3_87
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_100
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_101
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_106
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_107
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_108
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_109
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_110
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_111
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_112
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_113
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_114
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_115
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_116
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_117
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_118
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_119
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_120
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_121
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_122
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_123
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_124
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_125
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_126
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_131
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_132
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_133
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_134
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_77
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_78
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_79
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_80
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_81
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_82
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_83
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_84
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_85
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_88
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_89
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_90
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_91
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_92
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_93
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_94
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_95
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_96
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_97
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_98
-- Skipping module xdma_0_xdma_0_pcie4_ip_sync_cell_99
-- Skipping module xdma_0_xdma_0_pcie4_ip_vf_decode
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFO
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOAsync
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOAsync_149
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOAsync__parameterized0
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOAsync__parameterized0_148
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOAsync__parameterized1
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOHead
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOHead2
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOHead__parameterized0
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOHead__parameterized1
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOHead__parameterized1_144
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOHead__parameterized1_146
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOHead__parameterized2
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOHead__parameterized2_145
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOHead__parameterized3
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFOHead__parameterized3_147
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFO_150
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFO__parameterized0
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFO__parameterized1
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFO__parameterized1_143
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFO__parameterized2
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFO__parameterized3
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFO__parameterized3_153
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFO__parameterized4
-- Skipping module xdma_0_xdma_v4_1_2_GenericFIFO__parameterized4_152
-- Skipping module xdma_0_xdma_v4_1_2_blk_mem_64_noreg_be
-- Skipping module xdma_0_xdma_v4_1_2_blk_mem_64_noreg_be__2
-- Skipping module xdma_0_xdma_v4_1_2_blk_mem_64_reg_be
-- Skipping module xdma_0_xdma_v4_1_2_blk_mem_64_reg_be__10
-- Skipping module xdma_0_xdma_v4_1_2_blk_mem_64_reg_be__11
-- Skipping module xdma_0_xdma_v4_1_2_blk_mem_64_reg_be__12
-- Skipping module xdma_0_xdma_v4_1_2_blk_mem_64_reg_be__13
-- Skipping module xdma_0_xdma_v4_1_2_blk_mem_64_reg_be__14
-- Skipping module xdma_0_xdma_v4_1_2_blk_mem_64_reg_be__8
-- Skipping module xdma_0_xdma_v4_1_2_blk_mem_64_reg_be__9
-- Skipping module xdma_0_xdma_v4_1_2_dma_bram_wrap
-- Skipping module xdma_0_xdma_v4_1_2_dma_bram_wrap__parameterized0
-- Skipping module xdma_0_xdma_v4_1_2_dma_bram_wrap__parameterized0__xdcDup__1
-- Skipping module xdma_0_xdma_v4_1_2_dma_bram_wrap__xdcDup__1
-- Skipping module xdma_0_xdma_v4_1_2_dma_bram_wrap__xdcDup__2
-- Skipping module xdma_0_xdma_v4_1_2_dma_bram_wrap__xdcDup__3
-- Skipping module xdma_0_xdma_v4_1_2_dma_bram_wrap__xdcDup__4
-- Skipping module xdma_0_xdma_v4_1_2_dma_bram_wrap__xdcDup__5
-- Skipping module xdma_0_xdma_v4_1_2_dma_bram_wrap__xdcDup__6
-- Skipping module xdma_0_xdma_v4_1_2_dma_bram_wrap__xdcDup__7
-- Skipping module xdma_0_xpm_cdc_async_rst
-- Skipping module xdma_0_xpm_cdc_async_rst__parameterized0
-- Skipping module xdma_0_xpm_cdc_single
-- Skipping module xdma_0_blk_mem_gen_generic_cstr
-- Skipping module xdma_0_blk_mem_gen_generic_cstr_12
-- Skipping module xdma_0_blk_mem_gen_generic_cstr_17
-- Skipping module xdma_0_blk_mem_gen_generic_cstr_2
-- Skipping module xdma_0_blk_mem_gen_generic_cstr_22
-- Skipping module xdma_0_blk_mem_gen_generic_cstr_27
-- Skipping module xdma_0_blk_mem_gen_generic_cstr_32
-- Skipping module xdma_0_blk_mem_gen_generic_cstr_7
-- Skipping module xdma_0_blk_mem_gen_generic_cstr__parameterized0
-- Skipping module xdma_0_blk_mem_gen_generic_cstr__parameterized0_37
-- Skipping module xdma_0_blk_mem_gen_prim_width
-- Skipping module xdma_0_blk_mem_gen_prim_width_13
-- Skipping module xdma_0_blk_mem_gen_prim_width_18
-- Skipping module xdma_0_blk_mem_gen_prim_width_23
-- Skipping module xdma_0_blk_mem_gen_prim_width_28
-- Skipping module xdma_0_blk_mem_gen_prim_width_3
-- Skipping module xdma_0_blk_mem_gen_prim_width_33
-- Skipping module xdma_0_blk_mem_gen_prim_width_8
-- Skipping module xdma_0_blk_mem_gen_prim_width__parameterized0
-- Skipping module xdma_0_blk_mem_gen_prim_width__parameterized0_38
-- Skipping module xdma_0_blk_mem_gen_prim_wrapper
-- Skipping module xdma_0_blk_mem_gen_prim_wrapper_14
-- Skipping module xdma_0_blk_mem_gen_prim_wrapper_19
-- Skipping module xdma_0_blk_mem_gen_prim_wrapper_24
-- Skipping module xdma_0_blk_mem_gen_prim_wrapper_29
-- Skipping module xdma_0_blk_mem_gen_prim_wrapper_34
-- Skipping module xdma_0_blk_mem_gen_prim_wrapper_4
-- Skipping module xdma_0_blk_mem_gen_prim_wrapper_9
-- Skipping module xdma_0_blk_mem_gen_prim_wrapper__parameterized0
-- Skipping module xdma_0_blk_mem_gen_prim_wrapper__parameterized0_39
-- Skipping module xdma_0_blk_mem_gen_top
-- Skipping module xdma_0_blk_mem_gen_top_1
-- Skipping module xdma_0_blk_mem_gen_top_11
-- Skipping module xdma_0_blk_mem_gen_top_16
-- Skipping module xdma_0_blk_mem_gen_top_21
-- Skipping module xdma_0_blk_mem_gen_top_26
-- Skipping module xdma_0_blk_mem_gen_top_31
-- Skipping module xdma_0_blk_mem_gen_top_6
-- Skipping module xdma_0_blk_mem_gen_top__parameterized0
-- Skipping module xdma_0_blk_mem_gen_top__parameterized0_36
-- Skipping module xdma_0_blk_mem_gen_v8_4_2
-- Skipping module xdma_0_blk_mem_gen_v8_4_2__10
-- Skipping module xdma_0_blk_mem_gen_v8_4_2__11
-- Skipping module xdma_0_blk_mem_gen_v8_4_2__12
-- Skipping module xdma_0_blk_mem_gen_v8_4_2__13
-- Skipping module xdma_0_blk_mem_gen_v8_4_2__14
-- Skipping module xdma_0_blk_mem_gen_v8_4_2__8
-- Skipping module xdma_0_blk_mem_gen_v8_4_2__9
-- Skipping module xdma_0_blk_mem_gen_v8_4_2__parameterized1
-- Skipping module xdma_0_blk_mem_gen_v8_4_2__parameterized1__2
-- Skipping module xdma_0_blk_mem_gen_v8_4_2_synth
-- Skipping module xdma_0_blk_mem_gen_v8_4_2_synth_0
-- Skipping module xdma_0_blk_mem_gen_v8_4_2_synth_10
-- Skipping module xdma_0_blk_mem_gen_v8_4_2_synth_15
-- Skipping module xdma_0_blk_mem_gen_v8_4_2_synth_20
-- Skipping module xdma_0_blk_mem_gen_v8_4_2_synth_25
-- Skipping module xdma_0_blk_mem_gen_v8_4_2_synth_30
-- Skipping module xdma_0_blk_mem_gen_v8_4_2_synth_5
-- Skipping module xdma_0_blk_mem_gen_v8_4_2_synth__parameterized0
-- Skipping module xdma_0_blk_mem_gen_v8_4_2_synth__parameterized0_35
-- Skipping module xdma_0_xdma_v4_1_2_arbblock__parameterized0
-- Skipping module xdma_0_xdma_v4_1_2_arbblock__parameterized1
-- Skipping module xdma_0_xdma_v4_1_2_arbblock__parameterized2
-- Skipping module xdma_0_xdma_v4_1_2_arbentity__parameterized0
-- Skipping module xdma_0_xdma_v4_1_2_arbentity__parameterized1
-- Skipping module xdma_0_xdma_v4_1_2_arbentity__parameterized2
-- Skipping module xdma_0_xdma_v4_1_2_arbentity__parameterized3
-- Skipping module xdma_0_xdma_v4_1_2_arbentity__parameterized4
-- Skipping module xdma_0_xdma_v4_1_2_arbentity__parameterized5
-- Skipping module xdma_0_xdma_v4_1_2_arbentity__parameterized6
-- Skipping module xdma_0_xdma_v4_1_2_axi4mm_axi_mm_master_top_br_v
-- Skipping module xdma_0_xdma_v4_1_2_axi4mm_axi_mm_master_top_soft
-- Skipping module xdma_0_xdma_v4_1_2_axi4mm_axi_pcie_reset_cntrlr
-- Skipping module xdma_0_xdma_v4_1_2_axi4mm_bridge_top
-- Skipping module xdma_0_xdma_v4_1_2_axi_mm_master_omulti_rd_v
-- Skipping module xdma_0_xdma_v4_1_2_axi_mm_master_omulti_wr_v
-- Skipping module xdma_0_xdma_v4_1_2_axi_mm_master_rd_br_v
-- Skipping module xdma_0_xdma_v4_1_2_axi_mm_master_wr_br_v
-- Skipping module xdma_0_xdma_v4_1_2_axi_str_cq_if
-- Skipping module xdma_0_xdma_v4_1_2_axi_str_masterbr_rdtlp_br_v
-- Skipping module xdma_0_xdma_v4_1_2_axi_str_masterbr_wrrd_br_v
-- Skipping module xdma_0_xdma_v4_1_2_axi_str_rq_if
-- Skipping module xdma_0_xdma_v4_1_2_axidma_dcarb_v
-- Skipping module xdma_0_xdma_v4_1_2_axidma_dcarb_v__parameterized0
-- Skipping module xdma_0_xdma_v4_1_2_axidma_dcarb_v__parameterized1
-- Skipping module xdma_0_xdma_v4_1_2_axidma_dcarb_v__parameterized2
-- Skipping module xdma_0_xdma_v4_1_2_axidma_dcarb_v__parameterized3
-- Skipping module xdma_0_xdma_v4_1_2_dma_axilt_slv
-- Skipping module xdma_0_xdma_v4_1_2_dma_axilt_slv_151
-- Skipping module xdma_0_xdma_v4_1_2_dma_aximm
-- Skipping module xdma_0_xdma_v4_1_2_dma_base
-- Skipping module xdma_0_xdma_v4_1_2_dma_pcie_rc
-- Skipping module xdma_0_xdma_v4_1_2_dma_pcie_req
-- Skipping module xdma_0_xdma_v4_1_2_dma_pcie_rq
-- Skipping module xdma_0_xdma_v4_1_2_dma_rc_mem_pfch
-- Skipping module xdma_0_xdma_v4_1_2_dma_wb_eng
-- Skipping module xdma_0_xdma_v4_1_2_mem_simple_dport_ram
-- Skipping module xdma_0_xdma_v4_1_2_mem_simple_dport_ram__parameterized5
-- Skipping module xdma_0_xdma_v4_1_2_pcie_cap_structure
-- Skipping module xdma_0_xdma_v4_1_2_pcie_userapp_tgt_intr_ctrl
-- Skipping module xdma_0_xdma_v4_1_2_udma_msix
-- Skipping module xdma_0_xdma_v4_1_2_udma_ram_top
-- Skipping module xdma_0_xdma_v4_1_2_udma_top
-- Skipping module xdma_0_xdma_v4_1_2_udma_wrapper
-- Skipping module xdma_0_xdma_v4_1_2_vul_cfg
-- Skipping module xdma_0_xdma_v4_1_2_vul_dsc_eng
-- Skipping module xdma_0_xdma_v4_1_2_vul_irq
-- Skipping module xdma_0_xdma_v4_1_2_vul_rdwr
-- Skipping module xdma_0_xdma_v4_1_2_vul_rdwr__parameterized0
-- Skipping module xdma_0_xdma_v4_1_2_vul_rdwr_eng
-- Skipping module xdma_0_xdma_v4_1_2_vul_rdwr_eng__parameterized0
-- Skipping module xdma_0_xdma_v4_1_2_vul_tar
-- Skipping module xdma_0_xdma_v4_1_2_vul_top

Top level modules:
	blk_mem_gen_2
	glbl
	blk_mem_gen_3
	blk_mem_gen_0
	axi_bram_ctrl_0
	xdma_0
End time: 19:07:52 on Jul 25,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
Start time: 19:07:52 on Jul 25,2019
vcom -64 -93 -work xil_defaultlib ../../../../emp-fwk/components/framework/firmware/hdl/emp_framework_decl.vhd ../../../../emp-fwk/boards/serenity/dc_ku15p/firmware/hdl/emp_device_decl.vhd ../../../../emp-fwk/components/datapath/firmware/hdl/emp_data_types.vhd ../hdl/DataTypes.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package emp_framework_decl
-- Loading package emp_framework_decl
-- Compiling package emp_device_decl
-- Compiling package emp_data_types
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package utilities_pkg
-- Loading package FunkyMiniBus
-- Compiling package data_types
End time: 19:07:52 on Jul 25,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
Start time: 19:07:52 on Jul 25,2019
vcom -64 -93 -work xil_defaultlib ../hdl/utilities.vhd ../hdl/FunkyMiniBus.vhd ../hdl/GenPromClocked.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling package utilities_pkg
-- Compiling package body utilities_pkg
-- Loading package utilities_pkg
-- Loading package utilities_pkg
-- Compiling package FunkyMiniBus
-- Compiling package body FunkyMiniBus
-- Loading package FunkyMiniBus
-- Loading package FunkyMiniBus
-- Compiling entity FMBusRamDecoder
-- Compiling architecture behavioral of FMBusRamDecoder
** Warning: ../hdl/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
-- Compiling entity FMBusRegDecoder
-- Compiling architecture behavioral of FMBusRegDecoder
** Warning: ../hdl/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
-- Compiling entity FMBusMaster
-- Compiling architecture behavioral of FMBusMaster
-- Loading package std_logic_textio
-- Compiling entity GenPromClocked
-- Compiling architecture behavioral of GenPromClocked
-- Loading entity FMBusRamDecoder
End time: 19:07:52 on Jul 25,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 2
Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
Start time: 19:07:52 on Jul 25,2019
vcom -64 -93 -work xil_defaultlib ../hdl/CICStubPipe.vhd ../hdl/StubPipe.vhd ../hdl/RouterInputReformatting.vhd ../hdl/GetCorrectionMatrix.vhd ../hdl/CoordinateCorrector2.vhd ../hdl/LinkFormatter.vhd ../hdl/StubFormatter.vhd ../hdl/algo.vhd ../hdl/LinkGenerator.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package utilities_pkg
-- Loading package FunkyMiniBus
-- Loading package data_types
-- Compiling entity CICStubPipe
-- Compiling architecture behavioral of CICStubPipe
-- Compiling entity StubPipe
-- Compiling architecture behavioral of StubPipe
-- Compiling entity RouterInputReformatting
-- Compiling architecture Behavioral of RouterInputReformatting
-- Compiling entity GetCorrectionMatrix
-- Compiling architecture Behavioral of GetCorrectionMatrix
-- Loading package std_logic_textio
-- Loading entity GenPromClocked
-- Compiling entity CoordinateCorrector2
-- Compiling architecture Behavioral of CoordinateCorrector2
-- Loading entity StubPipe
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity LinkFormatter2
-- Compiling architecture Behavioral of LinkFormatter2
-- Loading entity CICStubPipe
-- Compiling entity StubFormatter2
-- Compiling architecture Behavioral of StubFormatter2
-- Compiling entity algo
-- Compiling architecture Behavioral of algo
-- Loading entity LinkFormatter2
-- Loading entity StubFormatter2
-- Loading entity GetCorrectionMatrix
-- Loading entity CoordinateCorrector2
-- Loading entity RouterInputReformatting
-- Compiling entity LinkGenerator
-- Compiling architecture Behavioral of LinkGenerator
End time: 19:07:52 on Jul 25,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
Start time: 19:07:52 on Jul 25,2019
vcom -64 -93 -work xil_defaultlib ../hdl/Testbench.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package utilities_pkg
-- Loading package FunkyMiniBus
-- Loading package data_types
-- Compiling entity Testbench
-- Compiling architecture Behavioral of Testbench
-- Loading package std_logic_textio
-- Loading entity LinkGenerator
-- Loading entity algo
End time: 19:07:52 on Jul 25,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
