	component lab2_qsys is
		port (
			clk_clk                           : in  std_logic                    := 'X'; -- clk
			digit0_external_connection_export : out std_logic_vector(3 downto 0);        -- export
			digit1_external_connection_export : out std_logic_vector(3 downto 0);        -- export
			digit2_external_connection_export : out std_logic_vector(3 downto 0);        -- export
			reset_reset_n                     : in  std_logic                    := 'X'  -- reset_n
		);
	end component lab2_qsys;

