<dec f='codebrowser/include/hw/pci/pcie_port.h' l='39' type='void pcie_port_init_reg(PCIDevice * d)'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='65' u='c' c='rp_realize'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='66' u='c' c='xio3130_downstream_realize'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='62' u='c' c='xio3130_upstream_realize'/>
<def f='codebrowser/hw/pci/pcie_port.c' l='25' ll='43' type='void pcie_port_init_reg(PCIDevice * d)'/>
