A shift-register-based QCA memory architecture