0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Janindu Leelananda/OneDrive - University of Moratuwa/Documents/courses/IIT processor design course/pipelined_mips_32_processor/pipelined_mips_32_processor.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Janindu Leelananda/OneDrive - University of Moratuwa/Documents/courses/IIT processor design course/pipelined_mips_32_processor/pipelined_mips_32_processor.srcs/sim_1/new/pipelined_processor_tb.v,1690904611,verilog,,,,pipelined_processor_tb,,,,,,,,
C:/Users/Janindu Leelananda/OneDrive - University of Moratuwa/Documents/courses/IIT processor design course/pipelined_mips_32_processor/pipelined_mips_32_processor.srcs/sources_1/new/top.v,1690904409,verilog,,C:/Users/Janindu Leelananda/OneDrive - University of Moratuwa/Documents/courses/IIT processor design course/pipelined_mips_32_processor/pipelined_mips_32_processor.srcs/sim_1/new/pipelined_processor_tb.v,,pipe_MIPS32,,,,,,,,
