In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 38 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  38 cells are valid scan cells
         FSM/current_state_reg_2_
         FSM/current_state_reg_0_
         FSM/current_state_reg_1_
         FSM/data_valid_reg
         counter/edge_cnt_reg_5_
         counter/edge_cnt_reg_2_
         counter/edge_cnt_reg_3_
         counter/edge_cnt_reg_4_
         counter/edge_cnt_reg_1_
         counter/bit_cnt_reg_1_
         counter/bit_cnt_reg_0_
         counter/bit_cnt_reg_3_
         counter/bit_cnt_reg_2_
         counter/edge_cnt_reg_0_
         sampler/samples_reg_2_
         sampler/DONE_reg
         sampler/sampled_bit_reg
         sampler/samples_reg_0_
         sampler/samples_reg_1_
         deserializer_parityCalc/registers_reg_2_
         deserializer_parityCalc/registers_reg_1_
         deserializer_parityCalc/registers_reg_0_
         deserializer_parityCalc/registers_reg_3_
         deserializer_parityCalc/registers_reg_7_
         deserializer_parityCalc/registers_reg_5_
         deserializer_parityCalc/registers_reg_4_
         deserializer_parityCalc/registers_reg_6_
         deserializer_parityCalc/P_DATA_reg_6_
         deserializer_parityCalc/P_DATA_reg_5_
         deserializer_parityCalc/P_DATA_reg_4_
         deserializer_parityCalc/P_DATA_reg_3_
         deserializer_parityCalc/P_DATA_reg_2_
         deserializer_parityCalc/P_DATA_reg_1_
         deserializer_parityCalc/P_DATA_reg_0_
         deserializer_parityCalc/P_DATA_reg_7_
         strt_checker/strt_glitch_reg
         par_checker/par_err_reg
         stp_checker/stp_err_reg

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 1820 faults were added to fault list.
 0            1043    445         0/0/0    74.97%      0.00
 0             250    195         0/0/0    88.68%      0.01
 0             101     92         1/1/0    94.28%      0.01
 0              48     43         2/1/0    96.97%      0.01
 0              42      0         3/1/0    99.34%      0.01
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       1805
 Possibly detected                PT          0
 Undetectable                     UD          3
 ATPG untestable                  AU         12
 Not detected                     ND          0
 -----------------------------------------------
 total faults                              1820
 test coverage                            99.34%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
