// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that inverts the output
module invert_output( output in, input out );
// inverts the output

// Design a module that combines the two outputs: out1 + out2
module combine_outputs( input in1, input in2, output out );
// combines the two outputs

// Design a module that combines the two inputs: in1 + in2
module combine_inputs( input in1, input in2, input out );
// combines the two inputs

// Design a module that combines the three inputs: in1 + in2 + in3
module combine_three_inputs( input in1, input in2, input in3, input out );
// combines the three inputs

// Design a module that combines the three outputs: out1 + out2 + out3
module combine_three_outputs( input in1, input in2, input inendmodule
