$date
	Sat Nov 26 20:10:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module parser_tb $end
$var wire 1 ! valid_out $end
$var wire 75 " dInst [74:0] $end
$var reg 1 # clk $end
$var reg 32 $ instruction [31:0] $end
$var reg 1 % rst $end
$var reg 1 & valid_in $end
$scope module ip $end
$var wire 1 # clk $end
$var wire 32 ' instruction [31:0] $end
$var wire 1 % rst $end
$var wire 1 & valid_in $end
$var reg 75 ( dInst [74:0] $end
$var reg 2 ) func [1:0] $end
$var reg 75 * nextDInst [74:0] $end
$var reg 1 + nextShapeData $end
$var reg 3 , opcode [2:0] $end
$var reg 1 ! valid_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
x+
b0 *
bx )
bx (
bx '
0&
0%
bx $
0#
bx "
x!
$end
#5000
b0 "
b0 (
0!
1#
#10000
0#
#15000
1#
#20000
0#
1%
#25000
bx ,
0+
1#
#30000
0#
0%
#35000
1#
#40000
0#
#45000
1#
#50000
b1000000000000000000000000000000000000000000000000000000000000000000000000 *
b0 )
b0 ,
0#
1&
b0 $
b0 '
#55000
b1000000000000000000000000000000000000000000000000000000000000000000000000 "
b1000000000000000000000000000000000000000000000000000000000000000000000000 (
1!
1#
#60000
b10000000000000000000000000000000000000000000000000000000000000000000000000 *
b1 )
0#
b1000000000 $
b1000000000 '
#65000
b10000000000000000000000000000000000000000000000000000000000000000000000000 "
b10000000000000000000000000000000000000000000000000000000000000000000000000 (
1#
#70000
b11000000000000000000000000000000000010000001010101010111110000000000000000 *
b1 ,
0#
b1010101010111110000100000000001 $
b1010101010111110000100000000001 '
#75000
b11000000000000000000000000000000000010000001010101010111110000000000000000 "
b11000000000000000000000000000000000010000001010101010111110000000000000000 (
1#
#80000
0#
#85000
1#
#90000
0#
