#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56076eea7e70 .scope module, "datapath_tb" "datapath_tb" 2 18;
 .timescale -9 -12;
v0x56076eee1e50_0 .var "R", 8 0;
v0x56076eee1f30_0 .net "alu_result", 3 0, v0x56076eee1c30_0;  1 drivers
v0x56076eee1ff0_0 .var "clk", 0 0;
v0x56076eee2090_0 .var/i "failedTests", 31 0;
v0x56076eee2150_0 .var "instr_field", 5 0;
v0x56076eee2260_0 .var "instr_op", 5 0;
v0x56076eee2300_0 .net "result", 8 0, L_0x56076eee24a0;  1 drivers
v0x56076eee23c0_0 .var/i "totalTests", 31 0;
E_0x56076eebed90 .event posedge, v0x56076eee1ff0_0;
LS_0x56076eee24a0_0_0 .concat8 [ 2 1 1 1], v0x56076ee9c340_0, v0x56076ee9bfd0_0, v0x56076eee1590_0, v0x56076eee13c0_0;
LS_0x56076eee24a0_0_4 .concat8 [ 1 1 1 1], v0x56076eee1710_0, v0x56076eee14d0_0, v0x56076ee9b4d0_0, v0x56076eee1650_0;
L_0x56076eee24a0 .concat8 [ 5 4 0 0], LS_0x56076eee24a0_0_0, LS_0x56076eee24a0_0_4;
L_0x56076eee2710 .part L_0x56076eee24a0, 0, 2;
S_0x56076eea8000 .scope module, "uut1" "controlUnit" 2 42, 3 16 0, S_0x56076eea7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x56076ee9c340_0 .var "alu_op", 1 0;
v0x56076ee9b4d0_0 .var "alu_src", 0 0;
v0x56076ee9bfd0_0 .var "branch", 0 0;
v0x56076eee12e0_0 .net "instr_op", 5 0, v0x56076eee2260_0;  1 drivers
v0x56076eee13c0_0 .var "mem_read", 0 0;
v0x56076eee14d0_0 .var "mem_to_reg", 0 0;
v0x56076eee1590_0 .var "mem_write", 0 0;
v0x56076eee1650_0 .var "reg_dst", 0 0;
v0x56076eee1710_0 .var "reg_write", 0 0;
E_0x56076eebf6b0 .event edge, v0x56076eee12e0_0;
S_0x56076eee18f0 .scope module, "uut2" "aluControlUnit" 2 54, 4 16 0, S_0x56076eea7e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "instruction_5_0";
    .port_info 2 /OUTPUT 4 "alu_out";
v0x56076eee1b30_0 .net "alu_op", 1 0, L_0x56076eee2710;  1 drivers
v0x56076eee1c30_0 .var "alu_out", 3 0;
v0x56076eee1d10_0 .net "instruction_5_0", 5 0, v0x56076eee2150_0;  1 drivers
E_0x56076eebf240 .event edge, v0x56076eee1d10_0, v0x56076eee1b30_0;
    .scope S_0x56076eea8000;
T_0 ;
    %wait E_0x56076eebf6b0;
    %load/vec4 v0x56076eee12e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076eee1650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076ee9b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee14d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076eee1710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee13c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee1590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076ee9bfd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56076ee9c340_0, 0, 2;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee1650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076ee9b4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076eee14d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076eee1710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076eee13c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee1590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076ee9bfd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56076ee9c340_0, 0, 2;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee1650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076ee9b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee14d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee1710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee13c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076eee1590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076ee9bfd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56076ee9c340_0, 0, 2;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee1650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076ee9b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee14d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee1710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee13c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee1590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076ee9bfd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56076ee9c340_0, 0, 2;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076eee1650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076ee9b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee14d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56076eee1710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee13c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee1590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076ee9bfd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56076ee9c340_0, 0, 2;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56076eee18f0;
T_1 ;
    %wait E_0x56076eebf240;
    %load/vec4 v0x56076eee1b30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56076eee1c30_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56076eee1b30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56076eee1c30_0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x56076eee1d10_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56076eee1c30_0, 0, 4;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x56076eee1d10_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56076eee1c30_0, 0, 4;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x56076eee1d10_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56076eee1c30_0, 0, 4;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x56076eee1d10_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56076eee1c30_0, 0, 4;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x56076eee1d10_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56076eee1c30_0, 0, 4;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x56076eee1d10_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x56076eee1c30_0, 0, 4;
T_1.14 ;
T_1.13 ;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56076eea7e70;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076eee2090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076eee23c0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x56076eea7e70;
T_3 ;
    %vpi_call 2 35 "$dumpfile", "lab04.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x56076eea7e70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076eee1ff0_0, 0, 1;
T_4.0 ;
    %load/vec4 v0x56076eee1ff0_0;
    %inv;
    %store/vec4 v0x56076eee1ff0_0, 0, 1;
    %delay 10000, 0;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x56076eea7e70;
T_5 ;
    %wait E_0x56076eebed90;
    %delay 10000, 0;
    %vpi_call 2 77 "$display", "Test Group 1: Testing Control unit... " {0 0 0};
    %vpi_call 2 79 "$write", "\011Test Case 1.1: R-format ..." {0 0 0};
    %load/vec4 v0x56076eee23c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076eee23c0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56076eee2260_0, 0, 6;
    %pushi/vec4 290, 0, 9;
    %store/vec4 v0x56076eee1e50_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x56076eee1e50_0;
    %load/vec4 v0x56076eee2300_0;
    %cmp/ne;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 2 86 "$display", "failed: Expected: %b, got %b", v0x56076eee1e50_0, v0x56076eee2300_0 {0 0 0};
    %load/vec4 v0x56076eee2090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076eee2090_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 89 "$display", "passed" {0 0 0};
T_5.1 ;
    %vpi_call 2 92 "$write", "\011Test Case 1.2: lw ..." {0 0 0};
    %load/vec4 v0x56076eee23c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076eee23c0_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56076eee2260_0, 0, 6;
    %pushi/vec4 240, 0, 9;
    %store/vec4 v0x56076eee1e50_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x56076eee1e50_0;
    %load/vec4 v0x56076eee2300_0;
    %cmp/ne;
    %jmp/0xz  T_5.2, 4;
    %vpi_call 2 99 "$display", "failed: Expected: %b, got %b", v0x56076eee1e50_0, v0x56076eee2300_0 {0 0 0};
    %load/vec4 v0x56076eee2090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076eee2090_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %vpi_call 2 102 "$display", "passed" {0 0 0};
T_5.3 ;
    %vpi_call 2 105 "$write", "\011Test Case 1.3: sw ..." {0 0 0};
    %load/vec4 v0x56076eee23c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076eee23c0_0, 0, 32;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x56076eee2260_0, 0, 6;
    %pushi/vec4 136, 0, 9;
    %store/vec4 v0x56076eee1e50_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x56076eee1e50_0;
    %load/vec4 v0x56076eee2300_0;
    %cmp/ne;
    %jmp/0xz  T_5.4, 4;
    %vpi_call 2 112 "$display", "failed: Expected: %b, got %b", v0x56076eee1e50_0, v0x56076eee2300_0 {0 0 0};
    %load/vec4 v0x56076eee2090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076eee2090_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %vpi_call 2 115 "$display", "passed" {0 0 0};
T_5.5 ;
    %vpi_call 2 118 "$write", "\011Test Case 1.4: beq ..." {0 0 0};
    %load/vec4 v0x56076eee23c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076eee23c0_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x56076eee2260_0, 0, 6;
    %pushi/vec4 5, 0, 9;
    %store/vec4 v0x56076eee1e50_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x56076eee1e50_0;
    %load/vec4 v0x56076eee2300_0;
    %cmp/ne;
    %jmp/0xz  T_5.6, 4;
    %vpi_call 2 125 "$display", "failed: Expected: %b, got %b", v0x56076eee1e50_0, v0x56076eee2300_0 {0 0 0};
    %load/vec4 v0x56076eee2090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076eee2090_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %vpi_call 2 128 "$display", "passed" {0 0 0};
T_5.7 ;
    %vpi_call 2 131 "$write", "\011Test Case 1.4: imm ..." {0 0 0};
    %load/vec4 v0x56076eee23c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076eee23c0_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x56076eee2260_0, 0, 6;
    %pushi/vec4 290, 0, 9;
    %store/vec4 v0x56076eee1e50_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x56076eee1e50_0;
    %load/vec4 v0x56076eee2300_0;
    %cmp/ne;
    %jmp/0xz  T_5.8, 4;
    %vpi_call 2 138 "$display", "failed: Expected: %b, got %b", v0x56076eee1e50_0, v0x56076eee2300_0 {0 0 0};
    %load/vec4 v0x56076eee2090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076eee2090_0, 0, 32;
    %jmp T_5.9;
T_5.8 ;
    %vpi_call 2 141 "$display", "passed" {0 0 0};
T_5.9 ;
    %vpi_call 2 150 "$write", "\012--------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x56076eee23c0_0;
    %load/vec4 v0x56076eee2090_0;
    %sub;
    %vpi_call 2 151 "$write", "\012Testing complete\012Passed %0d / %0d tests", S<0,vec4,s32>, v0x56076eee23c0_0 {1 0 0};
    %vpi_call 2 152 "$write", "\012--------------------------------------------------------------\012" {0 0 0};
    %vpi_call 2 153 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "controlUnit.v";
    "aluControlUnit.v";
