INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/vivado_projects/dc_fifo_wrapper/dc_fifo_wrapper.srcs/sources_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
