xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx9-csg225-2 TOP.ngc TOP.ngd  
map -intstyle ise -p xc6slx9-csg225-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TOP_map.ncd TOP.ngd TOP.pcf 
par -w -intstyle ise -ol high -mt off TOP_map.ncd TOP.ncd TOP.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf 
bitgen -intstyle ise -f TOP.ut TOP.ncd 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AMIIBA2_RevA.ucf -p xc6slx9-csg225-2 TOP.ngc TOP.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AMIIBA2_RevA.ucf -p xc6slx9-csg225-2 TOP.ngc TOP.ngd  
map -intstyle ise -p xc6slx9-csg225-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TOP_map.ncd TOP.ngd TOP.pcf 
par -w -intstyle ise -ol high -mt off TOP_map.ncd TOP.ncd TOP.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf AMIIBA2_RevA.ucf 
bitgen -intstyle ise -f TOP.ut TOP.ncd 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AMIIBA2_RevA.ucf -p xc6slx9-csg225-2 TOP.ngc TOP.ngd  
map -intstyle ise -p xc6slx9-csg225-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TOP_map.ncd TOP.ngd TOP.pcf 
par -w -intstyle ise -ol high -mt off TOP_map.ncd TOP.ncd TOP.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf AMIIBA2_RevA.ucf 
bitgen -intstyle ise -f TOP.ut TOP.ncd 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/RETO/BTHM10_FPGA_SERVO/TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AMIIBA2_RevA.ucf -p xc6slx9-csg225-2 TOP.ngc TOP.ngd  
map -intstyle ise -p xc6slx9-csg225-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TOP_map.ncd TOP.ngd TOP.pcf 
par -w -intstyle ise -ol high -mt off TOP_map.ncd TOP.ncd TOP.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf AMIIBA2_RevA.ucf 
bitgen -intstyle ise -f TOP.ut TOP.ncd 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/BTHM10_FPGA_SERVO/TOP.syr" 
xst -intstyle ise -ifn "/home/ise/DispLogicosISE/P2/BTHM10_FPGA_SERVO/TOP.xst" -ofn "/home/ise/DispLogicosISE/P2/BTHM10_FPGA_SERVO/TOP.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AMIIBA2_RevA.ucf -p xc6slx9-csg225-2 TOP.ngc TOP.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc AMIIBA2_RevA.ucf -p xc6slx9-csg225-2 TOP.ngc TOP.ngd  
map -intstyle ise -p xc6slx9-csg225-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TOP_map.ncd TOP.ngd TOP.pcf 
par -w -intstyle ise -ol high -mt off TOP_map.ncd TOP.ncd TOP.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf AMIIBA2_RevA.ucf 
bitgen -intstyle ise -f TOP.ut TOP.ncd 
