Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Thu Aug 17 17:46:55 2023
| Host         : kanish-G3-3500 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dflipflop_timing_summary_routed.rpt -pb dflipflop_timing_summary_routed.pb -rpx dflipflop_timing_summary_routed.rpx -warn_on_violation
| Design       : dflipflop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                                 2           
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           
XDCH-2     Warning   Same min and max delay values on IO port              2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.635      -13.263                      2                    2        0.422        0.000                      0                    2       -2.105       -3.055                       2                     2  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)             Period(ns)      Frequency(MHz)
-----  ------------             ----------      --------------
clk    {0.000 0.025}            0.050           20000.000       


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -10.635      -13.263                      2                    2        0.422        0.000                      0                    2       -2.105       -3.055                       2                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            2  Failing Endpoints,  Worst Slack      -10.635ns,  Total Violation      -13.263ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
PW    :            2  Failing Endpoints,  Worst Slack       -2.105ns,  Total Violation       -3.055ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.635ns  (required time - arrival time)
  Source:                 q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.025ns period=0.050ns})
  Destination:            q
                            (output port clocked by clk  {rise@0.000ns fall@0.025ns period=0.050ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.050ns  (clk rise@0.050ns - clk rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 3.961ns (72.141%)  route 1.530ns (27.859%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 0.050 - 0.050 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  q_reg/Q
                         net (fo=1, routed)           1.530     7.145    q_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.650 r  q_OBUF_inst/O
                         net (fo=0)                   0.000    10.650    q
    U16                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.050     0.050 r  
                         clock pessimism              0.000     0.050    
                         clock uncertainty           -0.035     0.015    
                         output delay                -0.000     0.015    
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                -10.635    

Slack (VIOLATED) :        -2.628ns  (required time - arrival time)
  Source:                 d
                            (input port clocked by clk  {rise@0.000ns fall@0.025ns period=0.050ns})
  Destination:            q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.025ns period=0.050ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.050ns  (clk rise@0.050ns - clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 1.455ns (19.570%)  route 5.981ns (80.430%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 4.910 - 0.050 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T1                                                0.000     0.000 r  d (IN)
                         net (fo=0)                   0.000     0.000    d
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  d_IBUF_inst/O
                         net (fo=1, routed)           5.981     7.436    d_IBUF
    SLICE_X1Y3           FDRE                                         r  q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.050     0.050 r  
    W5                                                0.000     0.050 r  clk (IN)
                         net (fo=0)                   0.000     0.050    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.300    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.391 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.519     4.910    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  q_reg/C
                         clock pessimism              0.000     4.910    
                         clock uncertainty           -0.035     4.875    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)       -0.067     4.808    q_reg
  -------------------------------------------------------------------
                         required time                          4.808    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                 -2.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 d
                            (input port clocked by clk  {rise@0.000ns fall@0.025ns period=0.050ns})
  Destination:            q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.025ns period=0.050ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.223ns (8.858%)  route 2.298ns (91.142%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T1                                                0.000     0.000 r  d (IN)
                         net (fo=0)                   0.000     0.000    d
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  d_IBUF_inst/O
                         net (fo=1, routed)           2.298     2.521    d_IBUF
    SLICE_X1Y3           FDRE                                         r  q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  q_reg/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.035     2.029    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.070     2.099    q_reg
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             3.072ns  (arrival time - required time)
  Source:                 q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.025ns period=0.050ns})
  Destination:            q
                            (output port clocked by clk  {rise@0.000ns fall@0.025ns period=0.050ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 1.347ns (82.660%)  route 0.283ns (17.340%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  q_reg/Q
                         net (fo=1, routed)           0.283     1.902    q_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.108 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     3.108    q
    U16                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -0.000     0.035    
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  3.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.025 }
Period(ns):         0.050
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         0.050       -2.105     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         0.050       -0.950     SLICE_X1Y3     q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.025       -0.475     SLICE_X1Y3     q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.025       -0.475     SLICE_X1Y3     q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.025       -0.475     SLICE_X1Y3     q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.025       -0.475     SLICE_X1Y3     q_reg/C



