read_verilog ../top.v
proc
rename -hide middle mid
