<stg><name>aes256_encrypt_ecb_Pipeline_ecb1</name>


<trans_list>

<trans id="131" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="768" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %k_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %k_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
newFuncRoot:4 %ctx_load_read = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %ctx_load

]]></Node>
<StgValue><ssdm name="ctx_load_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="768" op_1_bw="768">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i768 %ctx_load_read, i768 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:0 %i_3 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_3, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln182 = br i1 %tmp, void %for.inc.split, void %ecb2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="6">
<![CDATA[
for.inc.split:1 %trunc_ln182 = trunc i6 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln182"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:7 %zext_ln183 = zext i3 %trunc_ln182

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %k_0_addr = getelementptr i16 %k_0, i64 0, i64 %zext_ln183

]]></Node>
<StgValue><ssdm name="k_0_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="3">
<![CDATA[
for.inc.split:9 %k_0_load = load i3 %k_0_addr

]]></Node>
<StgValue><ssdm name="k_0_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %k_1_addr = getelementptr i16 %k_1, i64 0, i64 %zext_ln183

]]></Node>
<StgValue><ssdm name="k_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="3">
<![CDATA[
for.inc.split:14 %k_1_load = load i3 %k_1_addr

]]></Node>
<StgValue><ssdm name="k_1_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.split:50 %or_ln183_2 = or i3 %trunc_ln182, i3 1

]]></Node>
<StgValue><ssdm name="or_ln183_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:51 %zext_ln183_9 = zext i3 %or_ln183_2

]]></Node>
<StgValue><ssdm name="zext_ln183_9"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:52 %k_0_addr_1 = getelementptr i16 %k_0, i64 0, i64 %zext_ln183_9

]]></Node>
<StgValue><ssdm name="k_0_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="3">
<![CDATA[
for.inc.split:53 %k_0_load_1 = load i3 %k_0_addr_1

]]></Node>
<StgValue><ssdm name="k_0_load_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:57 %k_1_addr_1 = getelementptr i16 %k_1, i64 0, i64 %zext_ln183_9

]]></Node>
<StgValue><ssdm name="k_1_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="3">
<![CDATA[
for.inc.split:58 %k_1_load_1 = load i3 %k_1_addr_1

]]></Node>
<StgValue><ssdm name="k_1_load_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:92 %add_ln182 = add i6 %i_3, i6 2

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:94 %store_ln182 = store i6 %add_ln182, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc.split:4 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_3, i32 4

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc.split:5 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_3, i32 3

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.split:6 %and_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_98, i3 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="3">
<![CDATA[
for.inc.split:9 %k_0_load = load i3 %k_0_addr

]]></Node>
<StgValue><ssdm name="k_0_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="4">
<![CDATA[
for.inc.split:10 %zext_ln183_2 = zext i4 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln183_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:11 %lshr_ln183 = lshr i16 %k_0_load, i16 %zext_ln183_2

]]></Node>
<StgValue><ssdm name="lshr_ln183"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="16">
<![CDATA[
for.inc.split:12 %trunc_ln183 = trunc i16 %lshr_ln183

]]></Node>
<StgValue><ssdm name="trunc_ln183"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="3">
<![CDATA[
for.inc.split:14 %k_1_load = load i3 %k_1_addr

]]></Node>
<StgValue><ssdm name="k_1_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="4">
<![CDATA[
for.inc.split:15 %zext_ln183_3 = zext i4 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln183_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:16 %lshr_ln183_1 = lshr i16 %k_1_load, i16 %zext_ln183_3

]]></Node>
<StgValue><ssdm name="lshr_ln183_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="16">
<![CDATA[
for.inc.split:17 %trunc_ln183_1 = trunc i16 %lshr_ln183_1

]]></Node>
<StgValue><ssdm name="trunc_ln183_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.split:18 %tmp_63 = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %trunc_ln183, i8 %trunc_ln183_1, i1 %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="6">
<![CDATA[
for.inc.split:19 %trunc_ln183_2 = trunc i6 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln183_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="3">
<![CDATA[
for.inc.split:53 %k_0_load_1 = load i3 %k_0_addr_1

]]></Node>
<StgValue><ssdm name="k_0_load_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="4">
<![CDATA[
for.inc.split:54 %zext_ln183_11 = zext i4 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln183_11"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:55 %lshr_ln183_2 = lshr i16 %k_0_load_1, i16 %zext_ln183_11

]]></Node>
<StgValue><ssdm name="lshr_ln183_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="16">
<![CDATA[
for.inc.split:56 %trunc_ln183_7 = trunc i16 %lshr_ln183_2

]]></Node>
<StgValue><ssdm name="trunc_ln183_7"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="3">
<![CDATA[
for.inc.split:58 %k_1_load_1 = load i3 %k_1_addr_1

]]></Node>
<StgValue><ssdm name="k_1_load_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="4">
<![CDATA[
for.inc.split:59 %zext_ln183_13 = zext i4 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln183_13"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:60 %lshr_ln183_3 = lshr i16 %k_1_load_1, i16 %zext_ln183_13

]]></Node>
<StgValue><ssdm name="lshr_ln183_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="16">
<![CDATA[
for.inc.split:61 %trunc_ln183_8 = trunc i16 %lshr_ln183_3

]]></Node>
<StgValue><ssdm name="trunc_ln183_8"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.split:62 %tmp_66 = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %trunc_ln183_7, i8 %trunc_ln183_8, i1 %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
ecb2.exitStub:0 %p_load3 = load i768 %empty

]]></Node>
<StgValue><ssdm name="p_load3"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="768">
<![CDATA[
ecb2.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i768P0A, i768 %p_out, i768 %p_load3

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0">
<![CDATA[
ecb2.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
for.inc.split:0 %p_load = load i768 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln180"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc.split:20 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln183_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="5" op_3_bw="3">
<![CDATA[
for.inc.split:21 %zext_ln183_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i5.i3, i2 2, i5 %trunc_ln183_2, i3 0

]]></Node>
<StgValue><ssdm name="zext_ln183_cast"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="768" op_0_bw="10">
<![CDATA[
for.inc.split:22 %zext_ln183_5 = zext i10 %zext_ln183_cast

]]></Node>
<StgValue><ssdm name="zext_ln183_5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:23 %shl_ln183 = shl i768 255, i768 %zext_ln183_5

]]></Node>
<StgValue><ssdm name="shl_ln183"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="768" op_0_bw="8">
<![CDATA[
for.inc.split:24 %zext_ln183_1 = zext i8 %tmp_63

]]></Node>
<StgValue><ssdm name="zext_ln183_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="512" op_0_bw="8">
<![CDATA[
for.inc.split:25 %zext_ln183_6 = zext i8 %tmp_63

]]></Node>
<StgValue><ssdm name="zext_ln183_6"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:26 %shl_ln183_1 = shl i768 %zext_ln183_1, i768 %zext_ln183_5

]]></Node>
<StgValue><ssdm name="shl_ln183_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="512" op_0_bw="768">
<![CDATA[
for.inc.split:27 %trunc_ln183_3 = trunc i768 %shl_ln183

]]></Node>
<StgValue><ssdm name="trunc_ln183_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:28 %xor_ln183 = xor i768 %shl_ln183, i768 1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855

]]></Node>
<StgValue><ssdm name="xor_ln183"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split:29 %xor_ln183_4 = xor i512 %trunc_ln183_3, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln183_4"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="768">
<![CDATA[
for.inc.split:30 %trunc_ln183_4 = trunc i768 %p_load

]]></Node>
<StgValue><ssdm name="trunc_ln183_4"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:31 %and_ln183 = and i768 %p_load, i768 %xor_ln183

]]></Node>
<StgValue><ssdm name="and_ln183"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split:32 %and_ln183_1 = and i512 %trunc_ln183_4, i512 %xor_ln183_4

]]></Node>
<StgValue><ssdm name="and_ln183_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="512" op_0_bw="768">
<![CDATA[
for.inc.split:33 %trunc_ln183_5 = trunc i768 %shl_ln183_1

]]></Node>
<StgValue><ssdm name="trunc_ln183_5"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:34 %or_ln183 = or i768 %shl_ln183_1, i768 %and_ln183

]]></Node>
<StgValue><ssdm name="or_ln183"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="5" op_3_bw="3">
<![CDATA[
for.inc.split:35 %zext_ln183_7_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i5.i3, i1 1, i5 %trunc_ln183_2, i3 0

]]></Node>
<StgValue><ssdm name="zext_ln183_7_cast"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="512" op_0_bw="9">
<![CDATA[
for.inc.split:36 %zext_ln183_7 = zext i9 %zext_ln183_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln183_7"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split:37 %shl_ln183_2 = shl i512 255, i512 %zext_ln183_7

]]></Node>
<StgValue><ssdm name="shl_ln183_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="513" op_0_bw="512">
<![CDATA[
for.inc.split:38 %zext_ln183_8 = zext i512 %shl_ln183_2

]]></Node>
<StgValue><ssdm name="zext_ln183_8"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split:39 %shl_ln183_3 = shl i512 %zext_ln183_6, i512 %zext_ln183_7

]]></Node>
<StgValue><ssdm name="shl_ln183_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="513" op_0_bw="513" op_1_bw="513">
<![CDATA[
for.inc.split:40 %xor_ln183_1 = xor i513 %zext_ln183_8, i513 26815615859885194199148049996411692254958731641184786755447122887443528060147093953603748596333806855380063716372972101707507765623893139892867298012168191

]]></Node>
<StgValue><ssdm name="xor_ln183_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="768" op_0_bw="513">
<![CDATA[
for.inc.split:41 %sext_ln183 = sext i513 %xor_ln183_1

]]></Node>
<StgValue><ssdm name="sext_ln183"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="512" op_0_bw="513">
<![CDATA[
for.inc.split:42 %trunc_ln183_6 = trunc i513 %xor_ln183_1

]]></Node>
<StgValue><ssdm name="trunc_ln183_6"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split:43 %or_ln183_6 = or i512 %trunc_ln183_5, i512 %and_ln183_1

]]></Node>
<StgValue><ssdm name="or_ln183_6"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:44 %and_ln183_2 = and i768 %or_ln183, i768 %sext_ln183

]]></Node>
<StgValue><ssdm name="and_ln183_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split:45 %and_ln183_3 = and i512 %or_ln183_6, i512 %trunc_ln183_6

]]></Node>
<StgValue><ssdm name="and_ln183_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split:46 %or_ln183_7 = or i512 %and_ln183_3, i512 %shl_ln183_3

]]></Node>
<StgValue><ssdm name="or_ln183_7"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="256" op_0_bw="256" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:47 %tmp_93 = partselect i256 @_ssdm_op_PartSelect.i256.i768.i32.i32, i768 %and_ln183_2, i32 512, i32 767

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:48 %tmp_94 = partselect i7 @_ssdm_op_PartSelect.i7.i768.i32.i32, i768 %and_ln183_2, i32 512, i32 518

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="768" op_0_bw="768" op_1_bw="256" op_2_bw="512">
<![CDATA[
for.inc.split:49 %or_ln183_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i256.i512, i256 %tmp_93, i512 %or_ln183_7

]]></Node>
<StgValue><ssdm name="or_ln183_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:63 %or_ln183_3 = or i8 %shl_ln, i8 8

]]></Node>
<StgValue><ssdm name="or_ln183_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
for.inc.split:64 %zext_ln183_3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 2, i8 %or_ln183_3

]]></Node>
<StgValue><ssdm name="zext_ln183_3_cast"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="768" op_0_bw="10">
<![CDATA[
for.inc.split:65 %zext_ln183_14 = zext i10 %zext_ln183_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln183_14"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:66 %shl_ln183_4 = shl i768 255, i768 %zext_ln183_14

]]></Node>
<StgValue><ssdm name="shl_ln183_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="768" op_0_bw="8">
<![CDATA[
for.inc.split:67 %zext_ln183_4 = zext i8 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln183_4"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="519" op_0_bw="8">
<![CDATA[
for.inc.split:68 %zext_ln183_10 = zext i8 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln183_10"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:69 %shl_ln183_5 = shl i768 %zext_ln183_4, i768 %zext_ln183_14

]]></Node>
<StgValue><ssdm name="shl_ln183_5"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="519" op_0_bw="768">
<![CDATA[
for.inc.split:70 %trunc_ln183_9 = trunc i768 %shl_ln183_4

]]></Node>
<StgValue><ssdm name="trunc_ln183_9"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:71 %xor_ln183_2 = xor i768 %shl_ln183_4, i768 1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855

]]></Node>
<StgValue><ssdm name="xor_ln183_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="519" op_0_bw="519" op_1_bw="519">
<![CDATA[
for.inc.split:72 %xor_ln183_5 = xor i519 %trunc_ln183_9, i519 1716199415032652428745475199770348304317358825035826352348615864796385795849414013030639910165363638744324077847870214509280496999929160953143507072778764287

]]></Node>
<StgValue><ssdm name="xor_ln183_5"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="519" op_0_bw="519" op_1_bw="7" op_2_bw="512">
<![CDATA[
for.inc.split:73 %tmp_95 = bitconcatenate i519 @_ssdm_op_BitConcatenate.i519.i7.i512, i7 %tmp_94, i512 %or_ln183_7

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:74 %and_ln183_4 = and i768 %or_ln183_1, i768 %xor_ln183_2

]]></Node>
<StgValue><ssdm name="and_ln183_4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="519" op_0_bw="519" op_1_bw="519">
<![CDATA[
for.inc.split:75 %and_ln183_6 = and i519 %tmp_95, i519 %xor_ln183_5

]]></Node>
<StgValue><ssdm name="and_ln183_6"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="519" op_0_bw="768">
<![CDATA[
for.inc.split:76 %trunc_ln183_10 = trunc i768 %shl_ln183_5

]]></Node>
<StgValue><ssdm name="trunc_ln183_10"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:77 %or_ln183_4 = or i768 %shl_ln183_5, i768 %and_ln183_4

]]></Node>
<StgValue><ssdm name="or_ln183_4"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc.split:78 %zext_ln183_11_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %or_ln183_3

]]></Node>
<StgValue><ssdm name="zext_ln183_11_cast"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="519" op_0_bw="9">
<![CDATA[
for.inc.split:79 %zext_ln183_15 = zext i9 %zext_ln183_11_cast

]]></Node>
<StgValue><ssdm name="zext_ln183_15"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="519" op_0_bw="519" op_1_bw="519">
<![CDATA[
for.inc.split:80 %shl_ln183_6 = shl i519 255, i519 %zext_ln183_15

]]></Node>
<StgValue><ssdm name="shl_ln183_6"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="520" op_0_bw="519">
<![CDATA[
for.inc.split:81 %zext_ln183_12 = zext i519 %shl_ln183_6

]]></Node>
<StgValue><ssdm name="zext_ln183_12"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="519" op_0_bw="519" op_1_bw="519">
<![CDATA[
for.inc.split:82 %shl_ln183_7 = shl i519 %zext_ln183_10, i519 %zext_ln183_15

]]></Node>
<StgValue><ssdm name="shl_ln183_7"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="520" op_0_bw="520" op_1_bw="520">
<![CDATA[
for.inc.split:83 %xor_ln183_3 = xor i520 %zext_ln183_12, i520 3432398830065304857490950399540696608634717650071652704697231729592771591698828026061279820330727277488648155695740429018560993999858321906287014145557528575

]]></Node>
<StgValue><ssdm name="xor_ln183_3"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="768" op_0_bw="520">
<![CDATA[
for.inc.split:84 %sext_ln183_1 = sext i520 %xor_ln183_3

]]></Node>
<StgValue><ssdm name="sext_ln183_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="519" op_0_bw="520">
<![CDATA[
for.inc.split:85 %trunc_ln183_11 = trunc i520 %xor_ln183_3

]]></Node>
<StgValue><ssdm name="trunc_ln183_11"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="519" op_0_bw="519" op_1_bw="519">
<![CDATA[
for.inc.split:86 %or_ln183_8 = or i519 %trunc_ln183_10, i519 %and_ln183_6

]]></Node>
<StgValue><ssdm name="or_ln183_8"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:87 %and_ln183_5 = and i768 %or_ln183_4, i768 %sext_ln183_1

]]></Node>
<StgValue><ssdm name="and_ln183_5"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="519" op_0_bw="519" op_1_bw="519">
<![CDATA[
for.inc.split:88 %and_ln183_7 = and i519 %or_ln183_8, i519 %trunc_ln183_11

]]></Node>
<StgValue><ssdm name="and_ln183_7"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="519" op_0_bw="519" op_1_bw="519">
<![CDATA[
for.inc.split:89 %or_ln183_9 = or i519 %and_ln183_7, i519 %shl_ln183_7

]]></Node>
<StgValue><ssdm name="or_ln183_9"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="249" op_0_bw="249" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:90 %tmp_96 = partselect i249 @_ssdm_op_PartSelect.i249.i768.i32.i32, i768 %and_ln183_5, i32 519, i32 767

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="768" op_0_bw="768" op_1_bw="249" op_2_bw="519">
<![CDATA[
for.inc.split:91 %or_ln183_5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i249.i519, i249 %tmp_96, i519 %or_ln183_9

]]></Node>
<StgValue><ssdm name="or_ln183_5"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="768" op_1_bw="768" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:93 %store_ln182 = store i768 %or_ln183_5, i768 %empty

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:95 %br_ln182 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
