// spw_ulight_nofifo_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 16.1 203

`timescale 1 ps / 1 ps
module spw_ulight_nofifo_mm_interconnect_0 (
		input  wire [11:0] hps_0_h2f_axi_master_awid,                                        //                                       hps_0_h2f_axi_master.awid
		input  wire [29:0] hps_0_h2f_axi_master_awaddr,                                      //                                                           .awaddr
		input  wire [3:0]  hps_0_h2f_axi_master_awlen,                                       //                                                           .awlen
		input  wire [2:0]  hps_0_h2f_axi_master_awsize,                                      //                                                           .awsize
		input  wire [1:0]  hps_0_h2f_axi_master_awburst,                                     //                                                           .awburst
		input  wire [1:0]  hps_0_h2f_axi_master_awlock,                                      //                                                           .awlock
		input  wire [3:0]  hps_0_h2f_axi_master_awcache,                                     //                                                           .awcache
		input  wire [2:0]  hps_0_h2f_axi_master_awprot,                                      //                                                           .awprot
		input  wire        hps_0_h2f_axi_master_awvalid,                                     //                                                           .awvalid
		output wire        hps_0_h2f_axi_master_awready,                                     //                                                           .awready
		input  wire [11:0] hps_0_h2f_axi_master_wid,                                         //                                                           .wid
		input  wire [31:0] hps_0_h2f_axi_master_wdata,                                       //                                                           .wdata
		input  wire [3:0]  hps_0_h2f_axi_master_wstrb,                                       //                                                           .wstrb
		input  wire        hps_0_h2f_axi_master_wlast,                                       //                                                           .wlast
		input  wire        hps_0_h2f_axi_master_wvalid,                                      //                                                           .wvalid
		output wire        hps_0_h2f_axi_master_wready,                                      //                                                           .wready
		output wire [11:0] hps_0_h2f_axi_master_bid,                                         //                                                           .bid
		output wire [1:0]  hps_0_h2f_axi_master_bresp,                                       //                                                           .bresp
		output wire        hps_0_h2f_axi_master_bvalid,                                      //                                                           .bvalid
		input  wire        hps_0_h2f_axi_master_bready,                                      //                                                           .bready
		input  wire [11:0] hps_0_h2f_axi_master_arid,                                        //                                                           .arid
		input  wire [29:0] hps_0_h2f_axi_master_araddr,                                      //                                                           .araddr
		input  wire [3:0]  hps_0_h2f_axi_master_arlen,                                       //                                                           .arlen
		input  wire [2:0]  hps_0_h2f_axi_master_arsize,                                      //                                                           .arsize
		input  wire [1:0]  hps_0_h2f_axi_master_arburst,                                     //                                                           .arburst
		input  wire [1:0]  hps_0_h2f_axi_master_arlock,                                      //                                                           .arlock
		input  wire [3:0]  hps_0_h2f_axi_master_arcache,                                     //                                                           .arcache
		input  wire [2:0]  hps_0_h2f_axi_master_arprot,                                      //                                                           .arprot
		input  wire        hps_0_h2f_axi_master_arvalid,                                     //                                                           .arvalid
		output wire        hps_0_h2f_axi_master_arready,                                     //                                                           .arready
		output wire [11:0] hps_0_h2f_axi_master_rid,                                         //                                                           .rid
		output wire [31:0] hps_0_h2f_axi_master_rdata,                                       //                                                           .rdata
		output wire [1:0]  hps_0_h2f_axi_master_rresp,                                       //                                                           .rresp
		output wire        hps_0_h2f_axi_master_rlast,                                       //                                                           .rlast
		output wire        hps_0_h2f_axi_master_rvalid,                                      //                                                           .rvalid
		input  wire        hps_0_h2f_axi_master_rready,                                      //                                                           .rready
		input  wire        clk_0_clk_clk,                                                    //                                                  clk_0_clk.clk
		input  wire        hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset, // hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset.reset
		input  wire        led_fpga_reset_reset_bridge_in_reset_reset,                       //                       led_fpga_reset_reset_bridge_in_reset.reset
		output wire [1:0]  auto_start_s1_address,                                            //                                              auto_start_s1.address
		output wire        auto_start_s1_write,                                              //                                                           .write
		input  wire [31:0] auto_start_s1_readdata,                                           //                                                           .readdata
		output wire [31:0] auto_start_s1_writedata,                                          //                                                           .writedata
		output wire        auto_start_s1_chipselect,                                         //                                                           .chipselect
		output wire [1:0]  auto_start_0_s1_address,                                          //                                            auto_start_0_s1.address
		output wire        auto_start_0_s1_write,                                            //                                                           .write
		input  wire [31:0] auto_start_0_s1_readdata,                                         //                                                           .readdata
		output wire [31:0] auto_start_0_s1_writedata,                                        //                                                           .writedata
		output wire        auto_start_0_s1_chipselect,                                       //                                                           .chipselect
		output wire [1:0]  clock_sel_s1_address,                                             //                                               clock_sel_s1.address
		output wire        clock_sel_s1_write,                                               //                                                           .write
		input  wire [31:0] clock_sel_s1_readdata,                                            //                                                           .readdata
		output wire [31:0] clock_sel_s1_writedata,                                           //                                                           .writedata
		output wire        clock_sel_s1_chipselect,                                          //                                                           .chipselect
		output wire [1:0]  credit_error_rx_s1_address,                                       //                                         credit_error_rx_s1.address
		output wire        credit_error_rx_s1_write,                                         //                                                           .write
		input  wire [31:0] credit_error_rx_s1_readdata,                                      //                                                           .readdata
		output wire [31:0] credit_error_rx_s1_writedata,                                     //                                                           .writedata
		output wire        credit_error_rx_s1_chipselect,                                    //                                                           .chipselect
		output wire [1:0]  credit_error_rx_0_s1_address,                                     //                                       credit_error_rx_0_s1.address
		output wire        credit_error_rx_0_s1_write,                                       //                                                           .write
		input  wire [31:0] credit_error_rx_0_s1_readdata,                                    //                                                           .readdata
		output wire [31:0] credit_error_rx_0_s1_writedata,                                   //                                                           .writedata
		output wire        credit_error_rx_0_s1_chipselect,                                  //                                                           .chipselect
		output wire [1:0]  data_en_to_w_s1_address,                                          //                                            data_en_to_w_s1.address
		output wire        data_en_to_w_s1_write,                                            //                                                           .write
		input  wire [31:0] data_en_to_w_s1_readdata,                                         //                                                           .readdata
		output wire [31:0] data_en_to_w_s1_writedata,                                        //                                                           .writedata
		output wire        data_en_to_w_s1_chipselect,                                       //                                                           .chipselect
		output wire [1:0]  data_en_to_w_0_s1_address,                                        //                                          data_en_to_w_0_s1.address
		output wire        data_en_to_w_0_s1_write,                                          //                                                           .write
		input  wire [31:0] data_en_to_w_0_s1_readdata,                                       //                                                           .readdata
		output wire [31:0] data_en_to_w_0_s1_writedata,                                      //                                                           .writedata
		output wire        data_en_to_w_0_s1_chipselect,                                     //                                                           .chipselect
		output wire [1:0]  data_rx_r_s1_address,                                             //                                               data_rx_r_s1.address
		input  wire [31:0] data_rx_r_s1_readdata,                                            //                                                           .readdata
		output wire [1:0]  data_rx_r_0_s1_address,                                           //                                             data_rx_r_0_s1.address
		input  wire [31:0] data_rx_r_0_s1_readdata,                                          //                                                           .readdata
		output wire [1:0]  data_rx_rd_en_s1_address,                                         //                                           data_rx_rd_en_s1.address
		output wire        data_rx_rd_en_s1_write,                                           //                                                           .write
		input  wire [31:0] data_rx_rd_en_s1_readdata,                                        //                                                           .readdata
		output wire [31:0] data_rx_rd_en_s1_writedata,                                       //                                                           .writedata
		output wire        data_rx_rd_en_s1_chipselect,                                      //                                                           .chipselect
		output wire [1:0]  data_rx_ready_0_s1_address,                                       //                                         data_rx_ready_0_s1.address
		input  wire [31:0] data_rx_ready_0_s1_readdata,                                      //                                                           .readdata
		output wire [1:0]  data_tx_ready_s1_address,                                         //                                           data_tx_ready_s1.address
		input  wire [31:0] data_tx_ready_s1_readdata,                                        //                                                           .readdata
		output wire [1:0]  data_tx_ready_0_s1_address,                                       //                                         data_tx_ready_0_s1.address
		input  wire [31:0] data_tx_ready_0_s1_readdata,                                      //                                                           .readdata
		output wire [1:0]  data_tx_to_w_s1_address,                                          //                                            data_tx_to_w_s1.address
		output wire        data_tx_to_w_s1_write,                                            //                                                           .write
		input  wire [31:0] data_tx_to_w_s1_readdata,                                         //                                                           .readdata
		output wire [31:0] data_tx_to_w_s1_writedata,                                        //                                                           .writedata
		output wire        data_tx_to_w_s1_chipselect,                                       //                                                           .chipselect
		output wire [1:0]  data_tx_to_w_0_s1_address,                                        //                                          data_tx_to_w_0_s1.address
		output wire        data_tx_to_w_0_s1_write,                                          //                                                           .write
		input  wire [31:0] data_tx_to_w_0_s1_readdata,                                       //                                                           .readdata
		output wire [31:0] data_tx_to_w_0_s1_writedata,                                      //                                                           .writedata
		output wire        data_tx_to_w_0_s1_chipselect,                                     //                                                           .chipselect
		output wire [1:0]  fsm_info_s1_address,                                              //                                                fsm_info_s1.address
		input  wire [31:0] fsm_info_s1_readdata,                                             //                                                           .readdata
		output wire [1:0]  fsm_info_0_s1_address,                                            //                                              fsm_info_0_s1.address
		input  wire [31:0] fsm_info_0_s1_readdata,                                           //                                                           .readdata
		output wire [1:0]  led_fpga_s1_address,                                              //                                                led_fpga_s1.address
		output wire        led_fpga_s1_write,                                                //                                                           .write
		input  wire [31:0] led_fpga_s1_readdata,                                             //                                                           .readdata
		output wire [31:0] led_fpga_s1_writedata,                                            //                                                           .writedata
		output wire        led_fpga_s1_chipselect,                                           //                                                           .chipselect
		output wire [1:0]  link_disable_s1_address,                                          //                                            link_disable_s1.address
		output wire        link_disable_s1_write,                                            //                                                           .write
		input  wire [31:0] link_disable_s1_readdata,                                         //                                                           .readdata
		output wire [31:0] link_disable_s1_writedata,                                        //                                                           .writedata
		output wire        link_disable_s1_chipselect,                                       //                                                           .chipselect
		output wire [1:0]  link_disable_0_s1_address,                                        //                                          link_disable_0_s1.address
		output wire        link_disable_0_s1_write,                                          //                                                           .write
		input  wire [31:0] link_disable_0_s1_readdata,                                       //                                                           .readdata
		output wire [31:0] link_disable_0_s1_writedata,                                      //                                                           .writedata
		output wire        link_disable_0_s1_chipselect,                                     //                                                           .chipselect
		output wire [1:0]  link_start_s1_address,                                            //                                              link_start_s1.address
		output wire        link_start_s1_write,                                              //                                                           .write
		input  wire [31:0] link_start_s1_readdata,                                           //                                                           .readdata
		output wire [31:0] link_start_s1_writedata,                                          //                                                           .writedata
		output wire        link_start_s1_chipselect,                                         //                                                           .chipselect
		output wire [1:0]  link_start_0_s1_address,                                          //                                            link_start_0_s1.address
		output wire        link_start_0_s1_write,                                            //                                                           .write
		input  wire [31:0] link_start_0_s1_readdata,                                         //                                                           .readdata
		output wire [31:0] link_start_0_s1_writedata,                                        //                                                           .writedata
		output wire        link_start_0_s1_chipselect,                                       //                                                           .chipselect
		output wire [1:0]  MONITOR_A_s1_address,                                             //                                               MONITOR_A_s1.address
		input  wire [31:0] MONITOR_A_s1_readdata,                                            //                                                           .readdata
		output wire [1:0]  MONITOR_B_s1_address,                                             //                                               MONITOR_B_s1.address
		input  wire [31:0] MONITOR_B_s1_readdata,                                            //                                                           .readdata
		output wire [1:0]  send_fct_now_s1_address,                                          //                                            send_fct_now_s1.address
		output wire        send_fct_now_s1_write,                                            //                                                           .write
		input  wire [31:0] send_fct_now_s1_readdata,                                         //                                                           .readdata
		output wire [31:0] send_fct_now_s1_writedata,                                        //                                                           .writedata
		output wire        send_fct_now_s1_chipselect,                                       //                                                           .chipselect
		output wire [1:0]  send_fct_now_0_s1_address,                                        //                                          send_fct_now_0_s1.address
		output wire        send_fct_now_0_s1_write,                                          //                                                           .write
		input  wire [31:0] send_fct_now_0_s1_readdata,                                       //                                                           .readdata
		output wire [31:0] send_fct_now_0_s1_writedata,                                      //                                                           .writedata
		output wire        send_fct_now_0_s1_chipselect,                                     //                                                           .chipselect
		output wire [1:0]  timec_en_to_tx_s1_address,                                        //                                          timec_en_to_tx_s1.address
		output wire        timec_en_to_tx_s1_write,                                          //                                                           .write
		input  wire [31:0] timec_en_to_tx_s1_readdata,                                       //                                                           .readdata
		output wire [31:0] timec_en_to_tx_s1_writedata,                                      //                                                           .writedata
		output wire        timec_en_to_tx_s1_chipselect,                                     //                                                           .chipselect
		output wire [1:0]  timec_en_to_tx_0_s1_address,                                      //                                        timec_en_to_tx_0_s1.address
		output wire        timec_en_to_tx_0_s1_write,                                        //                                                           .write
		input  wire [31:0] timec_en_to_tx_0_s1_readdata,                                     //                                                           .readdata
		output wire [31:0] timec_en_to_tx_0_s1_writedata,                                    //                                                           .writedata
		output wire        timec_en_to_tx_0_s1_chipselect,                                   //                                                           .chipselect
		output wire [1:0]  timec_rx_r_s1_address,                                            //                                              timec_rx_r_s1.address
		input  wire [31:0] timec_rx_r_s1_readdata,                                           //                                                           .readdata
		output wire [1:0]  timec_rx_r_0_s1_address,                                          //                                            timec_rx_r_0_s1.address
		input  wire [31:0] timec_rx_r_0_s1_readdata,                                         //                                                           .readdata
		output wire [1:0]  timec_rx_ready_s1_address,                                        //                                          timec_rx_ready_s1.address
		input  wire [31:0] timec_rx_ready_s1_readdata,                                       //                                                           .readdata
		output wire [1:0]  timec_rx_ready_0_s1_address,                                      //                                        timec_rx_ready_0_s1.address
		input  wire [31:0] timec_rx_ready_0_s1_readdata,                                     //                                                           .readdata
		output wire [1:0]  timec_tx_ready_s1_address,                                        //                                          timec_tx_ready_s1.address
		input  wire [31:0] timec_tx_ready_s1_readdata,                                       //                                                           .readdata
		output wire [1:0]  timec_tx_ready_0_s1_address,                                      //                                        timec_tx_ready_0_s1.address
		input  wire [31:0] timec_tx_ready_0_s1_readdata,                                     //                                                           .readdata
		output wire [1:0]  timec_tx_to_w_s1_address,                                         //                                           timec_tx_to_w_s1.address
		output wire        timec_tx_to_w_s1_write,                                           //                                                           .write
		input  wire [31:0] timec_tx_to_w_s1_readdata,                                        //                                                           .readdata
		output wire [31:0] timec_tx_to_w_s1_writedata,                                       //                                                           .writedata
		output wire        timec_tx_to_w_s1_chipselect,                                      //                                                           .chipselect
		output wire [1:0]  timec_tx_to_w_0_s1_address,                                       //                                         timec_tx_to_w_0_s1.address
		output wire        timec_tx_to_w_0_s1_write,                                         //                                                           .write
		input  wire [31:0] timec_tx_to_w_0_s1_readdata,                                      //                                                           .readdata
		output wire [31:0] timec_tx_to_w_0_s1_writedata,                                     //                                                           .writedata
		output wire        timec_tx_to_w_0_s1_chipselect                                     //                                                           .chipselect
	);

	wire   [31:0] led_fpga_s1_agent_m0_readdata;                            // led_fpga_s1_translator:uav_readdata -> led_fpga_s1_agent:m0_readdata
	wire          led_fpga_s1_agent_m0_waitrequest;                         // led_fpga_s1_translator:uav_waitrequest -> led_fpga_s1_agent:m0_waitrequest
	wire          led_fpga_s1_agent_m0_debugaccess;                         // led_fpga_s1_agent:m0_debugaccess -> led_fpga_s1_translator:uav_debugaccess
	wire   [29:0] led_fpga_s1_agent_m0_address;                             // led_fpga_s1_agent:m0_address -> led_fpga_s1_translator:uav_address
	wire    [3:0] led_fpga_s1_agent_m0_byteenable;                          // led_fpga_s1_agent:m0_byteenable -> led_fpga_s1_translator:uav_byteenable
	wire          led_fpga_s1_agent_m0_read;                                // led_fpga_s1_agent:m0_read -> led_fpga_s1_translator:uav_read
	wire          led_fpga_s1_agent_m0_readdatavalid;                       // led_fpga_s1_translator:uav_readdatavalid -> led_fpga_s1_agent:m0_readdatavalid
	wire          led_fpga_s1_agent_m0_lock;                                // led_fpga_s1_agent:m0_lock -> led_fpga_s1_translator:uav_lock
	wire   [31:0] led_fpga_s1_agent_m0_writedata;                           // led_fpga_s1_agent:m0_writedata -> led_fpga_s1_translator:uav_writedata
	wire          led_fpga_s1_agent_m0_write;                               // led_fpga_s1_agent:m0_write -> led_fpga_s1_translator:uav_write
	wire    [2:0] led_fpga_s1_agent_m0_burstcount;                          // led_fpga_s1_agent:m0_burstcount -> led_fpga_s1_translator:uav_burstcount
	wire          led_fpga_s1_agent_rf_source_valid;                        // led_fpga_s1_agent:rf_source_valid -> led_fpga_s1_agent_rsp_fifo:in_valid
	wire  [131:0] led_fpga_s1_agent_rf_source_data;                         // led_fpga_s1_agent:rf_source_data -> led_fpga_s1_agent_rsp_fifo:in_data
	wire          led_fpga_s1_agent_rf_source_ready;                        // led_fpga_s1_agent_rsp_fifo:in_ready -> led_fpga_s1_agent:rf_source_ready
	wire          led_fpga_s1_agent_rf_source_startofpacket;                // led_fpga_s1_agent:rf_source_startofpacket -> led_fpga_s1_agent_rsp_fifo:in_startofpacket
	wire          led_fpga_s1_agent_rf_source_endofpacket;                  // led_fpga_s1_agent:rf_source_endofpacket -> led_fpga_s1_agent_rsp_fifo:in_endofpacket
	wire          led_fpga_s1_agent_rsp_fifo_out_valid;                     // led_fpga_s1_agent_rsp_fifo:out_valid -> led_fpga_s1_agent:rf_sink_valid
	wire  [131:0] led_fpga_s1_agent_rsp_fifo_out_data;                      // led_fpga_s1_agent_rsp_fifo:out_data -> led_fpga_s1_agent:rf_sink_data
	wire          led_fpga_s1_agent_rsp_fifo_out_ready;                     // led_fpga_s1_agent:rf_sink_ready -> led_fpga_s1_agent_rsp_fifo:out_ready
	wire          led_fpga_s1_agent_rsp_fifo_out_startofpacket;             // led_fpga_s1_agent_rsp_fifo:out_startofpacket -> led_fpga_s1_agent:rf_sink_startofpacket
	wire          led_fpga_s1_agent_rsp_fifo_out_endofpacket;               // led_fpga_s1_agent_rsp_fifo:out_endofpacket -> led_fpga_s1_agent:rf_sink_endofpacket
	wire          led_fpga_s1_agent_rdata_fifo_src_valid;                   // led_fpga_s1_agent:rdata_fifo_src_valid -> led_fpga_s1_agent_rdata_fifo:in_valid
	wire   [33:0] led_fpga_s1_agent_rdata_fifo_src_data;                    // led_fpga_s1_agent:rdata_fifo_src_data -> led_fpga_s1_agent_rdata_fifo:in_data
	wire          led_fpga_s1_agent_rdata_fifo_src_ready;                   // led_fpga_s1_agent_rdata_fifo:in_ready -> led_fpga_s1_agent:rdata_fifo_src_ready
	wire   [31:0] monitor_a_s1_agent_m0_readdata;                           // MONITOR_A_s1_translator:uav_readdata -> MONITOR_A_s1_agent:m0_readdata
	wire          monitor_a_s1_agent_m0_waitrequest;                        // MONITOR_A_s1_translator:uav_waitrequest -> MONITOR_A_s1_agent:m0_waitrequest
	wire          monitor_a_s1_agent_m0_debugaccess;                        // MONITOR_A_s1_agent:m0_debugaccess -> MONITOR_A_s1_translator:uav_debugaccess
	wire   [29:0] monitor_a_s1_agent_m0_address;                            // MONITOR_A_s1_agent:m0_address -> MONITOR_A_s1_translator:uav_address
	wire    [3:0] monitor_a_s1_agent_m0_byteenable;                         // MONITOR_A_s1_agent:m0_byteenable -> MONITOR_A_s1_translator:uav_byteenable
	wire          monitor_a_s1_agent_m0_read;                               // MONITOR_A_s1_agent:m0_read -> MONITOR_A_s1_translator:uav_read
	wire          monitor_a_s1_agent_m0_readdatavalid;                      // MONITOR_A_s1_translator:uav_readdatavalid -> MONITOR_A_s1_agent:m0_readdatavalid
	wire          monitor_a_s1_agent_m0_lock;                               // MONITOR_A_s1_agent:m0_lock -> MONITOR_A_s1_translator:uav_lock
	wire   [31:0] monitor_a_s1_agent_m0_writedata;                          // MONITOR_A_s1_agent:m0_writedata -> MONITOR_A_s1_translator:uav_writedata
	wire          monitor_a_s1_agent_m0_write;                              // MONITOR_A_s1_agent:m0_write -> MONITOR_A_s1_translator:uav_write
	wire    [2:0] monitor_a_s1_agent_m0_burstcount;                         // MONITOR_A_s1_agent:m0_burstcount -> MONITOR_A_s1_translator:uav_burstcount
	wire          monitor_a_s1_agent_rf_source_valid;                       // MONITOR_A_s1_agent:rf_source_valid -> MONITOR_A_s1_agent_rsp_fifo:in_valid
	wire  [131:0] monitor_a_s1_agent_rf_source_data;                        // MONITOR_A_s1_agent:rf_source_data -> MONITOR_A_s1_agent_rsp_fifo:in_data
	wire          monitor_a_s1_agent_rf_source_ready;                       // MONITOR_A_s1_agent_rsp_fifo:in_ready -> MONITOR_A_s1_agent:rf_source_ready
	wire          monitor_a_s1_agent_rf_source_startofpacket;               // MONITOR_A_s1_agent:rf_source_startofpacket -> MONITOR_A_s1_agent_rsp_fifo:in_startofpacket
	wire          monitor_a_s1_agent_rf_source_endofpacket;                 // MONITOR_A_s1_agent:rf_source_endofpacket -> MONITOR_A_s1_agent_rsp_fifo:in_endofpacket
	wire          monitor_a_s1_agent_rsp_fifo_out_valid;                    // MONITOR_A_s1_agent_rsp_fifo:out_valid -> MONITOR_A_s1_agent:rf_sink_valid
	wire  [131:0] monitor_a_s1_agent_rsp_fifo_out_data;                     // MONITOR_A_s1_agent_rsp_fifo:out_data -> MONITOR_A_s1_agent:rf_sink_data
	wire          monitor_a_s1_agent_rsp_fifo_out_ready;                    // MONITOR_A_s1_agent:rf_sink_ready -> MONITOR_A_s1_agent_rsp_fifo:out_ready
	wire          monitor_a_s1_agent_rsp_fifo_out_startofpacket;            // MONITOR_A_s1_agent_rsp_fifo:out_startofpacket -> MONITOR_A_s1_agent:rf_sink_startofpacket
	wire          monitor_a_s1_agent_rsp_fifo_out_endofpacket;              // MONITOR_A_s1_agent_rsp_fifo:out_endofpacket -> MONITOR_A_s1_agent:rf_sink_endofpacket
	wire          monitor_a_s1_agent_rdata_fifo_src_valid;                  // MONITOR_A_s1_agent:rdata_fifo_src_valid -> MONITOR_A_s1_agent_rdata_fifo:in_valid
	wire   [33:0] monitor_a_s1_agent_rdata_fifo_src_data;                   // MONITOR_A_s1_agent:rdata_fifo_src_data -> MONITOR_A_s1_agent_rdata_fifo:in_data
	wire          monitor_a_s1_agent_rdata_fifo_src_ready;                  // MONITOR_A_s1_agent_rdata_fifo:in_ready -> MONITOR_A_s1_agent:rdata_fifo_src_ready
	wire   [31:0] monitor_b_s1_agent_m0_readdata;                           // MONITOR_B_s1_translator:uav_readdata -> MONITOR_B_s1_agent:m0_readdata
	wire          monitor_b_s1_agent_m0_waitrequest;                        // MONITOR_B_s1_translator:uav_waitrequest -> MONITOR_B_s1_agent:m0_waitrequest
	wire          monitor_b_s1_agent_m0_debugaccess;                        // MONITOR_B_s1_agent:m0_debugaccess -> MONITOR_B_s1_translator:uav_debugaccess
	wire   [29:0] monitor_b_s1_agent_m0_address;                            // MONITOR_B_s1_agent:m0_address -> MONITOR_B_s1_translator:uav_address
	wire    [3:0] monitor_b_s1_agent_m0_byteenable;                         // MONITOR_B_s1_agent:m0_byteenable -> MONITOR_B_s1_translator:uav_byteenable
	wire          monitor_b_s1_agent_m0_read;                               // MONITOR_B_s1_agent:m0_read -> MONITOR_B_s1_translator:uav_read
	wire          monitor_b_s1_agent_m0_readdatavalid;                      // MONITOR_B_s1_translator:uav_readdatavalid -> MONITOR_B_s1_agent:m0_readdatavalid
	wire          monitor_b_s1_agent_m0_lock;                               // MONITOR_B_s1_agent:m0_lock -> MONITOR_B_s1_translator:uav_lock
	wire   [31:0] monitor_b_s1_agent_m0_writedata;                          // MONITOR_B_s1_agent:m0_writedata -> MONITOR_B_s1_translator:uav_writedata
	wire          monitor_b_s1_agent_m0_write;                              // MONITOR_B_s1_agent:m0_write -> MONITOR_B_s1_translator:uav_write
	wire    [2:0] monitor_b_s1_agent_m0_burstcount;                         // MONITOR_B_s1_agent:m0_burstcount -> MONITOR_B_s1_translator:uav_burstcount
	wire          monitor_b_s1_agent_rf_source_valid;                       // MONITOR_B_s1_agent:rf_source_valid -> MONITOR_B_s1_agent_rsp_fifo:in_valid
	wire  [131:0] monitor_b_s1_agent_rf_source_data;                        // MONITOR_B_s1_agent:rf_source_data -> MONITOR_B_s1_agent_rsp_fifo:in_data
	wire          monitor_b_s1_agent_rf_source_ready;                       // MONITOR_B_s1_agent_rsp_fifo:in_ready -> MONITOR_B_s1_agent:rf_source_ready
	wire          monitor_b_s1_agent_rf_source_startofpacket;               // MONITOR_B_s1_agent:rf_source_startofpacket -> MONITOR_B_s1_agent_rsp_fifo:in_startofpacket
	wire          monitor_b_s1_agent_rf_source_endofpacket;                 // MONITOR_B_s1_agent:rf_source_endofpacket -> MONITOR_B_s1_agent_rsp_fifo:in_endofpacket
	wire          monitor_b_s1_agent_rsp_fifo_out_valid;                    // MONITOR_B_s1_agent_rsp_fifo:out_valid -> MONITOR_B_s1_agent:rf_sink_valid
	wire  [131:0] monitor_b_s1_agent_rsp_fifo_out_data;                     // MONITOR_B_s1_agent_rsp_fifo:out_data -> MONITOR_B_s1_agent:rf_sink_data
	wire          monitor_b_s1_agent_rsp_fifo_out_ready;                    // MONITOR_B_s1_agent:rf_sink_ready -> MONITOR_B_s1_agent_rsp_fifo:out_ready
	wire          monitor_b_s1_agent_rsp_fifo_out_startofpacket;            // MONITOR_B_s1_agent_rsp_fifo:out_startofpacket -> MONITOR_B_s1_agent:rf_sink_startofpacket
	wire          monitor_b_s1_agent_rsp_fifo_out_endofpacket;              // MONITOR_B_s1_agent_rsp_fifo:out_endofpacket -> MONITOR_B_s1_agent:rf_sink_endofpacket
	wire          monitor_b_s1_agent_rdata_fifo_src_valid;                  // MONITOR_B_s1_agent:rdata_fifo_src_valid -> MONITOR_B_s1_agent_rdata_fifo:in_valid
	wire   [33:0] monitor_b_s1_agent_rdata_fifo_src_data;                   // MONITOR_B_s1_agent:rdata_fifo_src_data -> MONITOR_B_s1_agent_rdata_fifo:in_data
	wire          monitor_b_s1_agent_rdata_fifo_src_ready;                  // MONITOR_B_s1_agent_rdata_fifo:in_ready -> MONITOR_B_s1_agent:rdata_fifo_src_ready
	wire   [31:0] auto_start_s1_agent_m0_readdata;                          // auto_start_s1_translator:uav_readdata -> auto_start_s1_agent:m0_readdata
	wire          auto_start_s1_agent_m0_waitrequest;                       // auto_start_s1_translator:uav_waitrequest -> auto_start_s1_agent:m0_waitrequest
	wire          auto_start_s1_agent_m0_debugaccess;                       // auto_start_s1_agent:m0_debugaccess -> auto_start_s1_translator:uav_debugaccess
	wire   [29:0] auto_start_s1_agent_m0_address;                           // auto_start_s1_agent:m0_address -> auto_start_s1_translator:uav_address
	wire    [3:0] auto_start_s1_agent_m0_byteenable;                        // auto_start_s1_agent:m0_byteenable -> auto_start_s1_translator:uav_byteenable
	wire          auto_start_s1_agent_m0_read;                              // auto_start_s1_agent:m0_read -> auto_start_s1_translator:uav_read
	wire          auto_start_s1_agent_m0_readdatavalid;                     // auto_start_s1_translator:uav_readdatavalid -> auto_start_s1_agent:m0_readdatavalid
	wire          auto_start_s1_agent_m0_lock;                              // auto_start_s1_agent:m0_lock -> auto_start_s1_translator:uav_lock
	wire   [31:0] auto_start_s1_agent_m0_writedata;                         // auto_start_s1_agent:m0_writedata -> auto_start_s1_translator:uav_writedata
	wire          auto_start_s1_agent_m0_write;                             // auto_start_s1_agent:m0_write -> auto_start_s1_translator:uav_write
	wire    [2:0] auto_start_s1_agent_m0_burstcount;                        // auto_start_s1_agent:m0_burstcount -> auto_start_s1_translator:uav_burstcount
	wire          auto_start_s1_agent_rf_source_valid;                      // auto_start_s1_agent:rf_source_valid -> auto_start_s1_agent_rsp_fifo:in_valid
	wire  [131:0] auto_start_s1_agent_rf_source_data;                       // auto_start_s1_agent:rf_source_data -> auto_start_s1_agent_rsp_fifo:in_data
	wire          auto_start_s1_agent_rf_source_ready;                      // auto_start_s1_agent_rsp_fifo:in_ready -> auto_start_s1_agent:rf_source_ready
	wire          auto_start_s1_agent_rf_source_startofpacket;              // auto_start_s1_agent:rf_source_startofpacket -> auto_start_s1_agent_rsp_fifo:in_startofpacket
	wire          auto_start_s1_agent_rf_source_endofpacket;                // auto_start_s1_agent:rf_source_endofpacket -> auto_start_s1_agent_rsp_fifo:in_endofpacket
	wire          auto_start_s1_agent_rsp_fifo_out_valid;                   // auto_start_s1_agent_rsp_fifo:out_valid -> auto_start_s1_agent:rf_sink_valid
	wire  [131:0] auto_start_s1_agent_rsp_fifo_out_data;                    // auto_start_s1_agent_rsp_fifo:out_data -> auto_start_s1_agent:rf_sink_data
	wire          auto_start_s1_agent_rsp_fifo_out_ready;                   // auto_start_s1_agent:rf_sink_ready -> auto_start_s1_agent_rsp_fifo:out_ready
	wire          auto_start_s1_agent_rsp_fifo_out_startofpacket;           // auto_start_s1_agent_rsp_fifo:out_startofpacket -> auto_start_s1_agent:rf_sink_startofpacket
	wire          auto_start_s1_agent_rsp_fifo_out_endofpacket;             // auto_start_s1_agent_rsp_fifo:out_endofpacket -> auto_start_s1_agent:rf_sink_endofpacket
	wire          auto_start_s1_agent_rdata_fifo_src_valid;                 // auto_start_s1_agent:rdata_fifo_src_valid -> auto_start_s1_agent_rdata_fifo:in_valid
	wire   [33:0] auto_start_s1_agent_rdata_fifo_src_data;                  // auto_start_s1_agent:rdata_fifo_src_data -> auto_start_s1_agent_rdata_fifo:in_data
	wire          auto_start_s1_agent_rdata_fifo_src_ready;                 // auto_start_s1_agent_rdata_fifo:in_ready -> auto_start_s1_agent:rdata_fifo_src_ready
	wire   [31:0] auto_start_0_s1_agent_m0_readdata;                        // auto_start_0_s1_translator:uav_readdata -> auto_start_0_s1_agent:m0_readdata
	wire          auto_start_0_s1_agent_m0_waitrequest;                     // auto_start_0_s1_translator:uav_waitrequest -> auto_start_0_s1_agent:m0_waitrequest
	wire          auto_start_0_s1_agent_m0_debugaccess;                     // auto_start_0_s1_agent:m0_debugaccess -> auto_start_0_s1_translator:uav_debugaccess
	wire   [29:0] auto_start_0_s1_agent_m0_address;                         // auto_start_0_s1_agent:m0_address -> auto_start_0_s1_translator:uav_address
	wire    [3:0] auto_start_0_s1_agent_m0_byteenable;                      // auto_start_0_s1_agent:m0_byteenable -> auto_start_0_s1_translator:uav_byteenable
	wire          auto_start_0_s1_agent_m0_read;                            // auto_start_0_s1_agent:m0_read -> auto_start_0_s1_translator:uav_read
	wire          auto_start_0_s1_agent_m0_readdatavalid;                   // auto_start_0_s1_translator:uav_readdatavalid -> auto_start_0_s1_agent:m0_readdatavalid
	wire          auto_start_0_s1_agent_m0_lock;                            // auto_start_0_s1_agent:m0_lock -> auto_start_0_s1_translator:uav_lock
	wire   [31:0] auto_start_0_s1_agent_m0_writedata;                       // auto_start_0_s1_agent:m0_writedata -> auto_start_0_s1_translator:uav_writedata
	wire          auto_start_0_s1_agent_m0_write;                           // auto_start_0_s1_agent:m0_write -> auto_start_0_s1_translator:uav_write
	wire    [2:0] auto_start_0_s1_agent_m0_burstcount;                      // auto_start_0_s1_agent:m0_burstcount -> auto_start_0_s1_translator:uav_burstcount
	wire          auto_start_0_s1_agent_rf_source_valid;                    // auto_start_0_s1_agent:rf_source_valid -> auto_start_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] auto_start_0_s1_agent_rf_source_data;                     // auto_start_0_s1_agent:rf_source_data -> auto_start_0_s1_agent_rsp_fifo:in_data
	wire          auto_start_0_s1_agent_rf_source_ready;                    // auto_start_0_s1_agent_rsp_fifo:in_ready -> auto_start_0_s1_agent:rf_source_ready
	wire          auto_start_0_s1_agent_rf_source_startofpacket;            // auto_start_0_s1_agent:rf_source_startofpacket -> auto_start_0_s1_agent_rsp_fifo:in_startofpacket
	wire          auto_start_0_s1_agent_rf_source_endofpacket;              // auto_start_0_s1_agent:rf_source_endofpacket -> auto_start_0_s1_agent_rsp_fifo:in_endofpacket
	wire          auto_start_0_s1_agent_rsp_fifo_out_valid;                 // auto_start_0_s1_agent_rsp_fifo:out_valid -> auto_start_0_s1_agent:rf_sink_valid
	wire  [131:0] auto_start_0_s1_agent_rsp_fifo_out_data;                  // auto_start_0_s1_agent_rsp_fifo:out_data -> auto_start_0_s1_agent:rf_sink_data
	wire          auto_start_0_s1_agent_rsp_fifo_out_ready;                 // auto_start_0_s1_agent:rf_sink_ready -> auto_start_0_s1_agent_rsp_fifo:out_ready
	wire          auto_start_0_s1_agent_rsp_fifo_out_startofpacket;         // auto_start_0_s1_agent_rsp_fifo:out_startofpacket -> auto_start_0_s1_agent:rf_sink_startofpacket
	wire          auto_start_0_s1_agent_rsp_fifo_out_endofpacket;           // auto_start_0_s1_agent_rsp_fifo:out_endofpacket -> auto_start_0_s1_agent:rf_sink_endofpacket
	wire          auto_start_0_s1_agent_rdata_fifo_src_valid;               // auto_start_0_s1_agent:rdata_fifo_src_valid -> auto_start_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] auto_start_0_s1_agent_rdata_fifo_src_data;                // auto_start_0_s1_agent:rdata_fifo_src_data -> auto_start_0_s1_agent_rdata_fifo:in_data
	wire          auto_start_0_s1_agent_rdata_fifo_src_ready;               // auto_start_0_s1_agent_rdata_fifo:in_ready -> auto_start_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] clock_sel_s1_agent_m0_readdata;                           // clock_sel_s1_translator:uav_readdata -> clock_sel_s1_agent:m0_readdata
	wire          clock_sel_s1_agent_m0_waitrequest;                        // clock_sel_s1_translator:uav_waitrequest -> clock_sel_s1_agent:m0_waitrequest
	wire          clock_sel_s1_agent_m0_debugaccess;                        // clock_sel_s1_agent:m0_debugaccess -> clock_sel_s1_translator:uav_debugaccess
	wire   [29:0] clock_sel_s1_agent_m0_address;                            // clock_sel_s1_agent:m0_address -> clock_sel_s1_translator:uav_address
	wire    [3:0] clock_sel_s1_agent_m0_byteenable;                         // clock_sel_s1_agent:m0_byteenable -> clock_sel_s1_translator:uav_byteenable
	wire          clock_sel_s1_agent_m0_read;                               // clock_sel_s1_agent:m0_read -> clock_sel_s1_translator:uav_read
	wire          clock_sel_s1_agent_m0_readdatavalid;                      // clock_sel_s1_translator:uav_readdatavalid -> clock_sel_s1_agent:m0_readdatavalid
	wire          clock_sel_s1_agent_m0_lock;                               // clock_sel_s1_agent:m0_lock -> clock_sel_s1_translator:uav_lock
	wire   [31:0] clock_sel_s1_agent_m0_writedata;                          // clock_sel_s1_agent:m0_writedata -> clock_sel_s1_translator:uav_writedata
	wire          clock_sel_s1_agent_m0_write;                              // clock_sel_s1_agent:m0_write -> clock_sel_s1_translator:uav_write
	wire    [2:0] clock_sel_s1_agent_m0_burstcount;                         // clock_sel_s1_agent:m0_burstcount -> clock_sel_s1_translator:uav_burstcount
	wire          clock_sel_s1_agent_rf_source_valid;                       // clock_sel_s1_agent:rf_source_valid -> clock_sel_s1_agent_rsp_fifo:in_valid
	wire  [131:0] clock_sel_s1_agent_rf_source_data;                        // clock_sel_s1_agent:rf_source_data -> clock_sel_s1_agent_rsp_fifo:in_data
	wire          clock_sel_s1_agent_rf_source_ready;                       // clock_sel_s1_agent_rsp_fifo:in_ready -> clock_sel_s1_agent:rf_source_ready
	wire          clock_sel_s1_agent_rf_source_startofpacket;               // clock_sel_s1_agent:rf_source_startofpacket -> clock_sel_s1_agent_rsp_fifo:in_startofpacket
	wire          clock_sel_s1_agent_rf_source_endofpacket;                 // clock_sel_s1_agent:rf_source_endofpacket -> clock_sel_s1_agent_rsp_fifo:in_endofpacket
	wire          clock_sel_s1_agent_rsp_fifo_out_valid;                    // clock_sel_s1_agent_rsp_fifo:out_valid -> clock_sel_s1_agent:rf_sink_valid
	wire  [131:0] clock_sel_s1_agent_rsp_fifo_out_data;                     // clock_sel_s1_agent_rsp_fifo:out_data -> clock_sel_s1_agent:rf_sink_data
	wire          clock_sel_s1_agent_rsp_fifo_out_ready;                    // clock_sel_s1_agent:rf_sink_ready -> clock_sel_s1_agent_rsp_fifo:out_ready
	wire          clock_sel_s1_agent_rsp_fifo_out_startofpacket;            // clock_sel_s1_agent_rsp_fifo:out_startofpacket -> clock_sel_s1_agent:rf_sink_startofpacket
	wire          clock_sel_s1_agent_rsp_fifo_out_endofpacket;              // clock_sel_s1_agent_rsp_fifo:out_endofpacket -> clock_sel_s1_agent:rf_sink_endofpacket
	wire          clock_sel_s1_agent_rdata_fifo_src_valid;                  // clock_sel_s1_agent:rdata_fifo_src_valid -> clock_sel_s1_agent_rdata_fifo:in_valid
	wire   [33:0] clock_sel_s1_agent_rdata_fifo_src_data;                   // clock_sel_s1_agent:rdata_fifo_src_data -> clock_sel_s1_agent_rdata_fifo:in_data
	wire          clock_sel_s1_agent_rdata_fifo_src_ready;                  // clock_sel_s1_agent_rdata_fifo:in_ready -> clock_sel_s1_agent:rdata_fifo_src_ready
	wire   [31:0] credit_error_rx_s1_agent_m0_readdata;                     // credit_error_rx_s1_translator:uav_readdata -> credit_error_rx_s1_agent:m0_readdata
	wire          credit_error_rx_s1_agent_m0_waitrequest;                  // credit_error_rx_s1_translator:uav_waitrequest -> credit_error_rx_s1_agent:m0_waitrequest
	wire          credit_error_rx_s1_agent_m0_debugaccess;                  // credit_error_rx_s1_agent:m0_debugaccess -> credit_error_rx_s1_translator:uav_debugaccess
	wire   [29:0] credit_error_rx_s1_agent_m0_address;                      // credit_error_rx_s1_agent:m0_address -> credit_error_rx_s1_translator:uav_address
	wire    [3:0] credit_error_rx_s1_agent_m0_byteenable;                   // credit_error_rx_s1_agent:m0_byteenable -> credit_error_rx_s1_translator:uav_byteenable
	wire          credit_error_rx_s1_agent_m0_read;                         // credit_error_rx_s1_agent:m0_read -> credit_error_rx_s1_translator:uav_read
	wire          credit_error_rx_s1_agent_m0_readdatavalid;                // credit_error_rx_s1_translator:uav_readdatavalid -> credit_error_rx_s1_agent:m0_readdatavalid
	wire          credit_error_rx_s1_agent_m0_lock;                         // credit_error_rx_s1_agent:m0_lock -> credit_error_rx_s1_translator:uav_lock
	wire   [31:0] credit_error_rx_s1_agent_m0_writedata;                    // credit_error_rx_s1_agent:m0_writedata -> credit_error_rx_s1_translator:uav_writedata
	wire          credit_error_rx_s1_agent_m0_write;                        // credit_error_rx_s1_agent:m0_write -> credit_error_rx_s1_translator:uav_write
	wire    [2:0] credit_error_rx_s1_agent_m0_burstcount;                   // credit_error_rx_s1_agent:m0_burstcount -> credit_error_rx_s1_translator:uav_burstcount
	wire          credit_error_rx_s1_agent_rf_source_valid;                 // credit_error_rx_s1_agent:rf_source_valid -> credit_error_rx_s1_agent_rsp_fifo:in_valid
	wire  [131:0] credit_error_rx_s1_agent_rf_source_data;                  // credit_error_rx_s1_agent:rf_source_data -> credit_error_rx_s1_agent_rsp_fifo:in_data
	wire          credit_error_rx_s1_agent_rf_source_ready;                 // credit_error_rx_s1_agent_rsp_fifo:in_ready -> credit_error_rx_s1_agent:rf_source_ready
	wire          credit_error_rx_s1_agent_rf_source_startofpacket;         // credit_error_rx_s1_agent:rf_source_startofpacket -> credit_error_rx_s1_agent_rsp_fifo:in_startofpacket
	wire          credit_error_rx_s1_agent_rf_source_endofpacket;           // credit_error_rx_s1_agent:rf_source_endofpacket -> credit_error_rx_s1_agent_rsp_fifo:in_endofpacket
	wire          credit_error_rx_s1_agent_rsp_fifo_out_valid;              // credit_error_rx_s1_agent_rsp_fifo:out_valid -> credit_error_rx_s1_agent:rf_sink_valid
	wire  [131:0] credit_error_rx_s1_agent_rsp_fifo_out_data;               // credit_error_rx_s1_agent_rsp_fifo:out_data -> credit_error_rx_s1_agent:rf_sink_data
	wire          credit_error_rx_s1_agent_rsp_fifo_out_ready;              // credit_error_rx_s1_agent:rf_sink_ready -> credit_error_rx_s1_agent_rsp_fifo:out_ready
	wire          credit_error_rx_s1_agent_rsp_fifo_out_startofpacket;      // credit_error_rx_s1_agent_rsp_fifo:out_startofpacket -> credit_error_rx_s1_agent:rf_sink_startofpacket
	wire          credit_error_rx_s1_agent_rsp_fifo_out_endofpacket;        // credit_error_rx_s1_agent_rsp_fifo:out_endofpacket -> credit_error_rx_s1_agent:rf_sink_endofpacket
	wire          credit_error_rx_s1_agent_rdata_fifo_src_valid;            // credit_error_rx_s1_agent:rdata_fifo_src_valid -> credit_error_rx_s1_agent_rdata_fifo:in_valid
	wire   [33:0] credit_error_rx_s1_agent_rdata_fifo_src_data;             // credit_error_rx_s1_agent:rdata_fifo_src_data -> credit_error_rx_s1_agent_rdata_fifo:in_data
	wire          credit_error_rx_s1_agent_rdata_fifo_src_ready;            // credit_error_rx_s1_agent_rdata_fifo:in_ready -> credit_error_rx_s1_agent:rdata_fifo_src_ready
	wire   [31:0] credit_error_rx_0_s1_agent_m0_readdata;                   // credit_error_rx_0_s1_translator:uav_readdata -> credit_error_rx_0_s1_agent:m0_readdata
	wire          credit_error_rx_0_s1_agent_m0_waitrequest;                // credit_error_rx_0_s1_translator:uav_waitrequest -> credit_error_rx_0_s1_agent:m0_waitrequest
	wire          credit_error_rx_0_s1_agent_m0_debugaccess;                // credit_error_rx_0_s1_agent:m0_debugaccess -> credit_error_rx_0_s1_translator:uav_debugaccess
	wire   [29:0] credit_error_rx_0_s1_agent_m0_address;                    // credit_error_rx_0_s1_agent:m0_address -> credit_error_rx_0_s1_translator:uav_address
	wire    [3:0] credit_error_rx_0_s1_agent_m0_byteenable;                 // credit_error_rx_0_s1_agent:m0_byteenable -> credit_error_rx_0_s1_translator:uav_byteenable
	wire          credit_error_rx_0_s1_agent_m0_read;                       // credit_error_rx_0_s1_agent:m0_read -> credit_error_rx_0_s1_translator:uav_read
	wire          credit_error_rx_0_s1_agent_m0_readdatavalid;              // credit_error_rx_0_s1_translator:uav_readdatavalid -> credit_error_rx_0_s1_agent:m0_readdatavalid
	wire          credit_error_rx_0_s1_agent_m0_lock;                       // credit_error_rx_0_s1_agent:m0_lock -> credit_error_rx_0_s1_translator:uav_lock
	wire   [31:0] credit_error_rx_0_s1_agent_m0_writedata;                  // credit_error_rx_0_s1_agent:m0_writedata -> credit_error_rx_0_s1_translator:uav_writedata
	wire          credit_error_rx_0_s1_agent_m0_write;                      // credit_error_rx_0_s1_agent:m0_write -> credit_error_rx_0_s1_translator:uav_write
	wire    [2:0] credit_error_rx_0_s1_agent_m0_burstcount;                 // credit_error_rx_0_s1_agent:m0_burstcount -> credit_error_rx_0_s1_translator:uav_burstcount
	wire          credit_error_rx_0_s1_agent_rf_source_valid;               // credit_error_rx_0_s1_agent:rf_source_valid -> credit_error_rx_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] credit_error_rx_0_s1_agent_rf_source_data;                // credit_error_rx_0_s1_agent:rf_source_data -> credit_error_rx_0_s1_agent_rsp_fifo:in_data
	wire          credit_error_rx_0_s1_agent_rf_source_ready;               // credit_error_rx_0_s1_agent_rsp_fifo:in_ready -> credit_error_rx_0_s1_agent:rf_source_ready
	wire          credit_error_rx_0_s1_agent_rf_source_startofpacket;       // credit_error_rx_0_s1_agent:rf_source_startofpacket -> credit_error_rx_0_s1_agent_rsp_fifo:in_startofpacket
	wire          credit_error_rx_0_s1_agent_rf_source_endofpacket;         // credit_error_rx_0_s1_agent:rf_source_endofpacket -> credit_error_rx_0_s1_agent_rsp_fifo:in_endofpacket
	wire          credit_error_rx_0_s1_agent_rsp_fifo_out_valid;            // credit_error_rx_0_s1_agent_rsp_fifo:out_valid -> credit_error_rx_0_s1_agent:rf_sink_valid
	wire  [131:0] credit_error_rx_0_s1_agent_rsp_fifo_out_data;             // credit_error_rx_0_s1_agent_rsp_fifo:out_data -> credit_error_rx_0_s1_agent:rf_sink_data
	wire          credit_error_rx_0_s1_agent_rsp_fifo_out_ready;            // credit_error_rx_0_s1_agent:rf_sink_ready -> credit_error_rx_0_s1_agent_rsp_fifo:out_ready
	wire          credit_error_rx_0_s1_agent_rsp_fifo_out_startofpacket;    // credit_error_rx_0_s1_agent_rsp_fifo:out_startofpacket -> credit_error_rx_0_s1_agent:rf_sink_startofpacket
	wire          credit_error_rx_0_s1_agent_rsp_fifo_out_endofpacket;      // credit_error_rx_0_s1_agent_rsp_fifo:out_endofpacket -> credit_error_rx_0_s1_agent:rf_sink_endofpacket
	wire          credit_error_rx_0_s1_agent_rdata_fifo_src_valid;          // credit_error_rx_0_s1_agent:rdata_fifo_src_valid -> credit_error_rx_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] credit_error_rx_0_s1_agent_rdata_fifo_src_data;           // credit_error_rx_0_s1_agent:rdata_fifo_src_data -> credit_error_rx_0_s1_agent_rdata_fifo:in_data
	wire          credit_error_rx_0_s1_agent_rdata_fifo_src_ready;          // credit_error_rx_0_s1_agent_rdata_fifo:in_ready -> credit_error_rx_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] data_en_to_w_s1_agent_m0_readdata;                        // data_en_to_w_s1_translator:uav_readdata -> data_en_to_w_s1_agent:m0_readdata
	wire          data_en_to_w_s1_agent_m0_waitrequest;                     // data_en_to_w_s1_translator:uav_waitrequest -> data_en_to_w_s1_agent:m0_waitrequest
	wire          data_en_to_w_s1_agent_m0_debugaccess;                     // data_en_to_w_s1_agent:m0_debugaccess -> data_en_to_w_s1_translator:uav_debugaccess
	wire   [29:0] data_en_to_w_s1_agent_m0_address;                         // data_en_to_w_s1_agent:m0_address -> data_en_to_w_s1_translator:uav_address
	wire    [3:0] data_en_to_w_s1_agent_m0_byteenable;                      // data_en_to_w_s1_agent:m0_byteenable -> data_en_to_w_s1_translator:uav_byteenable
	wire          data_en_to_w_s1_agent_m0_read;                            // data_en_to_w_s1_agent:m0_read -> data_en_to_w_s1_translator:uav_read
	wire          data_en_to_w_s1_agent_m0_readdatavalid;                   // data_en_to_w_s1_translator:uav_readdatavalid -> data_en_to_w_s1_agent:m0_readdatavalid
	wire          data_en_to_w_s1_agent_m0_lock;                            // data_en_to_w_s1_agent:m0_lock -> data_en_to_w_s1_translator:uav_lock
	wire   [31:0] data_en_to_w_s1_agent_m0_writedata;                       // data_en_to_w_s1_agent:m0_writedata -> data_en_to_w_s1_translator:uav_writedata
	wire          data_en_to_w_s1_agent_m0_write;                           // data_en_to_w_s1_agent:m0_write -> data_en_to_w_s1_translator:uav_write
	wire    [2:0] data_en_to_w_s1_agent_m0_burstcount;                      // data_en_to_w_s1_agent:m0_burstcount -> data_en_to_w_s1_translator:uav_burstcount
	wire          data_en_to_w_s1_agent_rf_source_valid;                    // data_en_to_w_s1_agent:rf_source_valid -> data_en_to_w_s1_agent_rsp_fifo:in_valid
	wire  [131:0] data_en_to_w_s1_agent_rf_source_data;                     // data_en_to_w_s1_agent:rf_source_data -> data_en_to_w_s1_agent_rsp_fifo:in_data
	wire          data_en_to_w_s1_agent_rf_source_ready;                    // data_en_to_w_s1_agent_rsp_fifo:in_ready -> data_en_to_w_s1_agent:rf_source_ready
	wire          data_en_to_w_s1_agent_rf_source_startofpacket;            // data_en_to_w_s1_agent:rf_source_startofpacket -> data_en_to_w_s1_agent_rsp_fifo:in_startofpacket
	wire          data_en_to_w_s1_agent_rf_source_endofpacket;              // data_en_to_w_s1_agent:rf_source_endofpacket -> data_en_to_w_s1_agent_rsp_fifo:in_endofpacket
	wire          data_en_to_w_s1_agent_rsp_fifo_out_valid;                 // data_en_to_w_s1_agent_rsp_fifo:out_valid -> data_en_to_w_s1_agent:rf_sink_valid
	wire  [131:0] data_en_to_w_s1_agent_rsp_fifo_out_data;                  // data_en_to_w_s1_agent_rsp_fifo:out_data -> data_en_to_w_s1_agent:rf_sink_data
	wire          data_en_to_w_s1_agent_rsp_fifo_out_ready;                 // data_en_to_w_s1_agent:rf_sink_ready -> data_en_to_w_s1_agent_rsp_fifo:out_ready
	wire          data_en_to_w_s1_agent_rsp_fifo_out_startofpacket;         // data_en_to_w_s1_agent_rsp_fifo:out_startofpacket -> data_en_to_w_s1_agent:rf_sink_startofpacket
	wire          data_en_to_w_s1_agent_rsp_fifo_out_endofpacket;           // data_en_to_w_s1_agent_rsp_fifo:out_endofpacket -> data_en_to_w_s1_agent:rf_sink_endofpacket
	wire          data_en_to_w_s1_agent_rdata_fifo_src_valid;               // data_en_to_w_s1_agent:rdata_fifo_src_valid -> data_en_to_w_s1_agent_rdata_fifo:in_valid
	wire   [33:0] data_en_to_w_s1_agent_rdata_fifo_src_data;                // data_en_to_w_s1_agent:rdata_fifo_src_data -> data_en_to_w_s1_agent_rdata_fifo:in_data
	wire          data_en_to_w_s1_agent_rdata_fifo_src_ready;               // data_en_to_w_s1_agent_rdata_fifo:in_ready -> data_en_to_w_s1_agent:rdata_fifo_src_ready
	wire   [31:0] data_en_to_w_0_s1_agent_m0_readdata;                      // data_en_to_w_0_s1_translator:uav_readdata -> data_en_to_w_0_s1_agent:m0_readdata
	wire          data_en_to_w_0_s1_agent_m0_waitrequest;                   // data_en_to_w_0_s1_translator:uav_waitrequest -> data_en_to_w_0_s1_agent:m0_waitrequest
	wire          data_en_to_w_0_s1_agent_m0_debugaccess;                   // data_en_to_w_0_s1_agent:m0_debugaccess -> data_en_to_w_0_s1_translator:uav_debugaccess
	wire   [29:0] data_en_to_w_0_s1_agent_m0_address;                       // data_en_to_w_0_s1_agent:m0_address -> data_en_to_w_0_s1_translator:uav_address
	wire    [3:0] data_en_to_w_0_s1_agent_m0_byteenable;                    // data_en_to_w_0_s1_agent:m0_byteenable -> data_en_to_w_0_s1_translator:uav_byteenable
	wire          data_en_to_w_0_s1_agent_m0_read;                          // data_en_to_w_0_s1_agent:m0_read -> data_en_to_w_0_s1_translator:uav_read
	wire          data_en_to_w_0_s1_agent_m0_readdatavalid;                 // data_en_to_w_0_s1_translator:uav_readdatavalid -> data_en_to_w_0_s1_agent:m0_readdatavalid
	wire          data_en_to_w_0_s1_agent_m0_lock;                          // data_en_to_w_0_s1_agent:m0_lock -> data_en_to_w_0_s1_translator:uav_lock
	wire   [31:0] data_en_to_w_0_s1_agent_m0_writedata;                     // data_en_to_w_0_s1_agent:m0_writedata -> data_en_to_w_0_s1_translator:uav_writedata
	wire          data_en_to_w_0_s1_agent_m0_write;                         // data_en_to_w_0_s1_agent:m0_write -> data_en_to_w_0_s1_translator:uav_write
	wire    [2:0] data_en_to_w_0_s1_agent_m0_burstcount;                    // data_en_to_w_0_s1_agent:m0_burstcount -> data_en_to_w_0_s1_translator:uav_burstcount
	wire          data_en_to_w_0_s1_agent_rf_source_valid;                  // data_en_to_w_0_s1_agent:rf_source_valid -> data_en_to_w_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] data_en_to_w_0_s1_agent_rf_source_data;                   // data_en_to_w_0_s1_agent:rf_source_data -> data_en_to_w_0_s1_agent_rsp_fifo:in_data
	wire          data_en_to_w_0_s1_agent_rf_source_ready;                  // data_en_to_w_0_s1_agent_rsp_fifo:in_ready -> data_en_to_w_0_s1_agent:rf_source_ready
	wire          data_en_to_w_0_s1_agent_rf_source_startofpacket;          // data_en_to_w_0_s1_agent:rf_source_startofpacket -> data_en_to_w_0_s1_agent_rsp_fifo:in_startofpacket
	wire          data_en_to_w_0_s1_agent_rf_source_endofpacket;            // data_en_to_w_0_s1_agent:rf_source_endofpacket -> data_en_to_w_0_s1_agent_rsp_fifo:in_endofpacket
	wire          data_en_to_w_0_s1_agent_rsp_fifo_out_valid;               // data_en_to_w_0_s1_agent_rsp_fifo:out_valid -> data_en_to_w_0_s1_agent:rf_sink_valid
	wire  [131:0] data_en_to_w_0_s1_agent_rsp_fifo_out_data;                // data_en_to_w_0_s1_agent_rsp_fifo:out_data -> data_en_to_w_0_s1_agent:rf_sink_data
	wire          data_en_to_w_0_s1_agent_rsp_fifo_out_ready;               // data_en_to_w_0_s1_agent:rf_sink_ready -> data_en_to_w_0_s1_agent_rsp_fifo:out_ready
	wire          data_en_to_w_0_s1_agent_rsp_fifo_out_startofpacket;       // data_en_to_w_0_s1_agent_rsp_fifo:out_startofpacket -> data_en_to_w_0_s1_agent:rf_sink_startofpacket
	wire          data_en_to_w_0_s1_agent_rsp_fifo_out_endofpacket;         // data_en_to_w_0_s1_agent_rsp_fifo:out_endofpacket -> data_en_to_w_0_s1_agent:rf_sink_endofpacket
	wire          data_en_to_w_0_s1_agent_rdata_fifo_src_valid;             // data_en_to_w_0_s1_agent:rdata_fifo_src_valid -> data_en_to_w_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] data_en_to_w_0_s1_agent_rdata_fifo_src_data;              // data_en_to_w_0_s1_agent:rdata_fifo_src_data -> data_en_to_w_0_s1_agent_rdata_fifo:in_data
	wire          data_en_to_w_0_s1_agent_rdata_fifo_src_ready;             // data_en_to_w_0_s1_agent_rdata_fifo:in_ready -> data_en_to_w_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] data_rx_r_s1_agent_m0_readdata;                           // data_rx_r_s1_translator:uav_readdata -> data_rx_r_s1_agent:m0_readdata
	wire          data_rx_r_s1_agent_m0_waitrequest;                        // data_rx_r_s1_translator:uav_waitrequest -> data_rx_r_s1_agent:m0_waitrequest
	wire          data_rx_r_s1_agent_m0_debugaccess;                        // data_rx_r_s1_agent:m0_debugaccess -> data_rx_r_s1_translator:uav_debugaccess
	wire   [29:0] data_rx_r_s1_agent_m0_address;                            // data_rx_r_s1_agent:m0_address -> data_rx_r_s1_translator:uav_address
	wire    [3:0] data_rx_r_s1_agent_m0_byteenable;                         // data_rx_r_s1_agent:m0_byteenable -> data_rx_r_s1_translator:uav_byteenable
	wire          data_rx_r_s1_agent_m0_read;                               // data_rx_r_s1_agent:m0_read -> data_rx_r_s1_translator:uav_read
	wire          data_rx_r_s1_agent_m0_readdatavalid;                      // data_rx_r_s1_translator:uav_readdatavalid -> data_rx_r_s1_agent:m0_readdatavalid
	wire          data_rx_r_s1_agent_m0_lock;                               // data_rx_r_s1_agent:m0_lock -> data_rx_r_s1_translator:uav_lock
	wire   [31:0] data_rx_r_s1_agent_m0_writedata;                          // data_rx_r_s1_agent:m0_writedata -> data_rx_r_s1_translator:uav_writedata
	wire          data_rx_r_s1_agent_m0_write;                              // data_rx_r_s1_agent:m0_write -> data_rx_r_s1_translator:uav_write
	wire    [2:0] data_rx_r_s1_agent_m0_burstcount;                         // data_rx_r_s1_agent:m0_burstcount -> data_rx_r_s1_translator:uav_burstcount
	wire          data_rx_r_s1_agent_rf_source_valid;                       // data_rx_r_s1_agent:rf_source_valid -> data_rx_r_s1_agent_rsp_fifo:in_valid
	wire  [131:0] data_rx_r_s1_agent_rf_source_data;                        // data_rx_r_s1_agent:rf_source_data -> data_rx_r_s1_agent_rsp_fifo:in_data
	wire          data_rx_r_s1_agent_rf_source_ready;                       // data_rx_r_s1_agent_rsp_fifo:in_ready -> data_rx_r_s1_agent:rf_source_ready
	wire          data_rx_r_s1_agent_rf_source_startofpacket;               // data_rx_r_s1_agent:rf_source_startofpacket -> data_rx_r_s1_agent_rsp_fifo:in_startofpacket
	wire          data_rx_r_s1_agent_rf_source_endofpacket;                 // data_rx_r_s1_agent:rf_source_endofpacket -> data_rx_r_s1_agent_rsp_fifo:in_endofpacket
	wire          data_rx_r_s1_agent_rsp_fifo_out_valid;                    // data_rx_r_s1_agent_rsp_fifo:out_valid -> data_rx_r_s1_agent:rf_sink_valid
	wire  [131:0] data_rx_r_s1_agent_rsp_fifo_out_data;                     // data_rx_r_s1_agent_rsp_fifo:out_data -> data_rx_r_s1_agent:rf_sink_data
	wire          data_rx_r_s1_agent_rsp_fifo_out_ready;                    // data_rx_r_s1_agent:rf_sink_ready -> data_rx_r_s1_agent_rsp_fifo:out_ready
	wire          data_rx_r_s1_agent_rsp_fifo_out_startofpacket;            // data_rx_r_s1_agent_rsp_fifo:out_startofpacket -> data_rx_r_s1_agent:rf_sink_startofpacket
	wire          data_rx_r_s1_agent_rsp_fifo_out_endofpacket;              // data_rx_r_s1_agent_rsp_fifo:out_endofpacket -> data_rx_r_s1_agent:rf_sink_endofpacket
	wire          data_rx_r_s1_agent_rdata_fifo_src_valid;                  // data_rx_r_s1_agent:rdata_fifo_src_valid -> data_rx_r_s1_agent_rdata_fifo:in_valid
	wire   [33:0] data_rx_r_s1_agent_rdata_fifo_src_data;                   // data_rx_r_s1_agent:rdata_fifo_src_data -> data_rx_r_s1_agent_rdata_fifo:in_data
	wire          data_rx_r_s1_agent_rdata_fifo_src_ready;                  // data_rx_r_s1_agent_rdata_fifo:in_ready -> data_rx_r_s1_agent:rdata_fifo_src_ready
	wire   [31:0] data_rx_r_0_s1_agent_m0_readdata;                         // data_rx_r_0_s1_translator:uav_readdata -> data_rx_r_0_s1_agent:m0_readdata
	wire          data_rx_r_0_s1_agent_m0_waitrequest;                      // data_rx_r_0_s1_translator:uav_waitrequest -> data_rx_r_0_s1_agent:m0_waitrequest
	wire          data_rx_r_0_s1_agent_m0_debugaccess;                      // data_rx_r_0_s1_agent:m0_debugaccess -> data_rx_r_0_s1_translator:uav_debugaccess
	wire   [29:0] data_rx_r_0_s1_agent_m0_address;                          // data_rx_r_0_s1_agent:m0_address -> data_rx_r_0_s1_translator:uav_address
	wire    [3:0] data_rx_r_0_s1_agent_m0_byteenable;                       // data_rx_r_0_s1_agent:m0_byteenable -> data_rx_r_0_s1_translator:uav_byteenable
	wire          data_rx_r_0_s1_agent_m0_read;                             // data_rx_r_0_s1_agent:m0_read -> data_rx_r_0_s1_translator:uav_read
	wire          data_rx_r_0_s1_agent_m0_readdatavalid;                    // data_rx_r_0_s1_translator:uav_readdatavalid -> data_rx_r_0_s1_agent:m0_readdatavalid
	wire          data_rx_r_0_s1_agent_m0_lock;                             // data_rx_r_0_s1_agent:m0_lock -> data_rx_r_0_s1_translator:uav_lock
	wire   [31:0] data_rx_r_0_s1_agent_m0_writedata;                        // data_rx_r_0_s1_agent:m0_writedata -> data_rx_r_0_s1_translator:uav_writedata
	wire          data_rx_r_0_s1_agent_m0_write;                            // data_rx_r_0_s1_agent:m0_write -> data_rx_r_0_s1_translator:uav_write
	wire    [2:0] data_rx_r_0_s1_agent_m0_burstcount;                       // data_rx_r_0_s1_agent:m0_burstcount -> data_rx_r_0_s1_translator:uav_burstcount
	wire          data_rx_r_0_s1_agent_rf_source_valid;                     // data_rx_r_0_s1_agent:rf_source_valid -> data_rx_r_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] data_rx_r_0_s1_agent_rf_source_data;                      // data_rx_r_0_s1_agent:rf_source_data -> data_rx_r_0_s1_agent_rsp_fifo:in_data
	wire          data_rx_r_0_s1_agent_rf_source_ready;                     // data_rx_r_0_s1_agent_rsp_fifo:in_ready -> data_rx_r_0_s1_agent:rf_source_ready
	wire          data_rx_r_0_s1_agent_rf_source_startofpacket;             // data_rx_r_0_s1_agent:rf_source_startofpacket -> data_rx_r_0_s1_agent_rsp_fifo:in_startofpacket
	wire          data_rx_r_0_s1_agent_rf_source_endofpacket;               // data_rx_r_0_s1_agent:rf_source_endofpacket -> data_rx_r_0_s1_agent_rsp_fifo:in_endofpacket
	wire          data_rx_r_0_s1_agent_rsp_fifo_out_valid;                  // data_rx_r_0_s1_agent_rsp_fifo:out_valid -> data_rx_r_0_s1_agent:rf_sink_valid
	wire  [131:0] data_rx_r_0_s1_agent_rsp_fifo_out_data;                   // data_rx_r_0_s1_agent_rsp_fifo:out_data -> data_rx_r_0_s1_agent:rf_sink_data
	wire          data_rx_r_0_s1_agent_rsp_fifo_out_ready;                  // data_rx_r_0_s1_agent:rf_sink_ready -> data_rx_r_0_s1_agent_rsp_fifo:out_ready
	wire          data_rx_r_0_s1_agent_rsp_fifo_out_startofpacket;          // data_rx_r_0_s1_agent_rsp_fifo:out_startofpacket -> data_rx_r_0_s1_agent:rf_sink_startofpacket
	wire          data_rx_r_0_s1_agent_rsp_fifo_out_endofpacket;            // data_rx_r_0_s1_agent_rsp_fifo:out_endofpacket -> data_rx_r_0_s1_agent:rf_sink_endofpacket
	wire          data_rx_r_0_s1_agent_rdata_fifo_src_valid;                // data_rx_r_0_s1_agent:rdata_fifo_src_valid -> data_rx_r_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] data_rx_r_0_s1_agent_rdata_fifo_src_data;                 // data_rx_r_0_s1_agent:rdata_fifo_src_data -> data_rx_r_0_s1_agent_rdata_fifo:in_data
	wire          data_rx_r_0_s1_agent_rdata_fifo_src_ready;                // data_rx_r_0_s1_agent_rdata_fifo:in_ready -> data_rx_r_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] data_rx_rd_en_s1_agent_m0_readdata;                       // data_rx_rd_en_s1_translator:uav_readdata -> data_rx_rd_en_s1_agent:m0_readdata
	wire          data_rx_rd_en_s1_agent_m0_waitrequest;                    // data_rx_rd_en_s1_translator:uav_waitrequest -> data_rx_rd_en_s1_agent:m0_waitrequest
	wire          data_rx_rd_en_s1_agent_m0_debugaccess;                    // data_rx_rd_en_s1_agent:m0_debugaccess -> data_rx_rd_en_s1_translator:uav_debugaccess
	wire   [29:0] data_rx_rd_en_s1_agent_m0_address;                        // data_rx_rd_en_s1_agent:m0_address -> data_rx_rd_en_s1_translator:uav_address
	wire    [3:0] data_rx_rd_en_s1_agent_m0_byteenable;                     // data_rx_rd_en_s1_agent:m0_byteenable -> data_rx_rd_en_s1_translator:uav_byteenable
	wire          data_rx_rd_en_s1_agent_m0_read;                           // data_rx_rd_en_s1_agent:m0_read -> data_rx_rd_en_s1_translator:uav_read
	wire          data_rx_rd_en_s1_agent_m0_readdatavalid;                  // data_rx_rd_en_s1_translator:uav_readdatavalid -> data_rx_rd_en_s1_agent:m0_readdatavalid
	wire          data_rx_rd_en_s1_agent_m0_lock;                           // data_rx_rd_en_s1_agent:m0_lock -> data_rx_rd_en_s1_translator:uav_lock
	wire   [31:0] data_rx_rd_en_s1_agent_m0_writedata;                      // data_rx_rd_en_s1_agent:m0_writedata -> data_rx_rd_en_s1_translator:uav_writedata
	wire          data_rx_rd_en_s1_agent_m0_write;                          // data_rx_rd_en_s1_agent:m0_write -> data_rx_rd_en_s1_translator:uav_write
	wire    [2:0] data_rx_rd_en_s1_agent_m0_burstcount;                     // data_rx_rd_en_s1_agent:m0_burstcount -> data_rx_rd_en_s1_translator:uav_burstcount
	wire          data_rx_rd_en_s1_agent_rf_source_valid;                   // data_rx_rd_en_s1_agent:rf_source_valid -> data_rx_rd_en_s1_agent_rsp_fifo:in_valid
	wire  [131:0] data_rx_rd_en_s1_agent_rf_source_data;                    // data_rx_rd_en_s1_agent:rf_source_data -> data_rx_rd_en_s1_agent_rsp_fifo:in_data
	wire          data_rx_rd_en_s1_agent_rf_source_ready;                   // data_rx_rd_en_s1_agent_rsp_fifo:in_ready -> data_rx_rd_en_s1_agent:rf_source_ready
	wire          data_rx_rd_en_s1_agent_rf_source_startofpacket;           // data_rx_rd_en_s1_agent:rf_source_startofpacket -> data_rx_rd_en_s1_agent_rsp_fifo:in_startofpacket
	wire          data_rx_rd_en_s1_agent_rf_source_endofpacket;             // data_rx_rd_en_s1_agent:rf_source_endofpacket -> data_rx_rd_en_s1_agent_rsp_fifo:in_endofpacket
	wire          data_rx_rd_en_s1_agent_rsp_fifo_out_valid;                // data_rx_rd_en_s1_agent_rsp_fifo:out_valid -> data_rx_rd_en_s1_agent:rf_sink_valid
	wire  [131:0] data_rx_rd_en_s1_agent_rsp_fifo_out_data;                 // data_rx_rd_en_s1_agent_rsp_fifo:out_data -> data_rx_rd_en_s1_agent:rf_sink_data
	wire          data_rx_rd_en_s1_agent_rsp_fifo_out_ready;                // data_rx_rd_en_s1_agent:rf_sink_ready -> data_rx_rd_en_s1_agent_rsp_fifo:out_ready
	wire          data_rx_rd_en_s1_agent_rsp_fifo_out_startofpacket;        // data_rx_rd_en_s1_agent_rsp_fifo:out_startofpacket -> data_rx_rd_en_s1_agent:rf_sink_startofpacket
	wire          data_rx_rd_en_s1_agent_rsp_fifo_out_endofpacket;          // data_rx_rd_en_s1_agent_rsp_fifo:out_endofpacket -> data_rx_rd_en_s1_agent:rf_sink_endofpacket
	wire          data_rx_rd_en_s1_agent_rdata_fifo_src_valid;              // data_rx_rd_en_s1_agent:rdata_fifo_src_valid -> data_rx_rd_en_s1_agent_rdata_fifo:in_valid
	wire   [33:0] data_rx_rd_en_s1_agent_rdata_fifo_src_data;               // data_rx_rd_en_s1_agent:rdata_fifo_src_data -> data_rx_rd_en_s1_agent_rdata_fifo:in_data
	wire          data_rx_rd_en_s1_agent_rdata_fifo_src_ready;              // data_rx_rd_en_s1_agent_rdata_fifo:in_ready -> data_rx_rd_en_s1_agent:rdata_fifo_src_ready
	wire   [31:0] data_rx_ready_0_s1_agent_m0_readdata;                     // data_rx_ready_0_s1_translator:uav_readdata -> data_rx_ready_0_s1_agent:m0_readdata
	wire          data_rx_ready_0_s1_agent_m0_waitrequest;                  // data_rx_ready_0_s1_translator:uav_waitrequest -> data_rx_ready_0_s1_agent:m0_waitrequest
	wire          data_rx_ready_0_s1_agent_m0_debugaccess;                  // data_rx_ready_0_s1_agent:m0_debugaccess -> data_rx_ready_0_s1_translator:uav_debugaccess
	wire   [29:0] data_rx_ready_0_s1_agent_m0_address;                      // data_rx_ready_0_s1_agent:m0_address -> data_rx_ready_0_s1_translator:uav_address
	wire    [3:0] data_rx_ready_0_s1_agent_m0_byteenable;                   // data_rx_ready_0_s1_agent:m0_byteenable -> data_rx_ready_0_s1_translator:uav_byteenable
	wire          data_rx_ready_0_s1_agent_m0_read;                         // data_rx_ready_0_s1_agent:m0_read -> data_rx_ready_0_s1_translator:uav_read
	wire          data_rx_ready_0_s1_agent_m0_readdatavalid;                // data_rx_ready_0_s1_translator:uav_readdatavalid -> data_rx_ready_0_s1_agent:m0_readdatavalid
	wire          data_rx_ready_0_s1_agent_m0_lock;                         // data_rx_ready_0_s1_agent:m0_lock -> data_rx_ready_0_s1_translator:uav_lock
	wire   [31:0] data_rx_ready_0_s1_agent_m0_writedata;                    // data_rx_ready_0_s1_agent:m0_writedata -> data_rx_ready_0_s1_translator:uav_writedata
	wire          data_rx_ready_0_s1_agent_m0_write;                        // data_rx_ready_0_s1_agent:m0_write -> data_rx_ready_0_s1_translator:uav_write
	wire    [2:0] data_rx_ready_0_s1_agent_m0_burstcount;                   // data_rx_ready_0_s1_agent:m0_burstcount -> data_rx_ready_0_s1_translator:uav_burstcount
	wire          data_rx_ready_0_s1_agent_rf_source_valid;                 // data_rx_ready_0_s1_agent:rf_source_valid -> data_rx_ready_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] data_rx_ready_0_s1_agent_rf_source_data;                  // data_rx_ready_0_s1_agent:rf_source_data -> data_rx_ready_0_s1_agent_rsp_fifo:in_data
	wire          data_rx_ready_0_s1_agent_rf_source_ready;                 // data_rx_ready_0_s1_agent_rsp_fifo:in_ready -> data_rx_ready_0_s1_agent:rf_source_ready
	wire          data_rx_ready_0_s1_agent_rf_source_startofpacket;         // data_rx_ready_0_s1_agent:rf_source_startofpacket -> data_rx_ready_0_s1_agent_rsp_fifo:in_startofpacket
	wire          data_rx_ready_0_s1_agent_rf_source_endofpacket;           // data_rx_ready_0_s1_agent:rf_source_endofpacket -> data_rx_ready_0_s1_agent_rsp_fifo:in_endofpacket
	wire          data_rx_ready_0_s1_agent_rsp_fifo_out_valid;              // data_rx_ready_0_s1_agent_rsp_fifo:out_valid -> data_rx_ready_0_s1_agent:rf_sink_valid
	wire  [131:0] data_rx_ready_0_s1_agent_rsp_fifo_out_data;               // data_rx_ready_0_s1_agent_rsp_fifo:out_data -> data_rx_ready_0_s1_agent:rf_sink_data
	wire          data_rx_ready_0_s1_agent_rsp_fifo_out_ready;              // data_rx_ready_0_s1_agent:rf_sink_ready -> data_rx_ready_0_s1_agent_rsp_fifo:out_ready
	wire          data_rx_ready_0_s1_agent_rsp_fifo_out_startofpacket;      // data_rx_ready_0_s1_agent_rsp_fifo:out_startofpacket -> data_rx_ready_0_s1_agent:rf_sink_startofpacket
	wire          data_rx_ready_0_s1_agent_rsp_fifo_out_endofpacket;        // data_rx_ready_0_s1_agent_rsp_fifo:out_endofpacket -> data_rx_ready_0_s1_agent:rf_sink_endofpacket
	wire          data_rx_ready_0_s1_agent_rdata_fifo_src_valid;            // data_rx_ready_0_s1_agent:rdata_fifo_src_valid -> data_rx_ready_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] data_rx_ready_0_s1_agent_rdata_fifo_src_data;             // data_rx_ready_0_s1_agent:rdata_fifo_src_data -> data_rx_ready_0_s1_agent_rdata_fifo:in_data
	wire          data_rx_ready_0_s1_agent_rdata_fifo_src_ready;            // data_rx_ready_0_s1_agent_rdata_fifo:in_ready -> data_rx_ready_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] data_tx_ready_s1_agent_m0_readdata;                       // data_tx_ready_s1_translator:uav_readdata -> data_tx_ready_s1_agent:m0_readdata
	wire          data_tx_ready_s1_agent_m0_waitrequest;                    // data_tx_ready_s1_translator:uav_waitrequest -> data_tx_ready_s1_agent:m0_waitrequest
	wire          data_tx_ready_s1_agent_m0_debugaccess;                    // data_tx_ready_s1_agent:m0_debugaccess -> data_tx_ready_s1_translator:uav_debugaccess
	wire   [29:0] data_tx_ready_s1_agent_m0_address;                        // data_tx_ready_s1_agent:m0_address -> data_tx_ready_s1_translator:uav_address
	wire    [3:0] data_tx_ready_s1_agent_m0_byteenable;                     // data_tx_ready_s1_agent:m0_byteenable -> data_tx_ready_s1_translator:uav_byteenable
	wire          data_tx_ready_s1_agent_m0_read;                           // data_tx_ready_s1_agent:m0_read -> data_tx_ready_s1_translator:uav_read
	wire          data_tx_ready_s1_agent_m0_readdatavalid;                  // data_tx_ready_s1_translator:uav_readdatavalid -> data_tx_ready_s1_agent:m0_readdatavalid
	wire          data_tx_ready_s1_agent_m0_lock;                           // data_tx_ready_s1_agent:m0_lock -> data_tx_ready_s1_translator:uav_lock
	wire   [31:0] data_tx_ready_s1_agent_m0_writedata;                      // data_tx_ready_s1_agent:m0_writedata -> data_tx_ready_s1_translator:uav_writedata
	wire          data_tx_ready_s1_agent_m0_write;                          // data_tx_ready_s1_agent:m0_write -> data_tx_ready_s1_translator:uav_write
	wire    [2:0] data_tx_ready_s1_agent_m0_burstcount;                     // data_tx_ready_s1_agent:m0_burstcount -> data_tx_ready_s1_translator:uav_burstcount
	wire          data_tx_ready_s1_agent_rf_source_valid;                   // data_tx_ready_s1_agent:rf_source_valid -> data_tx_ready_s1_agent_rsp_fifo:in_valid
	wire  [131:0] data_tx_ready_s1_agent_rf_source_data;                    // data_tx_ready_s1_agent:rf_source_data -> data_tx_ready_s1_agent_rsp_fifo:in_data
	wire          data_tx_ready_s1_agent_rf_source_ready;                   // data_tx_ready_s1_agent_rsp_fifo:in_ready -> data_tx_ready_s1_agent:rf_source_ready
	wire          data_tx_ready_s1_agent_rf_source_startofpacket;           // data_tx_ready_s1_agent:rf_source_startofpacket -> data_tx_ready_s1_agent_rsp_fifo:in_startofpacket
	wire          data_tx_ready_s1_agent_rf_source_endofpacket;             // data_tx_ready_s1_agent:rf_source_endofpacket -> data_tx_ready_s1_agent_rsp_fifo:in_endofpacket
	wire          data_tx_ready_s1_agent_rsp_fifo_out_valid;                // data_tx_ready_s1_agent_rsp_fifo:out_valid -> data_tx_ready_s1_agent:rf_sink_valid
	wire  [131:0] data_tx_ready_s1_agent_rsp_fifo_out_data;                 // data_tx_ready_s1_agent_rsp_fifo:out_data -> data_tx_ready_s1_agent:rf_sink_data
	wire          data_tx_ready_s1_agent_rsp_fifo_out_ready;                // data_tx_ready_s1_agent:rf_sink_ready -> data_tx_ready_s1_agent_rsp_fifo:out_ready
	wire          data_tx_ready_s1_agent_rsp_fifo_out_startofpacket;        // data_tx_ready_s1_agent_rsp_fifo:out_startofpacket -> data_tx_ready_s1_agent:rf_sink_startofpacket
	wire          data_tx_ready_s1_agent_rsp_fifo_out_endofpacket;          // data_tx_ready_s1_agent_rsp_fifo:out_endofpacket -> data_tx_ready_s1_agent:rf_sink_endofpacket
	wire          data_tx_ready_s1_agent_rdata_fifo_src_valid;              // data_tx_ready_s1_agent:rdata_fifo_src_valid -> data_tx_ready_s1_agent_rdata_fifo:in_valid
	wire   [33:0] data_tx_ready_s1_agent_rdata_fifo_src_data;               // data_tx_ready_s1_agent:rdata_fifo_src_data -> data_tx_ready_s1_agent_rdata_fifo:in_data
	wire          data_tx_ready_s1_agent_rdata_fifo_src_ready;              // data_tx_ready_s1_agent_rdata_fifo:in_ready -> data_tx_ready_s1_agent:rdata_fifo_src_ready
	wire   [31:0] data_tx_ready_0_s1_agent_m0_readdata;                     // data_tx_ready_0_s1_translator:uav_readdata -> data_tx_ready_0_s1_agent:m0_readdata
	wire          data_tx_ready_0_s1_agent_m0_waitrequest;                  // data_tx_ready_0_s1_translator:uav_waitrequest -> data_tx_ready_0_s1_agent:m0_waitrequest
	wire          data_tx_ready_0_s1_agent_m0_debugaccess;                  // data_tx_ready_0_s1_agent:m0_debugaccess -> data_tx_ready_0_s1_translator:uav_debugaccess
	wire   [29:0] data_tx_ready_0_s1_agent_m0_address;                      // data_tx_ready_0_s1_agent:m0_address -> data_tx_ready_0_s1_translator:uav_address
	wire    [3:0] data_tx_ready_0_s1_agent_m0_byteenable;                   // data_tx_ready_0_s1_agent:m0_byteenable -> data_tx_ready_0_s1_translator:uav_byteenable
	wire          data_tx_ready_0_s1_agent_m0_read;                         // data_tx_ready_0_s1_agent:m0_read -> data_tx_ready_0_s1_translator:uav_read
	wire          data_tx_ready_0_s1_agent_m0_readdatavalid;                // data_tx_ready_0_s1_translator:uav_readdatavalid -> data_tx_ready_0_s1_agent:m0_readdatavalid
	wire          data_tx_ready_0_s1_agent_m0_lock;                         // data_tx_ready_0_s1_agent:m0_lock -> data_tx_ready_0_s1_translator:uav_lock
	wire   [31:0] data_tx_ready_0_s1_agent_m0_writedata;                    // data_tx_ready_0_s1_agent:m0_writedata -> data_tx_ready_0_s1_translator:uav_writedata
	wire          data_tx_ready_0_s1_agent_m0_write;                        // data_tx_ready_0_s1_agent:m0_write -> data_tx_ready_0_s1_translator:uav_write
	wire    [2:0] data_tx_ready_0_s1_agent_m0_burstcount;                   // data_tx_ready_0_s1_agent:m0_burstcount -> data_tx_ready_0_s1_translator:uav_burstcount
	wire          data_tx_ready_0_s1_agent_rf_source_valid;                 // data_tx_ready_0_s1_agent:rf_source_valid -> data_tx_ready_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] data_tx_ready_0_s1_agent_rf_source_data;                  // data_tx_ready_0_s1_agent:rf_source_data -> data_tx_ready_0_s1_agent_rsp_fifo:in_data
	wire          data_tx_ready_0_s1_agent_rf_source_ready;                 // data_tx_ready_0_s1_agent_rsp_fifo:in_ready -> data_tx_ready_0_s1_agent:rf_source_ready
	wire          data_tx_ready_0_s1_agent_rf_source_startofpacket;         // data_tx_ready_0_s1_agent:rf_source_startofpacket -> data_tx_ready_0_s1_agent_rsp_fifo:in_startofpacket
	wire          data_tx_ready_0_s1_agent_rf_source_endofpacket;           // data_tx_ready_0_s1_agent:rf_source_endofpacket -> data_tx_ready_0_s1_agent_rsp_fifo:in_endofpacket
	wire          data_tx_ready_0_s1_agent_rsp_fifo_out_valid;              // data_tx_ready_0_s1_agent_rsp_fifo:out_valid -> data_tx_ready_0_s1_agent:rf_sink_valid
	wire  [131:0] data_tx_ready_0_s1_agent_rsp_fifo_out_data;               // data_tx_ready_0_s1_agent_rsp_fifo:out_data -> data_tx_ready_0_s1_agent:rf_sink_data
	wire          data_tx_ready_0_s1_agent_rsp_fifo_out_ready;              // data_tx_ready_0_s1_agent:rf_sink_ready -> data_tx_ready_0_s1_agent_rsp_fifo:out_ready
	wire          data_tx_ready_0_s1_agent_rsp_fifo_out_startofpacket;      // data_tx_ready_0_s1_agent_rsp_fifo:out_startofpacket -> data_tx_ready_0_s1_agent:rf_sink_startofpacket
	wire          data_tx_ready_0_s1_agent_rsp_fifo_out_endofpacket;        // data_tx_ready_0_s1_agent_rsp_fifo:out_endofpacket -> data_tx_ready_0_s1_agent:rf_sink_endofpacket
	wire          data_tx_ready_0_s1_agent_rdata_fifo_src_valid;            // data_tx_ready_0_s1_agent:rdata_fifo_src_valid -> data_tx_ready_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] data_tx_ready_0_s1_agent_rdata_fifo_src_data;             // data_tx_ready_0_s1_agent:rdata_fifo_src_data -> data_tx_ready_0_s1_agent_rdata_fifo:in_data
	wire          data_tx_ready_0_s1_agent_rdata_fifo_src_ready;            // data_tx_ready_0_s1_agent_rdata_fifo:in_ready -> data_tx_ready_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] data_tx_to_w_s1_agent_m0_readdata;                        // data_tx_to_w_s1_translator:uav_readdata -> data_tx_to_w_s1_agent:m0_readdata
	wire          data_tx_to_w_s1_agent_m0_waitrequest;                     // data_tx_to_w_s1_translator:uav_waitrequest -> data_tx_to_w_s1_agent:m0_waitrequest
	wire          data_tx_to_w_s1_agent_m0_debugaccess;                     // data_tx_to_w_s1_agent:m0_debugaccess -> data_tx_to_w_s1_translator:uav_debugaccess
	wire   [29:0] data_tx_to_w_s1_agent_m0_address;                         // data_tx_to_w_s1_agent:m0_address -> data_tx_to_w_s1_translator:uav_address
	wire    [3:0] data_tx_to_w_s1_agent_m0_byteenable;                      // data_tx_to_w_s1_agent:m0_byteenable -> data_tx_to_w_s1_translator:uav_byteenable
	wire          data_tx_to_w_s1_agent_m0_read;                            // data_tx_to_w_s1_agent:m0_read -> data_tx_to_w_s1_translator:uav_read
	wire          data_tx_to_w_s1_agent_m0_readdatavalid;                   // data_tx_to_w_s1_translator:uav_readdatavalid -> data_tx_to_w_s1_agent:m0_readdatavalid
	wire          data_tx_to_w_s1_agent_m0_lock;                            // data_tx_to_w_s1_agent:m0_lock -> data_tx_to_w_s1_translator:uav_lock
	wire   [31:0] data_tx_to_w_s1_agent_m0_writedata;                       // data_tx_to_w_s1_agent:m0_writedata -> data_tx_to_w_s1_translator:uav_writedata
	wire          data_tx_to_w_s1_agent_m0_write;                           // data_tx_to_w_s1_agent:m0_write -> data_tx_to_w_s1_translator:uav_write
	wire    [2:0] data_tx_to_w_s1_agent_m0_burstcount;                      // data_tx_to_w_s1_agent:m0_burstcount -> data_tx_to_w_s1_translator:uav_burstcount
	wire          data_tx_to_w_s1_agent_rf_source_valid;                    // data_tx_to_w_s1_agent:rf_source_valid -> data_tx_to_w_s1_agent_rsp_fifo:in_valid
	wire  [131:0] data_tx_to_w_s1_agent_rf_source_data;                     // data_tx_to_w_s1_agent:rf_source_data -> data_tx_to_w_s1_agent_rsp_fifo:in_data
	wire          data_tx_to_w_s1_agent_rf_source_ready;                    // data_tx_to_w_s1_agent_rsp_fifo:in_ready -> data_tx_to_w_s1_agent:rf_source_ready
	wire          data_tx_to_w_s1_agent_rf_source_startofpacket;            // data_tx_to_w_s1_agent:rf_source_startofpacket -> data_tx_to_w_s1_agent_rsp_fifo:in_startofpacket
	wire          data_tx_to_w_s1_agent_rf_source_endofpacket;              // data_tx_to_w_s1_agent:rf_source_endofpacket -> data_tx_to_w_s1_agent_rsp_fifo:in_endofpacket
	wire          data_tx_to_w_s1_agent_rsp_fifo_out_valid;                 // data_tx_to_w_s1_agent_rsp_fifo:out_valid -> data_tx_to_w_s1_agent:rf_sink_valid
	wire  [131:0] data_tx_to_w_s1_agent_rsp_fifo_out_data;                  // data_tx_to_w_s1_agent_rsp_fifo:out_data -> data_tx_to_w_s1_agent:rf_sink_data
	wire          data_tx_to_w_s1_agent_rsp_fifo_out_ready;                 // data_tx_to_w_s1_agent:rf_sink_ready -> data_tx_to_w_s1_agent_rsp_fifo:out_ready
	wire          data_tx_to_w_s1_agent_rsp_fifo_out_startofpacket;         // data_tx_to_w_s1_agent_rsp_fifo:out_startofpacket -> data_tx_to_w_s1_agent:rf_sink_startofpacket
	wire          data_tx_to_w_s1_agent_rsp_fifo_out_endofpacket;           // data_tx_to_w_s1_agent_rsp_fifo:out_endofpacket -> data_tx_to_w_s1_agent:rf_sink_endofpacket
	wire          data_tx_to_w_s1_agent_rdata_fifo_src_valid;               // data_tx_to_w_s1_agent:rdata_fifo_src_valid -> data_tx_to_w_s1_agent_rdata_fifo:in_valid
	wire   [33:0] data_tx_to_w_s1_agent_rdata_fifo_src_data;                // data_tx_to_w_s1_agent:rdata_fifo_src_data -> data_tx_to_w_s1_agent_rdata_fifo:in_data
	wire          data_tx_to_w_s1_agent_rdata_fifo_src_ready;               // data_tx_to_w_s1_agent_rdata_fifo:in_ready -> data_tx_to_w_s1_agent:rdata_fifo_src_ready
	wire   [31:0] data_tx_to_w_0_s1_agent_m0_readdata;                      // data_tx_to_w_0_s1_translator:uav_readdata -> data_tx_to_w_0_s1_agent:m0_readdata
	wire          data_tx_to_w_0_s1_agent_m0_waitrequest;                   // data_tx_to_w_0_s1_translator:uav_waitrequest -> data_tx_to_w_0_s1_agent:m0_waitrequest
	wire          data_tx_to_w_0_s1_agent_m0_debugaccess;                   // data_tx_to_w_0_s1_agent:m0_debugaccess -> data_tx_to_w_0_s1_translator:uav_debugaccess
	wire   [29:0] data_tx_to_w_0_s1_agent_m0_address;                       // data_tx_to_w_0_s1_agent:m0_address -> data_tx_to_w_0_s1_translator:uav_address
	wire    [3:0] data_tx_to_w_0_s1_agent_m0_byteenable;                    // data_tx_to_w_0_s1_agent:m0_byteenable -> data_tx_to_w_0_s1_translator:uav_byteenable
	wire          data_tx_to_w_0_s1_agent_m0_read;                          // data_tx_to_w_0_s1_agent:m0_read -> data_tx_to_w_0_s1_translator:uav_read
	wire          data_tx_to_w_0_s1_agent_m0_readdatavalid;                 // data_tx_to_w_0_s1_translator:uav_readdatavalid -> data_tx_to_w_0_s1_agent:m0_readdatavalid
	wire          data_tx_to_w_0_s1_agent_m0_lock;                          // data_tx_to_w_0_s1_agent:m0_lock -> data_tx_to_w_0_s1_translator:uav_lock
	wire   [31:0] data_tx_to_w_0_s1_agent_m0_writedata;                     // data_tx_to_w_0_s1_agent:m0_writedata -> data_tx_to_w_0_s1_translator:uav_writedata
	wire          data_tx_to_w_0_s1_agent_m0_write;                         // data_tx_to_w_0_s1_agent:m0_write -> data_tx_to_w_0_s1_translator:uav_write
	wire    [2:0] data_tx_to_w_0_s1_agent_m0_burstcount;                    // data_tx_to_w_0_s1_agent:m0_burstcount -> data_tx_to_w_0_s1_translator:uav_burstcount
	wire          data_tx_to_w_0_s1_agent_rf_source_valid;                  // data_tx_to_w_0_s1_agent:rf_source_valid -> data_tx_to_w_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] data_tx_to_w_0_s1_agent_rf_source_data;                   // data_tx_to_w_0_s1_agent:rf_source_data -> data_tx_to_w_0_s1_agent_rsp_fifo:in_data
	wire          data_tx_to_w_0_s1_agent_rf_source_ready;                  // data_tx_to_w_0_s1_agent_rsp_fifo:in_ready -> data_tx_to_w_0_s1_agent:rf_source_ready
	wire          data_tx_to_w_0_s1_agent_rf_source_startofpacket;          // data_tx_to_w_0_s1_agent:rf_source_startofpacket -> data_tx_to_w_0_s1_agent_rsp_fifo:in_startofpacket
	wire          data_tx_to_w_0_s1_agent_rf_source_endofpacket;            // data_tx_to_w_0_s1_agent:rf_source_endofpacket -> data_tx_to_w_0_s1_agent_rsp_fifo:in_endofpacket
	wire          data_tx_to_w_0_s1_agent_rsp_fifo_out_valid;               // data_tx_to_w_0_s1_agent_rsp_fifo:out_valid -> data_tx_to_w_0_s1_agent:rf_sink_valid
	wire  [131:0] data_tx_to_w_0_s1_agent_rsp_fifo_out_data;                // data_tx_to_w_0_s1_agent_rsp_fifo:out_data -> data_tx_to_w_0_s1_agent:rf_sink_data
	wire          data_tx_to_w_0_s1_agent_rsp_fifo_out_ready;               // data_tx_to_w_0_s1_agent:rf_sink_ready -> data_tx_to_w_0_s1_agent_rsp_fifo:out_ready
	wire          data_tx_to_w_0_s1_agent_rsp_fifo_out_startofpacket;       // data_tx_to_w_0_s1_agent_rsp_fifo:out_startofpacket -> data_tx_to_w_0_s1_agent:rf_sink_startofpacket
	wire          data_tx_to_w_0_s1_agent_rsp_fifo_out_endofpacket;         // data_tx_to_w_0_s1_agent_rsp_fifo:out_endofpacket -> data_tx_to_w_0_s1_agent:rf_sink_endofpacket
	wire          data_tx_to_w_0_s1_agent_rdata_fifo_src_valid;             // data_tx_to_w_0_s1_agent:rdata_fifo_src_valid -> data_tx_to_w_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] data_tx_to_w_0_s1_agent_rdata_fifo_src_data;              // data_tx_to_w_0_s1_agent:rdata_fifo_src_data -> data_tx_to_w_0_s1_agent_rdata_fifo:in_data
	wire          data_tx_to_w_0_s1_agent_rdata_fifo_src_ready;             // data_tx_to_w_0_s1_agent_rdata_fifo:in_ready -> data_tx_to_w_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] fsm_info_s1_agent_m0_readdata;                            // fsm_info_s1_translator:uav_readdata -> fsm_info_s1_agent:m0_readdata
	wire          fsm_info_s1_agent_m0_waitrequest;                         // fsm_info_s1_translator:uav_waitrequest -> fsm_info_s1_agent:m0_waitrequest
	wire          fsm_info_s1_agent_m0_debugaccess;                         // fsm_info_s1_agent:m0_debugaccess -> fsm_info_s1_translator:uav_debugaccess
	wire   [29:0] fsm_info_s1_agent_m0_address;                             // fsm_info_s1_agent:m0_address -> fsm_info_s1_translator:uav_address
	wire    [3:0] fsm_info_s1_agent_m0_byteenable;                          // fsm_info_s1_agent:m0_byteenable -> fsm_info_s1_translator:uav_byteenable
	wire          fsm_info_s1_agent_m0_read;                                // fsm_info_s1_agent:m0_read -> fsm_info_s1_translator:uav_read
	wire          fsm_info_s1_agent_m0_readdatavalid;                       // fsm_info_s1_translator:uav_readdatavalid -> fsm_info_s1_agent:m0_readdatavalid
	wire          fsm_info_s1_agent_m0_lock;                                // fsm_info_s1_agent:m0_lock -> fsm_info_s1_translator:uav_lock
	wire   [31:0] fsm_info_s1_agent_m0_writedata;                           // fsm_info_s1_agent:m0_writedata -> fsm_info_s1_translator:uav_writedata
	wire          fsm_info_s1_agent_m0_write;                               // fsm_info_s1_agent:m0_write -> fsm_info_s1_translator:uav_write
	wire    [2:0] fsm_info_s1_agent_m0_burstcount;                          // fsm_info_s1_agent:m0_burstcount -> fsm_info_s1_translator:uav_burstcount
	wire          fsm_info_s1_agent_rf_source_valid;                        // fsm_info_s1_agent:rf_source_valid -> fsm_info_s1_agent_rsp_fifo:in_valid
	wire  [131:0] fsm_info_s1_agent_rf_source_data;                         // fsm_info_s1_agent:rf_source_data -> fsm_info_s1_agent_rsp_fifo:in_data
	wire          fsm_info_s1_agent_rf_source_ready;                        // fsm_info_s1_agent_rsp_fifo:in_ready -> fsm_info_s1_agent:rf_source_ready
	wire          fsm_info_s1_agent_rf_source_startofpacket;                // fsm_info_s1_agent:rf_source_startofpacket -> fsm_info_s1_agent_rsp_fifo:in_startofpacket
	wire          fsm_info_s1_agent_rf_source_endofpacket;                  // fsm_info_s1_agent:rf_source_endofpacket -> fsm_info_s1_agent_rsp_fifo:in_endofpacket
	wire          fsm_info_s1_agent_rsp_fifo_out_valid;                     // fsm_info_s1_agent_rsp_fifo:out_valid -> fsm_info_s1_agent:rf_sink_valid
	wire  [131:0] fsm_info_s1_agent_rsp_fifo_out_data;                      // fsm_info_s1_agent_rsp_fifo:out_data -> fsm_info_s1_agent:rf_sink_data
	wire          fsm_info_s1_agent_rsp_fifo_out_ready;                     // fsm_info_s1_agent:rf_sink_ready -> fsm_info_s1_agent_rsp_fifo:out_ready
	wire          fsm_info_s1_agent_rsp_fifo_out_startofpacket;             // fsm_info_s1_agent_rsp_fifo:out_startofpacket -> fsm_info_s1_agent:rf_sink_startofpacket
	wire          fsm_info_s1_agent_rsp_fifo_out_endofpacket;               // fsm_info_s1_agent_rsp_fifo:out_endofpacket -> fsm_info_s1_agent:rf_sink_endofpacket
	wire          fsm_info_s1_agent_rdata_fifo_src_valid;                   // fsm_info_s1_agent:rdata_fifo_src_valid -> fsm_info_s1_agent_rdata_fifo:in_valid
	wire   [33:0] fsm_info_s1_agent_rdata_fifo_src_data;                    // fsm_info_s1_agent:rdata_fifo_src_data -> fsm_info_s1_agent_rdata_fifo:in_data
	wire          fsm_info_s1_agent_rdata_fifo_src_ready;                   // fsm_info_s1_agent_rdata_fifo:in_ready -> fsm_info_s1_agent:rdata_fifo_src_ready
	wire   [31:0] fsm_info_0_s1_agent_m0_readdata;                          // fsm_info_0_s1_translator:uav_readdata -> fsm_info_0_s1_agent:m0_readdata
	wire          fsm_info_0_s1_agent_m0_waitrequest;                       // fsm_info_0_s1_translator:uav_waitrequest -> fsm_info_0_s1_agent:m0_waitrequest
	wire          fsm_info_0_s1_agent_m0_debugaccess;                       // fsm_info_0_s1_agent:m0_debugaccess -> fsm_info_0_s1_translator:uav_debugaccess
	wire   [29:0] fsm_info_0_s1_agent_m0_address;                           // fsm_info_0_s1_agent:m0_address -> fsm_info_0_s1_translator:uav_address
	wire    [3:0] fsm_info_0_s1_agent_m0_byteenable;                        // fsm_info_0_s1_agent:m0_byteenable -> fsm_info_0_s1_translator:uav_byteenable
	wire          fsm_info_0_s1_agent_m0_read;                              // fsm_info_0_s1_agent:m0_read -> fsm_info_0_s1_translator:uav_read
	wire          fsm_info_0_s1_agent_m0_readdatavalid;                     // fsm_info_0_s1_translator:uav_readdatavalid -> fsm_info_0_s1_agent:m0_readdatavalid
	wire          fsm_info_0_s1_agent_m0_lock;                              // fsm_info_0_s1_agent:m0_lock -> fsm_info_0_s1_translator:uav_lock
	wire   [31:0] fsm_info_0_s1_agent_m0_writedata;                         // fsm_info_0_s1_agent:m0_writedata -> fsm_info_0_s1_translator:uav_writedata
	wire          fsm_info_0_s1_agent_m0_write;                             // fsm_info_0_s1_agent:m0_write -> fsm_info_0_s1_translator:uav_write
	wire    [2:0] fsm_info_0_s1_agent_m0_burstcount;                        // fsm_info_0_s1_agent:m0_burstcount -> fsm_info_0_s1_translator:uav_burstcount
	wire          fsm_info_0_s1_agent_rf_source_valid;                      // fsm_info_0_s1_agent:rf_source_valid -> fsm_info_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] fsm_info_0_s1_agent_rf_source_data;                       // fsm_info_0_s1_agent:rf_source_data -> fsm_info_0_s1_agent_rsp_fifo:in_data
	wire          fsm_info_0_s1_agent_rf_source_ready;                      // fsm_info_0_s1_agent_rsp_fifo:in_ready -> fsm_info_0_s1_agent:rf_source_ready
	wire          fsm_info_0_s1_agent_rf_source_startofpacket;              // fsm_info_0_s1_agent:rf_source_startofpacket -> fsm_info_0_s1_agent_rsp_fifo:in_startofpacket
	wire          fsm_info_0_s1_agent_rf_source_endofpacket;                // fsm_info_0_s1_agent:rf_source_endofpacket -> fsm_info_0_s1_agent_rsp_fifo:in_endofpacket
	wire          fsm_info_0_s1_agent_rsp_fifo_out_valid;                   // fsm_info_0_s1_agent_rsp_fifo:out_valid -> fsm_info_0_s1_agent:rf_sink_valid
	wire  [131:0] fsm_info_0_s1_agent_rsp_fifo_out_data;                    // fsm_info_0_s1_agent_rsp_fifo:out_data -> fsm_info_0_s1_agent:rf_sink_data
	wire          fsm_info_0_s1_agent_rsp_fifo_out_ready;                   // fsm_info_0_s1_agent:rf_sink_ready -> fsm_info_0_s1_agent_rsp_fifo:out_ready
	wire          fsm_info_0_s1_agent_rsp_fifo_out_startofpacket;           // fsm_info_0_s1_agent_rsp_fifo:out_startofpacket -> fsm_info_0_s1_agent:rf_sink_startofpacket
	wire          fsm_info_0_s1_agent_rsp_fifo_out_endofpacket;             // fsm_info_0_s1_agent_rsp_fifo:out_endofpacket -> fsm_info_0_s1_agent:rf_sink_endofpacket
	wire          fsm_info_0_s1_agent_rdata_fifo_src_valid;                 // fsm_info_0_s1_agent:rdata_fifo_src_valid -> fsm_info_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] fsm_info_0_s1_agent_rdata_fifo_src_data;                  // fsm_info_0_s1_agent:rdata_fifo_src_data -> fsm_info_0_s1_agent_rdata_fifo:in_data
	wire          fsm_info_0_s1_agent_rdata_fifo_src_ready;                 // fsm_info_0_s1_agent_rdata_fifo:in_ready -> fsm_info_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] link_disable_s1_agent_m0_readdata;                        // link_disable_s1_translator:uav_readdata -> link_disable_s1_agent:m0_readdata
	wire          link_disable_s1_agent_m0_waitrequest;                     // link_disable_s1_translator:uav_waitrequest -> link_disable_s1_agent:m0_waitrequest
	wire          link_disable_s1_agent_m0_debugaccess;                     // link_disable_s1_agent:m0_debugaccess -> link_disable_s1_translator:uav_debugaccess
	wire   [29:0] link_disable_s1_agent_m0_address;                         // link_disable_s1_agent:m0_address -> link_disable_s1_translator:uav_address
	wire    [3:0] link_disable_s1_agent_m0_byteenable;                      // link_disable_s1_agent:m0_byteenable -> link_disable_s1_translator:uav_byteenable
	wire          link_disable_s1_agent_m0_read;                            // link_disable_s1_agent:m0_read -> link_disable_s1_translator:uav_read
	wire          link_disable_s1_agent_m0_readdatavalid;                   // link_disable_s1_translator:uav_readdatavalid -> link_disable_s1_agent:m0_readdatavalid
	wire          link_disable_s1_agent_m0_lock;                            // link_disable_s1_agent:m0_lock -> link_disable_s1_translator:uav_lock
	wire   [31:0] link_disable_s1_agent_m0_writedata;                       // link_disable_s1_agent:m0_writedata -> link_disable_s1_translator:uav_writedata
	wire          link_disable_s1_agent_m0_write;                           // link_disable_s1_agent:m0_write -> link_disable_s1_translator:uav_write
	wire    [2:0] link_disable_s1_agent_m0_burstcount;                      // link_disable_s1_agent:m0_burstcount -> link_disable_s1_translator:uav_burstcount
	wire          link_disable_s1_agent_rf_source_valid;                    // link_disable_s1_agent:rf_source_valid -> link_disable_s1_agent_rsp_fifo:in_valid
	wire  [131:0] link_disable_s1_agent_rf_source_data;                     // link_disable_s1_agent:rf_source_data -> link_disable_s1_agent_rsp_fifo:in_data
	wire          link_disable_s1_agent_rf_source_ready;                    // link_disable_s1_agent_rsp_fifo:in_ready -> link_disable_s1_agent:rf_source_ready
	wire          link_disable_s1_agent_rf_source_startofpacket;            // link_disable_s1_agent:rf_source_startofpacket -> link_disable_s1_agent_rsp_fifo:in_startofpacket
	wire          link_disable_s1_agent_rf_source_endofpacket;              // link_disable_s1_agent:rf_source_endofpacket -> link_disable_s1_agent_rsp_fifo:in_endofpacket
	wire          link_disable_s1_agent_rsp_fifo_out_valid;                 // link_disable_s1_agent_rsp_fifo:out_valid -> link_disable_s1_agent:rf_sink_valid
	wire  [131:0] link_disable_s1_agent_rsp_fifo_out_data;                  // link_disable_s1_agent_rsp_fifo:out_data -> link_disable_s1_agent:rf_sink_data
	wire          link_disable_s1_agent_rsp_fifo_out_ready;                 // link_disable_s1_agent:rf_sink_ready -> link_disable_s1_agent_rsp_fifo:out_ready
	wire          link_disable_s1_agent_rsp_fifo_out_startofpacket;         // link_disable_s1_agent_rsp_fifo:out_startofpacket -> link_disable_s1_agent:rf_sink_startofpacket
	wire          link_disable_s1_agent_rsp_fifo_out_endofpacket;           // link_disable_s1_agent_rsp_fifo:out_endofpacket -> link_disable_s1_agent:rf_sink_endofpacket
	wire          link_disable_s1_agent_rdata_fifo_src_valid;               // link_disable_s1_agent:rdata_fifo_src_valid -> link_disable_s1_agent_rdata_fifo:in_valid
	wire   [33:0] link_disable_s1_agent_rdata_fifo_src_data;                // link_disable_s1_agent:rdata_fifo_src_data -> link_disable_s1_agent_rdata_fifo:in_data
	wire          link_disable_s1_agent_rdata_fifo_src_ready;               // link_disable_s1_agent_rdata_fifo:in_ready -> link_disable_s1_agent:rdata_fifo_src_ready
	wire   [31:0] link_disable_0_s1_agent_m0_readdata;                      // link_disable_0_s1_translator:uav_readdata -> link_disable_0_s1_agent:m0_readdata
	wire          link_disable_0_s1_agent_m0_waitrequest;                   // link_disable_0_s1_translator:uav_waitrequest -> link_disable_0_s1_agent:m0_waitrequest
	wire          link_disable_0_s1_agent_m0_debugaccess;                   // link_disable_0_s1_agent:m0_debugaccess -> link_disable_0_s1_translator:uav_debugaccess
	wire   [29:0] link_disable_0_s1_agent_m0_address;                       // link_disable_0_s1_agent:m0_address -> link_disable_0_s1_translator:uav_address
	wire    [3:0] link_disable_0_s1_agent_m0_byteenable;                    // link_disable_0_s1_agent:m0_byteenable -> link_disable_0_s1_translator:uav_byteenable
	wire          link_disable_0_s1_agent_m0_read;                          // link_disable_0_s1_agent:m0_read -> link_disable_0_s1_translator:uav_read
	wire          link_disable_0_s1_agent_m0_readdatavalid;                 // link_disable_0_s1_translator:uav_readdatavalid -> link_disable_0_s1_agent:m0_readdatavalid
	wire          link_disable_0_s1_agent_m0_lock;                          // link_disable_0_s1_agent:m0_lock -> link_disable_0_s1_translator:uav_lock
	wire   [31:0] link_disable_0_s1_agent_m0_writedata;                     // link_disable_0_s1_agent:m0_writedata -> link_disable_0_s1_translator:uav_writedata
	wire          link_disable_0_s1_agent_m0_write;                         // link_disable_0_s1_agent:m0_write -> link_disable_0_s1_translator:uav_write
	wire    [2:0] link_disable_0_s1_agent_m0_burstcount;                    // link_disable_0_s1_agent:m0_burstcount -> link_disable_0_s1_translator:uav_burstcount
	wire          link_disable_0_s1_agent_rf_source_valid;                  // link_disable_0_s1_agent:rf_source_valid -> link_disable_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] link_disable_0_s1_agent_rf_source_data;                   // link_disable_0_s1_agent:rf_source_data -> link_disable_0_s1_agent_rsp_fifo:in_data
	wire          link_disable_0_s1_agent_rf_source_ready;                  // link_disable_0_s1_agent_rsp_fifo:in_ready -> link_disable_0_s1_agent:rf_source_ready
	wire          link_disable_0_s1_agent_rf_source_startofpacket;          // link_disable_0_s1_agent:rf_source_startofpacket -> link_disable_0_s1_agent_rsp_fifo:in_startofpacket
	wire          link_disable_0_s1_agent_rf_source_endofpacket;            // link_disable_0_s1_agent:rf_source_endofpacket -> link_disable_0_s1_agent_rsp_fifo:in_endofpacket
	wire          link_disable_0_s1_agent_rsp_fifo_out_valid;               // link_disable_0_s1_agent_rsp_fifo:out_valid -> link_disable_0_s1_agent:rf_sink_valid
	wire  [131:0] link_disable_0_s1_agent_rsp_fifo_out_data;                // link_disable_0_s1_agent_rsp_fifo:out_data -> link_disable_0_s1_agent:rf_sink_data
	wire          link_disable_0_s1_agent_rsp_fifo_out_ready;               // link_disable_0_s1_agent:rf_sink_ready -> link_disable_0_s1_agent_rsp_fifo:out_ready
	wire          link_disable_0_s1_agent_rsp_fifo_out_startofpacket;       // link_disable_0_s1_agent_rsp_fifo:out_startofpacket -> link_disable_0_s1_agent:rf_sink_startofpacket
	wire          link_disable_0_s1_agent_rsp_fifo_out_endofpacket;         // link_disable_0_s1_agent_rsp_fifo:out_endofpacket -> link_disable_0_s1_agent:rf_sink_endofpacket
	wire          link_disable_0_s1_agent_rdata_fifo_src_valid;             // link_disable_0_s1_agent:rdata_fifo_src_valid -> link_disable_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] link_disable_0_s1_agent_rdata_fifo_src_data;              // link_disable_0_s1_agent:rdata_fifo_src_data -> link_disable_0_s1_agent_rdata_fifo:in_data
	wire          link_disable_0_s1_agent_rdata_fifo_src_ready;             // link_disable_0_s1_agent_rdata_fifo:in_ready -> link_disable_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] link_start_s1_agent_m0_readdata;                          // link_start_s1_translator:uav_readdata -> link_start_s1_agent:m0_readdata
	wire          link_start_s1_agent_m0_waitrequest;                       // link_start_s1_translator:uav_waitrequest -> link_start_s1_agent:m0_waitrequest
	wire          link_start_s1_agent_m0_debugaccess;                       // link_start_s1_agent:m0_debugaccess -> link_start_s1_translator:uav_debugaccess
	wire   [29:0] link_start_s1_agent_m0_address;                           // link_start_s1_agent:m0_address -> link_start_s1_translator:uav_address
	wire    [3:0] link_start_s1_agent_m0_byteenable;                        // link_start_s1_agent:m0_byteenable -> link_start_s1_translator:uav_byteenable
	wire          link_start_s1_agent_m0_read;                              // link_start_s1_agent:m0_read -> link_start_s1_translator:uav_read
	wire          link_start_s1_agent_m0_readdatavalid;                     // link_start_s1_translator:uav_readdatavalid -> link_start_s1_agent:m0_readdatavalid
	wire          link_start_s1_agent_m0_lock;                              // link_start_s1_agent:m0_lock -> link_start_s1_translator:uav_lock
	wire   [31:0] link_start_s1_agent_m0_writedata;                         // link_start_s1_agent:m0_writedata -> link_start_s1_translator:uav_writedata
	wire          link_start_s1_agent_m0_write;                             // link_start_s1_agent:m0_write -> link_start_s1_translator:uav_write
	wire    [2:0] link_start_s1_agent_m0_burstcount;                        // link_start_s1_agent:m0_burstcount -> link_start_s1_translator:uav_burstcount
	wire          link_start_s1_agent_rf_source_valid;                      // link_start_s1_agent:rf_source_valid -> link_start_s1_agent_rsp_fifo:in_valid
	wire  [131:0] link_start_s1_agent_rf_source_data;                       // link_start_s1_agent:rf_source_data -> link_start_s1_agent_rsp_fifo:in_data
	wire          link_start_s1_agent_rf_source_ready;                      // link_start_s1_agent_rsp_fifo:in_ready -> link_start_s1_agent:rf_source_ready
	wire          link_start_s1_agent_rf_source_startofpacket;              // link_start_s1_agent:rf_source_startofpacket -> link_start_s1_agent_rsp_fifo:in_startofpacket
	wire          link_start_s1_agent_rf_source_endofpacket;                // link_start_s1_agent:rf_source_endofpacket -> link_start_s1_agent_rsp_fifo:in_endofpacket
	wire          link_start_s1_agent_rsp_fifo_out_valid;                   // link_start_s1_agent_rsp_fifo:out_valid -> link_start_s1_agent:rf_sink_valid
	wire  [131:0] link_start_s1_agent_rsp_fifo_out_data;                    // link_start_s1_agent_rsp_fifo:out_data -> link_start_s1_agent:rf_sink_data
	wire          link_start_s1_agent_rsp_fifo_out_ready;                   // link_start_s1_agent:rf_sink_ready -> link_start_s1_agent_rsp_fifo:out_ready
	wire          link_start_s1_agent_rsp_fifo_out_startofpacket;           // link_start_s1_agent_rsp_fifo:out_startofpacket -> link_start_s1_agent:rf_sink_startofpacket
	wire          link_start_s1_agent_rsp_fifo_out_endofpacket;             // link_start_s1_agent_rsp_fifo:out_endofpacket -> link_start_s1_agent:rf_sink_endofpacket
	wire          link_start_s1_agent_rdata_fifo_src_valid;                 // link_start_s1_agent:rdata_fifo_src_valid -> link_start_s1_agent_rdata_fifo:in_valid
	wire   [33:0] link_start_s1_agent_rdata_fifo_src_data;                  // link_start_s1_agent:rdata_fifo_src_data -> link_start_s1_agent_rdata_fifo:in_data
	wire          link_start_s1_agent_rdata_fifo_src_ready;                 // link_start_s1_agent_rdata_fifo:in_ready -> link_start_s1_agent:rdata_fifo_src_ready
	wire   [31:0] link_start_0_s1_agent_m0_readdata;                        // link_start_0_s1_translator:uav_readdata -> link_start_0_s1_agent:m0_readdata
	wire          link_start_0_s1_agent_m0_waitrequest;                     // link_start_0_s1_translator:uav_waitrequest -> link_start_0_s1_agent:m0_waitrequest
	wire          link_start_0_s1_agent_m0_debugaccess;                     // link_start_0_s1_agent:m0_debugaccess -> link_start_0_s1_translator:uav_debugaccess
	wire   [29:0] link_start_0_s1_agent_m0_address;                         // link_start_0_s1_agent:m0_address -> link_start_0_s1_translator:uav_address
	wire    [3:0] link_start_0_s1_agent_m0_byteenable;                      // link_start_0_s1_agent:m0_byteenable -> link_start_0_s1_translator:uav_byteenable
	wire          link_start_0_s1_agent_m0_read;                            // link_start_0_s1_agent:m0_read -> link_start_0_s1_translator:uav_read
	wire          link_start_0_s1_agent_m0_readdatavalid;                   // link_start_0_s1_translator:uav_readdatavalid -> link_start_0_s1_agent:m0_readdatavalid
	wire          link_start_0_s1_agent_m0_lock;                            // link_start_0_s1_agent:m0_lock -> link_start_0_s1_translator:uav_lock
	wire   [31:0] link_start_0_s1_agent_m0_writedata;                       // link_start_0_s1_agent:m0_writedata -> link_start_0_s1_translator:uav_writedata
	wire          link_start_0_s1_agent_m0_write;                           // link_start_0_s1_agent:m0_write -> link_start_0_s1_translator:uav_write
	wire    [2:0] link_start_0_s1_agent_m0_burstcount;                      // link_start_0_s1_agent:m0_burstcount -> link_start_0_s1_translator:uav_burstcount
	wire          link_start_0_s1_agent_rf_source_valid;                    // link_start_0_s1_agent:rf_source_valid -> link_start_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] link_start_0_s1_agent_rf_source_data;                     // link_start_0_s1_agent:rf_source_data -> link_start_0_s1_agent_rsp_fifo:in_data
	wire          link_start_0_s1_agent_rf_source_ready;                    // link_start_0_s1_agent_rsp_fifo:in_ready -> link_start_0_s1_agent:rf_source_ready
	wire          link_start_0_s1_agent_rf_source_startofpacket;            // link_start_0_s1_agent:rf_source_startofpacket -> link_start_0_s1_agent_rsp_fifo:in_startofpacket
	wire          link_start_0_s1_agent_rf_source_endofpacket;              // link_start_0_s1_agent:rf_source_endofpacket -> link_start_0_s1_agent_rsp_fifo:in_endofpacket
	wire          link_start_0_s1_agent_rsp_fifo_out_valid;                 // link_start_0_s1_agent_rsp_fifo:out_valid -> link_start_0_s1_agent:rf_sink_valid
	wire  [131:0] link_start_0_s1_agent_rsp_fifo_out_data;                  // link_start_0_s1_agent_rsp_fifo:out_data -> link_start_0_s1_agent:rf_sink_data
	wire          link_start_0_s1_agent_rsp_fifo_out_ready;                 // link_start_0_s1_agent:rf_sink_ready -> link_start_0_s1_agent_rsp_fifo:out_ready
	wire          link_start_0_s1_agent_rsp_fifo_out_startofpacket;         // link_start_0_s1_agent_rsp_fifo:out_startofpacket -> link_start_0_s1_agent:rf_sink_startofpacket
	wire          link_start_0_s1_agent_rsp_fifo_out_endofpacket;           // link_start_0_s1_agent_rsp_fifo:out_endofpacket -> link_start_0_s1_agent:rf_sink_endofpacket
	wire          link_start_0_s1_agent_rdata_fifo_src_valid;               // link_start_0_s1_agent:rdata_fifo_src_valid -> link_start_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] link_start_0_s1_agent_rdata_fifo_src_data;                // link_start_0_s1_agent:rdata_fifo_src_data -> link_start_0_s1_agent_rdata_fifo:in_data
	wire          link_start_0_s1_agent_rdata_fifo_src_ready;               // link_start_0_s1_agent_rdata_fifo:in_ready -> link_start_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] send_fct_now_s1_agent_m0_readdata;                        // send_fct_now_s1_translator:uav_readdata -> send_fct_now_s1_agent:m0_readdata
	wire          send_fct_now_s1_agent_m0_waitrequest;                     // send_fct_now_s1_translator:uav_waitrequest -> send_fct_now_s1_agent:m0_waitrequest
	wire          send_fct_now_s1_agent_m0_debugaccess;                     // send_fct_now_s1_agent:m0_debugaccess -> send_fct_now_s1_translator:uav_debugaccess
	wire   [29:0] send_fct_now_s1_agent_m0_address;                         // send_fct_now_s1_agent:m0_address -> send_fct_now_s1_translator:uav_address
	wire    [3:0] send_fct_now_s1_agent_m0_byteenable;                      // send_fct_now_s1_agent:m0_byteenable -> send_fct_now_s1_translator:uav_byteenable
	wire          send_fct_now_s1_agent_m0_read;                            // send_fct_now_s1_agent:m0_read -> send_fct_now_s1_translator:uav_read
	wire          send_fct_now_s1_agent_m0_readdatavalid;                   // send_fct_now_s1_translator:uav_readdatavalid -> send_fct_now_s1_agent:m0_readdatavalid
	wire          send_fct_now_s1_agent_m0_lock;                            // send_fct_now_s1_agent:m0_lock -> send_fct_now_s1_translator:uav_lock
	wire   [31:0] send_fct_now_s1_agent_m0_writedata;                       // send_fct_now_s1_agent:m0_writedata -> send_fct_now_s1_translator:uav_writedata
	wire          send_fct_now_s1_agent_m0_write;                           // send_fct_now_s1_agent:m0_write -> send_fct_now_s1_translator:uav_write
	wire    [2:0] send_fct_now_s1_agent_m0_burstcount;                      // send_fct_now_s1_agent:m0_burstcount -> send_fct_now_s1_translator:uav_burstcount
	wire          send_fct_now_s1_agent_rf_source_valid;                    // send_fct_now_s1_agent:rf_source_valid -> send_fct_now_s1_agent_rsp_fifo:in_valid
	wire  [131:0] send_fct_now_s1_agent_rf_source_data;                     // send_fct_now_s1_agent:rf_source_data -> send_fct_now_s1_agent_rsp_fifo:in_data
	wire          send_fct_now_s1_agent_rf_source_ready;                    // send_fct_now_s1_agent_rsp_fifo:in_ready -> send_fct_now_s1_agent:rf_source_ready
	wire          send_fct_now_s1_agent_rf_source_startofpacket;            // send_fct_now_s1_agent:rf_source_startofpacket -> send_fct_now_s1_agent_rsp_fifo:in_startofpacket
	wire          send_fct_now_s1_agent_rf_source_endofpacket;              // send_fct_now_s1_agent:rf_source_endofpacket -> send_fct_now_s1_agent_rsp_fifo:in_endofpacket
	wire          send_fct_now_s1_agent_rsp_fifo_out_valid;                 // send_fct_now_s1_agent_rsp_fifo:out_valid -> send_fct_now_s1_agent:rf_sink_valid
	wire  [131:0] send_fct_now_s1_agent_rsp_fifo_out_data;                  // send_fct_now_s1_agent_rsp_fifo:out_data -> send_fct_now_s1_agent:rf_sink_data
	wire          send_fct_now_s1_agent_rsp_fifo_out_ready;                 // send_fct_now_s1_agent:rf_sink_ready -> send_fct_now_s1_agent_rsp_fifo:out_ready
	wire          send_fct_now_s1_agent_rsp_fifo_out_startofpacket;         // send_fct_now_s1_agent_rsp_fifo:out_startofpacket -> send_fct_now_s1_agent:rf_sink_startofpacket
	wire          send_fct_now_s1_agent_rsp_fifo_out_endofpacket;           // send_fct_now_s1_agent_rsp_fifo:out_endofpacket -> send_fct_now_s1_agent:rf_sink_endofpacket
	wire          send_fct_now_s1_agent_rdata_fifo_src_valid;               // send_fct_now_s1_agent:rdata_fifo_src_valid -> send_fct_now_s1_agent_rdata_fifo:in_valid
	wire   [33:0] send_fct_now_s1_agent_rdata_fifo_src_data;                // send_fct_now_s1_agent:rdata_fifo_src_data -> send_fct_now_s1_agent_rdata_fifo:in_data
	wire          send_fct_now_s1_agent_rdata_fifo_src_ready;               // send_fct_now_s1_agent_rdata_fifo:in_ready -> send_fct_now_s1_agent:rdata_fifo_src_ready
	wire   [31:0] send_fct_now_0_s1_agent_m0_readdata;                      // send_fct_now_0_s1_translator:uav_readdata -> send_fct_now_0_s1_agent:m0_readdata
	wire          send_fct_now_0_s1_agent_m0_waitrequest;                   // send_fct_now_0_s1_translator:uav_waitrequest -> send_fct_now_0_s1_agent:m0_waitrequest
	wire          send_fct_now_0_s1_agent_m0_debugaccess;                   // send_fct_now_0_s1_agent:m0_debugaccess -> send_fct_now_0_s1_translator:uav_debugaccess
	wire   [29:0] send_fct_now_0_s1_agent_m0_address;                       // send_fct_now_0_s1_agent:m0_address -> send_fct_now_0_s1_translator:uav_address
	wire    [3:0] send_fct_now_0_s1_agent_m0_byteenable;                    // send_fct_now_0_s1_agent:m0_byteenable -> send_fct_now_0_s1_translator:uav_byteenable
	wire          send_fct_now_0_s1_agent_m0_read;                          // send_fct_now_0_s1_agent:m0_read -> send_fct_now_0_s1_translator:uav_read
	wire          send_fct_now_0_s1_agent_m0_readdatavalid;                 // send_fct_now_0_s1_translator:uav_readdatavalid -> send_fct_now_0_s1_agent:m0_readdatavalid
	wire          send_fct_now_0_s1_agent_m0_lock;                          // send_fct_now_0_s1_agent:m0_lock -> send_fct_now_0_s1_translator:uav_lock
	wire   [31:0] send_fct_now_0_s1_agent_m0_writedata;                     // send_fct_now_0_s1_agent:m0_writedata -> send_fct_now_0_s1_translator:uav_writedata
	wire          send_fct_now_0_s1_agent_m0_write;                         // send_fct_now_0_s1_agent:m0_write -> send_fct_now_0_s1_translator:uav_write
	wire    [2:0] send_fct_now_0_s1_agent_m0_burstcount;                    // send_fct_now_0_s1_agent:m0_burstcount -> send_fct_now_0_s1_translator:uav_burstcount
	wire          send_fct_now_0_s1_agent_rf_source_valid;                  // send_fct_now_0_s1_agent:rf_source_valid -> send_fct_now_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] send_fct_now_0_s1_agent_rf_source_data;                   // send_fct_now_0_s1_agent:rf_source_data -> send_fct_now_0_s1_agent_rsp_fifo:in_data
	wire          send_fct_now_0_s1_agent_rf_source_ready;                  // send_fct_now_0_s1_agent_rsp_fifo:in_ready -> send_fct_now_0_s1_agent:rf_source_ready
	wire          send_fct_now_0_s1_agent_rf_source_startofpacket;          // send_fct_now_0_s1_agent:rf_source_startofpacket -> send_fct_now_0_s1_agent_rsp_fifo:in_startofpacket
	wire          send_fct_now_0_s1_agent_rf_source_endofpacket;            // send_fct_now_0_s1_agent:rf_source_endofpacket -> send_fct_now_0_s1_agent_rsp_fifo:in_endofpacket
	wire          send_fct_now_0_s1_agent_rsp_fifo_out_valid;               // send_fct_now_0_s1_agent_rsp_fifo:out_valid -> send_fct_now_0_s1_agent:rf_sink_valid
	wire  [131:0] send_fct_now_0_s1_agent_rsp_fifo_out_data;                // send_fct_now_0_s1_agent_rsp_fifo:out_data -> send_fct_now_0_s1_agent:rf_sink_data
	wire          send_fct_now_0_s1_agent_rsp_fifo_out_ready;               // send_fct_now_0_s1_agent:rf_sink_ready -> send_fct_now_0_s1_agent_rsp_fifo:out_ready
	wire          send_fct_now_0_s1_agent_rsp_fifo_out_startofpacket;       // send_fct_now_0_s1_agent_rsp_fifo:out_startofpacket -> send_fct_now_0_s1_agent:rf_sink_startofpacket
	wire          send_fct_now_0_s1_agent_rsp_fifo_out_endofpacket;         // send_fct_now_0_s1_agent_rsp_fifo:out_endofpacket -> send_fct_now_0_s1_agent:rf_sink_endofpacket
	wire          send_fct_now_0_s1_agent_rdata_fifo_src_valid;             // send_fct_now_0_s1_agent:rdata_fifo_src_valid -> send_fct_now_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] send_fct_now_0_s1_agent_rdata_fifo_src_data;              // send_fct_now_0_s1_agent:rdata_fifo_src_data -> send_fct_now_0_s1_agent_rdata_fifo:in_data
	wire          send_fct_now_0_s1_agent_rdata_fifo_src_ready;             // send_fct_now_0_s1_agent_rdata_fifo:in_ready -> send_fct_now_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] timec_en_to_tx_s1_agent_m0_readdata;                      // timec_en_to_tx_s1_translator:uav_readdata -> timec_en_to_tx_s1_agent:m0_readdata
	wire          timec_en_to_tx_s1_agent_m0_waitrequest;                   // timec_en_to_tx_s1_translator:uav_waitrequest -> timec_en_to_tx_s1_agent:m0_waitrequest
	wire          timec_en_to_tx_s1_agent_m0_debugaccess;                   // timec_en_to_tx_s1_agent:m0_debugaccess -> timec_en_to_tx_s1_translator:uav_debugaccess
	wire   [29:0] timec_en_to_tx_s1_agent_m0_address;                       // timec_en_to_tx_s1_agent:m0_address -> timec_en_to_tx_s1_translator:uav_address
	wire    [3:0] timec_en_to_tx_s1_agent_m0_byteenable;                    // timec_en_to_tx_s1_agent:m0_byteenable -> timec_en_to_tx_s1_translator:uav_byteenable
	wire          timec_en_to_tx_s1_agent_m0_read;                          // timec_en_to_tx_s1_agent:m0_read -> timec_en_to_tx_s1_translator:uav_read
	wire          timec_en_to_tx_s1_agent_m0_readdatavalid;                 // timec_en_to_tx_s1_translator:uav_readdatavalid -> timec_en_to_tx_s1_agent:m0_readdatavalid
	wire          timec_en_to_tx_s1_agent_m0_lock;                          // timec_en_to_tx_s1_agent:m0_lock -> timec_en_to_tx_s1_translator:uav_lock
	wire   [31:0] timec_en_to_tx_s1_agent_m0_writedata;                     // timec_en_to_tx_s1_agent:m0_writedata -> timec_en_to_tx_s1_translator:uav_writedata
	wire          timec_en_to_tx_s1_agent_m0_write;                         // timec_en_to_tx_s1_agent:m0_write -> timec_en_to_tx_s1_translator:uav_write
	wire    [2:0] timec_en_to_tx_s1_agent_m0_burstcount;                    // timec_en_to_tx_s1_agent:m0_burstcount -> timec_en_to_tx_s1_translator:uav_burstcount
	wire          timec_en_to_tx_s1_agent_rf_source_valid;                  // timec_en_to_tx_s1_agent:rf_source_valid -> timec_en_to_tx_s1_agent_rsp_fifo:in_valid
	wire  [131:0] timec_en_to_tx_s1_agent_rf_source_data;                   // timec_en_to_tx_s1_agent:rf_source_data -> timec_en_to_tx_s1_agent_rsp_fifo:in_data
	wire          timec_en_to_tx_s1_agent_rf_source_ready;                  // timec_en_to_tx_s1_agent_rsp_fifo:in_ready -> timec_en_to_tx_s1_agent:rf_source_ready
	wire          timec_en_to_tx_s1_agent_rf_source_startofpacket;          // timec_en_to_tx_s1_agent:rf_source_startofpacket -> timec_en_to_tx_s1_agent_rsp_fifo:in_startofpacket
	wire          timec_en_to_tx_s1_agent_rf_source_endofpacket;            // timec_en_to_tx_s1_agent:rf_source_endofpacket -> timec_en_to_tx_s1_agent_rsp_fifo:in_endofpacket
	wire          timec_en_to_tx_s1_agent_rsp_fifo_out_valid;               // timec_en_to_tx_s1_agent_rsp_fifo:out_valid -> timec_en_to_tx_s1_agent:rf_sink_valid
	wire  [131:0] timec_en_to_tx_s1_agent_rsp_fifo_out_data;                // timec_en_to_tx_s1_agent_rsp_fifo:out_data -> timec_en_to_tx_s1_agent:rf_sink_data
	wire          timec_en_to_tx_s1_agent_rsp_fifo_out_ready;               // timec_en_to_tx_s1_agent:rf_sink_ready -> timec_en_to_tx_s1_agent_rsp_fifo:out_ready
	wire          timec_en_to_tx_s1_agent_rsp_fifo_out_startofpacket;       // timec_en_to_tx_s1_agent_rsp_fifo:out_startofpacket -> timec_en_to_tx_s1_agent:rf_sink_startofpacket
	wire          timec_en_to_tx_s1_agent_rsp_fifo_out_endofpacket;         // timec_en_to_tx_s1_agent_rsp_fifo:out_endofpacket -> timec_en_to_tx_s1_agent:rf_sink_endofpacket
	wire          timec_en_to_tx_s1_agent_rdata_fifo_src_valid;             // timec_en_to_tx_s1_agent:rdata_fifo_src_valid -> timec_en_to_tx_s1_agent_rdata_fifo:in_valid
	wire   [33:0] timec_en_to_tx_s1_agent_rdata_fifo_src_data;              // timec_en_to_tx_s1_agent:rdata_fifo_src_data -> timec_en_to_tx_s1_agent_rdata_fifo:in_data
	wire          timec_en_to_tx_s1_agent_rdata_fifo_src_ready;             // timec_en_to_tx_s1_agent_rdata_fifo:in_ready -> timec_en_to_tx_s1_agent:rdata_fifo_src_ready
	wire   [31:0] timec_en_to_tx_0_s1_agent_m0_readdata;                    // timec_en_to_tx_0_s1_translator:uav_readdata -> timec_en_to_tx_0_s1_agent:m0_readdata
	wire          timec_en_to_tx_0_s1_agent_m0_waitrequest;                 // timec_en_to_tx_0_s1_translator:uav_waitrequest -> timec_en_to_tx_0_s1_agent:m0_waitrequest
	wire          timec_en_to_tx_0_s1_agent_m0_debugaccess;                 // timec_en_to_tx_0_s1_agent:m0_debugaccess -> timec_en_to_tx_0_s1_translator:uav_debugaccess
	wire   [29:0] timec_en_to_tx_0_s1_agent_m0_address;                     // timec_en_to_tx_0_s1_agent:m0_address -> timec_en_to_tx_0_s1_translator:uav_address
	wire    [3:0] timec_en_to_tx_0_s1_agent_m0_byteenable;                  // timec_en_to_tx_0_s1_agent:m0_byteenable -> timec_en_to_tx_0_s1_translator:uav_byteenable
	wire          timec_en_to_tx_0_s1_agent_m0_read;                        // timec_en_to_tx_0_s1_agent:m0_read -> timec_en_to_tx_0_s1_translator:uav_read
	wire          timec_en_to_tx_0_s1_agent_m0_readdatavalid;               // timec_en_to_tx_0_s1_translator:uav_readdatavalid -> timec_en_to_tx_0_s1_agent:m0_readdatavalid
	wire          timec_en_to_tx_0_s1_agent_m0_lock;                        // timec_en_to_tx_0_s1_agent:m0_lock -> timec_en_to_tx_0_s1_translator:uav_lock
	wire   [31:0] timec_en_to_tx_0_s1_agent_m0_writedata;                   // timec_en_to_tx_0_s1_agent:m0_writedata -> timec_en_to_tx_0_s1_translator:uav_writedata
	wire          timec_en_to_tx_0_s1_agent_m0_write;                       // timec_en_to_tx_0_s1_agent:m0_write -> timec_en_to_tx_0_s1_translator:uav_write
	wire    [2:0] timec_en_to_tx_0_s1_agent_m0_burstcount;                  // timec_en_to_tx_0_s1_agent:m0_burstcount -> timec_en_to_tx_0_s1_translator:uav_burstcount
	wire          timec_en_to_tx_0_s1_agent_rf_source_valid;                // timec_en_to_tx_0_s1_agent:rf_source_valid -> timec_en_to_tx_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] timec_en_to_tx_0_s1_agent_rf_source_data;                 // timec_en_to_tx_0_s1_agent:rf_source_data -> timec_en_to_tx_0_s1_agent_rsp_fifo:in_data
	wire          timec_en_to_tx_0_s1_agent_rf_source_ready;                // timec_en_to_tx_0_s1_agent_rsp_fifo:in_ready -> timec_en_to_tx_0_s1_agent:rf_source_ready
	wire          timec_en_to_tx_0_s1_agent_rf_source_startofpacket;        // timec_en_to_tx_0_s1_agent:rf_source_startofpacket -> timec_en_to_tx_0_s1_agent_rsp_fifo:in_startofpacket
	wire          timec_en_to_tx_0_s1_agent_rf_source_endofpacket;          // timec_en_to_tx_0_s1_agent:rf_source_endofpacket -> timec_en_to_tx_0_s1_agent_rsp_fifo:in_endofpacket
	wire          timec_en_to_tx_0_s1_agent_rsp_fifo_out_valid;             // timec_en_to_tx_0_s1_agent_rsp_fifo:out_valid -> timec_en_to_tx_0_s1_agent:rf_sink_valid
	wire  [131:0] timec_en_to_tx_0_s1_agent_rsp_fifo_out_data;              // timec_en_to_tx_0_s1_agent_rsp_fifo:out_data -> timec_en_to_tx_0_s1_agent:rf_sink_data
	wire          timec_en_to_tx_0_s1_agent_rsp_fifo_out_ready;             // timec_en_to_tx_0_s1_agent:rf_sink_ready -> timec_en_to_tx_0_s1_agent_rsp_fifo:out_ready
	wire          timec_en_to_tx_0_s1_agent_rsp_fifo_out_startofpacket;     // timec_en_to_tx_0_s1_agent_rsp_fifo:out_startofpacket -> timec_en_to_tx_0_s1_agent:rf_sink_startofpacket
	wire          timec_en_to_tx_0_s1_agent_rsp_fifo_out_endofpacket;       // timec_en_to_tx_0_s1_agent_rsp_fifo:out_endofpacket -> timec_en_to_tx_0_s1_agent:rf_sink_endofpacket
	wire          timec_en_to_tx_0_s1_agent_rdata_fifo_src_valid;           // timec_en_to_tx_0_s1_agent:rdata_fifo_src_valid -> timec_en_to_tx_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] timec_en_to_tx_0_s1_agent_rdata_fifo_src_data;            // timec_en_to_tx_0_s1_agent:rdata_fifo_src_data -> timec_en_to_tx_0_s1_agent_rdata_fifo:in_data
	wire          timec_en_to_tx_0_s1_agent_rdata_fifo_src_ready;           // timec_en_to_tx_0_s1_agent_rdata_fifo:in_ready -> timec_en_to_tx_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] timec_rx_r_s1_agent_m0_readdata;                          // timec_rx_r_s1_translator:uav_readdata -> timec_rx_r_s1_agent:m0_readdata
	wire          timec_rx_r_s1_agent_m0_waitrequest;                       // timec_rx_r_s1_translator:uav_waitrequest -> timec_rx_r_s1_agent:m0_waitrequest
	wire          timec_rx_r_s1_agent_m0_debugaccess;                       // timec_rx_r_s1_agent:m0_debugaccess -> timec_rx_r_s1_translator:uav_debugaccess
	wire   [29:0] timec_rx_r_s1_agent_m0_address;                           // timec_rx_r_s1_agent:m0_address -> timec_rx_r_s1_translator:uav_address
	wire    [3:0] timec_rx_r_s1_agent_m0_byteenable;                        // timec_rx_r_s1_agent:m0_byteenable -> timec_rx_r_s1_translator:uav_byteenable
	wire          timec_rx_r_s1_agent_m0_read;                              // timec_rx_r_s1_agent:m0_read -> timec_rx_r_s1_translator:uav_read
	wire          timec_rx_r_s1_agent_m0_readdatavalid;                     // timec_rx_r_s1_translator:uav_readdatavalid -> timec_rx_r_s1_agent:m0_readdatavalid
	wire          timec_rx_r_s1_agent_m0_lock;                              // timec_rx_r_s1_agent:m0_lock -> timec_rx_r_s1_translator:uav_lock
	wire   [31:0] timec_rx_r_s1_agent_m0_writedata;                         // timec_rx_r_s1_agent:m0_writedata -> timec_rx_r_s1_translator:uav_writedata
	wire          timec_rx_r_s1_agent_m0_write;                             // timec_rx_r_s1_agent:m0_write -> timec_rx_r_s1_translator:uav_write
	wire    [2:0] timec_rx_r_s1_agent_m0_burstcount;                        // timec_rx_r_s1_agent:m0_burstcount -> timec_rx_r_s1_translator:uav_burstcount
	wire          timec_rx_r_s1_agent_rf_source_valid;                      // timec_rx_r_s1_agent:rf_source_valid -> timec_rx_r_s1_agent_rsp_fifo:in_valid
	wire  [131:0] timec_rx_r_s1_agent_rf_source_data;                       // timec_rx_r_s1_agent:rf_source_data -> timec_rx_r_s1_agent_rsp_fifo:in_data
	wire          timec_rx_r_s1_agent_rf_source_ready;                      // timec_rx_r_s1_agent_rsp_fifo:in_ready -> timec_rx_r_s1_agent:rf_source_ready
	wire          timec_rx_r_s1_agent_rf_source_startofpacket;              // timec_rx_r_s1_agent:rf_source_startofpacket -> timec_rx_r_s1_agent_rsp_fifo:in_startofpacket
	wire          timec_rx_r_s1_agent_rf_source_endofpacket;                // timec_rx_r_s1_agent:rf_source_endofpacket -> timec_rx_r_s1_agent_rsp_fifo:in_endofpacket
	wire          timec_rx_r_s1_agent_rsp_fifo_out_valid;                   // timec_rx_r_s1_agent_rsp_fifo:out_valid -> timec_rx_r_s1_agent:rf_sink_valid
	wire  [131:0] timec_rx_r_s1_agent_rsp_fifo_out_data;                    // timec_rx_r_s1_agent_rsp_fifo:out_data -> timec_rx_r_s1_agent:rf_sink_data
	wire          timec_rx_r_s1_agent_rsp_fifo_out_ready;                   // timec_rx_r_s1_agent:rf_sink_ready -> timec_rx_r_s1_agent_rsp_fifo:out_ready
	wire          timec_rx_r_s1_agent_rsp_fifo_out_startofpacket;           // timec_rx_r_s1_agent_rsp_fifo:out_startofpacket -> timec_rx_r_s1_agent:rf_sink_startofpacket
	wire          timec_rx_r_s1_agent_rsp_fifo_out_endofpacket;             // timec_rx_r_s1_agent_rsp_fifo:out_endofpacket -> timec_rx_r_s1_agent:rf_sink_endofpacket
	wire          timec_rx_r_s1_agent_rdata_fifo_src_valid;                 // timec_rx_r_s1_agent:rdata_fifo_src_valid -> timec_rx_r_s1_agent_rdata_fifo:in_valid
	wire   [33:0] timec_rx_r_s1_agent_rdata_fifo_src_data;                  // timec_rx_r_s1_agent:rdata_fifo_src_data -> timec_rx_r_s1_agent_rdata_fifo:in_data
	wire          timec_rx_r_s1_agent_rdata_fifo_src_ready;                 // timec_rx_r_s1_agent_rdata_fifo:in_ready -> timec_rx_r_s1_agent:rdata_fifo_src_ready
	wire   [31:0] timec_rx_r_0_s1_agent_m0_readdata;                        // timec_rx_r_0_s1_translator:uav_readdata -> timec_rx_r_0_s1_agent:m0_readdata
	wire          timec_rx_r_0_s1_agent_m0_waitrequest;                     // timec_rx_r_0_s1_translator:uav_waitrequest -> timec_rx_r_0_s1_agent:m0_waitrequest
	wire          timec_rx_r_0_s1_agent_m0_debugaccess;                     // timec_rx_r_0_s1_agent:m0_debugaccess -> timec_rx_r_0_s1_translator:uav_debugaccess
	wire   [29:0] timec_rx_r_0_s1_agent_m0_address;                         // timec_rx_r_0_s1_agent:m0_address -> timec_rx_r_0_s1_translator:uav_address
	wire    [3:0] timec_rx_r_0_s1_agent_m0_byteenable;                      // timec_rx_r_0_s1_agent:m0_byteenable -> timec_rx_r_0_s1_translator:uav_byteenable
	wire          timec_rx_r_0_s1_agent_m0_read;                            // timec_rx_r_0_s1_agent:m0_read -> timec_rx_r_0_s1_translator:uav_read
	wire          timec_rx_r_0_s1_agent_m0_readdatavalid;                   // timec_rx_r_0_s1_translator:uav_readdatavalid -> timec_rx_r_0_s1_agent:m0_readdatavalid
	wire          timec_rx_r_0_s1_agent_m0_lock;                            // timec_rx_r_0_s1_agent:m0_lock -> timec_rx_r_0_s1_translator:uav_lock
	wire   [31:0] timec_rx_r_0_s1_agent_m0_writedata;                       // timec_rx_r_0_s1_agent:m0_writedata -> timec_rx_r_0_s1_translator:uav_writedata
	wire          timec_rx_r_0_s1_agent_m0_write;                           // timec_rx_r_0_s1_agent:m0_write -> timec_rx_r_0_s1_translator:uav_write
	wire    [2:0] timec_rx_r_0_s1_agent_m0_burstcount;                      // timec_rx_r_0_s1_agent:m0_burstcount -> timec_rx_r_0_s1_translator:uav_burstcount
	wire          timec_rx_r_0_s1_agent_rf_source_valid;                    // timec_rx_r_0_s1_agent:rf_source_valid -> timec_rx_r_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] timec_rx_r_0_s1_agent_rf_source_data;                     // timec_rx_r_0_s1_agent:rf_source_data -> timec_rx_r_0_s1_agent_rsp_fifo:in_data
	wire          timec_rx_r_0_s1_agent_rf_source_ready;                    // timec_rx_r_0_s1_agent_rsp_fifo:in_ready -> timec_rx_r_0_s1_agent:rf_source_ready
	wire          timec_rx_r_0_s1_agent_rf_source_startofpacket;            // timec_rx_r_0_s1_agent:rf_source_startofpacket -> timec_rx_r_0_s1_agent_rsp_fifo:in_startofpacket
	wire          timec_rx_r_0_s1_agent_rf_source_endofpacket;              // timec_rx_r_0_s1_agent:rf_source_endofpacket -> timec_rx_r_0_s1_agent_rsp_fifo:in_endofpacket
	wire          timec_rx_r_0_s1_agent_rsp_fifo_out_valid;                 // timec_rx_r_0_s1_agent_rsp_fifo:out_valid -> timec_rx_r_0_s1_agent:rf_sink_valid
	wire  [131:0] timec_rx_r_0_s1_agent_rsp_fifo_out_data;                  // timec_rx_r_0_s1_agent_rsp_fifo:out_data -> timec_rx_r_0_s1_agent:rf_sink_data
	wire          timec_rx_r_0_s1_agent_rsp_fifo_out_ready;                 // timec_rx_r_0_s1_agent:rf_sink_ready -> timec_rx_r_0_s1_agent_rsp_fifo:out_ready
	wire          timec_rx_r_0_s1_agent_rsp_fifo_out_startofpacket;         // timec_rx_r_0_s1_agent_rsp_fifo:out_startofpacket -> timec_rx_r_0_s1_agent:rf_sink_startofpacket
	wire          timec_rx_r_0_s1_agent_rsp_fifo_out_endofpacket;           // timec_rx_r_0_s1_agent_rsp_fifo:out_endofpacket -> timec_rx_r_0_s1_agent:rf_sink_endofpacket
	wire          timec_rx_r_0_s1_agent_rdata_fifo_src_valid;               // timec_rx_r_0_s1_agent:rdata_fifo_src_valid -> timec_rx_r_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] timec_rx_r_0_s1_agent_rdata_fifo_src_data;                // timec_rx_r_0_s1_agent:rdata_fifo_src_data -> timec_rx_r_0_s1_agent_rdata_fifo:in_data
	wire          timec_rx_r_0_s1_agent_rdata_fifo_src_ready;               // timec_rx_r_0_s1_agent_rdata_fifo:in_ready -> timec_rx_r_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] timec_rx_ready_s1_agent_m0_readdata;                      // timec_rx_ready_s1_translator:uav_readdata -> timec_rx_ready_s1_agent:m0_readdata
	wire          timec_rx_ready_s1_agent_m0_waitrequest;                   // timec_rx_ready_s1_translator:uav_waitrequest -> timec_rx_ready_s1_agent:m0_waitrequest
	wire          timec_rx_ready_s1_agent_m0_debugaccess;                   // timec_rx_ready_s1_agent:m0_debugaccess -> timec_rx_ready_s1_translator:uav_debugaccess
	wire   [29:0] timec_rx_ready_s1_agent_m0_address;                       // timec_rx_ready_s1_agent:m0_address -> timec_rx_ready_s1_translator:uav_address
	wire    [3:0] timec_rx_ready_s1_agent_m0_byteenable;                    // timec_rx_ready_s1_agent:m0_byteenable -> timec_rx_ready_s1_translator:uav_byteenable
	wire          timec_rx_ready_s1_agent_m0_read;                          // timec_rx_ready_s1_agent:m0_read -> timec_rx_ready_s1_translator:uav_read
	wire          timec_rx_ready_s1_agent_m0_readdatavalid;                 // timec_rx_ready_s1_translator:uav_readdatavalid -> timec_rx_ready_s1_agent:m0_readdatavalid
	wire          timec_rx_ready_s1_agent_m0_lock;                          // timec_rx_ready_s1_agent:m0_lock -> timec_rx_ready_s1_translator:uav_lock
	wire   [31:0] timec_rx_ready_s1_agent_m0_writedata;                     // timec_rx_ready_s1_agent:m0_writedata -> timec_rx_ready_s1_translator:uav_writedata
	wire          timec_rx_ready_s1_agent_m0_write;                         // timec_rx_ready_s1_agent:m0_write -> timec_rx_ready_s1_translator:uav_write
	wire    [2:0] timec_rx_ready_s1_agent_m0_burstcount;                    // timec_rx_ready_s1_agent:m0_burstcount -> timec_rx_ready_s1_translator:uav_burstcount
	wire          timec_rx_ready_s1_agent_rf_source_valid;                  // timec_rx_ready_s1_agent:rf_source_valid -> timec_rx_ready_s1_agent_rsp_fifo:in_valid
	wire  [131:0] timec_rx_ready_s1_agent_rf_source_data;                   // timec_rx_ready_s1_agent:rf_source_data -> timec_rx_ready_s1_agent_rsp_fifo:in_data
	wire          timec_rx_ready_s1_agent_rf_source_ready;                  // timec_rx_ready_s1_agent_rsp_fifo:in_ready -> timec_rx_ready_s1_agent:rf_source_ready
	wire          timec_rx_ready_s1_agent_rf_source_startofpacket;          // timec_rx_ready_s1_agent:rf_source_startofpacket -> timec_rx_ready_s1_agent_rsp_fifo:in_startofpacket
	wire          timec_rx_ready_s1_agent_rf_source_endofpacket;            // timec_rx_ready_s1_agent:rf_source_endofpacket -> timec_rx_ready_s1_agent_rsp_fifo:in_endofpacket
	wire          timec_rx_ready_s1_agent_rsp_fifo_out_valid;               // timec_rx_ready_s1_agent_rsp_fifo:out_valid -> timec_rx_ready_s1_agent:rf_sink_valid
	wire  [131:0] timec_rx_ready_s1_agent_rsp_fifo_out_data;                // timec_rx_ready_s1_agent_rsp_fifo:out_data -> timec_rx_ready_s1_agent:rf_sink_data
	wire          timec_rx_ready_s1_agent_rsp_fifo_out_ready;               // timec_rx_ready_s1_agent:rf_sink_ready -> timec_rx_ready_s1_agent_rsp_fifo:out_ready
	wire          timec_rx_ready_s1_agent_rsp_fifo_out_startofpacket;       // timec_rx_ready_s1_agent_rsp_fifo:out_startofpacket -> timec_rx_ready_s1_agent:rf_sink_startofpacket
	wire          timec_rx_ready_s1_agent_rsp_fifo_out_endofpacket;         // timec_rx_ready_s1_agent_rsp_fifo:out_endofpacket -> timec_rx_ready_s1_agent:rf_sink_endofpacket
	wire          timec_rx_ready_s1_agent_rdata_fifo_src_valid;             // timec_rx_ready_s1_agent:rdata_fifo_src_valid -> timec_rx_ready_s1_agent_rdata_fifo:in_valid
	wire   [33:0] timec_rx_ready_s1_agent_rdata_fifo_src_data;              // timec_rx_ready_s1_agent:rdata_fifo_src_data -> timec_rx_ready_s1_agent_rdata_fifo:in_data
	wire          timec_rx_ready_s1_agent_rdata_fifo_src_ready;             // timec_rx_ready_s1_agent_rdata_fifo:in_ready -> timec_rx_ready_s1_agent:rdata_fifo_src_ready
	wire   [31:0] timec_rx_ready_0_s1_agent_m0_readdata;                    // timec_rx_ready_0_s1_translator:uav_readdata -> timec_rx_ready_0_s1_agent:m0_readdata
	wire          timec_rx_ready_0_s1_agent_m0_waitrequest;                 // timec_rx_ready_0_s1_translator:uav_waitrequest -> timec_rx_ready_0_s1_agent:m0_waitrequest
	wire          timec_rx_ready_0_s1_agent_m0_debugaccess;                 // timec_rx_ready_0_s1_agent:m0_debugaccess -> timec_rx_ready_0_s1_translator:uav_debugaccess
	wire   [29:0] timec_rx_ready_0_s1_agent_m0_address;                     // timec_rx_ready_0_s1_agent:m0_address -> timec_rx_ready_0_s1_translator:uav_address
	wire    [3:0] timec_rx_ready_0_s1_agent_m0_byteenable;                  // timec_rx_ready_0_s1_agent:m0_byteenable -> timec_rx_ready_0_s1_translator:uav_byteenable
	wire          timec_rx_ready_0_s1_agent_m0_read;                        // timec_rx_ready_0_s1_agent:m0_read -> timec_rx_ready_0_s1_translator:uav_read
	wire          timec_rx_ready_0_s1_agent_m0_readdatavalid;               // timec_rx_ready_0_s1_translator:uav_readdatavalid -> timec_rx_ready_0_s1_agent:m0_readdatavalid
	wire          timec_rx_ready_0_s1_agent_m0_lock;                        // timec_rx_ready_0_s1_agent:m0_lock -> timec_rx_ready_0_s1_translator:uav_lock
	wire   [31:0] timec_rx_ready_0_s1_agent_m0_writedata;                   // timec_rx_ready_0_s1_agent:m0_writedata -> timec_rx_ready_0_s1_translator:uav_writedata
	wire          timec_rx_ready_0_s1_agent_m0_write;                       // timec_rx_ready_0_s1_agent:m0_write -> timec_rx_ready_0_s1_translator:uav_write
	wire    [2:0] timec_rx_ready_0_s1_agent_m0_burstcount;                  // timec_rx_ready_0_s1_agent:m0_burstcount -> timec_rx_ready_0_s1_translator:uav_burstcount
	wire          timec_rx_ready_0_s1_agent_rf_source_valid;                // timec_rx_ready_0_s1_agent:rf_source_valid -> timec_rx_ready_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] timec_rx_ready_0_s1_agent_rf_source_data;                 // timec_rx_ready_0_s1_agent:rf_source_data -> timec_rx_ready_0_s1_agent_rsp_fifo:in_data
	wire          timec_rx_ready_0_s1_agent_rf_source_ready;                // timec_rx_ready_0_s1_agent_rsp_fifo:in_ready -> timec_rx_ready_0_s1_agent:rf_source_ready
	wire          timec_rx_ready_0_s1_agent_rf_source_startofpacket;        // timec_rx_ready_0_s1_agent:rf_source_startofpacket -> timec_rx_ready_0_s1_agent_rsp_fifo:in_startofpacket
	wire          timec_rx_ready_0_s1_agent_rf_source_endofpacket;          // timec_rx_ready_0_s1_agent:rf_source_endofpacket -> timec_rx_ready_0_s1_agent_rsp_fifo:in_endofpacket
	wire          timec_rx_ready_0_s1_agent_rsp_fifo_out_valid;             // timec_rx_ready_0_s1_agent_rsp_fifo:out_valid -> timec_rx_ready_0_s1_agent:rf_sink_valid
	wire  [131:0] timec_rx_ready_0_s1_agent_rsp_fifo_out_data;              // timec_rx_ready_0_s1_agent_rsp_fifo:out_data -> timec_rx_ready_0_s1_agent:rf_sink_data
	wire          timec_rx_ready_0_s1_agent_rsp_fifo_out_ready;             // timec_rx_ready_0_s1_agent:rf_sink_ready -> timec_rx_ready_0_s1_agent_rsp_fifo:out_ready
	wire          timec_rx_ready_0_s1_agent_rsp_fifo_out_startofpacket;     // timec_rx_ready_0_s1_agent_rsp_fifo:out_startofpacket -> timec_rx_ready_0_s1_agent:rf_sink_startofpacket
	wire          timec_rx_ready_0_s1_agent_rsp_fifo_out_endofpacket;       // timec_rx_ready_0_s1_agent_rsp_fifo:out_endofpacket -> timec_rx_ready_0_s1_agent:rf_sink_endofpacket
	wire          timec_rx_ready_0_s1_agent_rdata_fifo_src_valid;           // timec_rx_ready_0_s1_agent:rdata_fifo_src_valid -> timec_rx_ready_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] timec_rx_ready_0_s1_agent_rdata_fifo_src_data;            // timec_rx_ready_0_s1_agent:rdata_fifo_src_data -> timec_rx_ready_0_s1_agent_rdata_fifo:in_data
	wire          timec_rx_ready_0_s1_agent_rdata_fifo_src_ready;           // timec_rx_ready_0_s1_agent_rdata_fifo:in_ready -> timec_rx_ready_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] timec_tx_ready_s1_agent_m0_readdata;                      // timec_tx_ready_s1_translator:uav_readdata -> timec_tx_ready_s1_agent:m0_readdata
	wire          timec_tx_ready_s1_agent_m0_waitrequest;                   // timec_tx_ready_s1_translator:uav_waitrequest -> timec_tx_ready_s1_agent:m0_waitrequest
	wire          timec_tx_ready_s1_agent_m0_debugaccess;                   // timec_tx_ready_s1_agent:m0_debugaccess -> timec_tx_ready_s1_translator:uav_debugaccess
	wire   [29:0] timec_tx_ready_s1_agent_m0_address;                       // timec_tx_ready_s1_agent:m0_address -> timec_tx_ready_s1_translator:uav_address
	wire    [3:0] timec_tx_ready_s1_agent_m0_byteenable;                    // timec_tx_ready_s1_agent:m0_byteenable -> timec_tx_ready_s1_translator:uav_byteenable
	wire          timec_tx_ready_s1_agent_m0_read;                          // timec_tx_ready_s1_agent:m0_read -> timec_tx_ready_s1_translator:uav_read
	wire          timec_tx_ready_s1_agent_m0_readdatavalid;                 // timec_tx_ready_s1_translator:uav_readdatavalid -> timec_tx_ready_s1_agent:m0_readdatavalid
	wire          timec_tx_ready_s1_agent_m0_lock;                          // timec_tx_ready_s1_agent:m0_lock -> timec_tx_ready_s1_translator:uav_lock
	wire   [31:0] timec_tx_ready_s1_agent_m0_writedata;                     // timec_tx_ready_s1_agent:m0_writedata -> timec_tx_ready_s1_translator:uav_writedata
	wire          timec_tx_ready_s1_agent_m0_write;                         // timec_tx_ready_s1_agent:m0_write -> timec_tx_ready_s1_translator:uav_write
	wire    [2:0] timec_tx_ready_s1_agent_m0_burstcount;                    // timec_tx_ready_s1_agent:m0_burstcount -> timec_tx_ready_s1_translator:uav_burstcount
	wire          timec_tx_ready_s1_agent_rf_source_valid;                  // timec_tx_ready_s1_agent:rf_source_valid -> timec_tx_ready_s1_agent_rsp_fifo:in_valid
	wire  [131:0] timec_tx_ready_s1_agent_rf_source_data;                   // timec_tx_ready_s1_agent:rf_source_data -> timec_tx_ready_s1_agent_rsp_fifo:in_data
	wire          timec_tx_ready_s1_agent_rf_source_ready;                  // timec_tx_ready_s1_agent_rsp_fifo:in_ready -> timec_tx_ready_s1_agent:rf_source_ready
	wire          timec_tx_ready_s1_agent_rf_source_startofpacket;          // timec_tx_ready_s1_agent:rf_source_startofpacket -> timec_tx_ready_s1_agent_rsp_fifo:in_startofpacket
	wire          timec_tx_ready_s1_agent_rf_source_endofpacket;            // timec_tx_ready_s1_agent:rf_source_endofpacket -> timec_tx_ready_s1_agent_rsp_fifo:in_endofpacket
	wire          timec_tx_ready_s1_agent_rsp_fifo_out_valid;               // timec_tx_ready_s1_agent_rsp_fifo:out_valid -> timec_tx_ready_s1_agent:rf_sink_valid
	wire  [131:0] timec_tx_ready_s1_agent_rsp_fifo_out_data;                // timec_tx_ready_s1_agent_rsp_fifo:out_data -> timec_tx_ready_s1_agent:rf_sink_data
	wire          timec_tx_ready_s1_agent_rsp_fifo_out_ready;               // timec_tx_ready_s1_agent:rf_sink_ready -> timec_tx_ready_s1_agent_rsp_fifo:out_ready
	wire          timec_tx_ready_s1_agent_rsp_fifo_out_startofpacket;       // timec_tx_ready_s1_agent_rsp_fifo:out_startofpacket -> timec_tx_ready_s1_agent:rf_sink_startofpacket
	wire          timec_tx_ready_s1_agent_rsp_fifo_out_endofpacket;         // timec_tx_ready_s1_agent_rsp_fifo:out_endofpacket -> timec_tx_ready_s1_agent:rf_sink_endofpacket
	wire          timec_tx_ready_s1_agent_rdata_fifo_src_valid;             // timec_tx_ready_s1_agent:rdata_fifo_src_valid -> timec_tx_ready_s1_agent_rdata_fifo:in_valid
	wire   [33:0] timec_tx_ready_s1_agent_rdata_fifo_src_data;              // timec_tx_ready_s1_agent:rdata_fifo_src_data -> timec_tx_ready_s1_agent_rdata_fifo:in_data
	wire          timec_tx_ready_s1_agent_rdata_fifo_src_ready;             // timec_tx_ready_s1_agent_rdata_fifo:in_ready -> timec_tx_ready_s1_agent:rdata_fifo_src_ready
	wire   [31:0] timec_tx_ready_0_s1_agent_m0_readdata;                    // timec_tx_ready_0_s1_translator:uav_readdata -> timec_tx_ready_0_s1_agent:m0_readdata
	wire          timec_tx_ready_0_s1_agent_m0_waitrequest;                 // timec_tx_ready_0_s1_translator:uav_waitrequest -> timec_tx_ready_0_s1_agent:m0_waitrequest
	wire          timec_tx_ready_0_s1_agent_m0_debugaccess;                 // timec_tx_ready_0_s1_agent:m0_debugaccess -> timec_tx_ready_0_s1_translator:uav_debugaccess
	wire   [29:0] timec_tx_ready_0_s1_agent_m0_address;                     // timec_tx_ready_0_s1_agent:m0_address -> timec_tx_ready_0_s1_translator:uav_address
	wire    [3:0] timec_tx_ready_0_s1_agent_m0_byteenable;                  // timec_tx_ready_0_s1_agent:m0_byteenable -> timec_tx_ready_0_s1_translator:uav_byteenable
	wire          timec_tx_ready_0_s1_agent_m0_read;                        // timec_tx_ready_0_s1_agent:m0_read -> timec_tx_ready_0_s1_translator:uav_read
	wire          timec_tx_ready_0_s1_agent_m0_readdatavalid;               // timec_tx_ready_0_s1_translator:uav_readdatavalid -> timec_tx_ready_0_s1_agent:m0_readdatavalid
	wire          timec_tx_ready_0_s1_agent_m0_lock;                        // timec_tx_ready_0_s1_agent:m0_lock -> timec_tx_ready_0_s1_translator:uav_lock
	wire   [31:0] timec_tx_ready_0_s1_agent_m0_writedata;                   // timec_tx_ready_0_s1_agent:m0_writedata -> timec_tx_ready_0_s1_translator:uav_writedata
	wire          timec_tx_ready_0_s1_agent_m0_write;                       // timec_tx_ready_0_s1_agent:m0_write -> timec_tx_ready_0_s1_translator:uav_write
	wire    [2:0] timec_tx_ready_0_s1_agent_m0_burstcount;                  // timec_tx_ready_0_s1_agent:m0_burstcount -> timec_tx_ready_0_s1_translator:uav_burstcount
	wire          timec_tx_ready_0_s1_agent_rf_source_valid;                // timec_tx_ready_0_s1_agent:rf_source_valid -> timec_tx_ready_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] timec_tx_ready_0_s1_agent_rf_source_data;                 // timec_tx_ready_0_s1_agent:rf_source_data -> timec_tx_ready_0_s1_agent_rsp_fifo:in_data
	wire          timec_tx_ready_0_s1_agent_rf_source_ready;                // timec_tx_ready_0_s1_agent_rsp_fifo:in_ready -> timec_tx_ready_0_s1_agent:rf_source_ready
	wire          timec_tx_ready_0_s1_agent_rf_source_startofpacket;        // timec_tx_ready_0_s1_agent:rf_source_startofpacket -> timec_tx_ready_0_s1_agent_rsp_fifo:in_startofpacket
	wire          timec_tx_ready_0_s1_agent_rf_source_endofpacket;          // timec_tx_ready_0_s1_agent:rf_source_endofpacket -> timec_tx_ready_0_s1_agent_rsp_fifo:in_endofpacket
	wire          timec_tx_ready_0_s1_agent_rsp_fifo_out_valid;             // timec_tx_ready_0_s1_agent_rsp_fifo:out_valid -> timec_tx_ready_0_s1_agent:rf_sink_valid
	wire  [131:0] timec_tx_ready_0_s1_agent_rsp_fifo_out_data;              // timec_tx_ready_0_s1_agent_rsp_fifo:out_data -> timec_tx_ready_0_s1_agent:rf_sink_data
	wire          timec_tx_ready_0_s1_agent_rsp_fifo_out_ready;             // timec_tx_ready_0_s1_agent:rf_sink_ready -> timec_tx_ready_0_s1_agent_rsp_fifo:out_ready
	wire          timec_tx_ready_0_s1_agent_rsp_fifo_out_startofpacket;     // timec_tx_ready_0_s1_agent_rsp_fifo:out_startofpacket -> timec_tx_ready_0_s1_agent:rf_sink_startofpacket
	wire          timec_tx_ready_0_s1_agent_rsp_fifo_out_endofpacket;       // timec_tx_ready_0_s1_agent_rsp_fifo:out_endofpacket -> timec_tx_ready_0_s1_agent:rf_sink_endofpacket
	wire          timec_tx_ready_0_s1_agent_rdata_fifo_src_valid;           // timec_tx_ready_0_s1_agent:rdata_fifo_src_valid -> timec_tx_ready_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] timec_tx_ready_0_s1_agent_rdata_fifo_src_data;            // timec_tx_ready_0_s1_agent:rdata_fifo_src_data -> timec_tx_ready_0_s1_agent_rdata_fifo:in_data
	wire          timec_tx_ready_0_s1_agent_rdata_fifo_src_ready;           // timec_tx_ready_0_s1_agent_rdata_fifo:in_ready -> timec_tx_ready_0_s1_agent:rdata_fifo_src_ready
	wire   [31:0] timec_tx_to_w_s1_agent_m0_readdata;                       // timec_tx_to_w_s1_translator:uav_readdata -> timec_tx_to_w_s1_agent:m0_readdata
	wire          timec_tx_to_w_s1_agent_m0_waitrequest;                    // timec_tx_to_w_s1_translator:uav_waitrequest -> timec_tx_to_w_s1_agent:m0_waitrequest
	wire          timec_tx_to_w_s1_agent_m0_debugaccess;                    // timec_tx_to_w_s1_agent:m0_debugaccess -> timec_tx_to_w_s1_translator:uav_debugaccess
	wire   [29:0] timec_tx_to_w_s1_agent_m0_address;                        // timec_tx_to_w_s1_agent:m0_address -> timec_tx_to_w_s1_translator:uav_address
	wire    [3:0] timec_tx_to_w_s1_agent_m0_byteenable;                     // timec_tx_to_w_s1_agent:m0_byteenable -> timec_tx_to_w_s1_translator:uav_byteenable
	wire          timec_tx_to_w_s1_agent_m0_read;                           // timec_tx_to_w_s1_agent:m0_read -> timec_tx_to_w_s1_translator:uav_read
	wire          timec_tx_to_w_s1_agent_m0_readdatavalid;                  // timec_tx_to_w_s1_translator:uav_readdatavalid -> timec_tx_to_w_s1_agent:m0_readdatavalid
	wire          timec_tx_to_w_s1_agent_m0_lock;                           // timec_tx_to_w_s1_agent:m0_lock -> timec_tx_to_w_s1_translator:uav_lock
	wire   [31:0] timec_tx_to_w_s1_agent_m0_writedata;                      // timec_tx_to_w_s1_agent:m0_writedata -> timec_tx_to_w_s1_translator:uav_writedata
	wire          timec_tx_to_w_s1_agent_m0_write;                          // timec_tx_to_w_s1_agent:m0_write -> timec_tx_to_w_s1_translator:uav_write
	wire    [2:0] timec_tx_to_w_s1_agent_m0_burstcount;                     // timec_tx_to_w_s1_agent:m0_burstcount -> timec_tx_to_w_s1_translator:uav_burstcount
	wire          timec_tx_to_w_s1_agent_rf_source_valid;                   // timec_tx_to_w_s1_agent:rf_source_valid -> timec_tx_to_w_s1_agent_rsp_fifo:in_valid
	wire  [131:0] timec_tx_to_w_s1_agent_rf_source_data;                    // timec_tx_to_w_s1_agent:rf_source_data -> timec_tx_to_w_s1_agent_rsp_fifo:in_data
	wire          timec_tx_to_w_s1_agent_rf_source_ready;                   // timec_tx_to_w_s1_agent_rsp_fifo:in_ready -> timec_tx_to_w_s1_agent:rf_source_ready
	wire          timec_tx_to_w_s1_agent_rf_source_startofpacket;           // timec_tx_to_w_s1_agent:rf_source_startofpacket -> timec_tx_to_w_s1_agent_rsp_fifo:in_startofpacket
	wire          timec_tx_to_w_s1_agent_rf_source_endofpacket;             // timec_tx_to_w_s1_agent:rf_source_endofpacket -> timec_tx_to_w_s1_agent_rsp_fifo:in_endofpacket
	wire          timec_tx_to_w_s1_agent_rsp_fifo_out_valid;                // timec_tx_to_w_s1_agent_rsp_fifo:out_valid -> timec_tx_to_w_s1_agent:rf_sink_valid
	wire  [131:0] timec_tx_to_w_s1_agent_rsp_fifo_out_data;                 // timec_tx_to_w_s1_agent_rsp_fifo:out_data -> timec_tx_to_w_s1_agent:rf_sink_data
	wire          timec_tx_to_w_s1_agent_rsp_fifo_out_ready;                // timec_tx_to_w_s1_agent:rf_sink_ready -> timec_tx_to_w_s1_agent_rsp_fifo:out_ready
	wire          timec_tx_to_w_s1_agent_rsp_fifo_out_startofpacket;        // timec_tx_to_w_s1_agent_rsp_fifo:out_startofpacket -> timec_tx_to_w_s1_agent:rf_sink_startofpacket
	wire          timec_tx_to_w_s1_agent_rsp_fifo_out_endofpacket;          // timec_tx_to_w_s1_agent_rsp_fifo:out_endofpacket -> timec_tx_to_w_s1_agent:rf_sink_endofpacket
	wire          timec_tx_to_w_s1_agent_rdata_fifo_src_valid;              // timec_tx_to_w_s1_agent:rdata_fifo_src_valid -> timec_tx_to_w_s1_agent_rdata_fifo:in_valid
	wire   [33:0] timec_tx_to_w_s1_agent_rdata_fifo_src_data;               // timec_tx_to_w_s1_agent:rdata_fifo_src_data -> timec_tx_to_w_s1_agent_rdata_fifo:in_data
	wire          timec_tx_to_w_s1_agent_rdata_fifo_src_ready;              // timec_tx_to_w_s1_agent_rdata_fifo:in_ready -> timec_tx_to_w_s1_agent:rdata_fifo_src_ready
	wire   [31:0] timec_tx_to_w_0_s1_agent_m0_readdata;                     // timec_tx_to_w_0_s1_translator:uav_readdata -> timec_tx_to_w_0_s1_agent:m0_readdata
	wire          timec_tx_to_w_0_s1_agent_m0_waitrequest;                  // timec_tx_to_w_0_s1_translator:uav_waitrequest -> timec_tx_to_w_0_s1_agent:m0_waitrequest
	wire          timec_tx_to_w_0_s1_agent_m0_debugaccess;                  // timec_tx_to_w_0_s1_agent:m0_debugaccess -> timec_tx_to_w_0_s1_translator:uav_debugaccess
	wire   [29:0] timec_tx_to_w_0_s1_agent_m0_address;                      // timec_tx_to_w_0_s1_agent:m0_address -> timec_tx_to_w_0_s1_translator:uav_address
	wire    [3:0] timec_tx_to_w_0_s1_agent_m0_byteenable;                   // timec_tx_to_w_0_s1_agent:m0_byteenable -> timec_tx_to_w_0_s1_translator:uav_byteenable
	wire          timec_tx_to_w_0_s1_agent_m0_read;                         // timec_tx_to_w_0_s1_agent:m0_read -> timec_tx_to_w_0_s1_translator:uav_read
	wire          timec_tx_to_w_0_s1_agent_m0_readdatavalid;                // timec_tx_to_w_0_s1_translator:uav_readdatavalid -> timec_tx_to_w_0_s1_agent:m0_readdatavalid
	wire          timec_tx_to_w_0_s1_agent_m0_lock;                         // timec_tx_to_w_0_s1_agent:m0_lock -> timec_tx_to_w_0_s1_translator:uav_lock
	wire   [31:0] timec_tx_to_w_0_s1_agent_m0_writedata;                    // timec_tx_to_w_0_s1_agent:m0_writedata -> timec_tx_to_w_0_s1_translator:uav_writedata
	wire          timec_tx_to_w_0_s1_agent_m0_write;                        // timec_tx_to_w_0_s1_agent:m0_write -> timec_tx_to_w_0_s1_translator:uav_write
	wire    [2:0] timec_tx_to_w_0_s1_agent_m0_burstcount;                   // timec_tx_to_w_0_s1_agent:m0_burstcount -> timec_tx_to_w_0_s1_translator:uav_burstcount
	wire          timec_tx_to_w_0_s1_agent_rf_source_valid;                 // timec_tx_to_w_0_s1_agent:rf_source_valid -> timec_tx_to_w_0_s1_agent_rsp_fifo:in_valid
	wire  [131:0] timec_tx_to_w_0_s1_agent_rf_source_data;                  // timec_tx_to_w_0_s1_agent:rf_source_data -> timec_tx_to_w_0_s1_agent_rsp_fifo:in_data
	wire          timec_tx_to_w_0_s1_agent_rf_source_ready;                 // timec_tx_to_w_0_s1_agent_rsp_fifo:in_ready -> timec_tx_to_w_0_s1_agent:rf_source_ready
	wire          timec_tx_to_w_0_s1_agent_rf_source_startofpacket;         // timec_tx_to_w_0_s1_agent:rf_source_startofpacket -> timec_tx_to_w_0_s1_agent_rsp_fifo:in_startofpacket
	wire          timec_tx_to_w_0_s1_agent_rf_source_endofpacket;           // timec_tx_to_w_0_s1_agent:rf_source_endofpacket -> timec_tx_to_w_0_s1_agent_rsp_fifo:in_endofpacket
	wire          timec_tx_to_w_0_s1_agent_rsp_fifo_out_valid;              // timec_tx_to_w_0_s1_agent_rsp_fifo:out_valid -> timec_tx_to_w_0_s1_agent:rf_sink_valid
	wire  [131:0] timec_tx_to_w_0_s1_agent_rsp_fifo_out_data;               // timec_tx_to_w_0_s1_agent_rsp_fifo:out_data -> timec_tx_to_w_0_s1_agent:rf_sink_data
	wire          timec_tx_to_w_0_s1_agent_rsp_fifo_out_ready;              // timec_tx_to_w_0_s1_agent:rf_sink_ready -> timec_tx_to_w_0_s1_agent_rsp_fifo:out_ready
	wire          timec_tx_to_w_0_s1_agent_rsp_fifo_out_startofpacket;      // timec_tx_to_w_0_s1_agent_rsp_fifo:out_startofpacket -> timec_tx_to_w_0_s1_agent:rf_sink_startofpacket
	wire          timec_tx_to_w_0_s1_agent_rsp_fifo_out_endofpacket;        // timec_tx_to_w_0_s1_agent_rsp_fifo:out_endofpacket -> timec_tx_to_w_0_s1_agent:rf_sink_endofpacket
	wire          timec_tx_to_w_0_s1_agent_rdata_fifo_src_valid;            // timec_tx_to_w_0_s1_agent:rdata_fifo_src_valid -> timec_tx_to_w_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] timec_tx_to_w_0_s1_agent_rdata_fifo_src_data;             // timec_tx_to_w_0_s1_agent:rdata_fifo_src_data -> timec_tx_to_w_0_s1_agent_rdata_fifo:in_data
	wire          timec_tx_to_w_0_s1_agent_rdata_fifo_src_ready;            // timec_tx_to_w_0_s1_agent_rdata_fifo:in_ready -> timec_tx_to_w_0_s1_agent:rdata_fifo_src_ready
	wire          hps_0_h2f_axi_master_agent_write_cp_valid;                // hps_0_h2f_axi_master_agent:write_cp_valid -> router:sink_valid
	wire  [130:0] hps_0_h2f_axi_master_agent_write_cp_data;                 // hps_0_h2f_axi_master_agent:write_cp_data -> router:sink_data
	wire          hps_0_h2f_axi_master_agent_write_cp_ready;                // router:sink_ready -> hps_0_h2f_axi_master_agent:write_cp_ready
	wire          hps_0_h2f_axi_master_agent_write_cp_startofpacket;        // hps_0_h2f_axi_master_agent:write_cp_startofpacket -> router:sink_startofpacket
	wire          hps_0_h2f_axi_master_agent_write_cp_endofpacket;          // hps_0_h2f_axi_master_agent:write_cp_endofpacket -> router:sink_endofpacket
	wire          hps_0_h2f_axi_master_agent_read_cp_valid;                 // hps_0_h2f_axi_master_agent:read_cp_valid -> router_001:sink_valid
	wire  [130:0] hps_0_h2f_axi_master_agent_read_cp_data;                  // hps_0_h2f_axi_master_agent:read_cp_data -> router_001:sink_data
	wire          hps_0_h2f_axi_master_agent_read_cp_ready;                 // router_001:sink_ready -> hps_0_h2f_axi_master_agent:read_cp_ready
	wire          hps_0_h2f_axi_master_agent_read_cp_startofpacket;         // hps_0_h2f_axi_master_agent:read_cp_startofpacket -> router_001:sink_startofpacket
	wire          hps_0_h2f_axi_master_agent_read_cp_endofpacket;           // hps_0_h2f_axi_master_agent:read_cp_endofpacket -> router_001:sink_endofpacket
	wire          led_fpga_s1_agent_rp_valid;                               // led_fpga_s1_agent:rp_valid -> router_002:sink_valid
	wire  [130:0] led_fpga_s1_agent_rp_data;                                // led_fpga_s1_agent:rp_data -> router_002:sink_data
	wire          led_fpga_s1_agent_rp_ready;                               // router_002:sink_ready -> led_fpga_s1_agent:rp_ready
	wire          led_fpga_s1_agent_rp_startofpacket;                       // led_fpga_s1_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          led_fpga_s1_agent_rp_endofpacket;                         // led_fpga_s1_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                     // router_002:src_valid -> rsp_demux:sink_valid
	wire  [130:0] router_002_src_data;                                      // router_002:src_data -> rsp_demux:sink_data
	wire          router_002_src_ready;                                     // rsp_demux:sink_ready -> router_002:src_ready
	wire   [35:0] router_002_src_channel;                                   // router_002:src_channel -> rsp_demux:sink_channel
	wire          router_002_src_startofpacket;                             // router_002:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_002_src_endofpacket;                               // router_002:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          monitor_a_s1_agent_rp_valid;                              // MONITOR_A_s1_agent:rp_valid -> router_003:sink_valid
	wire  [130:0] monitor_a_s1_agent_rp_data;                               // MONITOR_A_s1_agent:rp_data -> router_003:sink_data
	wire          monitor_a_s1_agent_rp_ready;                              // router_003:sink_ready -> MONITOR_A_s1_agent:rp_ready
	wire          monitor_a_s1_agent_rp_startofpacket;                      // MONITOR_A_s1_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          monitor_a_s1_agent_rp_endofpacket;                        // MONITOR_A_s1_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                     // router_003:src_valid -> rsp_demux_001:sink_valid
	wire  [130:0] router_003_src_data;                                      // router_003:src_data -> rsp_demux_001:sink_data
	wire          router_003_src_ready;                                     // rsp_demux_001:sink_ready -> router_003:src_ready
	wire   [35:0] router_003_src_channel;                                   // router_003:src_channel -> rsp_demux_001:sink_channel
	wire          router_003_src_startofpacket;                             // router_003:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_003_src_endofpacket;                               // router_003:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          monitor_b_s1_agent_rp_valid;                              // MONITOR_B_s1_agent:rp_valid -> router_004:sink_valid
	wire  [130:0] monitor_b_s1_agent_rp_data;                               // MONITOR_B_s1_agent:rp_data -> router_004:sink_data
	wire          monitor_b_s1_agent_rp_ready;                              // router_004:sink_ready -> MONITOR_B_s1_agent:rp_ready
	wire          monitor_b_s1_agent_rp_startofpacket;                      // MONITOR_B_s1_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          monitor_b_s1_agent_rp_endofpacket;                        // MONITOR_B_s1_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                     // router_004:src_valid -> rsp_demux_002:sink_valid
	wire  [130:0] router_004_src_data;                                      // router_004:src_data -> rsp_demux_002:sink_data
	wire          router_004_src_ready;                                     // rsp_demux_002:sink_ready -> router_004:src_ready
	wire   [35:0] router_004_src_channel;                                   // router_004:src_channel -> rsp_demux_002:sink_channel
	wire          router_004_src_startofpacket;                             // router_004:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_004_src_endofpacket;                               // router_004:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          auto_start_s1_agent_rp_valid;                             // auto_start_s1_agent:rp_valid -> router_005:sink_valid
	wire  [130:0] auto_start_s1_agent_rp_data;                              // auto_start_s1_agent:rp_data -> router_005:sink_data
	wire          auto_start_s1_agent_rp_ready;                             // router_005:sink_ready -> auto_start_s1_agent:rp_ready
	wire          auto_start_s1_agent_rp_startofpacket;                     // auto_start_s1_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          auto_start_s1_agent_rp_endofpacket;                       // auto_start_s1_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                     // router_005:src_valid -> rsp_demux_003:sink_valid
	wire  [130:0] router_005_src_data;                                      // router_005:src_data -> rsp_demux_003:sink_data
	wire          router_005_src_ready;                                     // rsp_demux_003:sink_ready -> router_005:src_ready
	wire   [35:0] router_005_src_channel;                                   // router_005:src_channel -> rsp_demux_003:sink_channel
	wire          router_005_src_startofpacket;                             // router_005:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_005_src_endofpacket;                               // router_005:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          auto_start_0_s1_agent_rp_valid;                           // auto_start_0_s1_agent:rp_valid -> router_006:sink_valid
	wire  [130:0] auto_start_0_s1_agent_rp_data;                            // auto_start_0_s1_agent:rp_data -> router_006:sink_data
	wire          auto_start_0_s1_agent_rp_ready;                           // router_006:sink_ready -> auto_start_0_s1_agent:rp_ready
	wire          auto_start_0_s1_agent_rp_startofpacket;                   // auto_start_0_s1_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          auto_start_0_s1_agent_rp_endofpacket;                     // auto_start_0_s1_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                     // router_006:src_valid -> rsp_demux_004:sink_valid
	wire  [130:0] router_006_src_data;                                      // router_006:src_data -> rsp_demux_004:sink_data
	wire          router_006_src_ready;                                     // rsp_demux_004:sink_ready -> router_006:src_ready
	wire   [35:0] router_006_src_channel;                                   // router_006:src_channel -> rsp_demux_004:sink_channel
	wire          router_006_src_startofpacket;                             // router_006:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_006_src_endofpacket;                               // router_006:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          clock_sel_s1_agent_rp_valid;                              // clock_sel_s1_agent:rp_valid -> router_007:sink_valid
	wire  [130:0] clock_sel_s1_agent_rp_data;                               // clock_sel_s1_agent:rp_data -> router_007:sink_data
	wire          clock_sel_s1_agent_rp_ready;                              // router_007:sink_ready -> clock_sel_s1_agent:rp_ready
	wire          clock_sel_s1_agent_rp_startofpacket;                      // clock_sel_s1_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          clock_sel_s1_agent_rp_endofpacket;                        // clock_sel_s1_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          router_007_src_valid;                                     // router_007:src_valid -> rsp_demux_005:sink_valid
	wire  [130:0] router_007_src_data;                                      // router_007:src_data -> rsp_demux_005:sink_data
	wire          router_007_src_ready;                                     // rsp_demux_005:sink_ready -> router_007:src_ready
	wire   [35:0] router_007_src_channel;                                   // router_007:src_channel -> rsp_demux_005:sink_channel
	wire          router_007_src_startofpacket;                             // router_007:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_007_src_endofpacket;                               // router_007:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          credit_error_rx_s1_agent_rp_valid;                        // credit_error_rx_s1_agent:rp_valid -> router_008:sink_valid
	wire  [130:0] credit_error_rx_s1_agent_rp_data;                         // credit_error_rx_s1_agent:rp_data -> router_008:sink_data
	wire          credit_error_rx_s1_agent_rp_ready;                        // router_008:sink_ready -> credit_error_rx_s1_agent:rp_ready
	wire          credit_error_rx_s1_agent_rp_startofpacket;                // credit_error_rx_s1_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire          credit_error_rx_s1_agent_rp_endofpacket;                  // credit_error_rx_s1_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire          router_008_src_valid;                                     // router_008:src_valid -> rsp_demux_006:sink_valid
	wire  [130:0] router_008_src_data;                                      // router_008:src_data -> rsp_demux_006:sink_data
	wire          router_008_src_ready;                                     // rsp_demux_006:sink_ready -> router_008:src_ready
	wire   [35:0] router_008_src_channel;                                   // router_008:src_channel -> rsp_demux_006:sink_channel
	wire          router_008_src_startofpacket;                             // router_008:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          router_008_src_endofpacket;                               // router_008:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          credit_error_rx_0_s1_agent_rp_valid;                      // credit_error_rx_0_s1_agent:rp_valid -> router_009:sink_valid
	wire  [130:0] credit_error_rx_0_s1_agent_rp_data;                       // credit_error_rx_0_s1_agent:rp_data -> router_009:sink_data
	wire          credit_error_rx_0_s1_agent_rp_ready;                      // router_009:sink_ready -> credit_error_rx_0_s1_agent:rp_ready
	wire          credit_error_rx_0_s1_agent_rp_startofpacket;              // credit_error_rx_0_s1_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire          credit_error_rx_0_s1_agent_rp_endofpacket;                // credit_error_rx_0_s1_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire          router_009_src_valid;                                     // router_009:src_valid -> rsp_demux_007:sink_valid
	wire  [130:0] router_009_src_data;                                      // router_009:src_data -> rsp_demux_007:sink_data
	wire          router_009_src_ready;                                     // rsp_demux_007:sink_ready -> router_009:src_ready
	wire   [35:0] router_009_src_channel;                                   // router_009:src_channel -> rsp_demux_007:sink_channel
	wire          router_009_src_startofpacket;                             // router_009:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire          router_009_src_endofpacket;                               // router_009:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire          data_en_to_w_s1_agent_rp_valid;                           // data_en_to_w_s1_agent:rp_valid -> router_010:sink_valid
	wire  [130:0] data_en_to_w_s1_agent_rp_data;                            // data_en_to_w_s1_agent:rp_data -> router_010:sink_data
	wire          data_en_to_w_s1_agent_rp_ready;                           // router_010:sink_ready -> data_en_to_w_s1_agent:rp_ready
	wire          data_en_to_w_s1_agent_rp_startofpacket;                   // data_en_to_w_s1_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire          data_en_to_w_s1_agent_rp_endofpacket;                     // data_en_to_w_s1_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire          router_010_src_valid;                                     // router_010:src_valid -> rsp_demux_008:sink_valid
	wire  [130:0] router_010_src_data;                                      // router_010:src_data -> rsp_demux_008:sink_data
	wire          router_010_src_ready;                                     // rsp_demux_008:sink_ready -> router_010:src_ready
	wire   [35:0] router_010_src_channel;                                   // router_010:src_channel -> rsp_demux_008:sink_channel
	wire          router_010_src_startofpacket;                             // router_010:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire          router_010_src_endofpacket;                               // router_010:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire          data_en_to_w_0_s1_agent_rp_valid;                         // data_en_to_w_0_s1_agent:rp_valid -> router_011:sink_valid
	wire  [130:0] data_en_to_w_0_s1_agent_rp_data;                          // data_en_to_w_0_s1_agent:rp_data -> router_011:sink_data
	wire          data_en_to_w_0_s1_agent_rp_ready;                         // router_011:sink_ready -> data_en_to_w_0_s1_agent:rp_ready
	wire          data_en_to_w_0_s1_agent_rp_startofpacket;                 // data_en_to_w_0_s1_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire          data_en_to_w_0_s1_agent_rp_endofpacket;                   // data_en_to_w_0_s1_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire          router_011_src_valid;                                     // router_011:src_valid -> rsp_demux_009:sink_valid
	wire  [130:0] router_011_src_data;                                      // router_011:src_data -> rsp_demux_009:sink_data
	wire          router_011_src_ready;                                     // rsp_demux_009:sink_ready -> router_011:src_ready
	wire   [35:0] router_011_src_channel;                                   // router_011:src_channel -> rsp_demux_009:sink_channel
	wire          router_011_src_startofpacket;                             // router_011:src_startofpacket -> rsp_demux_009:sink_startofpacket
	wire          router_011_src_endofpacket;                               // router_011:src_endofpacket -> rsp_demux_009:sink_endofpacket
	wire          data_rx_r_s1_agent_rp_valid;                              // data_rx_r_s1_agent:rp_valid -> router_012:sink_valid
	wire  [130:0] data_rx_r_s1_agent_rp_data;                               // data_rx_r_s1_agent:rp_data -> router_012:sink_data
	wire          data_rx_r_s1_agent_rp_ready;                              // router_012:sink_ready -> data_rx_r_s1_agent:rp_ready
	wire          data_rx_r_s1_agent_rp_startofpacket;                      // data_rx_r_s1_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire          data_rx_r_s1_agent_rp_endofpacket;                        // data_rx_r_s1_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire          router_012_src_valid;                                     // router_012:src_valid -> rsp_demux_010:sink_valid
	wire  [130:0] router_012_src_data;                                      // router_012:src_data -> rsp_demux_010:sink_data
	wire          router_012_src_ready;                                     // rsp_demux_010:sink_ready -> router_012:src_ready
	wire   [35:0] router_012_src_channel;                                   // router_012:src_channel -> rsp_demux_010:sink_channel
	wire          router_012_src_startofpacket;                             // router_012:src_startofpacket -> rsp_demux_010:sink_startofpacket
	wire          router_012_src_endofpacket;                               // router_012:src_endofpacket -> rsp_demux_010:sink_endofpacket
	wire          data_rx_r_0_s1_agent_rp_valid;                            // data_rx_r_0_s1_agent:rp_valid -> router_013:sink_valid
	wire  [130:0] data_rx_r_0_s1_agent_rp_data;                             // data_rx_r_0_s1_agent:rp_data -> router_013:sink_data
	wire          data_rx_r_0_s1_agent_rp_ready;                            // router_013:sink_ready -> data_rx_r_0_s1_agent:rp_ready
	wire          data_rx_r_0_s1_agent_rp_startofpacket;                    // data_rx_r_0_s1_agent:rp_startofpacket -> router_013:sink_startofpacket
	wire          data_rx_r_0_s1_agent_rp_endofpacket;                      // data_rx_r_0_s1_agent:rp_endofpacket -> router_013:sink_endofpacket
	wire          router_013_src_valid;                                     // router_013:src_valid -> rsp_demux_011:sink_valid
	wire  [130:0] router_013_src_data;                                      // router_013:src_data -> rsp_demux_011:sink_data
	wire          router_013_src_ready;                                     // rsp_demux_011:sink_ready -> router_013:src_ready
	wire   [35:0] router_013_src_channel;                                   // router_013:src_channel -> rsp_demux_011:sink_channel
	wire          router_013_src_startofpacket;                             // router_013:src_startofpacket -> rsp_demux_011:sink_startofpacket
	wire          router_013_src_endofpacket;                               // router_013:src_endofpacket -> rsp_demux_011:sink_endofpacket
	wire          data_rx_rd_en_s1_agent_rp_valid;                          // data_rx_rd_en_s1_agent:rp_valid -> router_014:sink_valid
	wire  [130:0] data_rx_rd_en_s1_agent_rp_data;                           // data_rx_rd_en_s1_agent:rp_data -> router_014:sink_data
	wire          data_rx_rd_en_s1_agent_rp_ready;                          // router_014:sink_ready -> data_rx_rd_en_s1_agent:rp_ready
	wire          data_rx_rd_en_s1_agent_rp_startofpacket;                  // data_rx_rd_en_s1_agent:rp_startofpacket -> router_014:sink_startofpacket
	wire          data_rx_rd_en_s1_agent_rp_endofpacket;                    // data_rx_rd_en_s1_agent:rp_endofpacket -> router_014:sink_endofpacket
	wire          router_014_src_valid;                                     // router_014:src_valid -> rsp_demux_012:sink_valid
	wire  [130:0] router_014_src_data;                                      // router_014:src_data -> rsp_demux_012:sink_data
	wire          router_014_src_ready;                                     // rsp_demux_012:sink_ready -> router_014:src_ready
	wire   [35:0] router_014_src_channel;                                   // router_014:src_channel -> rsp_demux_012:sink_channel
	wire          router_014_src_startofpacket;                             // router_014:src_startofpacket -> rsp_demux_012:sink_startofpacket
	wire          router_014_src_endofpacket;                               // router_014:src_endofpacket -> rsp_demux_012:sink_endofpacket
	wire          data_rx_ready_0_s1_agent_rp_valid;                        // data_rx_ready_0_s1_agent:rp_valid -> router_015:sink_valid
	wire  [130:0] data_rx_ready_0_s1_agent_rp_data;                         // data_rx_ready_0_s1_agent:rp_data -> router_015:sink_data
	wire          data_rx_ready_0_s1_agent_rp_ready;                        // router_015:sink_ready -> data_rx_ready_0_s1_agent:rp_ready
	wire          data_rx_ready_0_s1_agent_rp_startofpacket;                // data_rx_ready_0_s1_agent:rp_startofpacket -> router_015:sink_startofpacket
	wire          data_rx_ready_0_s1_agent_rp_endofpacket;                  // data_rx_ready_0_s1_agent:rp_endofpacket -> router_015:sink_endofpacket
	wire          router_015_src_valid;                                     // router_015:src_valid -> rsp_demux_013:sink_valid
	wire  [130:0] router_015_src_data;                                      // router_015:src_data -> rsp_demux_013:sink_data
	wire          router_015_src_ready;                                     // rsp_demux_013:sink_ready -> router_015:src_ready
	wire   [35:0] router_015_src_channel;                                   // router_015:src_channel -> rsp_demux_013:sink_channel
	wire          router_015_src_startofpacket;                             // router_015:src_startofpacket -> rsp_demux_013:sink_startofpacket
	wire          router_015_src_endofpacket;                               // router_015:src_endofpacket -> rsp_demux_013:sink_endofpacket
	wire          data_tx_ready_s1_agent_rp_valid;                          // data_tx_ready_s1_agent:rp_valid -> router_016:sink_valid
	wire  [130:0] data_tx_ready_s1_agent_rp_data;                           // data_tx_ready_s1_agent:rp_data -> router_016:sink_data
	wire          data_tx_ready_s1_agent_rp_ready;                          // router_016:sink_ready -> data_tx_ready_s1_agent:rp_ready
	wire          data_tx_ready_s1_agent_rp_startofpacket;                  // data_tx_ready_s1_agent:rp_startofpacket -> router_016:sink_startofpacket
	wire          data_tx_ready_s1_agent_rp_endofpacket;                    // data_tx_ready_s1_agent:rp_endofpacket -> router_016:sink_endofpacket
	wire          router_016_src_valid;                                     // router_016:src_valid -> rsp_demux_014:sink_valid
	wire  [130:0] router_016_src_data;                                      // router_016:src_data -> rsp_demux_014:sink_data
	wire          router_016_src_ready;                                     // rsp_demux_014:sink_ready -> router_016:src_ready
	wire   [35:0] router_016_src_channel;                                   // router_016:src_channel -> rsp_demux_014:sink_channel
	wire          router_016_src_startofpacket;                             // router_016:src_startofpacket -> rsp_demux_014:sink_startofpacket
	wire          router_016_src_endofpacket;                               // router_016:src_endofpacket -> rsp_demux_014:sink_endofpacket
	wire          data_tx_ready_0_s1_agent_rp_valid;                        // data_tx_ready_0_s1_agent:rp_valid -> router_017:sink_valid
	wire  [130:0] data_tx_ready_0_s1_agent_rp_data;                         // data_tx_ready_0_s1_agent:rp_data -> router_017:sink_data
	wire          data_tx_ready_0_s1_agent_rp_ready;                        // router_017:sink_ready -> data_tx_ready_0_s1_agent:rp_ready
	wire          data_tx_ready_0_s1_agent_rp_startofpacket;                // data_tx_ready_0_s1_agent:rp_startofpacket -> router_017:sink_startofpacket
	wire          data_tx_ready_0_s1_agent_rp_endofpacket;                  // data_tx_ready_0_s1_agent:rp_endofpacket -> router_017:sink_endofpacket
	wire          router_017_src_valid;                                     // router_017:src_valid -> rsp_demux_015:sink_valid
	wire  [130:0] router_017_src_data;                                      // router_017:src_data -> rsp_demux_015:sink_data
	wire          router_017_src_ready;                                     // rsp_demux_015:sink_ready -> router_017:src_ready
	wire   [35:0] router_017_src_channel;                                   // router_017:src_channel -> rsp_demux_015:sink_channel
	wire          router_017_src_startofpacket;                             // router_017:src_startofpacket -> rsp_demux_015:sink_startofpacket
	wire          router_017_src_endofpacket;                               // router_017:src_endofpacket -> rsp_demux_015:sink_endofpacket
	wire          data_tx_to_w_s1_agent_rp_valid;                           // data_tx_to_w_s1_agent:rp_valid -> router_018:sink_valid
	wire  [130:0] data_tx_to_w_s1_agent_rp_data;                            // data_tx_to_w_s1_agent:rp_data -> router_018:sink_data
	wire          data_tx_to_w_s1_agent_rp_ready;                           // router_018:sink_ready -> data_tx_to_w_s1_agent:rp_ready
	wire          data_tx_to_w_s1_agent_rp_startofpacket;                   // data_tx_to_w_s1_agent:rp_startofpacket -> router_018:sink_startofpacket
	wire          data_tx_to_w_s1_agent_rp_endofpacket;                     // data_tx_to_w_s1_agent:rp_endofpacket -> router_018:sink_endofpacket
	wire          router_018_src_valid;                                     // router_018:src_valid -> rsp_demux_016:sink_valid
	wire  [130:0] router_018_src_data;                                      // router_018:src_data -> rsp_demux_016:sink_data
	wire          router_018_src_ready;                                     // rsp_demux_016:sink_ready -> router_018:src_ready
	wire   [35:0] router_018_src_channel;                                   // router_018:src_channel -> rsp_demux_016:sink_channel
	wire          router_018_src_startofpacket;                             // router_018:src_startofpacket -> rsp_demux_016:sink_startofpacket
	wire          router_018_src_endofpacket;                               // router_018:src_endofpacket -> rsp_demux_016:sink_endofpacket
	wire          data_tx_to_w_0_s1_agent_rp_valid;                         // data_tx_to_w_0_s1_agent:rp_valid -> router_019:sink_valid
	wire  [130:0] data_tx_to_w_0_s1_agent_rp_data;                          // data_tx_to_w_0_s1_agent:rp_data -> router_019:sink_data
	wire          data_tx_to_w_0_s1_agent_rp_ready;                         // router_019:sink_ready -> data_tx_to_w_0_s1_agent:rp_ready
	wire          data_tx_to_w_0_s1_agent_rp_startofpacket;                 // data_tx_to_w_0_s1_agent:rp_startofpacket -> router_019:sink_startofpacket
	wire          data_tx_to_w_0_s1_agent_rp_endofpacket;                   // data_tx_to_w_0_s1_agent:rp_endofpacket -> router_019:sink_endofpacket
	wire          router_019_src_valid;                                     // router_019:src_valid -> rsp_demux_017:sink_valid
	wire  [130:0] router_019_src_data;                                      // router_019:src_data -> rsp_demux_017:sink_data
	wire          router_019_src_ready;                                     // rsp_demux_017:sink_ready -> router_019:src_ready
	wire   [35:0] router_019_src_channel;                                   // router_019:src_channel -> rsp_demux_017:sink_channel
	wire          router_019_src_startofpacket;                             // router_019:src_startofpacket -> rsp_demux_017:sink_startofpacket
	wire          router_019_src_endofpacket;                               // router_019:src_endofpacket -> rsp_demux_017:sink_endofpacket
	wire          fsm_info_s1_agent_rp_valid;                               // fsm_info_s1_agent:rp_valid -> router_020:sink_valid
	wire  [130:0] fsm_info_s1_agent_rp_data;                                // fsm_info_s1_agent:rp_data -> router_020:sink_data
	wire          fsm_info_s1_agent_rp_ready;                               // router_020:sink_ready -> fsm_info_s1_agent:rp_ready
	wire          fsm_info_s1_agent_rp_startofpacket;                       // fsm_info_s1_agent:rp_startofpacket -> router_020:sink_startofpacket
	wire          fsm_info_s1_agent_rp_endofpacket;                         // fsm_info_s1_agent:rp_endofpacket -> router_020:sink_endofpacket
	wire          router_020_src_valid;                                     // router_020:src_valid -> rsp_demux_018:sink_valid
	wire  [130:0] router_020_src_data;                                      // router_020:src_data -> rsp_demux_018:sink_data
	wire          router_020_src_ready;                                     // rsp_demux_018:sink_ready -> router_020:src_ready
	wire   [35:0] router_020_src_channel;                                   // router_020:src_channel -> rsp_demux_018:sink_channel
	wire          router_020_src_startofpacket;                             // router_020:src_startofpacket -> rsp_demux_018:sink_startofpacket
	wire          router_020_src_endofpacket;                               // router_020:src_endofpacket -> rsp_demux_018:sink_endofpacket
	wire          fsm_info_0_s1_agent_rp_valid;                             // fsm_info_0_s1_agent:rp_valid -> router_021:sink_valid
	wire  [130:0] fsm_info_0_s1_agent_rp_data;                              // fsm_info_0_s1_agent:rp_data -> router_021:sink_data
	wire          fsm_info_0_s1_agent_rp_ready;                             // router_021:sink_ready -> fsm_info_0_s1_agent:rp_ready
	wire          fsm_info_0_s1_agent_rp_startofpacket;                     // fsm_info_0_s1_agent:rp_startofpacket -> router_021:sink_startofpacket
	wire          fsm_info_0_s1_agent_rp_endofpacket;                       // fsm_info_0_s1_agent:rp_endofpacket -> router_021:sink_endofpacket
	wire          router_021_src_valid;                                     // router_021:src_valid -> rsp_demux_019:sink_valid
	wire  [130:0] router_021_src_data;                                      // router_021:src_data -> rsp_demux_019:sink_data
	wire          router_021_src_ready;                                     // rsp_demux_019:sink_ready -> router_021:src_ready
	wire   [35:0] router_021_src_channel;                                   // router_021:src_channel -> rsp_demux_019:sink_channel
	wire          router_021_src_startofpacket;                             // router_021:src_startofpacket -> rsp_demux_019:sink_startofpacket
	wire          router_021_src_endofpacket;                               // router_021:src_endofpacket -> rsp_demux_019:sink_endofpacket
	wire          link_disable_s1_agent_rp_valid;                           // link_disable_s1_agent:rp_valid -> router_022:sink_valid
	wire  [130:0] link_disable_s1_agent_rp_data;                            // link_disable_s1_agent:rp_data -> router_022:sink_data
	wire          link_disable_s1_agent_rp_ready;                           // router_022:sink_ready -> link_disable_s1_agent:rp_ready
	wire          link_disable_s1_agent_rp_startofpacket;                   // link_disable_s1_agent:rp_startofpacket -> router_022:sink_startofpacket
	wire          link_disable_s1_agent_rp_endofpacket;                     // link_disable_s1_agent:rp_endofpacket -> router_022:sink_endofpacket
	wire          router_022_src_valid;                                     // router_022:src_valid -> rsp_demux_020:sink_valid
	wire  [130:0] router_022_src_data;                                      // router_022:src_data -> rsp_demux_020:sink_data
	wire          router_022_src_ready;                                     // rsp_demux_020:sink_ready -> router_022:src_ready
	wire   [35:0] router_022_src_channel;                                   // router_022:src_channel -> rsp_demux_020:sink_channel
	wire          router_022_src_startofpacket;                             // router_022:src_startofpacket -> rsp_demux_020:sink_startofpacket
	wire          router_022_src_endofpacket;                               // router_022:src_endofpacket -> rsp_demux_020:sink_endofpacket
	wire          link_disable_0_s1_agent_rp_valid;                         // link_disable_0_s1_agent:rp_valid -> router_023:sink_valid
	wire  [130:0] link_disable_0_s1_agent_rp_data;                          // link_disable_0_s1_agent:rp_data -> router_023:sink_data
	wire          link_disable_0_s1_agent_rp_ready;                         // router_023:sink_ready -> link_disable_0_s1_agent:rp_ready
	wire          link_disable_0_s1_agent_rp_startofpacket;                 // link_disable_0_s1_agent:rp_startofpacket -> router_023:sink_startofpacket
	wire          link_disable_0_s1_agent_rp_endofpacket;                   // link_disable_0_s1_agent:rp_endofpacket -> router_023:sink_endofpacket
	wire          router_023_src_valid;                                     // router_023:src_valid -> rsp_demux_021:sink_valid
	wire  [130:0] router_023_src_data;                                      // router_023:src_data -> rsp_demux_021:sink_data
	wire          router_023_src_ready;                                     // rsp_demux_021:sink_ready -> router_023:src_ready
	wire   [35:0] router_023_src_channel;                                   // router_023:src_channel -> rsp_demux_021:sink_channel
	wire          router_023_src_startofpacket;                             // router_023:src_startofpacket -> rsp_demux_021:sink_startofpacket
	wire          router_023_src_endofpacket;                               // router_023:src_endofpacket -> rsp_demux_021:sink_endofpacket
	wire          link_start_s1_agent_rp_valid;                             // link_start_s1_agent:rp_valid -> router_024:sink_valid
	wire  [130:0] link_start_s1_agent_rp_data;                              // link_start_s1_agent:rp_data -> router_024:sink_data
	wire          link_start_s1_agent_rp_ready;                             // router_024:sink_ready -> link_start_s1_agent:rp_ready
	wire          link_start_s1_agent_rp_startofpacket;                     // link_start_s1_agent:rp_startofpacket -> router_024:sink_startofpacket
	wire          link_start_s1_agent_rp_endofpacket;                       // link_start_s1_agent:rp_endofpacket -> router_024:sink_endofpacket
	wire          router_024_src_valid;                                     // router_024:src_valid -> rsp_demux_022:sink_valid
	wire  [130:0] router_024_src_data;                                      // router_024:src_data -> rsp_demux_022:sink_data
	wire          router_024_src_ready;                                     // rsp_demux_022:sink_ready -> router_024:src_ready
	wire   [35:0] router_024_src_channel;                                   // router_024:src_channel -> rsp_demux_022:sink_channel
	wire          router_024_src_startofpacket;                             // router_024:src_startofpacket -> rsp_demux_022:sink_startofpacket
	wire          router_024_src_endofpacket;                               // router_024:src_endofpacket -> rsp_demux_022:sink_endofpacket
	wire          link_start_0_s1_agent_rp_valid;                           // link_start_0_s1_agent:rp_valid -> router_025:sink_valid
	wire  [130:0] link_start_0_s1_agent_rp_data;                            // link_start_0_s1_agent:rp_data -> router_025:sink_data
	wire          link_start_0_s1_agent_rp_ready;                           // router_025:sink_ready -> link_start_0_s1_agent:rp_ready
	wire          link_start_0_s1_agent_rp_startofpacket;                   // link_start_0_s1_agent:rp_startofpacket -> router_025:sink_startofpacket
	wire          link_start_0_s1_agent_rp_endofpacket;                     // link_start_0_s1_agent:rp_endofpacket -> router_025:sink_endofpacket
	wire          router_025_src_valid;                                     // router_025:src_valid -> rsp_demux_023:sink_valid
	wire  [130:0] router_025_src_data;                                      // router_025:src_data -> rsp_demux_023:sink_data
	wire          router_025_src_ready;                                     // rsp_demux_023:sink_ready -> router_025:src_ready
	wire   [35:0] router_025_src_channel;                                   // router_025:src_channel -> rsp_demux_023:sink_channel
	wire          router_025_src_startofpacket;                             // router_025:src_startofpacket -> rsp_demux_023:sink_startofpacket
	wire          router_025_src_endofpacket;                               // router_025:src_endofpacket -> rsp_demux_023:sink_endofpacket
	wire          send_fct_now_s1_agent_rp_valid;                           // send_fct_now_s1_agent:rp_valid -> router_026:sink_valid
	wire  [130:0] send_fct_now_s1_agent_rp_data;                            // send_fct_now_s1_agent:rp_data -> router_026:sink_data
	wire          send_fct_now_s1_agent_rp_ready;                           // router_026:sink_ready -> send_fct_now_s1_agent:rp_ready
	wire          send_fct_now_s1_agent_rp_startofpacket;                   // send_fct_now_s1_agent:rp_startofpacket -> router_026:sink_startofpacket
	wire          send_fct_now_s1_agent_rp_endofpacket;                     // send_fct_now_s1_agent:rp_endofpacket -> router_026:sink_endofpacket
	wire          router_026_src_valid;                                     // router_026:src_valid -> rsp_demux_024:sink_valid
	wire  [130:0] router_026_src_data;                                      // router_026:src_data -> rsp_demux_024:sink_data
	wire          router_026_src_ready;                                     // rsp_demux_024:sink_ready -> router_026:src_ready
	wire   [35:0] router_026_src_channel;                                   // router_026:src_channel -> rsp_demux_024:sink_channel
	wire          router_026_src_startofpacket;                             // router_026:src_startofpacket -> rsp_demux_024:sink_startofpacket
	wire          router_026_src_endofpacket;                               // router_026:src_endofpacket -> rsp_demux_024:sink_endofpacket
	wire          send_fct_now_0_s1_agent_rp_valid;                         // send_fct_now_0_s1_agent:rp_valid -> router_027:sink_valid
	wire  [130:0] send_fct_now_0_s1_agent_rp_data;                          // send_fct_now_0_s1_agent:rp_data -> router_027:sink_data
	wire          send_fct_now_0_s1_agent_rp_ready;                         // router_027:sink_ready -> send_fct_now_0_s1_agent:rp_ready
	wire          send_fct_now_0_s1_agent_rp_startofpacket;                 // send_fct_now_0_s1_agent:rp_startofpacket -> router_027:sink_startofpacket
	wire          send_fct_now_0_s1_agent_rp_endofpacket;                   // send_fct_now_0_s1_agent:rp_endofpacket -> router_027:sink_endofpacket
	wire          router_027_src_valid;                                     // router_027:src_valid -> rsp_demux_025:sink_valid
	wire  [130:0] router_027_src_data;                                      // router_027:src_data -> rsp_demux_025:sink_data
	wire          router_027_src_ready;                                     // rsp_demux_025:sink_ready -> router_027:src_ready
	wire   [35:0] router_027_src_channel;                                   // router_027:src_channel -> rsp_demux_025:sink_channel
	wire          router_027_src_startofpacket;                             // router_027:src_startofpacket -> rsp_demux_025:sink_startofpacket
	wire          router_027_src_endofpacket;                               // router_027:src_endofpacket -> rsp_demux_025:sink_endofpacket
	wire          timec_en_to_tx_s1_agent_rp_valid;                         // timec_en_to_tx_s1_agent:rp_valid -> router_028:sink_valid
	wire  [130:0] timec_en_to_tx_s1_agent_rp_data;                          // timec_en_to_tx_s1_agent:rp_data -> router_028:sink_data
	wire          timec_en_to_tx_s1_agent_rp_ready;                         // router_028:sink_ready -> timec_en_to_tx_s1_agent:rp_ready
	wire          timec_en_to_tx_s1_agent_rp_startofpacket;                 // timec_en_to_tx_s1_agent:rp_startofpacket -> router_028:sink_startofpacket
	wire          timec_en_to_tx_s1_agent_rp_endofpacket;                   // timec_en_to_tx_s1_agent:rp_endofpacket -> router_028:sink_endofpacket
	wire          router_028_src_valid;                                     // router_028:src_valid -> rsp_demux_026:sink_valid
	wire  [130:0] router_028_src_data;                                      // router_028:src_data -> rsp_demux_026:sink_data
	wire          router_028_src_ready;                                     // rsp_demux_026:sink_ready -> router_028:src_ready
	wire   [35:0] router_028_src_channel;                                   // router_028:src_channel -> rsp_demux_026:sink_channel
	wire          router_028_src_startofpacket;                             // router_028:src_startofpacket -> rsp_demux_026:sink_startofpacket
	wire          router_028_src_endofpacket;                               // router_028:src_endofpacket -> rsp_demux_026:sink_endofpacket
	wire          timec_en_to_tx_0_s1_agent_rp_valid;                       // timec_en_to_tx_0_s1_agent:rp_valid -> router_029:sink_valid
	wire  [130:0] timec_en_to_tx_0_s1_agent_rp_data;                        // timec_en_to_tx_0_s1_agent:rp_data -> router_029:sink_data
	wire          timec_en_to_tx_0_s1_agent_rp_ready;                       // router_029:sink_ready -> timec_en_to_tx_0_s1_agent:rp_ready
	wire          timec_en_to_tx_0_s1_agent_rp_startofpacket;               // timec_en_to_tx_0_s1_agent:rp_startofpacket -> router_029:sink_startofpacket
	wire          timec_en_to_tx_0_s1_agent_rp_endofpacket;                 // timec_en_to_tx_0_s1_agent:rp_endofpacket -> router_029:sink_endofpacket
	wire          router_029_src_valid;                                     // router_029:src_valid -> rsp_demux_027:sink_valid
	wire  [130:0] router_029_src_data;                                      // router_029:src_data -> rsp_demux_027:sink_data
	wire          router_029_src_ready;                                     // rsp_demux_027:sink_ready -> router_029:src_ready
	wire   [35:0] router_029_src_channel;                                   // router_029:src_channel -> rsp_demux_027:sink_channel
	wire          router_029_src_startofpacket;                             // router_029:src_startofpacket -> rsp_demux_027:sink_startofpacket
	wire          router_029_src_endofpacket;                               // router_029:src_endofpacket -> rsp_demux_027:sink_endofpacket
	wire          timec_rx_r_s1_agent_rp_valid;                             // timec_rx_r_s1_agent:rp_valid -> router_030:sink_valid
	wire  [130:0] timec_rx_r_s1_agent_rp_data;                              // timec_rx_r_s1_agent:rp_data -> router_030:sink_data
	wire          timec_rx_r_s1_agent_rp_ready;                             // router_030:sink_ready -> timec_rx_r_s1_agent:rp_ready
	wire          timec_rx_r_s1_agent_rp_startofpacket;                     // timec_rx_r_s1_agent:rp_startofpacket -> router_030:sink_startofpacket
	wire          timec_rx_r_s1_agent_rp_endofpacket;                       // timec_rx_r_s1_agent:rp_endofpacket -> router_030:sink_endofpacket
	wire          router_030_src_valid;                                     // router_030:src_valid -> rsp_demux_028:sink_valid
	wire  [130:0] router_030_src_data;                                      // router_030:src_data -> rsp_demux_028:sink_data
	wire          router_030_src_ready;                                     // rsp_demux_028:sink_ready -> router_030:src_ready
	wire   [35:0] router_030_src_channel;                                   // router_030:src_channel -> rsp_demux_028:sink_channel
	wire          router_030_src_startofpacket;                             // router_030:src_startofpacket -> rsp_demux_028:sink_startofpacket
	wire          router_030_src_endofpacket;                               // router_030:src_endofpacket -> rsp_demux_028:sink_endofpacket
	wire          timec_rx_r_0_s1_agent_rp_valid;                           // timec_rx_r_0_s1_agent:rp_valid -> router_031:sink_valid
	wire  [130:0] timec_rx_r_0_s1_agent_rp_data;                            // timec_rx_r_0_s1_agent:rp_data -> router_031:sink_data
	wire          timec_rx_r_0_s1_agent_rp_ready;                           // router_031:sink_ready -> timec_rx_r_0_s1_agent:rp_ready
	wire          timec_rx_r_0_s1_agent_rp_startofpacket;                   // timec_rx_r_0_s1_agent:rp_startofpacket -> router_031:sink_startofpacket
	wire          timec_rx_r_0_s1_agent_rp_endofpacket;                     // timec_rx_r_0_s1_agent:rp_endofpacket -> router_031:sink_endofpacket
	wire          router_031_src_valid;                                     // router_031:src_valid -> rsp_demux_029:sink_valid
	wire  [130:0] router_031_src_data;                                      // router_031:src_data -> rsp_demux_029:sink_data
	wire          router_031_src_ready;                                     // rsp_demux_029:sink_ready -> router_031:src_ready
	wire   [35:0] router_031_src_channel;                                   // router_031:src_channel -> rsp_demux_029:sink_channel
	wire          router_031_src_startofpacket;                             // router_031:src_startofpacket -> rsp_demux_029:sink_startofpacket
	wire          router_031_src_endofpacket;                               // router_031:src_endofpacket -> rsp_demux_029:sink_endofpacket
	wire          timec_rx_ready_s1_agent_rp_valid;                         // timec_rx_ready_s1_agent:rp_valid -> router_032:sink_valid
	wire  [130:0] timec_rx_ready_s1_agent_rp_data;                          // timec_rx_ready_s1_agent:rp_data -> router_032:sink_data
	wire          timec_rx_ready_s1_agent_rp_ready;                         // router_032:sink_ready -> timec_rx_ready_s1_agent:rp_ready
	wire          timec_rx_ready_s1_agent_rp_startofpacket;                 // timec_rx_ready_s1_agent:rp_startofpacket -> router_032:sink_startofpacket
	wire          timec_rx_ready_s1_agent_rp_endofpacket;                   // timec_rx_ready_s1_agent:rp_endofpacket -> router_032:sink_endofpacket
	wire          router_032_src_valid;                                     // router_032:src_valid -> rsp_demux_030:sink_valid
	wire  [130:0] router_032_src_data;                                      // router_032:src_data -> rsp_demux_030:sink_data
	wire          router_032_src_ready;                                     // rsp_demux_030:sink_ready -> router_032:src_ready
	wire   [35:0] router_032_src_channel;                                   // router_032:src_channel -> rsp_demux_030:sink_channel
	wire          router_032_src_startofpacket;                             // router_032:src_startofpacket -> rsp_demux_030:sink_startofpacket
	wire          router_032_src_endofpacket;                               // router_032:src_endofpacket -> rsp_demux_030:sink_endofpacket
	wire          timec_rx_ready_0_s1_agent_rp_valid;                       // timec_rx_ready_0_s1_agent:rp_valid -> router_033:sink_valid
	wire  [130:0] timec_rx_ready_0_s1_agent_rp_data;                        // timec_rx_ready_0_s1_agent:rp_data -> router_033:sink_data
	wire          timec_rx_ready_0_s1_agent_rp_ready;                       // router_033:sink_ready -> timec_rx_ready_0_s1_agent:rp_ready
	wire          timec_rx_ready_0_s1_agent_rp_startofpacket;               // timec_rx_ready_0_s1_agent:rp_startofpacket -> router_033:sink_startofpacket
	wire          timec_rx_ready_0_s1_agent_rp_endofpacket;                 // timec_rx_ready_0_s1_agent:rp_endofpacket -> router_033:sink_endofpacket
	wire          router_033_src_valid;                                     // router_033:src_valid -> rsp_demux_031:sink_valid
	wire  [130:0] router_033_src_data;                                      // router_033:src_data -> rsp_demux_031:sink_data
	wire          router_033_src_ready;                                     // rsp_demux_031:sink_ready -> router_033:src_ready
	wire   [35:0] router_033_src_channel;                                   // router_033:src_channel -> rsp_demux_031:sink_channel
	wire          router_033_src_startofpacket;                             // router_033:src_startofpacket -> rsp_demux_031:sink_startofpacket
	wire          router_033_src_endofpacket;                               // router_033:src_endofpacket -> rsp_demux_031:sink_endofpacket
	wire          timec_tx_ready_s1_agent_rp_valid;                         // timec_tx_ready_s1_agent:rp_valid -> router_034:sink_valid
	wire  [130:0] timec_tx_ready_s1_agent_rp_data;                          // timec_tx_ready_s1_agent:rp_data -> router_034:sink_data
	wire          timec_tx_ready_s1_agent_rp_ready;                         // router_034:sink_ready -> timec_tx_ready_s1_agent:rp_ready
	wire          timec_tx_ready_s1_agent_rp_startofpacket;                 // timec_tx_ready_s1_agent:rp_startofpacket -> router_034:sink_startofpacket
	wire          timec_tx_ready_s1_agent_rp_endofpacket;                   // timec_tx_ready_s1_agent:rp_endofpacket -> router_034:sink_endofpacket
	wire          router_034_src_valid;                                     // router_034:src_valid -> rsp_demux_032:sink_valid
	wire  [130:0] router_034_src_data;                                      // router_034:src_data -> rsp_demux_032:sink_data
	wire          router_034_src_ready;                                     // rsp_demux_032:sink_ready -> router_034:src_ready
	wire   [35:0] router_034_src_channel;                                   // router_034:src_channel -> rsp_demux_032:sink_channel
	wire          router_034_src_startofpacket;                             // router_034:src_startofpacket -> rsp_demux_032:sink_startofpacket
	wire          router_034_src_endofpacket;                               // router_034:src_endofpacket -> rsp_demux_032:sink_endofpacket
	wire          timec_tx_ready_0_s1_agent_rp_valid;                       // timec_tx_ready_0_s1_agent:rp_valid -> router_035:sink_valid
	wire  [130:0] timec_tx_ready_0_s1_agent_rp_data;                        // timec_tx_ready_0_s1_agent:rp_data -> router_035:sink_data
	wire          timec_tx_ready_0_s1_agent_rp_ready;                       // router_035:sink_ready -> timec_tx_ready_0_s1_agent:rp_ready
	wire          timec_tx_ready_0_s1_agent_rp_startofpacket;               // timec_tx_ready_0_s1_agent:rp_startofpacket -> router_035:sink_startofpacket
	wire          timec_tx_ready_0_s1_agent_rp_endofpacket;                 // timec_tx_ready_0_s1_agent:rp_endofpacket -> router_035:sink_endofpacket
	wire          router_035_src_valid;                                     // router_035:src_valid -> rsp_demux_033:sink_valid
	wire  [130:0] router_035_src_data;                                      // router_035:src_data -> rsp_demux_033:sink_data
	wire          router_035_src_ready;                                     // rsp_demux_033:sink_ready -> router_035:src_ready
	wire   [35:0] router_035_src_channel;                                   // router_035:src_channel -> rsp_demux_033:sink_channel
	wire          router_035_src_startofpacket;                             // router_035:src_startofpacket -> rsp_demux_033:sink_startofpacket
	wire          router_035_src_endofpacket;                               // router_035:src_endofpacket -> rsp_demux_033:sink_endofpacket
	wire          timec_tx_to_w_s1_agent_rp_valid;                          // timec_tx_to_w_s1_agent:rp_valid -> router_036:sink_valid
	wire  [130:0] timec_tx_to_w_s1_agent_rp_data;                           // timec_tx_to_w_s1_agent:rp_data -> router_036:sink_data
	wire          timec_tx_to_w_s1_agent_rp_ready;                          // router_036:sink_ready -> timec_tx_to_w_s1_agent:rp_ready
	wire          timec_tx_to_w_s1_agent_rp_startofpacket;                  // timec_tx_to_w_s1_agent:rp_startofpacket -> router_036:sink_startofpacket
	wire          timec_tx_to_w_s1_agent_rp_endofpacket;                    // timec_tx_to_w_s1_agent:rp_endofpacket -> router_036:sink_endofpacket
	wire          router_036_src_valid;                                     // router_036:src_valid -> rsp_demux_034:sink_valid
	wire  [130:0] router_036_src_data;                                      // router_036:src_data -> rsp_demux_034:sink_data
	wire          router_036_src_ready;                                     // rsp_demux_034:sink_ready -> router_036:src_ready
	wire   [35:0] router_036_src_channel;                                   // router_036:src_channel -> rsp_demux_034:sink_channel
	wire          router_036_src_startofpacket;                             // router_036:src_startofpacket -> rsp_demux_034:sink_startofpacket
	wire          router_036_src_endofpacket;                               // router_036:src_endofpacket -> rsp_demux_034:sink_endofpacket
	wire          timec_tx_to_w_0_s1_agent_rp_valid;                        // timec_tx_to_w_0_s1_agent:rp_valid -> router_037:sink_valid
	wire  [130:0] timec_tx_to_w_0_s1_agent_rp_data;                         // timec_tx_to_w_0_s1_agent:rp_data -> router_037:sink_data
	wire          timec_tx_to_w_0_s1_agent_rp_ready;                        // router_037:sink_ready -> timec_tx_to_w_0_s1_agent:rp_ready
	wire          timec_tx_to_w_0_s1_agent_rp_startofpacket;                // timec_tx_to_w_0_s1_agent:rp_startofpacket -> router_037:sink_startofpacket
	wire          timec_tx_to_w_0_s1_agent_rp_endofpacket;                  // timec_tx_to_w_0_s1_agent:rp_endofpacket -> router_037:sink_endofpacket
	wire          router_037_src_valid;                                     // router_037:src_valid -> rsp_demux_035:sink_valid
	wire  [130:0] router_037_src_data;                                      // router_037:src_data -> rsp_demux_035:sink_data
	wire          router_037_src_ready;                                     // rsp_demux_035:sink_ready -> router_037:src_ready
	wire   [35:0] router_037_src_channel;                                   // router_037:src_channel -> rsp_demux_035:sink_channel
	wire          router_037_src_startofpacket;                             // router_037:src_startofpacket -> rsp_demux_035:sink_startofpacket
	wire          router_037_src_endofpacket;                               // router_037:src_endofpacket -> rsp_demux_035:sink_endofpacket
	wire          router_src_valid;                                         // router:src_valid -> hps_0_h2f_axi_master_wr_limiter:cmd_sink_valid
	wire  [130:0] router_src_data;                                          // router:src_data -> hps_0_h2f_axi_master_wr_limiter:cmd_sink_data
	wire          router_src_ready;                                         // hps_0_h2f_axi_master_wr_limiter:cmd_sink_ready -> router:src_ready
	wire   [35:0] router_src_channel;                                       // router:src_channel -> hps_0_h2f_axi_master_wr_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                 // router:src_startofpacket -> hps_0_h2f_axi_master_wr_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                   // router:src_endofpacket -> hps_0_h2f_axi_master_wr_limiter:cmd_sink_endofpacket
	wire  [130:0] hps_0_h2f_axi_master_wr_limiter_cmd_src_data;             // hps_0_h2f_axi_master_wr_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          hps_0_h2f_axi_master_wr_limiter_cmd_src_ready;            // cmd_demux:sink_ready -> hps_0_h2f_axi_master_wr_limiter:cmd_src_ready
	wire   [35:0] hps_0_h2f_axi_master_wr_limiter_cmd_src_channel;          // hps_0_h2f_axi_master_wr_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          hps_0_h2f_axi_master_wr_limiter_cmd_src_startofpacket;    // hps_0_h2f_axi_master_wr_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          hps_0_h2f_axi_master_wr_limiter_cmd_src_endofpacket;      // hps_0_h2f_axi_master_wr_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                        // rsp_mux:src_valid -> hps_0_h2f_axi_master_wr_limiter:rsp_sink_valid
	wire  [130:0] rsp_mux_src_data;                                         // rsp_mux:src_data -> hps_0_h2f_axi_master_wr_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                        // hps_0_h2f_axi_master_wr_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire   [35:0] rsp_mux_src_channel;                                      // rsp_mux:src_channel -> hps_0_h2f_axi_master_wr_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                // rsp_mux:src_startofpacket -> hps_0_h2f_axi_master_wr_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                  // rsp_mux:src_endofpacket -> hps_0_h2f_axi_master_wr_limiter:rsp_sink_endofpacket
	wire          hps_0_h2f_axi_master_wr_limiter_rsp_src_valid;            // hps_0_h2f_axi_master_wr_limiter:rsp_src_valid -> hps_0_h2f_axi_master_agent:write_rp_valid
	wire  [130:0] hps_0_h2f_axi_master_wr_limiter_rsp_src_data;             // hps_0_h2f_axi_master_wr_limiter:rsp_src_data -> hps_0_h2f_axi_master_agent:write_rp_data
	wire          hps_0_h2f_axi_master_wr_limiter_rsp_src_ready;            // hps_0_h2f_axi_master_agent:write_rp_ready -> hps_0_h2f_axi_master_wr_limiter:rsp_src_ready
	wire   [35:0] hps_0_h2f_axi_master_wr_limiter_rsp_src_channel;          // hps_0_h2f_axi_master_wr_limiter:rsp_src_channel -> hps_0_h2f_axi_master_agent:write_rp_channel
	wire          hps_0_h2f_axi_master_wr_limiter_rsp_src_startofpacket;    // hps_0_h2f_axi_master_wr_limiter:rsp_src_startofpacket -> hps_0_h2f_axi_master_agent:write_rp_startofpacket
	wire          hps_0_h2f_axi_master_wr_limiter_rsp_src_endofpacket;      // hps_0_h2f_axi_master_wr_limiter:rsp_src_endofpacket -> hps_0_h2f_axi_master_agent:write_rp_endofpacket
	wire          router_001_src_valid;                                     // router_001:src_valid -> hps_0_h2f_axi_master_rd_limiter:cmd_sink_valid
	wire  [130:0] router_001_src_data;                                      // router_001:src_data -> hps_0_h2f_axi_master_rd_limiter:cmd_sink_data
	wire          router_001_src_ready;                                     // hps_0_h2f_axi_master_rd_limiter:cmd_sink_ready -> router_001:src_ready
	wire   [35:0] router_001_src_channel;                                   // router_001:src_channel -> hps_0_h2f_axi_master_rd_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                             // router_001:src_startofpacket -> hps_0_h2f_axi_master_rd_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                               // router_001:src_endofpacket -> hps_0_h2f_axi_master_rd_limiter:cmd_sink_endofpacket
	wire  [130:0] hps_0_h2f_axi_master_rd_limiter_cmd_src_data;             // hps_0_h2f_axi_master_rd_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire          hps_0_h2f_axi_master_rd_limiter_cmd_src_ready;            // cmd_demux_001:sink_ready -> hps_0_h2f_axi_master_rd_limiter:cmd_src_ready
	wire   [35:0] hps_0_h2f_axi_master_rd_limiter_cmd_src_channel;          // hps_0_h2f_axi_master_rd_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire          hps_0_h2f_axi_master_rd_limiter_cmd_src_startofpacket;    // hps_0_h2f_axi_master_rd_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          hps_0_h2f_axi_master_rd_limiter_cmd_src_endofpacket;      // hps_0_h2f_axi_master_rd_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                    // rsp_mux_001:src_valid -> hps_0_h2f_axi_master_rd_limiter:rsp_sink_valid
	wire  [130:0] rsp_mux_001_src_data;                                     // rsp_mux_001:src_data -> hps_0_h2f_axi_master_rd_limiter:rsp_sink_data
	wire          rsp_mux_001_src_ready;                                    // hps_0_h2f_axi_master_rd_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire   [35:0] rsp_mux_001_src_channel;                                  // rsp_mux_001:src_channel -> hps_0_h2f_axi_master_rd_limiter:rsp_sink_channel
	wire          rsp_mux_001_src_startofpacket;                            // rsp_mux_001:src_startofpacket -> hps_0_h2f_axi_master_rd_limiter:rsp_sink_startofpacket
	wire          rsp_mux_001_src_endofpacket;                              // rsp_mux_001:src_endofpacket -> hps_0_h2f_axi_master_rd_limiter:rsp_sink_endofpacket
	wire          hps_0_h2f_axi_master_rd_limiter_rsp_src_valid;            // hps_0_h2f_axi_master_rd_limiter:rsp_src_valid -> hps_0_h2f_axi_master_agent:read_rp_valid
	wire  [130:0] hps_0_h2f_axi_master_rd_limiter_rsp_src_data;             // hps_0_h2f_axi_master_rd_limiter:rsp_src_data -> hps_0_h2f_axi_master_agent:read_rp_data
	wire          hps_0_h2f_axi_master_rd_limiter_rsp_src_ready;            // hps_0_h2f_axi_master_agent:read_rp_ready -> hps_0_h2f_axi_master_rd_limiter:rsp_src_ready
	wire   [35:0] hps_0_h2f_axi_master_rd_limiter_rsp_src_channel;          // hps_0_h2f_axi_master_rd_limiter:rsp_src_channel -> hps_0_h2f_axi_master_agent:read_rp_channel
	wire          hps_0_h2f_axi_master_rd_limiter_rsp_src_startofpacket;    // hps_0_h2f_axi_master_rd_limiter:rsp_src_startofpacket -> hps_0_h2f_axi_master_agent:read_rp_startofpacket
	wire          hps_0_h2f_axi_master_rd_limiter_rsp_src_endofpacket;      // hps_0_h2f_axi_master_rd_limiter:rsp_src_endofpacket -> hps_0_h2f_axi_master_agent:read_rp_endofpacket
	wire          cmd_mux_src_valid;                                        // cmd_mux:src_valid -> led_fpga_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_src_data;                                         // cmd_mux:src_data -> led_fpga_s1_burst_adapter:sink0_data
	wire          cmd_mux_src_ready;                                        // led_fpga_s1_burst_adapter:sink0_ready -> cmd_mux:src_ready
	wire   [35:0] cmd_mux_src_channel;                                      // cmd_mux:src_channel -> led_fpga_s1_burst_adapter:sink0_channel
	wire          cmd_mux_src_startofpacket;                                // cmd_mux:src_startofpacket -> led_fpga_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_src_endofpacket;                                  // cmd_mux:src_endofpacket -> led_fpga_s1_burst_adapter:sink0_endofpacket
	wire          led_fpga_s1_burst_adapter_source0_valid;                  // led_fpga_s1_burst_adapter:source0_valid -> led_fpga_s1_agent:cp_valid
	wire  [130:0] led_fpga_s1_burst_adapter_source0_data;                   // led_fpga_s1_burst_adapter:source0_data -> led_fpga_s1_agent:cp_data
	wire          led_fpga_s1_burst_adapter_source0_ready;                  // led_fpga_s1_agent:cp_ready -> led_fpga_s1_burst_adapter:source0_ready
	wire   [35:0] led_fpga_s1_burst_adapter_source0_channel;                // led_fpga_s1_burst_adapter:source0_channel -> led_fpga_s1_agent:cp_channel
	wire          led_fpga_s1_burst_adapter_source0_startofpacket;          // led_fpga_s1_burst_adapter:source0_startofpacket -> led_fpga_s1_agent:cp_startofpacket
	wire          led_fpga_s1_burst_adapter_source0_endofpacket;            // led_fpga_s1_burst_adapter:source0_endofpacket -> led_fpga_s1_agent:cp_endofpacket
	wire          cmd_mux_001_src_valid;                                    // cmd_mux_001:src_valid -> MONITOR_A_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_001_src_data;                                     // cmd_mux_001:src_data -> MONITOR_A_s1_burst_adapter:sink0_data
	wire          cmd_mux_001_src_ready;                                    // MONITOR_A_s1_burst_adapter:sink0_ready -> cmd_mux_001:src_ready
	wire   [35:0] cmd_mux_001_src_channel;                                  // cmd_mux_001:src_channel -> MONITOR_A_s1_burst_adapter:sink0_channel
	wire          cmd_mux_001_src_startofpacket;                            // cmd_mux_001:src_startofpacket -> MONITOR_A_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_001_src_endofpacket;                              // cmd_mux_001:src_endofpacket -> MONITOR_A_s1_burst_adapter:sink0_endofpacket
	wire          monitor_a_s1_burst_adapter_source0_valid;                 // MONITOR_A_s1_burst_adapter:source0_valid -> MONITOR_A_s1_agent:cp_valid
	wire  [130:0] monitor_a_s1_burst_adapter_source0_data;                  // MONITOR_A_s1_burst_adapter:source0_data -> MONITOR_A_s1_agent:cp_data
	wire          monitor_a_s1_burst_adapter_source0_ready;                 // MONITOR_A_s1_agent:cp_ready -> MONITOR_A_s1_burst_adapter:source0_ready
	wire   [35:0] monitor_a_s1_burst_adapter_source0_channel;               // MONITOR_A_s1_burst_adapter:source0_channel -> MONITOR_A_s1_agent:cp_channel
	wire          monitor_a_s1_burst_adapter_source0_startofpacket;         // MONITOR_A_s1_burst_adapter:source0_startofpacket -> MONITOR_A_s1_agent:cp_startofpacket
	wire          monitor_a_s1_burst_adapter_source0_endofpacket;           // MONITOR_A_s1_burst_adapter:source0_endofpacket -> MONITOR_A_s1_agent:cp_endofpacket
	wire          cmd_mux_002_src_valid;                                    // cmd_mux_002:src_valid -> MONITOR_B_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_002_src_data;                                     // cmd_mux_002:src_data -> MONITOR_B_s1_burst_adapter:sink0_data
	wire          cmd_mux_002_src_ready;                                    // MONITOR_B_s1_burst_adapter:sink0_ready -> cmd_mux_002:src_ready
	wire   [35:0] cmd_mux_002_src_channel;                                  // cmd_mux_002:src_channel -> MONITOR_B_s1_burst_adapter:sink0_channel
	wire          cmd_mux_002_src_startofpacket;                            // cmd_mux_002:src_startofpacket -> MONITOR_B_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_002_src_endofpacket;                              // cmd_mux_002:src_endofpacket -> MONITOR_B_s1_burst_adapter:sink0_endofpacket
	wire          monitor_b_s1_burst_adapter_source0_valid;                 // MONITOR_B_s1_burst_adapter:source0_valid -> MONITOR_B_s1_agent:cp_valid
	wire  [130:0] monitor_b_s1_burst_adapter_source0_data;                  // MONITOR_B_s1_burst_adapter:source0_data -> MONITOR_B_s1_agent:cp_data
	wire          monitor_b_s1_burst_adapter_source0_ready;                 // MONITOR_B_s1_agent:cp_ready -> MONITOR_B_s1_burst_adapter:source0_ready
	wire   [35:0] monitor_b_s1_burst_adapter_source0_channel;               // MONITOR_B_s1_burst_adapter:source0_channel -> MONITOR_B_s1_agent:cp_channel
	wire          monitor_b_s1_burst_adapter_source0_startofpacket;         // MONITOR_B_s1_burst_adapter:source0_startofpacket -> MONITOR_B_s1_agent:cp_startofpacket
	wire          monitor_b_s1_burst_adapter_source0_endofpacket;           // MONITOR_B_s1_burst_adapter:source0_endofpacket -> MONITOR_B_s1_agent:cp_endofpacket
	wire          cmd_mux_003_src_valid;                                    // cmd_mux_003:src_valid -> auto_start_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_003_src_data;                                     // cmd_mux_003:src_data -> auto_start_s1_burst_adapter:sink0_data
	wire          cmd_mux_003_src_ready;                                    // auto_start_s1_burst_adapter:sink0_ready -> cmd_mux_003:src_ready
	wire   [35:0] cmd_mux_003_src_channel;                                  // cmd_mux_003:src_channel -> auto_start_s1_burst_adapter:sink0_channel
	wire          cmd_mux_003_src_startofpacket;                            // cmd_mux_003:src_startofpacket -> auto_start_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_003_src_endofpacket;                              // cmd_mux_003:src_endofpacket -> auto_start_s1_burst_adapter:sink0_endofpacket
	wire          auto_start_s1_burst_adapter_source0_valid;                // auto_start_s1_burst_adapter:source0_valid -> auto_start_s1_agent:cp_valid
	wire  [130:0] auto_start_s1_burst_adapter_source0_data;                 // auto_start_s1_burst_adapter:source0_data -> auto_start_s1_agent:cp_data
	wire          auto_start_s1_burst_adapter_source0_ready;                // auto_start_s1_agent:cp_ready -> auto_start_s1_burst_adapter:source0_ready
	wire   [35:0] auto_start_s1_burst_adapter_source0_channel;              // auto_start_s1_burst_adapter:source0_channel -> auto_start_s1_agent:cp_channel
	wire          auto_start_s1_burst_adapter_source0_startofpacket;        // auto_start_s1_burst_adapter:source0_startofpacket -> auto_start_s1_agent:cp_startofpacket
	wire          auto_start_s1_burst_adapter_source0_endofpacket;          // auto_start_s1_burst_adapter:source0_endofpacket -> auto_start_s1_agent:cp_endofpacket
	wire          cmd_mux_004_src_valid;                                    // cmd_mux_004:src_valid -> auto_start_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_004_src_data;                                     // cmd_mux_004:src_data -> auto_start_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_004_src_ready;                                    // auto_start_0_s1_burst_adapter:sink0_ready -> cmd_mux_004:src_ready
	wire   [35:0] cmd_mux_004_src_channel;                                  // cmd_mux_004:src_channel -> auto_start_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_004_src_startofpacket;                            // cmd_mux_004:src_startofpacket -> auto_start_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_004_src_endofpacket;                              // cmd_mux_004:src_endofpacket -> auto_start_0_s1_burst_adapter:sink0_endofpacket
	wire          auto_start_0_s1_burst_adapter_source0_valid;              // auto_start_0_s1_burst_adapter:source0_valid -> auto_start_0_s1_agent:cp_valid
	wire  [130:0] auto_start_0_s1_burst_adapter_source0_data;               // auto_start_0_s1_burst_adapter:source0_data -> auto_start_0_s1_agent:cp_data
	wire          auto_start_0_s1_burst_adapter_source0_ready;              // auto_start_0_s1_agent:cp_ready -> auto_start_0_s1_burst_adapter:source0_ready
	wire   [35:0] auto_start_0_s1_burst_adapter_source0_channel;            // auto_start_0_s1_burst_adapter:source0_channel -> auto_start_0_s1_agent:cp_channel
	wire          auto_start_0_s1_burst_adapter_source0_startofpacket;      // auto_start_0_s1_burst_adapter:source0_startofpacket -> auto_start_0_s1_agent:cp_startofpacket
	wire          auto_start_0_s1_burst_adapter_source0_endofpacket;        // auto_start_0_s1_burst_adapter:source0_endofpacket -> auto_start_0_s1_agent:cp_endofpacket
	wire          cmd_mux_005_src_valid;                                    // cmd_mux_005:src_valid -> clock_sel_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_005_src_data;                                     // cmd_mux_005:src_data -> clock_sel_s1_burst_adapter:sink0_data
	wire          cmd_mux_005_src_ready;                                    // clock_sel_s1_burst_adapter:sink0_ready -> cmd_mux_005:src_ready
	wire   [35:0] cmd_mux_005_src_channel;                                  // cmd_mux_005:src_channel -> clock_sel_s1_burst_adapter:sink0_channel
	wire          cmd_mux_005_src_startofpacket;                            // cmd_mux_005:src_startofpacket -> clock_sel_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_005_src_endofpacket;                              // cmd_mux_005:src_endofpacket -> clock_sel_s1_burst_adapter:sink0_endofpacket
	wire          clock_sel_s1_burst_adapter_source0_valid;                 // clock_sel_s1_burst_adapter:source0_valid -> clock_sel_s1_agent:cp_valid
	wire  [130:0] clock_sel_s1_burst_adapter_source0_data;                  // clock_sel_s1_burst_adapter:source0_data -> clock_sel_s1_agent:cp_data
	wire          clock_sel_s1_burst_adapter_source0_ready;                 // clock_sel_s1_agent:cp_ready -> clock_sel_s1_burst_adapter:source0_ready
	wire   [35:0] clock_sel_s1_burst_adapter_source0_channel;               // clock_sel_s1_burst_adapter:source0_channel -> clock_sel_s1_agent:cp_channel
	wire          clock_sel_s1_burst_adapter_source0_startofpacket;         // clock_sel_s1_burst_adapter:source0_startofpacket -> clock_sel_s1_agent:cp_startofpacket
	wire          clock_sel_s1_burst_adapter_source0_endofpacket;           // clock_sel_s1_burst_adapter:source0_endofpacket -> clock_sel_s1_agent:cp_endofpacket
	wire          cmd_mux_006_src_valid;                                    // cmd_mux_006:src_valid -> credit_error_rx_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_006_src_data;                                     // cmd_mux_006:src_data -> credit_error_rx_s1_burst_adapter:sink0_data
	wire          cmd_mux_006_src_ready;                                    // credit_error_rx_s1_burst_adapter:sink0_ready -> cmd_mux_006:src_ready
	wire   [35:0] cmd_mux_006_src_channel;                                  // cmd_mux_006:src_channel -> credit_error_rx_s1_burst_adapter:sink0_channel
	wire          cmd_mux_006_src_startofpacket;                            // cmd_mux_006:src_startofpacket -> credit_error_rx_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_006_src_endofpacket;                              // cmd_mux_006:src_endofpacket -> credit_error_rx_s1_burst_adapter:sink0_endofpacket
	wire          credit_error_rx_s1_burst_adapter_source0_valid;           // credit_error_rx_s1_burst_adapter:source0_valid -> credit_error_rx_s1_agent:cp_valid
	wire  [130:0] credit_error_rx_s1_burst_adapter_source0_data;            // credit_error_rx_s1_burst_adapter:source0_data -> credit_error_rx_s1_agent:cp_data
	wire          credit_error_rx_s1_burst_adapter_source0_ready;           // credit_error_rx_s1_agent:cp_ready -> credit_error_rx_s1_burst_adapter:source0_ready
	wire   [35:0] credit_error_rx_s1_burst_adapter_source0_channel;         // credit_error_rx_s1_burst_adapter:source0_channel -> credit_error_rx_s1_agent:cp_channel
	wire          credit_error_rx_s1_burst_adapter_source0_startofpacket;   // credit_error_rx_s1_burst_adapter:source0_startofpacket -> credit_error_rx_s1_agent:cp_startofpacket
	wire          credit_error_rx_s1_burst_adapter_source0_endofpacket;     // credit_error_rx_s1_burst_adapter:source0_endofpacket -> credit_error_rx_s1_agent:cp_endofpacket
	wire          cmd_mux_007_src_valid;                                    // cmd_mux_007:src_valid -> credit_error_rx_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_007_src_data;                                     // cmd_mux_007:src_data -> credit_error_rx_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_007_src_ready;                                    // credit_error_rx_0_s1_burst_adapter:sink0_ready -> cmd_mux_007:src_ready
	wire   [35:0] cmd_mux_007_src_channel;                                  // cmd_mux_007:src_channel -> credit_error_rx_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_007_src_startofpacket;                            // cmd_mux_007:src_startofpacket -> credit_error_rx_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_007_src_endofpacket;                              // cmd_mux_007:src_endofpacket -> credit_error_rx_0_s1_burst_adapter:sink0_endofpacket
	wire          credit_error_rx_0_s1_burst_adapter_source0_valid;         // credit_error_rx_0_s1_burst_adapter:source0_valid -> credit_error_rx_0_s1_agent:cp_valid
	wire  [130:0] credit_error_rx_0_s1_burst_adapter_source0_data;          // credit_error_rx_0_s1_burst_adapter:source0_data -> credit_error_rx_0_s1_agent:cp_data
	wire          credit_error_rx_0_s1_burst_adapter_source0_ready;         // credit_error_rx_0_s1_agent:cp_ready -> credit_error_rx_0_s1_burst_adapter:source0_ready
	wire   [35:0] credit_error_rx_0_s1_burst_adapter_source0_channel;       // credit_error_rx_0_s1_burst_adapter:source0_channel -> credit_error_rx_0_s1_agent:cp_channel
	wire          credit_error_rx_0_s1_burst_adapter_source0_startofpacket; // credit_error_rx_0_s1_burst_adapter:source0_startofpacket -> credit_error_rx_0_s1_agent:cp_startofpacket
	wire          credit_error_rx_0_s1_burst_adapter_source0_endofpacket;   // credit_error_rx_0_s1_burst_adapter:source0_endofpacket -> credit_error_rx_0_s1_agent:cp_endofpacket
	wire          cmd_mux_008_src_valid;                                    // cmd_mux_008:src_valid -> data_en_to_w_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_008_src_data;                                     // cmd_mux_008:src_data -> data_en_to_w_s1_burst_adapter:sink0_data
	wire          cmd_mux_008_src_ready;                                    // data_en_to_w_s1_burst_adapter:sink0_ready -> cmd_mux_008:src_ready
	wire   [35:0] cmd_mux_008_src_channel;                                  // cmd_mux_008:src_channel -> data_en_to_w_s1_burst_adapter:sink0_channel
	wire          cmd_mux_008_src_startofpacket;                            // cmd_mux_008:src_startofpacket -> data_en_to_w_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_008_src_endofpacket;                              // cmd_mux_008:src_endofpacket -> data_en_to_w_s1_burst_adapter:sink0_endofpacket
	wire          data_en_to_w_s1_burst_adapter_source0_valid;              // data_en_to_w_s1_burst_adapter:source0_valid -> data_en_to_w_s1_agent:cp_valid
	wire  [130:0] data_en_to_w_s1_burst_adapter_source0_data;               // data_en_to_w_s1_burst_adapter:source0_data -> data_en_to_w_s1_agent:cp_data
	wire          data_en_to_w_s1_burst_adapter_source0_ready;              // data_en_to_w_s1_agent:cp_ready -> data_en_to_w_s1_burst_adapter:source0_ready
	wire   [35:0] data_en_to_w_s1_burst_adapter_source0_channel;            // data_en_to_w_s1_burst_adapter:source0_channel -> data_en_to_w_s1_agent:cp_channel
	wire          data_en_to_w_s1_burst_adapter_source0_startofpacket;      // data_en_to_w_s1_burst_adapter:source0_startofpacket -> data_en_to_w_s1_agent:cp_startofpacket
	wire          data_en_to_w_s1_burst_adapter_source0_endofpacket;        // data_en_to_w_s1_burst_adapter:source0_endofpacket -> data_en_to_w_s1_agent:cp_endofpacket
	wire          cmd_mux_009_src_valid;                                    // cmd_mux_009:src_valid -> data_en_to_w_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_009_src_data;                                     // cmd_mux_009:src_data -> data_en_to_w_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_009_src_ready;                                    // data_en_to_w_0_s1_burst_adapter:sink0_ready -> cmd_mux_009:src_ready
	wire   [35:0] cmd_mux_009_src_channel;                                  // cmd_mux_009:src_channel -> data_en_to_w_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_009_src_startofpacket;                            // cmd_mux_009:src_startofpacket -> data_en_to_w_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_009_src_endofpacket;                              // cmd_mux_009:src_endofpacket -> data_en_to_w_0_s1_burst_adapter:sink0_endofpacket
	wire          data_en_to_w_0_s1_burst_adapter_source0_valid;            // data_en_to_w_0_s1_burst_adapter:source0_valid -> data_en_to_w_0_s1_agent:cp_valid
	wire  [130:0] data_en_to_w_0_s1_burst_adapter_source0_data;             // data_en_to_w_0_s1_burst_adapter:source0_data -> data_en_to_w_0_s1_agent:cp_data
	wire          data_en_to_w_0_s1_burst_adapter_source0_ready;            // data_en_to_w_0_s1_agent:cp_ready -> data_en_to_w_0_s1_burst_adapter:source0_ready
	wire   [35:0] data_en_to_w_0_s1_burst_adapter_source0_channel;          // data_en_to_w_0_s1_burst_adapter:source0_channel -> data_en_to_w_0_s1_agent:cp_channel
	wire          data_en_to_w_0_s1_burst_adapter_source0_startofpacket;    // data_en_to_w_0_s1_burst_adapter:source0_startofpacket -> data_en_to_w_0_s1_agent:cp_startofpacket
	wire          data_en_to_w_0_s1_burst_adapter_source0_endofpacket;      // data_en_to_w_0_s1_burst_adapter:source0_endofpacket -> data_en_to_w_0_s1_agent:cp_endofpacket
	wire          cmd_mux_010_src_valid;                                    // cmd_mux_010:src_valid -> data_rx_r_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_010_src_data;                                     // cmd_mux_010:src_data -> data_rx_r_s1_burst_adapter:sink0_data
	wire          cmd_mux_010_src_ready;                                    // data_rx_r_s1_burst_adapter:sink0_ready -> cmd_mux_010:src_ready
	wire   [35:0] cmd_mux_010_src_channel;                                  // cmd_mux_010:src_channel -> data_rx_r_s1_burst_adapter:sink0_channel
	wire          cmd_mux_010_src_startofpacket;                            // cmd_mux_010:src_startofpacket -> data_rx_r_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_010_src_endofpacket;                              // cmd_mux_010:src_endofpacket -> data_rx_r_s1_burst_adapter:sink0_endofpacket
	wire          data_rx_r_s1_burst_adapter_source0_valid;                 // data_rx_r_s1_burst_adapter:source0_valid -> data_rx_r_s1_agent:cp_valid
	wire  [130:0] data_rx_r_s1_burst_adapter_source0_data;                  // data_rx_r_s1_burst_adapter:source0_data -> data_rx_r_s1_agent:cp_data
	wire          data_rx_r_s1_burst_adapter_source0_ready;                 // data_rx_r_s1_agent:cp_ready -> data_rx_r_s1_burst_adapter:source0_ready
	wire   [35:0] data_rx_r_s1_burst_adapter_source0_channel;               // data_rx_r_s1_burst_adapter:source0_channel -> data_rx_r_s1_agent:cp_channel
	wire          data_rx_r_s1_burst_adapter_source0_startofpacket;         // data_rx_r_s1_burst_adapter:source0_startofpacket -> data_rx_r_s1_agent:cp_startofpacket
	wire          data_rx_r_s1_burst_adapter_source0_endofpacket;           // data_rx_r_s1_burst_adapter:source0_endofpacket -> data_rx_r_s1_agent:cp_endofpacket
	wire          cmd_mux_011_src_valid;                                    // cmd_mux_011:src_valid -> data_rx_r_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_011_src_data;                                     // cmd_mux_011:src_data -> data_rx_r_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_011_src_ready;                                    // data_rx_r_0_s1_burst_adapter:sink0_ready -> cmd_mux_011:src_ready
	wire   [35:0] cmd_mux_011_src_channel;                                  // cmd_mux_011:src_channel -> data_rx_r_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_011_src_startofpacket;                            // cmd_mux_011:src_startofpacket -> data_rx_r_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_011_src_endofpacket;                              // cmd_mux_011:src_endofpacket -> data_rx_r_0_s1_burst_adapter:sink0_endofpacket
	wire          data_rx_r_0_s1_burst_adapter_source0_valid;               // data_rx_r_0_s1_burst_adapter:source0_valid -> data_rx_r_0_s1_agent:cp_valid
	wire  [130:0] data_rx_r_0_s1_burst_adapter_source0_data;                // data_rx_r_0_s1_burst_adapter:source0_data -> data_rx_r_0_s1_agent:cp_data
	wire          data_rx_r_0_s1_burst_adapter_source0_ready;               // data_rx_r_0_s1_agent:cp_ready -> data_rx_r_0_s1_burst_adapter:source0_ready
	wire   [35:0] data_rx_r_0_s1_burst_adapter_source0_channel;             // data_rx_r_0_s1_burst_adapter:source0_channel -> data_rx_r_0_s1_agent:cp_channel
	wire          data_rx_r_0_s1_burst_adapter_source0_startofpacket;       // data_rx_r_0_s1_burst_adapter:source0_startofpacket -> data_rx_r_0_s1_agent:cp_startofpacket
	wire          data_rx_r_0_s1_burst_adapter_source0_endofpacket;         // data_rx_r_0_s1_burst_adapter:source0_endofpacket -> data_rx_r_0_s1_agent:cp_endofpacket
	wire          cmd_mux_012_src_valid;                                    // cmd_mux_012:src_valid -> data_rx_rd_en_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_012_src_data;                                     // cmd_mux_012:src_data -> data_rx_rd_en_s1_burst_adapter:sink0_data
	wire          cmd_mux_012_src_ready;                                    // data_rx_rd_en_s1_burst_adapter:sink0_ready -> cmd_mux_012:src_ready
	wire   [35:0] cmd_mux_012_src_channel;                                  // cmd_mux_012:src_channel -> data_rx_rd_en_s1_burst_adapter:sink0_channel
	wire          cmd_mux_012_src_startofpacket;                            // cmd_mux_012:src_startofpacket -> data_rx_rd_en_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_012_src_endofpacket;                              // cmd_mux_012:src_endofpacket -> data_rx_rd_en_s1_burst_adapter:sink0_endofpacket
	wire          data_rx_rd_en_s1_burst_adapter_source0_valid;             // data_rx_rd_en_s1_burst_adapter:source0_valid -> data_rx_rd_en_s1_agent:cp_valid
	wire  [130:0] data_rx_rd_en_s1_burst_adapter_source0_data;              // data_rx_rd_en_s1_burst_adapter:source0_data -> data_rx_rd_en_s1_agent:cp_data
	wire          data_rx_rd_en_s1_burst_adapter_source0_ready;             // data_rx_rd_en_s1_agent:cp_ready -> data_rx_rd_en_s1_burst_adapter:source0_ready
	wire   [35:0] data_rx_rd_en_s1_burst_adapter_source0_channel;           // data_rx_rd_en_s1_burst_adapter:source0_channel -> data_rx_rd_en_s1_agent:cp_channel
	wire          data_rx_rd_en_s1_burst_adapter_source0_startofpacket;     // data_rx_rd_en_s1_burst_adapter:source0_startofpacket -> data_rx_rd_en_s1_agent:cp_startofpacket
	wire          data_rx_rd_en_s1_burst_adapter_source0_endofpacket;       // data_rx_rd_en_s1_burst_adapter:source0_endofpacket -> data_rx_rd_en_s1_agent:cp_endofpacket
	wire          cmd_mux_013_src_valid;                                    // cmd_mux_013:src_valid -> data_rx_ready_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_013_src_data;                                     // cmd_mux_013:src_data -> data_rx_ready_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_013_src_ready;                                    // data_rx_ready_0_s1_burst_adapter:sink0_ready -> cmd_mux_013:src_ready
	wire   [35:0] cmd_mux_013_src_channel;                                  // cmd_mux_013:src_channel -> data_rx_ready_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_013_src_startofpacket;                            // cmd_mux_013:src_startofpacket -> data_rx_ready_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_013_src_endofpacket;                              // cmd_mux_013:src_endofpacket -> data_rx_ready_0_s1_burst_adapter:sink0_endofpacket
	wire          data_rx_ready_0_s1_burst_adapter_source0_valid;           // data_rx_ready_0_s1_burst_adapter:source0_valid -> data_rx_ready_0_s1_agent:cp_valid
	wire  [130:0] data_rx_ready_0_s1_burst_adapter_source0_data;            // data_rx_ready_0_s1_burst_adapter:source0_data -> data_rx_ready_0_s1_agent:cp_data
	wire          data_rx_ready_0_s1_burst_adapter_source0_ready;           // data_rx_ready_0_s1_agent:cp_ready -> data_rx_ready_0_s1_burst_adapter:source0_ready
	wire   [35:0] data_rx_ready_0_s1_burst_adapter_source0_channel;         // data_rx_ready_0_s1_burst_adapter:source0_channel -> data_rx_ready_0_s1_agent:cp_channel
	wire          data_rx_ready_0_s1_burst_adapter_source0_startofpacket;   // data_rx_ready_0_s1_burst_adapter:source0_startofpacket -> data_rx_ready_0_s1_agent:cp_startofpacket
	wire          data_rx_ready_0_s1_burst_adapter_source0_endofpacket;     // data_rx_ready_0_s1_burst_adapter:source0_endofpacket -> data_rx_ready_0_s1_agent:cp_endofpacket
	wire          cmd_mux_014_src_valid;                                    // cmd_mux_014:src_valid -> data_tx_ready_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_014_src_data;                                     // cmd_mux_014:src_data -> data_tx_ready_s1_burst_adapter:sink0_data
	wire          cmd_mux_014_src_ready;                                    // data_tx_ready_s1_burst_adapter:sink0_ready -> cmd_mux_014:src_ready
	wire   [35:0] cmd_mux_014_src_channel;                                  // cmd_mux_014:src_channel -> data_tx_ready_s1_burst_adapter:sink0_channel
	wire          cmd_mux_014_src_startofpacket;                            // cmd_mux_014:src_startofpacket -> data_tx_ready_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_014_src_endofpacket;                              // cmd_mux_014:src_endofpacket -> data_tx_ready_s1_burst_adapter:sink0_endofpacket
	wire          data_tx_ready_s1_burst_adapter_source0_valid;             // data_tx_ready_s1_burst_adapter:source0_valid -> data_tx_ready_s1_agent:cp_valid
	wire  [130:0] data_tx_ready_s1_burst_adapter_source0_data;              // data_tx_ready_s1_burst_adapter:source0_data -> data_tx_ready_s1_agent:cp_data
	wire          data_tx_ready_s1_burst_adapter_source0_ready;             // data_tx_ready_s1_agent:cp_ready -> data_tx_ready_s1_burst_adapter:source0_ready
	wire   [35:0] data_tx_ready_s1_burst_adapter_source0_channel;           // data_tx_ready_s1_burst_adapter:source0_channel -> data_tx_ready_s1_agent:cp_channel
	wire          data_tx_ready_s1_burst_adapter_source0_startofpacket;     // data_tx_ready_s1_burst_adapter:source0_startofpacket -> data_tx_ready_s1_agent:cp_startofpacket
	wire          data_tx_ready_s1_burst_adapter_source0_endofpacket;       // data_tx_ready_s1_burst_adapter:source0_endofpacket -> data_tx_ready_s1_agent:cp_endofpacket
	wire          cmd_mux_015_src_valid;                                    // cmd_mux_015:src_valid -> data_tx_ready_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_015_src_data;                                     // cmd_mux_015:src_data -> data_tx_ready_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_015_src_ready;                                    // data_tx_ready_0_s1_burst_adapter:sink0_ready -> cmd_mux_015:src_ready
	wire   [35:0] cmd_mux_015_src_channel;                                  // cmd_mux_015:src_channel -> data_tx_ready_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_015_src_startofpacket;                            // cmd_mux_015:src_startofpacket -> data_tx_ready_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_015_src_endofpacket;                              // cmd_mux_015:src_endofpacket -> data_tx_ready_0_s1_burst_adapter:sink0_endofpacket
	wire          data_tx_ready_0_s1_burst_adapter_source0_valid;           // data_tx_ready_0_s1_burst_adapter:source0_valid -> data_tx_ready_0_s1_agent:cp_valid
	wire  [130:0] data_tx_ready_0_s1_burst_adapter_source0_data;            // data_tx_ready_0_s1_burst_adapter:source0_data -> data_tx_ready_0_s1_agent:cp_data
	wire          data_tx_ready_0_s1_burst_adapter_source0_ready;           // data_tx_ready_0_s1_agent:cp_ready -> data_tx_ready_0_s1_burst_adapter:source0_ready
	wire   [35:0] data_tx_ready_0_s1_burst_adapter_source0_channel;         // data_tx_ready_0_s1_burst_adapter:source0_channel -> data_tx_ready_0_s1_agent:cp_channel
	wire          data_tx_ready_0_s1_burst_adapter_source0_startofpacket;   // data_tx_ready_0_s1_burst_adapter:source0_startofpacket -> data_tx_ready_0_s1_agent:cp_startofpacket
	wire          data_tx_ready_0_s1_burst_adapter_source0_endofpacket;     // data_tx_ready_0_s1_burst_adapter:source0_endofpacket -> data_tx_ready_0_s1_agent:cp_endofpacket
	wire          cmd_mux_016_src_valid;                                    // cmd_mux_016:src_valid -> data_tx_to_w_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_016_src_data;                                     // cmd_mux_016:src_data -> data_tx_to_w_s1_burst_adapter:sink0_data
	wire          cmd_mux_016_src_ready;                                    // data_tx_to_w_s1_burst_adapter:sink0_ready -> cmd_mux_016:src_ready
	wire   [35:0] cmd_mux_016_src_channel;                                  // cmd_mux_016:src_channel -> data_tx_to_w_s1_burst_adapter:sink0_channel
	wire          cmd_mux_016_src_startofpacket;                            // cmd_mux_016:src_startofpacket -> data_tx_to_w_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_016_src_endofpacket;                              // cmd_mux_016:src_endofpacket -> data_tx_to_w_s1_burst_adapter:sink0_endofpacket
	wire          data_tx_to_w_s1_burst_adapter_source0_valid;              // data_tx_to_w_s1_burst_adapter:source0_valid -> data_tx_to_w_s1_agent:cp_valid
	wire  [130:0] data_tx_to_w_s1_burst_adapter_source0_data;               // data_tx_to_w_s1_burst_adapter:source0_data -> data_tx_to_w_s1_agent:cp_data
	wire          data_tx_to_w_s1_burst_adapter_source0_ready;              // data_tx_to_w_s1_agent:cp_ready -> data_tx_to_w_s1_burst_adapter:source0_ready
	wire   [35:0] data_tx_to_w_s1_burst_adapter_source0_channel;            // data_tx_to_w_s1_burst_adapter:source0_channel -> data_tx_to_w_s1_agent:cp_channel
	wire          data_tx_to_w_s1_burst_adapter_source0_startofpacket;      // data_tx_to_w_s1_burst_adapter:source0_startofpacket -> data_tx_to_w_s1_agent:cp_startofpacket
	wire          data_tx_to_w_s1_burst_adapter_source0_endofpacket;        // data_tx_to_w_s1_burst_adapter:source0_endofpacket -> data_tx_to_w_s1_agent:cp_endofpacket
	wire          cmd_mux_017_src_valid;                                    // cmd_mux_017:src_valid -> data_tx_to_w_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_017_src_data;                                     // cmd_mux_017:src_data -> data_tx_to_w_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_017_src_ready;                                    // data_tx_to_w_0_s1_burst_adapter:sink0_ready -> cmd_mux_017:src_ready
	wire   [35:0] cmd_mux_017_src_channel;                                  // cmd_mux_017:src_channel -> data_tx_to_w_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_017_src_startofpacket;                            // cmd_mux_017:src_startofpacket -> data_tx_to_w_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_017_src_endofpacket;                              // cmd_mux_017:src_endofpacket -> data_tx_to_w_0_s1_burst_adapter:sink0_endofpacket
	wire          data_tx_to_w_0_s1_burst_adapter_source0_valid;            // data_tx_to_w_0_s1_burst_adapter:source0_valid -> data_tx_to_w_0_s1_agent:cp_valid
	wire  [130:0] data_tx_to_w_0_s1_burst_adapter_source0_data;             // data_tx_to_w_0_s1_burst_adapter:source0_data -> data_tx_to_w_0_s1_agent:cp_data
	wire          data_tx_to_w_0_s1_burst_adapter_source0_ready;            // data_tx_to_w_0_s1_agent:cp_ready -> data_tx_to_w_0_s1_burst_adapter:source0_ready
	wire   [35:0] data_tx_to_w_0_s1_burst_adapter_source0_channel;          // data_tx_to_w_0_s1_burst_adapter:source0_channel -> data_tx_to_w_0_s1_agent:cp_channel
	wire          data_tx_to_w_0_s1_burst_adapter_source0_startofpacket;    // data_tx_to_w_0_s1_burst_adapter:source0_startofpacket -> data_tx_to_w_0_s1_agent:cp_startofpacket
	wire          data_tx_to_w_0_s1_burst_adapter_source0_endofpacket;      // data_tx_to_w_0_s1_burst_adapter:source0_endofpacket -> data_tx_to_w_0_s1_agent:cp_endofpacket
	wire          cmd_mux_018_src_valid;                                    // cmd_mux_018:src_valid -> fsm_info_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_018_src_data;                                     // cmd_mux_018:src_data -> fsm_info_s1_burst_adapter:sink0_data
	wire          cmd_mux_018_src_ready;                                    // fsm_info_s1_burst_adapter:sink0_ready -> cmd_mux_018:src_ready
	wire   [35:0] cmd_mux_018_src_channel;                                  // cmd_mux_018:src_channel -> fsm_info_s1_burst_adapter:sink0_channel
	wire          cmd_mux_018_src_startofpacket;                            // cmd_mux_018:src_startofpacket -> fsm_info_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_018_src_endofpacket;                              // cmd_mux_018:src_endofpacket -> fsm_info_s1_burst_adapter:sink0_endofpacket
	wire          fsm_info_s1_burst_adapter_source0_valid;                  // fsm_info_s1_burst_adapter:source0_valid -> fsm_info_s1_agent:cp_valid
	wire  [130:0] fsm_info_s1_burst_adapter_source0_data;                   // fsm_info_s1_burst_adapter:source0_data -> fsm_info_s1_agent:cp_data
	wire          fsm_info_s1_burst_adapter_source0_ready;                  // fsm_info_s1_agent:cp_ready -> fsm_info_s1_burst_adapter:source0_ready
	wire   [35:0] fsm_info_s1_burst_adapter_source0_channel;                // fsm_info_s1_burst_adapter:source0_channel -> fsm_info_s1_agent:cp_channel
	wire          fsm_info_s1_burst_adapter_source0_startofpacket;          // fsm_info_s1_burst_adapter:source0_startofpacket -> fsm_info_s1_agent:cp_startofpacket
	wire          fsm_info_s1_burst_adapter_source0_endofpacket;            // fsm_info_s1_burst_adapter:source0_endofpacket -> fsm_info_s1_agent:cp_endofpacket
	wire          cmd_mux_019_src_valid;                                    // cmd_mux_019:src_valid -> fsm_info_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_019_src_data;                                     // cmd_mux_019:src_data -> fsm_info_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_019_src_ready;                                    // fsm_info_0_s1_burst_adapter:sink0_ready -> cmd_mux_019:src_ready
	wire   [35:0] cmd_mux_019_src_channel;                                  // cmd_mux_019:src_channel -> fsm_info_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_019_src_startofpacket;                            // cmd_mux_019:src_startofpacket -> fsm_info_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_019_src_endofpacket;                              // cmd_mux_019:src_endofpacket -> fsm_info_0_s1_burst_adapter:sink0_endofpacket
	wire          fsm_info_0_s1_burst_adapter_source0_valid;                // fsm_info_0_s1_burst_adapter:source0_valid -> fsm_info_0_s1_agent:cp_valid
	wire  [130:0] fsm_info_0_s1_burst_adapter_source0_data;                 // fsm_info_0_s1_burst_adapter:source0_data -> fsm_info_0_s1_agent:cp_data
	wire          fsm_info_0_s1_burst_adapter_source0_ready;                // fsm_info_0_s1_agent:cp_ready -> fsm_info_0_s1_burst_adapter:source0_ready
	wire   [35:0] fsm_info_0_s1_burst_adapter_source0_channel;              // fsm_info_0_s1_burst_adapter:source0_channel -> fsm_info_0_s1_agent:cp_channel
	wire          fsm_info_0_s1_burst_adapter_source0_startofpacket;        // fsm_info_0_s1_burst_adapter:source0_startofpacket -> fsm_info_0_s1_agent:cp_startofpacket
	wire          fsm_info_0_s1_burst_adapter_source0_endofpacket;          // fsm_info_0_s1_burst_adapter:source0_endofpacket -> fsm_info_0_s1_agent:cp_endofpacket
	wire          cmd_mux_020_src_valid;                                    // cmd_mux_020:src_valid -> link_disable_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_020_src_data;                                     // cmd_mux_020:src_data -> link_disable_s1_burst_adapter:sink0_data
	wire          cmd_mux_020_src_ready;                                    // link_disable_s1_burst_adapter:sink0_ready -> cmd_mux_020:src_ready
	wire   [35:0] cmd_mux_020_src_channel;                                  // cmd_mux_020:src_channel -> link_disable_s1_burst_adapter:sink0_channel
	wire          cmd_mux_020_src_startofpacket;                            // cmd_mux_020:src_startofpacket -> link_disable_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_020_src_endofpacket;                              // cmd_mux_020:src_endofpacket -> link_disable_s1_burst_adapter:sink0_endofpacket
	wire          link_disable_s1_burst_adapter_source0_valid;              // link_disable_s1_burst_adapter:source0_valid -> link_disable_s1_agent:cp_valid
	wire  [130:0] link_disable_s1_burst_adapter_source0_data;               // link_disable_s1_burst_adapter:source0_data -> link_disable_s1_agent:cp_data
	wire          link_disable_s1_burst_adapter_source0_ready;              // link_disable_s1_agent:cp_ready -> link_disable_s1_burst_adapter:source0_ready
	wire   [35:0] link_disable_s1_burst_adapter_source0_channel;            // link_disable_s1_burst_adapter:source0_channel -> link_disable_s1_agent:cp_channel
	wire          link_disable_s1_burst_adapter_source0_startofpacket;      // link_disable_s1_burst_adapter:source0_startofpacket -> link_disable_s1_agent:cp_startofpacket
	wire          link_disable_s1_burst_adapter_source0_endofpacket;        // link_disable_s1_burst_adapter:source0_endofpacket -> link_disable_s1_agent:cp_endofpacket
	wire          cmd_mux_021_src_valid;                                    // cmd_mux_021:src_valid -> link_disable_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_021_src_data;                                     // cmd_mux_021:src_data -> link_disable_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_021_src_ready;                                    // link_disable_0_s1_burst_adapter:sink0_ready -> cmd_mux_021:src_ready
	wire   [35:0] cmd_mux_021_src_channel;                                  // cmd_mux_021:src_channel -> link_disable_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_021_src_startofpacket;                            // cmd_mux_021:src_startofpacket -> link_disable_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_021_src_endofpacket;                              // cmd_mux_021:src_endofpacket -> link_disable_0_s1_burst_adapter:sink0_endofpacket
	wire          link_disable_0_s1_burst_adapter_source0_valid;            // link_disable_0_s1_burst_adapter:source0_valid -> link_disable_0_s1_agent:cp_valid
	wire  [130:0] link_disable_0_s1_burst_adapter_source0_data;             // link_disable_0_s1_burst_adapter:source0_data -> link_disable_0_s1_agent:cp_data
	wire          link_disable_0_s1_burst_adapter_source0_ready;            // link_disable_0_s1_agent:cp_ready -> link_disable_0_s1_burst_adapter:source0_ready
	wire   [35:0] link_disable_0_s1_burst_adapter_source0_channel;          // link_disable_0_s1_burst_adapter:source0_channel -> link_disable_0_s1_agent:cp_channel
	wire          link_disable_0_s1_burst_adapter_source0_startofpacket;    // link_disable_0_s1_burst_adapter:source0_startofpacket -> link_disable_0_s1_agent:cp_startofpacket
	wire          link_disable_0_s1_burst_adapter_source0_endofpacket;      // link_disable_0_s1_burst_adapter:source0_endofpacket -> link_disable_0_s1_agent:cp_endofpacket
	wire          cmd_mux_022_src_valid;                                    // cmd_mux_022:src_valid -> link_start_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_022_src_data;                                     // cmd_mux_022:src_data -> link_start_s1_burst_adapter:sink0_data
	wire          cmd_mux_022_src_ready;                                    // link_start_s1_burst_adapter:sink0_ready -> cmd_mux_022:src_ready
	wire   [35:0] cmd_mux_022_src_channel;                                  // cmd_mux_022:src_channel -> link_start_s1_burst_adapter:sink0_channel
	wire          cmd_mux_022_src_startofpacket;                            // cmd_mux_022:src_startofpacket -> link_start_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_022_src_endofpacket;                              // cmd_mux_022:src_endofpacket -> link_start_s1_burst_adapter:sink0_endofpacket
	wire          link_start_s1_burst_adapter_source0_valid;                // link_start_s1_burst_adapter:source0_valid -> link_start_s1_agent:cp_valid
	wire  [130:0] link_start_s1_burst_adapter_source0_data;                 // link_start_s1_burst_adapter:source0_data -> link_start_s1_agent:cp_data
	wire          link_start_s1_burst_adapter_source0_ready;                // link_start_s1_agent:cp_ready -> link_start_s1_burst_adapter:source0_ready
	wire   [35:0] link_start_s1_burst_adapter_source0_channel;              // link_start_s1_burst_adapter:source0_channel -> link_start_s1_agent:cp_channel
	wire          link_start_s1_burst_adapter_source0_startofpacket;        // link_start_s1_burst_adapter:source0_startofpacket -> link_start_s1_agent:cp_startofpacket
	wire          link_start_s1_burst_adapter_source0_endofpacket;          // link_start_s1_burst_adapter:source0_endofpacket -> link_start_s1_agent:cp_endofpacket
	wire          cmd_mux_023_src_valid;                                    // cmd_mux_023:src_valid -> link_start_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_023_src_data;                                     // cmd_mux_023:src_data -> link_start_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_023_src_ready;                                    // link_start_0_s1_burst_adapter:sink0_ready -> cmd_mux_023:src_ready
	wire   [35:0] cmd_mux_023_src_channel;                                  // cmd_mux_023:src_channel -> link_start_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_023_src_startofpacket;                            // cmd_mux_023:src_startofpacket -> link_start_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_023_src_endofpacket;                              // cmd_mux_023:src_endofpacket -> link_start_0_s1_burst_adapter:sink0_endofpacket
	wire          link_start_0_s1_burst_adapter_source0_valid;              // link_start_0_s1_burst_adapter:source0_valid -> link_start_0_s1_agent:cp_valid
	wire  [130:0] link_start_0_s1_burst_adapter_source0_data;               // link_start_0_s1_burst_adapter:source0_data -> link_start_0_s1_agent:cp_data
	wire          link_start_0_s1_burst_adapter_source0_ready;              // link_start_0_s1_agent:cp_ready -> link_start_0_s1_burst_adapter:source0_ready
	wire   [35:0] link_start_0_s1_burst_adapter_source0_channel;            // link_start_0_s1_burst_adapter:source0_channel -> link_start_0_s1_agent:cp_channel
	wire          link_start_0_s1_burst_adapter_source0_startofpacket;      // link_start_0_s1_burst_adapter:source0_startofpacket -> link_start_0_s1_agent:cp_startofpacket
	wire          link_start_0_s1_burst_adapter_source0_endofpacket;        // link_start_0_s1_burst_adapter:source0_endofpacket -> link_start_0_s1_agent:cp_endofpacket
	wire          cmd_mux_024_src_valid;                                    // cmd_mux_024:src_valid -> send_fct_now_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_024_src_data;                                     // cmd_mux_024:src_data -> send_fct_now_s1_burst_adapter:sink0_data
	wire          cmd_mux_024_src_ready;                                    // send_fct_now_s1_burst_adapter:sink0_ready -> cmd_mux_024:src_ready
	wire   [35:0] cmd_mux_024_src_channel;                                  // cmd_mux_024:src_channel -> send_fct_now_s1_burst_adapter:sink0_channel
	wire          cmd_mux_024_src_startofpacket;                            // cmd_mux_024:src_startofpacket -> send_fct_now_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_024_src_endofpacket;                              // cmd_mux_024:src_endofpacket -> send_fct_now_s1_burst_adapter:sink0_endofpacket
	wire          send_fct_now_s1_burst_adapter_source0_valid;              // send_fct_now_s1_burst_adapter:source0_valid -> send_fct_now_s1_agent:cp_valid
	wire  [130:0] send_fct_now_s1_burst_adapter_source0_data;               // send_fct_now_s1_burst_adapter:source0_data -> send_fct_now_s1_agent:cp_data
	wire          send_fct_now_s1_burst_adapter_source0_ready;              // send_fct_now_s1_agent:cp_ready -> send_fct_now_s1_burst_adapter:source0_ready
	wire   [35:0] send_fct_now_s1_burst_adapter_source0_channel;            // send_fct_now_s1_burst_adapter:source0_channel -> send_fct_now_s1_agent:cp_channel
	wire          send_fct_now_s1_burst_adapter_source0_startofpacket;      // send_fct_now_s1_burst_adapter:source0_startofpacket -> send_fct_now_s1_agent:cp_startofpacket
	wire          send_fct_now_s1_burst_adapter_source0_endofpacket;        // send_fct_now_s1_burst_adapter:source0_endofpacket -> send_fct_now_s1_agent:cp_endofpacket
	wire          cmd_mux_025_src_valid;                                    // cmd_mux_025:src_valid -> send_fct_now_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_025_src_data;                                     // cmd_mux_025:src_data -> send_fct_now_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_025_src_ready;                                    // send_fct_now_0_s1_burst_adapter:sink0_ready -> cmd_mux_025:src_ready
	wire   [35:0] cmd_mux_025_src_channel;                                  // cmd_mux_025:src_channel -> send_fct_now_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_025_src_startofpacket;                            // cmd_mux_025:src_startofpacket -> send_fct_now_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_025_src_endofpacket;                              // cmd_mux_025:src_endofpacket -> send_fct_now_0_s1_burst_adapter:sink0_endofpacket
	wire          send_fct_now_0_s1_burst_adapter_source0_valid;            // send_fct_now_0_s1_burst_adapter:source0_valid -> send_fct_now_0_s1_agent:cp_valid
	wire  [130:0] send_fct_now_0_s1_burst_adapter_source0_data;             // send_fct_now_0_s1_burst_adapter:source0_data -> send_fct_now_0_s1_agent:cp_data
	wire          send_fct_now_0_s1_burst_adapter_source0_ready;            // send_fct_now_0_s1_agent:cp_ready -> send_fct_now_0_s1_burst_adapter:source0_ready
	wire   [35:0] send_fct_now_0_s1_burst_adapter_source0_channel;          // send_fct_now_0_s1_burst_adapter:source0_channel -> send_fct_now_0_s1_agent:cp_channel
	wire          send_fct_now_0_s1_burst_adapter_source0_startofpacket;    // send_fct_now_0_s1_burst_adapter:source0_startofpacket -> send_fct_now_0_s1_agent:cp_startofpacket
	wire          send_fct_now_0_s1_burst_adapter_source0_endofpacket;      // send_fct_now_0_s1_burst_adapter:source0_endofpacket -> send_fct_now_0_s1_agent:cp_endofpacket
	wire          cmd_mux_026_src_valid;                                    // cmd_mux_026:src_valid -> timec_en_to_tx_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_026_src_data;                                     // cmd_mux_026:src_data -> timec_en_to_tx_s1_burst_adapter:sink0_data
	wire          cmd_mux_026_src_ready;                                    // timec_en_to_tx_s1_burst_adapter:sink0_ready -> cmd_mux_026:src_ready
	wire   [35:0] cmd_mux_026_src_channel;                                  // cmd_mux_026:src_channel -> timec_en_to_tx_s1_burst_adapter:sink0_channel
	wire          cmd_mux_026_src_startofpacket;                            // cmd_mux_026:src_startofpacket -> timec_en_to_tx_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_026_src_endofpacket;                              // cmd_mux_026:src_endofpacket -> timec_en_to_tx_s1_burst_adapter:sink0_endofpacket
	wire          timec_en_to_tx_s1_burst_adapter_source0_valid;            // timec_en_to_tx_s1_burst_adapter:source0_valid -> timec_en_to_tx_s1_agent:cp_valid
	wire  [130:0] timec_en_to_tx_s1_burst_adapter_source0_data;             // timec_en_to_tx_s1_burst_adapter:source0_data -> timec_en_to_tx_s1_agent:cp_data
	wire          timec_en_to_tx_s1_burst_adapter_source0_ready;            // timec_en_to_tx_s1_agent:cp_ready -> timec_en_to_tx_s1_burst_adapter:source0_ready
	wire   [35:0] timec_en_to_tx_s1_burst_adapter_source0_channel;          // timec_en_to_tx_s1_burst_adapter:source0_channel -> timec_en_to_tx_s1_agent:cp_channel
	wire          timec_en_to_tx_s1_burst_adapter_source0_startofpacket;    // timec_en_to_tx_s1_burst_adapter:source0_startofpacket -> timec_en_to_tx_s1_agent:cp_startofpacket
	wire          timec_en_to_tx_s1_burst_adapter_source0_endofpacket;      // timec_en_to_tx_s1_burst_adapter:source0_endofpacket -> timec_en_to_tx_s1_agent:cp_endofpacket
	wire          cmd_mux_027_src_valid;                                    // cmd_mux_027:src_valid -> timec_en_to_tx_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_027_src_data;                                     // cmd_mux_027:src_data -> timec_en_to_tx_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_027_src_ready;                                    // timec_en_to_tx_0_s1_burst_adapter:sink0_ready -> cmd_mux_027:src_ready
	wire   [35:0] cmd_mux_027_src_channel;                                  // cmd_mux_027:src_channel -> timec_en_to_tx_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_027_src_startofpacket;                            // cmd_mux_027:src_startofpacket -> timec_en_to_tx_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_027_src_endofpacket;                              // cmd_mux_027:src_endofpacket -> timec_en_to_tx_0_s1_burst_adapter:sink0_endofpacket
	wire          timec_en_to_tx_0_s1_burst_adapter_source0_valid;          // timec_en_to_tx_0_s1_burst_adapter:source0_valid -> timec_en_to_tx_0_s1_agent:cp_valid
	wire  [130:0] timec_en_to_tx_0_s1_burst_adapter_source0_data;           // timec_en_to_tx_0_s1_burst_adapter:source0_data -> timec_en_to_tx_0_s1_agent:cp_data
	wire          timec_en_to_tx_0_s1_burst_adapter_source0_ready;          // timec_en_to_tx_0_s1_agent:cp_ready -> timec_en_to_tx_0_s1_burst_adapter:source0_ready
	wire   [35:0] timec_en_to_tx_0_s1_burst_adapter_source0_channel;        // timec_en_to_tx_0_s1_burst_adapter:source0_channel -> timec_en_to_tx_0_s1_agent:cp_channel
	wire          timec_en_to_tx_0_s1_burst_adapter_source0_startofpacket;  // timec_en_to_tx_0_s1_burst_adapter:source0_startofpacket -> timec_en_to_tx_0_s1_agent:cp_startofpacket
	wire          timec_en_to_tx_0_s1_burst_adapter_source0_endofpacket;    // timec_en_to_tx_0_s1_burst_adapter:source0_endofpacket -> timec_en_to_tx_0_s1_agent:cp_endofpacket
	wire          cmd_mux_028_src_valid;                                    // cmd_mux_028:src_valid -> timec_rx_r_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_028_src_data;                                     // cmd_mux_028:src_data -> timec_rx_r_s1_burst_adapter:sink0_data
	wire          cmd_mux_028_src_ready;                                    // timec_rx_r_s1_burst_adapter:sink0_ready -> cmd_mux_028:src_ready
	wire   [35:0] cmd_mux_028_src_channel;                                  // cmd_mux_028:src_channel -> timec_rx_r_s1_burst_adapter:sink0_channel
	wire          cmd_mux_028_src_startofpacket;                            // cmd_mux_028:src_startofpacket -> timec_rx_r_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_028_src_endofpacket;                              // cmd_mux_028:src_endofpacket -> timec_rx_r_s1_burst_adapter:sink0_endofpacket
	wire          timec_rx_r_s1_burst_adapter_source0_valid;                // timec_rx_r_s1_burst_adapter:source0_valid -> timec_rx_r_s1_agent:cp_valid
	wire  [130:0] timec_rx_r_s1_burst_adapter_source0_data;                 // timec_rx_r_s1_burst_adapter:source0_data -> timec_rx_r_s1_agent:cp_data
	wire          timec_rx_r_s1_burst_adapter_source0_ready;                // timec_rx_r_s1_agent:cp_ready -> timec_rx_r_s1_burst_adapter:source0_ready
	wire   [35:0] timec_rx_r_s1_burst_adapter_source0_channel;              // timec_rx_r_s1_burst_adapter:source0_channel -> timec_rx_r_s1_agent:cp_channel
	wire          timec_rx_r_s1_burst_adapter_source0_startofpacket;        // timec_rx_r_s1_burst_adapter:source0_startofpacket -> timec_rx_r_s1_agent:cp_startofpacket
	wire          timec_rx_r_s1_burst_adapter_source0_endofpacket;          // timec_rx_r_s1_burst_adapter:source0_endofpacket -> timec_rx_r_s1_agent:cp_endofpacket
	wire          cmd_mux_029_src_valid;                                    // cmd_mux_029:src_valid -> timec_rx_r_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_029_src_data;                                     // cmd_mux_029:src_data -> timec_rx_r_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_029_src_ready;                                    // timec_rx_r_0_s1_burst_adapter:sink0_ready -> cmd_mux_029:src_ready
	wire   [35:0] cmd_mux_029_src_channel;                                  // cmd_mux_029:src_channel -> timec_rx_r_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_029_src_startofpacket;                            // cmd_mux_029:src_startofpacket -> timec_rx_r_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_029_src_endofpacket;                              // cmd_mux_029:src_endofpacket -> timec_rx_r_0_s1_burst_adapter:sink0_endofpacket
	wire          timec_rx_r_0_s1_burst_adapter_source0_valid;              // timec_rx_r_0_s1_burst_adapter:source0_valid -> timec_rx_r_0_s1_agent:cp_valid
	wire  [130:0] timec_rx_r_0_s1_burst_adapter_source0_data;               // timec_rx_r_0_s1_burst_adapter:source0_data -> timec_rx_r_0_s1_agent:cp_data
	wire          timec_rx_r_0_s1_burst_adapter_source0_ready;              // timec_rx_r_0_s1_agent:cp_ready -> timec_rx_r_0_s1_burst_adapter:source0_ready
	wire   [35:0] timec_rx_r_0_s1_burst_adapter_source0_channel;            // timec_rx_r_0_s1_burst_adapter:source0_channel -> timec_rx_r_0_s1_agent:cp_channel
	wire          timec_rx_r_0_s1_burst_adapter_source0_startofpacket;      // timec_rx_r_0_s1_burst_adapter:source0_startofpacket -> timec_rx_r_0_s1_agent:cp_startofpacket
	wire          timec_rx_r_0_s1_burst_adapter_source0_endofpacket;        // timec_rx_r_0_s1_burst_adapter:source0_endofpacket -> timec_rx_r_0_s1_agent:cp_endofpacket
	wire          cmd_mux_030_src_valid;                                    // cmd_mux_030:src_valid -> timec_rx_ready_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_030_src_data;                                     // cmd_mux_030:src_data -> timec_rx_ready_s1_burst_adapter:sink0_data
	wire          cmd_mux_030_src_ready;                                    // timec_rx_ready_s1_burst_adapter:sink0_ready -> cmd_mux_030:src_ready
	wire   [35:0] cmd_mux_030_src_channel;                                  // cmd_mux_030:src_channel -> timec_rx_ready_s1_burst_adapter:sink0_channel
	wire          cmd_mux_030_src_startofpacket;                            // cmd_mux_030:src_startofpacket -> timec_rx_ready_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_030_src_endofpacket;                              // cmd_mux_030:src_endofpacket -> timec_rx_ready_s1_burst_adapter:sink0_endofpacket
	wire          timec_rx_ready_s1_burst_adapter_source0_valid;            // timec_rx_ready_s1_burst_adapter:source0_valid -> timec_rx_ready_s1_agent:cp_valid
	wire  [130:0] timec_rx_ready_s1_burst_adapter_source0_data;             // timec_rx_ready_s1_burst_adapter:source0_data -> timec_rx_ready_s1_agent:cp_data
	wire          timec_rx_ready_s1_burst_adapter_source0_ready;            // timec_rx_ready_s1_agent:cp_ready -> timec_rx_ready_s1_burst_adapter:source0_ready
	wire   [35:0] timec_rx_ready_s1_burst_adapter_source0_channel;          // timec_rx_ready_s1_burst_adapter:source0_channel -> timec_rx_ready_s1_agent:cp_channel
	wire          timec_rx_ready_s1_burst_adapter_source0_startofpacket;    // timec_rx_ready_s1_burst_adapter:source0_startofpacket -> timec_rx_ready_s1_agent:cp_startofpacket
	wire          timec_rx_ready_s1_burst_adapter_source0_endofpacket;      // timec_rx_ready_s1_burst_adapter:source0_endofpacket -> timec_rx_ready_s1_agent:cp_endofpacket
	wire          cmd_mux_031_src_valid;                                    // cmd_mux_031:src_valid -> timec_rx_ready_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_031_src_data;                                     // cmd_mux_031:src_data -> timec_rx_ready_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_031_src_ready;                                    // timec_rx_ready_0_s1_burst_adapter:sink0_ready -> cmd_mux_031:src_ready
	wire   [35:0] cmd_mux_031_src_channel;                                  // cmd_mux_031:src_channel -> timec_rx_ready_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_031_src_startofpacket;                            // cmd_mux_031:src_startofpacket -> timec_rx_ready_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_031_src_endofpacket;                              // cmd_mux_031:src_endofpacket -> timec_rx_ready_0_s1_burst_adapter:sink0_endofpacket
	wire          timec_rx_ready_0_s1_burst_adapter_source0_valid;          // timec_rx_ready_0_s1_burst_adapter:source0_valid -> timec_rx_ready_0_s1_agent:cp_valid
	wire  [130:0] timec_rx_ready_0_s1_burst_adapter_source0_data;           // timec_rx_ready_0_s1_burst_adapter:source0_data -> timec_rx_ready_0_s1_agent:cp_data
	wire          timec_rx_ready_0_s1_burst_adapter_source0_ready;          // timec_rx_ready_0_s1_agent:cp_ready -> timec_rx_ready_0_s1_burst_adapter:source0_ready
	wire   [35:0] timec_rx_ready_0_s1_burst_adapter_source0_channel;        // timec_rx_ready_0_s1_burst_adapter:source0_channel -> timec_rx_ready_0_s1_agent:cp_channel
	wire          timec_rx_ready_0_s1_burst_adapter_source0_startofpacket;  // timec_rx_ready_0_s1_burst_adapter:source0_startofpacket -> timec_rx_ready_0_s1_agent:cp_startofpacket
	wire          timec_rx_ready_0_s1_burst_adapter_source0_endofpacket;    // timec_rx_ready_0_s1_burst_adapter:source0_endofpacket -> timec_rx_ready_0_s1_agent:cp_endofpacket
	wire          cmd_mux_032_src_valid;                                    // cmd_mux_032:src_valid -> timec_tx_ready_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_032_src_data;                                     // cmd_mux_032:src_data -> timec_tx_ready_s1_burst_adapter:sink0_data
	wire          cmd_mux_032_src_ready;                                    // timec_tx_ready_s1_burst_adapter:sink0_ready -> cmd_mux_032:src_ready
	wire   [35:0] cmd_mux_032_src_channel;                                  // cmd_mux_032:src_channel -> timec_tx_ready_s1_burst_adapter:sink0_channel
	wire          cmd_mux_032_src_startofpacket;                            // cmd_mux_032:src_startofpacket -> timec_tx_ready_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_032_src_endofpacket;                              // cmd_mux_032:src_endofpacket -> timec_tx_ready_s1_burst_adapter:sink0_endofpacket
	wire          timec_tx_ready_s1_burst_adapter_source0_valid;            // timec_tx_ready_s1_burst_adapter:source0_valid -> timec_tx_ready_s1_agent:cp_valid
	wire  [130:0] timec_tx_ready_s1_burst_adapter_source0_data;             // timec_tx_ready_s1_burst_adapter:source0_data -> timec_tx_ready_s1_agent:cp_data
	wire          timec_tx_ready_s1_burst_adapter_source0_ready;            // timec_tx_ready_s1_agent:cp_ready -> timec_tx_ready_s1_burst_adapter:source0_ready
	wire   [35:0] timec_tx_ready_s1_burst_adapter_source0_channel;          // timec_tx_ready_s1_burst_adapter:source0_channel -> timec_tx_ready_s1_agent:cp_channel
	wire          timec_tx_ready_s1_burst_adapter_source0_startofpacket;    // timec_tx_ready_s1_burst_adapter:source0_startofpacket -> timec_tx_ready_s1_agent:cp_startofpacket
	wire          timec_tx_ready_s1_burst_adapter_source0_endofpacket;      // timec_tx_ready_s1_burst_adapter:source0_endofpacket -> timec_tx_ready_s1_agent:cp_endofpacket
	wire          cmd_mux_033_src_valid;                                    // cmd_mux_033:src_valid -> timec_tx_ready_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_033_src_data;                                     // cmd_mux_033:src_data -> timec_tx_ready_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_033_src_ready;                                    // timec_tx_ready_0_s1_burst_adapter:sink0_ready -> cmd_mux_033:src_ready
	wire   [35:0] cmd_mux_033_src_channel;                                  // cmd_mux_033:src_channel -> timec_tx_ready_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_033_src_startofpacket;                            // cmd_mux_033:src_startofpacket -> timec_tx_ready_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_033_src_endofpacket;                              // cmd_mux_033:src_endofpacket -> timec_tx_ready_0_s1_burst_adapter:sink0_endofpacket
	wire          timec_tx_ready_0_s1_burst_adapter_source0_valid;          // timec_tx_ready_0_s1_burst_adapter:source0_valid -> timec_tx_ready_0_s1_agent:cp_valid
	wire  [130:0] timec_tx_ready_0_s1_burst_adapter_source0_data;           // timec_tx_ready_0_s1_burst_adapter:source0_data -> timec_tx_ready_0_s1_agent:cp_data
	wire          timec_tx_ready_0_s1_burst_adapter_source0_ready;          // timec_tx_ready_0_s1_agent:cp_ready -> timec_tx_ready_0_s1_burst_adapter:source0_ready
	wire   [35:0] timec_tx_ready_0_s1_burst_adapter_source0_channel;        // timec_tx_ready_0_s1_burst_adapter:source0_channel -> timec_tx_ready_0_s1_agent:cp_channel
	wire          timec_tx_ready_0_s1_burst_adapter_source0_startofpacket;  // timec_tx_ready_0_s1_burst_adapter:source0_startofpacket -> timec_tx_ready_0_s1_agent:cp_startofpacket
	wire          timec_tx_ready_0_s1_burst_adapter_source0_endofpacket;    // timec_tx_ready_0_s1_burst_adapter:source0_endofpacket -> timec_tx_ready_0_s1_agent:cp_endofpacket
	wire          cmd_mux_034_src_valid;                                    // cmd_mux_034:src_valid -> timec_tx_to_w_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_034_src_data;                                     // cmd_mux_034:src_data -> timec_tx_to_w_s1_burst_adapter:sink0_data
	wire          cmd_mux_034_src_ready;                                    // timec_tx_to_w_s1_burst_adapter:sink0_ready -> cmd_mux_034:src_ready
	wire   [35:0] cmd_mux_034_src_channel;                                  // cmd_mux_034:src_channel -> timec_tx_to_w_s1_burst_adapter:sink0_channel
	wire          cmd_mux_034_src_startofpacket;                            // cmd_mux_034:src_startofpacket -> timec_tx_to_w_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_034_src_endofpacket;                              // cmd_mux_034:src_endofpacket -> timec_tx_to_w_s1_burst_adapter:sink0_endofpacket
	wire          timec_tx_to_w_s1_burst_adapter_source0_valid;             // timec_tx_to_w_s1_burst_adapter:source0_valid -> timec_tx_to_w_s1_agent:cp_valid
	wire  [130:0] timec_tx_to_w_s1_burst_adapter_source0_data;              // timec_tx_to_w_s1_burst_adapter:source0_data -> timec_tx_to_w_s1_agent:cp_data
	wire          timec_tx_to_w_s1_burst_adapter_source0_ready;             // timec_tx_to_w_s1_agent:cp_ready -> timec_tx_to_w_s1_burst_adapter:source0_ready
	wire   [35:0] timec_tx_to_w_s1_burst_adapter_source0_channel;           // timec_tx_to_w_s1_burst_adapter:source0_channel -> timec_tx_to_w_s1_agent:cp_channel
	wire          timec_tx_to_w_s1_burst_adapter_source0_startofpacket;     // timec_tx_to_w_s1_burst_adapter:source0_startofpacket -> timec_tx_to_w_s1_agent:cp_startofpacket
	wire          timec_tx_to_w_s1_burst_adapter_source0_endofpacket;       // timec_tx_to_w_s1_burst_adapter:source0_endofpacket -> timec_tx_to_w_s1_agent:cp_endofpacket
	wire          cmd_mux_035_src_valid;                                    // cmd_mux_035:src_valid -> timec_tx_to_w_0_s1_burst_adapter:sink0_valid
	wire  [130:0] cmd_mux_035_src_data;                                     // cmd_mux_035:src_data -> timec_tx_to_w_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_035_src_ready;                                    // timec_tx_to_w_0_s1_burst_adapter:sink0_ready -> cmd_mux_035:src_ready
	wire   [35:0] cmd_mux_035_src_channel;                                  // cmd_mux_035:src_channel -> timec_tx_to_w_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_035_src_startofpacket;                            // cmd_mux_035:src_startofpacket -> timec_tx_to_w_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_035_src_endofpacket;                              // cmd_mux_035:src_endofpacket -> timec_tx_to_w_0_s1_burst_adapter:sink0_endofpacket
	wire          timec_tx_to_w_0_s1_burst_adapter_source0_valid;           // timec_tx_to_w_0_s1_burst_adapter:source0_valid -> timec_tx_to_w_0_s1_agent:cp_valid
	wire  [130:0] timec_tx_to_w_0_s1_burst_adapter_source0_data;            // timec_tx_to_w_0_s1_burst_adapter:source0_data -> timec_tx_to_w_0_s1_agent:cp_data
	wire          timec_tx_to_w_0_s1_burst_adapter_source0_ready;           // timec_tx_to_w_0_s1_agent:cp_ready -> timec_tx_to_w_0_s1_burst_adapter:source0_ready
	wire   [35:0] timec_tx_to_w_0_s1_burst_adapter_source0_channel;         // timec_tx_to_w_0_s1_burst_adapter:source0_channel -> timec_tx_to_w_0_s1_agent:cp_channel
	wire          timec_tx_to_w_0_s1_burst_adapter_source0_startofpacket;   // timec_tx_to_w_0_s1_burst_adapter:source0_startofpacket -> timec_tx_to_w_0_s1_agent:cp_startofpacket
	wire          timec_tx_to_w_0_s1_burst_adapter_source0_endofpacket;     // timec_tx_to_w_0_s1_burst_adapter:source0_endofpacket -> timec_tx_to_w_0_s1_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                     // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [130:0] cmd_demux_src0_data;                                      // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                     // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire   [35:0] cmd_demux_src0_channel;                                   // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                             // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                               // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                     // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [130:0] cmd_demux_src1_data;                                      // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                     // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire   [35:0] cmd_demux_src1_channel;                                   // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                             // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                               // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                     // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [130:0] cmd_demux_src2_data;                                      // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                     // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire   [35:0] cmd_demux_src2_channel;                                   // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                             // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                               // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src3_valid;                                     // cmd_demux:src3_valid -> cmd_mux_003:sink0_valid
	wire  [130:0] cmd_demux_src3_data;                                      // cmd_demux:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_src3_ready;                                     // cmd_mux_003:sink0_ready -> cmd_demux:src3_ready
	wire   [35:0] cmd_demux_src3_channel;                                   // cmd_demux:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_src3_startofpacket;                             // cmd_demux:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_src3_endofpacket;                               // cmd_demux:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_src4_valid;                                     // cmd_demux:src4_valid -> cmd_mux_004:sink0_valid
	wire  [130:0] cmd_demux_src4_data;                                      // cmd_demux:src4_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_src4_ready;                                     // cmd_mux_004:sink0_ready -> cmd_demux:src4_ready
	wire   [35:0] cmd_demux_src4_channel;                                   // cmd_demux:src4_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_src4_startofpacket;                             // cmd_demux:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_src4_endofpacket;                               // cmd_demux:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_src5_valid;                                     // cmd_demux:src5_valid -> cmd_mux_005:sink0_valid
	wire  [130:0] cmd_demux_src5_data;                                      // cmd_demux:src5_data -> cmd_mux_005:sink0_data
	wire          cmd_demux_src5_ready;                                     // cmd_mux_005:sink0_ready -> cmd_demux:src5_ready
	wire   [35:0] cmd_demux_src5_channel;                                   // cmd_demux:src5_channel -> cmd_mux_005:sink0_channel
	wire          cmd_demux_src5_startofpacket;                             // cmd_demux:src5_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          cmd_demux_src5_endofpacket;                               // cmd_demux:src5_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          cmd_demux_src6_valid;                                     // cmd_demux:src6_valid -> cmd_mux_006:sink0_valid
	wire  [130:0] cmd_demux_src6_data;                                      // cmd_demux:src6_data -> cmd_mux_006:sink0_data
	wire          cmd_demux_src6_ready;                                     // cmd_mux_006:sink0_ready -> cmd_demux:src6_ready
	wire   [35:0] cmd_demux_src6_channel;                                   // cmd_demux:src6_channel -> cmd_mux_006:sink0_channel
	wire          cmd_demux_src6_startofpacket;                             // cmd_demux:src6_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          cmd_demux_src6_endofpacket;                               // cmd_demux:src6_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          cmd_demux_src7_valid;                                     // cmd_demux:src7_valid -> cmd_mux_007:sink0_valid
	wire  [130:0] cmd_demux_src7_data;                                      // cmd_demux:src7_data -> cmd_mux_007:sink0_data
	wire          cmd_demux_src7_ready;                                     // cmd_mux_007:sink0_ready -> cmd_demux:src7_ready
	wire   [35:0] cmd_demux_src7_channel;                                   // cmd_demux:src7_channel -> cmd_mux_007:sink0_channel
	wire          cmd_demux_src7_startofpacket;                             // cmd_demux:src7_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire          cmd_demux_src7_endofpacket;                               // cmd_demux:src7_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire          cmd_demux_src8_valid;                                     // cmd_demux:src8_valid -> cmd_mux_008:sink0_valid
	wire  [130:0] cmd_demux_src8_data;                                      // cmd_demux:src8_data -> cmd_mux_008:sink0_data
	wire          cmd_demux_src8_ready;                                     // cmd_mux_008:sink0_ready -> cmd_demux:src8_ready
	wire   [35:0] cmd_demux_src8_channel;                                   // cmd_demux:src8_channel -> cmd_mux_008:sink0_channel
	wire          cmd_demux_src8_startofpacket;                             // cmd_demux:src8_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire          cmd_demux_src8_endofpacket;                               // cmd_demux:src8_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire          cmd_demux_src9_valid;                                     // cmd_demux:src9_valid -> cmd_mux_009:sink0_valid
	wire  [130:0] cmd_demux_src9_data;                                      // cmd_demux:src9_data -> cmd_mux_009:sink0_data
	wire          cmd_demux_src9_ready;                                     // cmd_mux_009:sink0_ready -> cmd_demux:src9_ready
	wire   [35:0] cmd_demux_src9_channel;                                   // cmd_demux:src9_channel -> cmd_mux_009:sink0_channel
	wire          cmd_demux_src9_startofpacket;                             // cmd_demux:src9_startofpacket -> cmd_mux_009:sink0_startofpacket
	wire          cmd_demux_src9_endofpacket;                               // cmd_demux:src9_endofpacket -> cmd_mux_009:sink0_endofpacket
	wire          cmd_demux_src10_valid;                                    // cmd_demux:src10_valid -> cmd_mux_010:sink0_valid
	wire  [130:0] cmd_demux_src10_data;                                     // cmd_demux:src10_data -> cmd_mux_010:sink0_data
	wire          cmd_demux_src10_ready;                                    // cmd_mux_010:sink0_ready -> cmd_demux:src10_ready
	wire   [35:0] cmd_demux_src10_channel;                                  // cmd_demux:src10_channel -> cmd_mux_010:sink0_channel
	wire          cmd_demux_src10_startofpacket;                            // cmd_demux:src10_startofpacket -> cmd_mux_010:sink0_startofpacket
	wire          cmd_demux_src10_endofpacket;                              // cmd_demux:src10_endofpacket -> cmd_mux_010:sink0_endofpacket
	wire          cmd_demux_src11_valid;                                    // cmd_demux:src11_valid -> cmd_mux_011:sink0_valid
	wire  [130:0] cmd_demux_src11_data;                                     // cmd_demux:src11_data -> cmd_mux_011:sink0_data
	wire          cmd_demux_src11_ready;                                    // cmd_mux_011:sink0_ready -> cmd_demux:src11_ready
	wire   [35:0] cmd_demux_src11_channel;                                  // cmd_demux:src11_channel -> cmd_mux_011:sink0_channel
	wire          cmd_demux_src11_startofpacket;                            // cmd_demux:src11_startofpacket -> cmd_mux_011:sink0_startofpacket
	wire          cmd_demux_src11_endofpacket;                              // cmd_demux:src11_endofpacket -> cmd_mux_011:sink0_endofpacket
	wire          cmd_demux_src12_valid;                                    // cmd_demux:src12_valid -> cmd_mux_012:sink0_valid
	wire  [130:0] cmd_demux_src12_data;                                     // cmd_demux:src12_data -> cmd_mux_012:sink0_data
	wire          cmd_demux_src12_ready;                                    // cmd_mux_012:sink0_ready -> cmd_demux:src12_ready
	wire   [35:0] cmd_demux_src12_channel;                                  // cmd_demux:src12_channel -> cmd_mux_012:sink0_channel
	wire          cmd_demux_src12_startofpacket;                            // cmd_demux:src12_startofpacket -> cmd_mux_012:sink0_startofpacket
	wire          cmd_demux_src12_endofpacket;                              // cmd_demux:src12_endofpacket -> cmd_mux_012:sink0_endofpacket
	wire          cmd_demux_src13_valid;                                    // cmd_demux:src13_valid -> cmd_mux_013:sink0_valid
	wire  [130:0] cmd_demux_src13_data;                                     // cmd_demux:src13_data -> cmd_mux_013:sink0_data
	wire          cmd_demux_src13_ready;                                    // cmd_mux_013:sink0_ready -> cmd_demux:src13_ready
	wire   [35:0] cmd_demux_src13_channel;                                  // cmd_demux:src13_channel -> cmd_mux_013:sink0_channel
	wire          cmd_demux_src13_startofpacket;                            // cmd_demux:src13_startofpacket -> cmd_mux_013:sink0_startofpacket
	wire          cmd_demux_src13_endofpacket;                              // cmd_demux:src13_endofpacket -> cmd_mux_013:sink0_endofpacket
	wire          cmd_demux_src14_valid;                                    // cmd_demux:src14_valid -> cmd_mux_014:sink0_valid
	wire  [130:0] cmd_demux_src14_data;                                     // cmd_demux:src14_data -> cmd_mux_014:sink0_data
	wire          cmd_demux_src14_ready;                                    // cmd_mux_014:sink0_ready -> cmd_demux:src14_ready
	wire   [35:0] cmd_demux_src14_channel;                                  // cmd_demux:src14_channel -> cmd_mux_014:sink0_channel
	wire          cmd_demux_src14_startofpacket;                            // cmd_demux:src14_startofpacket -> cmd_mux_014:sink0_startofpacket
	wire          cmd_demux_src14_endofpacket;                              // cmd_demux:src14_endofpacket -> cmd_mux_014:sink0_endofpacket
	wire          cmd_demux_src15_valid;                                    // cmd_demux:src15_valid -> cmd_mux_015:sink0_valid
	wire  [130:0] cmd_demux_src15_data;                                     // cmd_demux:src15_data -> cmd_mux_015:sink0_data
	wire          cmd_demux_src15_ready;                                    // cmd_mux_015:sink0_ready -> cmd_demux:src15_ready
	wire   [35:0] cmd_demux_src15_channel;                                  // cmd_demux:src15_channel -> cmd_mux_015:sink0_channel
	wire          cmd_demux_src15_startofpacket;                            // cmd_demux:src15_startofpacket -> cmd_mux_015:sink0_startofpacket
	wire          cmd_demux_src15_endofpacket;                              // cmd_demux:src15_endofpacket -> cmd_mux_015:sink0_endofpacket
	wire          cmd_demux_src16_valid;                                    // cmd_demux:src16_valid -> cmd_mux_016:sink0_valid
	wire  [130:0] cmd_demux_src16_data;                                     // cmd_demux:src16_data -> cmd_mux_016:sink0_data
	wire          cmd_demux_src16_ready;                                    // cmd_mux_016:sink0_ready -> cmd_demux:src16_ready
	wire   [35:0] cmd_demux_src16_channel;                                  // cmd_demux:src16_channel -> cmd_mux_016:sink0_channel
	wire          cmd_demux_src16_startofpacket;                            // cmd_demux:src16_startofpacket -> cmd_mux_016:sink0_startofpacket
	wire          cmd_demux_src16_endofpacket;                              // cmd_demux:src16_endofpacket -> cmd_mux_016:sink0_endofpacket
	wire          cmd_demux_src17_valid;                                    // cmd_demux:src17_valid -> cmd_mux_017:sink0_valid
	wire  [130:0] cmd_demux_src17_data;                                     // cmd_demux:src17_data -> cmd_mux_017:sink0_data
	wire          cmd_demux_src17_ready;                                    // cmd_mux_017:sink0_ready -> cmd_demux:src17_ready
	wire   [35:0] cmd_demux_src17_channel;                                  // cmd_demux:src17_channel -> cmd_mux_017:sink0_channel
	wire          cmd_demux_src17_startofpacket;                            // cmd_demux:src17_startofpacket -> cmd_mux_017:sink0_startofpacket
	wire          cmd_demux_src17_endofpacket;                              // cmd_demux:src17_endofpacket -> cmd_mux_017:sink0_endofpacket
	wire          cmd_demux_src18_valid;                                    // cmd_demux:src18_valid -> cmd_mux_018:sink0_valid
	wire  [130:0] cmd_demux_src18_data;                                     // cmd_demux:src18_data -> cmd_mux_018:sink0_data
	wire          cmd_demux_src18_ready;                                    // cmd_mux_018:sink0_ready -> cmd_demux:src18_ready
	wire   [35:0] cmd_demux_src18_channel;                                  // cmd_demux:src18_channel -> cmd_mux_018:sink0_channel
	wire          cmd_demux_src18_startofpacket;                            // cmd_demux:src18_startofpacket -> cmd_mux_018:sink0_startofpacket
	wire          cmd_demux_src18_endofpacket;                              // cmd_demux:src18_endofpacket -> cmd_mux_018:sink0_endofpacket
	wire          cmd_demux_src19_valid;                                    // cmd_demux:src19_valid -> cmd_mux_019:sink0_valid
	wire  [130:0] cmd_demux_src19_data;                                     // cmd_demux:src19_data -> cmd_mux_019:sink0_data
	wire          cmd_demux_src19_ready;                                    // cmd_mux_019:sink0_ready -> cmd_demux:src19_ready
	wire   [35:0] cmd_demux_src19_channel;                                  // cmd_demux:src19_channel -> cmd_mux_019:sink0_channel
	wire          cmd_demux_src19_startofpacket;                            // cmd_demux:src19_startofpacket -> cmd_mux_019:sink0_startofpacket
	wire          cmd_demux_src19_endofpacket;                              // cmd_demux:src19_endofpacket -> cmd_mux_019:sink0_endofpacket
	wire          cmd_demux_src20_valid;                                    // cmd_demux:src20_valid -> cmd_mux_020:sink0_valid
	wire  [130:0] cmd_demux_src20_data;                                     // cmd_demux:src20_data -> cmd_mux_020:sink0_data
	wire          cmd_demux_src20_ready;                                    // cmd_mux_020:sink0_ready -> cmd_demux:src20_ready
	wire   [35:0] cmd_demux_src20_channel;                                  // cmd_demux:src20_channel -> cmd_mux_020:sink0_channel
	wire          cmd_demux_src20_startofpacket;                            // cmd_demux:src20_startofpacket -> cmd_mux_020:sink0_startofpacket
	wire          cmd_demux_src20_endofpacket;                              // cmd_demux:src20_endofpacket -> cmd_mux_020:sink0_endofpacket
	wire          cmd_demux_src21_valid;                                    // cmd_demux:src21_valid -> cmd_mux_021:sink0_valid
	wire  [130:0] cmd_demux_src21_data;                                     // cmd_demux:src21_data -> cmd_mux_021:sink0_data
	wire          cmd_demux_src21_ready;                                    // cmd_mux_021:sink0_ready -> cmd_demux:src21_ready
	wire   [35:0] cmd_demux_src21_channel;                                  // cmd_demux:src21_channel -> cmd_mux_021:sink0_channel
	wire          cmd_demux_src21_startofpacket;                            // cmd_demux:src21_startofpacket -> cmd_mux_021:sink0_startofpacket
	wire          cmd_demux_src21_endofpacket;                              // cmd_demux:src21_endofpacket -> cmd_mux_021:sink0_endofpacket
	wire          cmd_demux_src22_valid;                                    // cmd_demux:src22_valid -> cmd_mux_022:sink0_valid
	wire  [130:0] cmd_demux_src22_data;                                     // cmd_demux:src22_data -> cmd_mux_022:sink0_data
	wire          cmd_demux_src22_ready;                                    // cmd_mux_022:sink0_ready -> cmd_demux:src22_ready
	wire   [35:0] cmd_demux_src22_channel;                                  // cmd_demux:src22_channel -> cmd_mux_022:sink0_channel
	wire          cmd_demux_src22_startofpacket;                            // cmd_demux:src22_startofpacket -> cmd_mux_022:sink0_startofpacket
	wire          cmd_demux_src22_endofpacket;                              // cmd_demux:src22_endofpacket -> cmd_mux_022:sink0_endofpacket
	wire          cmd_demux_src23_valid;                                    // cmd_demux:src23_valid -> cmd_mux_023:sink0_valid
	wire  [130:0] cmd_demux_src23_data;                                     // cmd_demux:src23_data -> cmd_mux_023:sink0_data
	wire          cmd_demux_src23_ready;                                    // cmd_mux_023:sink0_ready -> cmd_demux:src23_ready
	wire   [35:0] cmd_demux_src23_channel;                                  // cmd_demux:src23_channel -> cmd_mux_023:sink0_channel
	wire          cmd_demux_src23_startofpacket;                            // cmd_demux:src23_startofpacket -> cmd_mux_023:sink0_startofpacket
	wire          cmd_demux_src23_endofpacket;                              // cmd_demux:src23_endofpacket -> cmd_mux_023:sink0_endofpacket
	wire          cmd_demux_src24_valid;                                    // cmd_demux:src24_valid -> cmd_mux_024:sink0_valid
	wire  [130:0] cmd_demux_src24_data;                                     // cmd_demux:src24_data -> cmd_mux_024:sink0_data
	wire          cmd_demux_src24_ready;                                    // cmd_mux_024:sink0_ready -> cmd_demux:src24_ready
	wire   [35:0] cmd_demux_src24_channel;                                  // cmd_demux:src24_channel -> cmd_mux_024:sink0_channel
	wire          cmd_demux_src24_startofpacket;                            // cmd_demux:src24_startofpacket -> cmd_mux_024:sink0_startofpacket
	wire          cmd_demux_src24_endofpacket;                              // cmd_demux:src24_endofpacket -> cmd_mux_024:sink0_endofpacket
	wire          cmd_demux_src25_valid;                                    // cmd_demux:src25_valid -> cmd_mux_025:sink0_valid
	wire  [130:0] cmd_demux_src25_data;                                     // cmd_demux:src25_data -> cmd_mux_025:sink0_data
	wire          cmd_demux_src25_ready;                                    // cmd_mux_025:sink0_ready -> cmd_demux:src25_ready
	wire   [35:0] cmd_demux_src25_channel;                                  // cmd_demux:src25_channel -> cmd_mux_025:sink0_channel
	wire          cmd_demux_src25_startofpacket;                            // cmd_demux:src25_startofpacket -> cmd_mux_025:sink0_startofpacket
	wire          cmd_demux_src25_endofpacket;                              // cmd_demux:src25_endofpacket -> cmd_mux_025:sink0_endofpacket
	wire          cmd_demux_src26_valid;                                    // cmd_demux:src26_valid -> cmd_mux_026:sink0_valid
	wire  [130:0] cmd_demux_src26_data;                                     // cmd_demux:src26_data -> cmd_mux_026:sink0_data
	wire          cmd_demux_src26_ready;                                    // cmd_mux_026:sink0_ready -> cmd_demux:src26_ready
	wire   [35:0] cmd_demux_src26_channel;                                  // cmd_demux:src26_channel -> cmd_mux_026:sink0_channel
	wire          cmd_demux_src26_startofpacket;                            // cmd_demux:src26_startofpacket -> cmd_mux_026:sink0_startofpacket
	wire          cmd_demux_src26_endofpacket;                              // cmd_demux:src26_endofpacket -> cmd_mux_026:sink0_endofpacket
	wire          cmd_demux_src27_valid;                                    // cmd_demux:src27_valid -> cmd_mux_027:sink0_valid
	wire  [130:0] cmd_demux_src27_data;                                     // cmd_demux:src27_data -> cmd_mux_027:sink0_data
	wire          cmd_demux_src27_ready;                                    // cmd_mux_027:sink0_ready -> cmd_demux:src27_ready
	wire   [35:0] cmd_demux_src27_channel;                                  // cmd_demux:src27_channel -> cmd_mux_027:sink0_channel
	wire          cmd_demux_src27_startofpacket;                            // cmd_demux:src27_startofpacket -> cmd_mux_027:sink0_startofpacket
	wire          cmd_demux_src27_endofpacket;                              // cmd_demux:src27_endofpacket -> cmd_mux_027:sink0_endofpacket
	wire          cmd_demux_src28_valid;                                    // cmd_demux:src28_valid -> cmd_mux_028:sink0_valid
	wire  [130:0] cmd_demux_src28_data;                                     // cmd_demux:src28_data -> cmd_mux_028:sink0_data
	wire          cmd_demux_src28_ready;                                    // cmd_mux_028:sink0_ready -> cmd_demux:src28_ready
	wire   [35:0] cmd_demux_src28_channel;                                  // cmd_demux:src28_channel -> cmd_mux_028:sink0_channel
	wire          cmd_demux_src28_startofpacket;                            // cmd_demux:src28_startofpacket -> cmd_mux_028:sink0_startofpacket
	wire          cmd_demux_src28_endofpacket;                              // cmd_demux:src28_endofpacket -> cmd_mux_028:sink0_endofpacket
	wire          cmd_demux_src29_valid;                                    // cmd_demux:src29_valid -> cmd_mux_029:sink0_valid
	wire  [130:0] cmd_demux_src29_data;                                     // cmd_demux:src29_data -> cmd_mux_029:sink0_data
	wire          cmd_demux_src29_ready;                                    // cmd_mux_029:sink0_ready -> cmd_demux:src29_ready
	wire   [35:0] cmd_demux_src29_channel;                                  // cmd_demux:src29_channel -> cmd_mux_029:sink0_channel
	wire          cmd_demux_src29_startofpacket;                            // cmd_demux:src29_startofpacket -> cmd_mux_029:sink0_startofpacket
	wire          cmd_demux_src29_endofpacket;                              // cmd_demux:src29_endofpacket -> cmd_mux_029:sink0_endofpacket
	wire          cmd_demux_src30_valid;                                    // cmd_demux:src30_valid -> cmd_mux_030:sink0_valid
	wire  [130:0] cmd_demux_src30_data;                                     // cmd_demux:src30_data -> cmd_mux_030:sink0_data
	wire          cmd_demux_src30_ready;                                    // cmd_mux_030:sink0_ready -> cmd_demux:src30_ready
	wire   [35:0] cmd_demux_src30_channel;                                  // cmd_demux:src30_channel -> cmd_mux_030:sink0_channel
	wire          cmd_demux_src30_startofpacket;                            // cmd_demux:src30_startofpacket -> cmd_mux_030:sink0_startofpacket
	wire          cmd_demux_src30_endofpacket;                              // cmd_demux:src30_endofpacket -> cmd_mux_030:sink0_endofpacket
	wire          cmd_demux_src31_valid;                                    // cmd_demux:src31_valid -> cmd_mux_031:sink0_valid
	wire  [130:0] cmd_demux_src31_data;                                     // cmd_demux:src31_data -> cmd_mux_031:sink0_data
	wire          cmd_demux_src31_ready;                                    // cmd_mux_031:sink0_ready -> cmd_demux:src31_ready
	wire   [35:0] cmd_demux_src31_channel;                                  // cmd_demux:src31_channel -> cmd_mux_031:sink0_channel
	wire          cmd_demux_src31_startofpacket;                            // cmd_demux:src31_startofpacket -> cmd_mux_031:sink0_startofpacket
	wire          cmd_demux_src31_endofpacket;                              // cmd_demux:src31_endofpacket -> cmd_mux_031:sink0_endofpacket
	wire          cmd_demux_src32_valid;                                    // cmd_demux:src32_valid -> cmd_mux_032:sink0_valid
	wire  [130:0] cmd_demux_src32_data;                                     // cmd_demux:src32_data -> cmd_mux_032:sink0_data
	wire          cmd_demux_src32_ready;                                    // cmd_mux_032:sink0_ready -> cmd_demux:src32_ready
	wire   [35:0] cmd_demux_src32_channel;                                  // cmd_demux:src32_channel -> cmd_mux_032:sink0_channel
	wire          cmd_demux_src32_startofpacket;                            // cmd_demux:src32_startofpacket -> cmd_mux_032:sink0_startofpacket
	wire          cmd_demux_src32_endofpacket;                              // cmd_demux:src32_endofpacket -> cmd_mux_032:sink0_endofpacket
	wire          cmd_demux_src33_valid;                                    // cmd_demux:src33_valid -> cmd_mux_033:sink0_valid
	wire  [130:0] cmd_demux_src33_data;                                     // cmd_demux:src33_data -> cmd_mux_033:sink0_data
	wire          cmd_demux_src33_ready;                                    // cmd_mux_033:sink0_ready -> cmd_demux:src33_ready
	wire   [35:0] cmd_demux_src33_channel;                                  // cmd_demux:src33_channel -> cmd_mux_033:sink0_channel
	wire          cmd_demux_src33_startofpacket;                            // cmd_demux:src33_startofpacket -> cmd_mux_033:sink0_startofpacket
	wire          cmd_demux_src33_endofpacket;                              // cmd_demux:src33_endofpacket -> cmd_mux_033:sink0_endofpacket
	wire          cmd_demux_src34_valid;                                    // cmd_demux:src34_valid -> cmd_mux_034:sink0_valid
	wire  [130:0] cmd_demux_src34_data;                                     // cmd_demux:src34_data -> cmd_mux_034:sink0_data
	wire          cmd_demux_src34_ready;                                    // cmd_mux_034:sink0_ready -> cmd_demux:src34_ready
	wire   [35:0] cmd_demux_src34_channel;                                  // cmd_demux:src34_channel -> cmd_mux_034:sink0_channel
	wire          cmd_demux_src34_startofpacket;                            // cmd_demux:src34_startofpacket -> cmd_mux_034:sink0_startofpacket
	wire          cmd_demux_src34_endofpacket;                              // cmd_demux:src34_endofpacket -> cmd_mux_034:sink0_endofpacket
	wire          cmd_demux_src35_valid;                                    // cmd_demux:src35_valid -> cmd_mux_035:sink0_valid
	wire  [130:0] cmd_demux_src35_data;                                     // cmd_demux:src35_data -> cmd_mux_035:sink0_data
	wire          cmd_demux_src35_ready;                                    // cmd_mux_035:sink0_ready -> cmd_demux:src35_ready
	wire   [35:0] cmd_demux_src35_channel;                                  // cmd_demux:src35_channel -> cmd_mux_035:sink0_channel
	wire          cmd_demux_src35_startofpacket;                            // cmd_demux:src35_startofpacket -> cmd_mux_035:sink0_startofpacket
	wire          cmd_demux_src35_endofpacket;                              // cmd_demux:src35_endofpacket -> cmd_mux_035:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                 // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [130:0] cmd_demux_001_src0_data;                                  // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                 // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire   [35:0] cmd_demux_001_src0_channel;                               // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                         // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                           // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                 // cmd_demux_001:src1_valid -> cmd_mux_001:sink1_valid
	wire  [130:0] cmd_demux_001_src1_data;                                  // cmd_demux_001:src1_data -> cmd_mux_001:sink1_data
	wire          cmd_demux_001_src1_ready;                                 // cmd_mux_001:sink1_ready -> cmd_demux_001:src1_ready
	wire   [35:0] cmd_demux_001_src1_channel;                               // cmd_demux_001:src1_channel -> cmd_mux_001:sink1_channel
	wire          cmd_demux_001_src1_startofpacket;                         // cmd_demux_001:src1_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                           // cmd_demux_001:src1_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          cmd_demux_001_src2_valid;                                 // cmd_demux_001:src2_valid -> cmd_mux_002:sink1_valid
	wire  [130:0] cmd_demux_001_src2_data;                                  // cmd_demux_001:src2_data -> cmd_mux_002:sink1_data
	wire          cmd_demux_001_src2_ready;                                 // cmd_mux_002:sink1_ready -> cmd_demux_001:src2_ready
	wire   [35:0] cmd_demux_001_src2_channel;                               // cmd_demux_001:src2_channel -> cmd_mux_002:sink1_channel
	wire          cmd_demux_001_src2_startofpacket;                         // cmd_demux_001:src2_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                           // cmd_demux_001:src2_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          cmd_demux_001_src3_valid;                                 // cmd_demux_001:src3_valid -> cmd_mux_003:sink1_valid
	wire  [130:0] cmd_demux_001_src3_data;                                  // cmd_demux_001:src3_data -> cmd_mux_003:sink1_data
	wire          cmd_demux_001_src3_ready;                                 // cmd_mux_003:sink1_ready -> cmd_demux_001:src3_ready
	wire   [35:0] cmd_demux_001_src3_channel;                               // cmd_demux_001:src3_channel -> cmd_mux_003:sink1_channel
	wire          cmd_demux_001_src3_startofpacket;                         // cmd_demux_001:src3_startofpacket -> cmd_mux_003:sink1_startofpacket
	wire          cmd_demux_001_src3_endofpacket;                           // cmd_demux_001:src3_endofpacket -> cmd_mux_003:sink1_endofpacket
	wire          cmd_demux_001_src4_valid;                                 // cmd_demux_001:src4_valid -> cmd_mux_004:sink1_valid
	wire  [130:0] cmd_demux_001_src4_data;                                  // cmd_demux_001:src4_data -> cmd_mux_004:sink1_data
	wire          cmd_demux_001_src4_ready;                                 // cmd_mux_004:sink1_ready -> cmd_demux_001:src4_ready
	wire   [35:0] cmd_demux_001_src4_channel;                               // cmd_demux_001:src4_channel -> cmd_mux_004:sink1_channel
	wire          cmd_demux_001_src4_startofpacket;                         // cmd_demux_001:src4_startofpacket -> cmd_mux_004:sink1_startofpacket
	wire          cmd_demux_001_src4_endofpacket;                           // cmd_demux_001:src4_endofpacket -> cmd_mux_004:sink1_endofpacket
	wire          cmd_demux_001_src5_valid;                                 // cmd_demux_001:src5_valid -> cmd_mux_005:sink1_valid
	wire  [130:0] cmd_demux_001_src5_data;                                  // cmd_demux_001:src5_data -> cmd_mux_005:sink1_data
	wire          cmd_demux_001_src5_ready;                                 // cmd_mux_005:sink1_ready -> cmd_demux_001:src5_ready
	wire   [35:0] cmd_demux_001_src5_channel;                               // cmd_demux_001:src5_channel -> cmd_mux_005:sink1_channel
	wire          cmd_demux_001_src5_startofpacket;                         // cmd_demux_001:src5_startofpacket -> cmd_mux_005:sink1_startofpacket
	wire          cmd_demux_001_src5_endofpacket;                           // cmd_demux_001:src5_endofpacket -> cmd_mux_005:sink1_endofpacket
	wire          cmd_demux_001_src6_valid;                                 // cmd_demux_001:src6_valid -> cmd_mux_006:sink1_valid
	wire  [130:0] cmd_demux_001_src6_data;                                  // cmd_demux_001:src6_data -> cmd_mux_006:sink1_data
	wire          cmd_demux_001_src6_ready;                                 // cmd_mux_006:sink1_ready -> cmd_demux_001:src6_ready
	wire   [35:0] cmd_demux_001_src6_channel;                               // cmd_demux_001:src6_channel -> cmd_mux_006:sink1_channel
	wire          cmd_demux_001_src6_startofpacket;                         // cmd_demux_001:src6_startofpacket -> cmd_mux_006:sink1_startofpacket
	wire          cmd_demux_001_src6_endofpacket;                           // cmd_demux_001:src6_endofpacket -> cmd_mux_006:sink1_endofpacket
	wire          cmd_demux_001_src7_valid;                                 // cmd_demux_001:src7_valid -> cmd_mux_007:sink1_valid
	wire  [130:0] cmd_demux_001_src7_data;                                  // cmd_demux_001:src7_data -> cmd_mux_007:sink1_data
	wire          cmd_demux_001_src7_ready;                                 // cmd_mux_007:sink1_ready -> cmd_demux_001:src7_ready
	wire   [35:0] cmd_demux_001_src7_channel;                               // cmd_demux_001:src7_channel -> cmd_mux_007:sink1_channel
	wire          cmd_demux_001_src7_startofpacket;                         // cmd_demux_001:src7_startofpacket -> cmd_mux_007:sink1_startofpacket
	wire          cmd_demux_001_src7_endofpacket;                           // cmd_demux_001:src7_endofpacket -> cmd_mux_007:sink1_endofpacket
	wire          cmd_demux_001_src8_valid;                                 // cmd_demux_001:src8_valid -> cmd_mux_008:sink1_valid
	wire  [130:0] cmd_demux_001_src8_data;                                  // cmd_demux_001:src8_data -> cmd_mux_008:sink1_data
	wire          cmd_demux_001_src8_ready;                                 // cmd_mux_008:sink1_ready -> cmd_demux_001:src8_ready
	wire   [35:0] cmd_demux_001_src8_channel;                               // cmd_demux_001:src8_channel -> cmd_mux_008:sink1_channel
	wire          cmd_demux_001_src8_startofpacket;                         // cmd_demux_001:src8_startofpacket -> cmd_mux_008:sink1_startofpacket
	wire          cmd_demux_001_src8_endofpacket;                           // cmd_demux_001:src8_endofpacket -> cmd_mux_008:sink1_endofpacket
	wire          cmd_demux_001_src9_valid;                                 // cmd_demux_001:src9_valid -> cmd_mux_009:sink1_valid
	wire  [130:0] cmd_demux_001_src9_data;                                  // cmd_demux_001:src9_data -> cmd_mux_009:sink1_data
	wire          cmd_demux_001_src9_ready;                                 // cmd_mux_009:sink1_ready -> cmd_demux_001:src9_ready
	wire   [35:0] cmd_demux_001_src9_channel;                               // cmd_demux_001:src9_channel -> cmd_mux_009:sink1_channel
	wire          cmd_demux_001_src9_startofpacket;                         // cmd_demux_001:src9_startofpacket -> cmd_mux_009:sink1_startofpacket
	wire          cmd_demux_001_src9_endofpacket;                           // cmd_demux_001:src9_endofpacket -> cmd_mux_009:sink1_endofpacket
	wire          cmd_demux_001_src10_valid;                                // cmd_demux_001:src10_valid -> cmd_mux_010:sink1_valid
	wire  [130:0] cmd_demux_001_src10_data;                                 // cmd_demux_001:src10_data -> cmd_mux_010:sink1_data
	wire          cmd_demux_001_src10_ready;                                // cmd_mux_010:sink1_ready -> cmd_demux_001:src10_ready
	wire   [35:0] cmd_demux_001_src10_channel;                              // cmd_demux_001:src10_channel -> cmd_mux_010:sink1_channel
	wire          cmd_demux_001_src10_startofpacket;                        // cmd_demux_001:src10_startofpacket -> cmd_mux_010:sink1_startofpacket
	wire          cmd_demux_001_src10_endofpacket;                          // cmd_demux_001:src10_endofpacket -> cmd_mux_010:sink1_endofpacket
	wire          cmd_demux_001_src11_valid;                                // cmd_demux_001:src11_valid -> cmd_mux_011:sink1_valid
	wire  [130:0] cmd_demux_001_src11_data;                                 // cmd_demux_001:src11_data -> cmd_mux_011:sink1_data
	wire          cmd_demux_001_src11_ready;                                // cmd_mux_011:sink1_ready -> cmd_demux_001:src11_ready
	wire   [35:0] cmd_demux_001_src11_channel;                              // cmd_demux_001:src11_channel -> cmd_mux_011:sink1_channel
	wire          cmd_demux_001_src11_startofpacket;                        // cmd_demux_001:src11_startofpacket -> cmd_mux_011:sink1_startofpacket
	wire          cmd_demux_001_src11_endofpacket;                          // cmd_demux_001:src11_endofpacket -> cmd_mux_011:sink1_endofpacket
	wire          cmd_demux_001_src12_valid;                                // cmd_demux_001:src12_valid -> cmd_mux_012:sink1_valid
	wire  [130:0] cmd_demux_001_src12_data;                                 // cmd_demux_001:src12_data -> cmd_mux_012:sink1_data
	wire          cmd_demux_001_src12_ready;                                // cmd_mux_012:sink1_ready -> cmd_demux_001:src12_ready
	wire   [35:0] cmd_demux_001_src12_channel;                              // cmd_demux_001:src12_channel -> cmd_mux_012:sink1_channel
	wire          cmd_demux_001_src12_startofpacket;                        // cmd_demux_001:src12_startofpacket -> cmd_mux_012:sink1_startofpacket
	wire          cmd_demux_001_src12_endofpacket;                          // cmd_demux_001:src12_endofpacket -> cmd_mux_012:sink1_endofpacket
	wire          cmd_demux_001_src13_valid;                                // cmd_demux_001:src13_valid -> cmd_mux_013:sink1_valid
	wire  [130:0] cmd_demux_001_src13_data;                                 // cmd_demux_001:src13_data -> cmd_mux_013:sink1_data
	wire          cmd_demux_001_src13_ready;                                // cmd_mux_013:sink1_ready -> cmd_demux_001:src13_ready
	wire   [35:0] cmd_demux_001_src13_channel;                              // cmd_demux_001:src13_channel -> cmd_mux_013:sink1_channel
	wire          cmd_demux_001_src13_startofpacket;                        // cmd_demux_001:src13_startofpacket -> cmd_mux_013:sink1_startofpacket
	wire          cmd_demux_001_src13_endofpacket;                          // cmd_demux_001:src13_endofpacket -> cmd_mux_013:sink1_endofpacket
	wire          cmd_demux_001_src14_valid;                                // cmd_demux_001:src14_valid -> cmd_mux_014:sink1_valid
	wire  [130:0] cmd_demux_001_src14_data;                                 // cmd_demux_001:src14_data -> cmd_mux_014:sink1_data
	wire          cmd_demux_001_src14_ready;                                // cmd_mux_014:sink1_ready -> cmd_demux_001:src14_ready
	wire   [35:0] cmd_demux_001_src14_channel;                              // cmd_demux_001:src14_channel -> cmd_mux_014:sink1_channel
	wire          cmd_demux_001_src14_startofpacket;                        // cmd_demux_001:src14_startofpacket -> cmd_mux_014:sink1_startofpacket
	wire          cmd_demux_001_src14_endofpacket;                          // cmd_demux_001:src14_endofpacket -> cmd_mux_014:sink1_endofpacket
	wire          cmd_demux_001_src15_valid;                                // cmd_demux_001:src15_valid -> cmd_mux_015:sink1_valid
	wire  [130:0] cmd_demux_001_src15_data;                                 // cmd_demux_001:src15_data -> cmd_mux_015:sink1_data
	wire          cmd_demux_001_src15_ready;                                // cmd_mux_015:sink1_ready -> cmd_demux_001:src15_ready
	wire   [35:0] cmd_demux_001_src15_channel;                              // cmd_demux_001:src15_channel -> cmd_mux_015:sink1_channel
	wire          cmd_demux_001_src15_startofpacket;                        // cmd_demux_001:src15_startofpacket -> cmd_mux_015:sink1_startofpacket
	wire          cmd_demux_001_src15_endofpacket;                          // cmd_demux_001:src15_endofpacket -> cmd_mux_015:sink1_endofpacket
	wire          cmd_demux_001_src16_valid;                                // cmd_demux_001:src16_valid -> cmd_mux_016:sink1_valid
	wire  [130:0] cmd_demux_001_src16_data;                                 // cmd_demux_001:src16_data -> cmd_mux_016:sink1_data
	wire          cmd_demux_001_src16_ready;                                // cmd_mux_016:sink1_ready -> cmd_demux_001:src16_ready
	wire   [35:0] cmd_demux_001_src16_channel;                              // cmd_demux_001:src16_channel -> cmd_mux_016:sink1_channel
	wire          cmd_demux_001_src16_startofpacket;                        // cmd_demux_001:src16_startofpacket -> cmd_mux_016:sink1_startofpacket
	wire          cmd_demux_001_src16_endofpacket;                          // cmd_demux_001:src16_endofpacket -> cmd_mux_016:sink1_endofpacket
	wire          cmd_demux_001_src17_valid;                                // cmd_demux_001:src17_valid -> cmd_mux_017:sink1_valid
	wire  [130:0] cmd_demux_001_src17_data;                                 // cmd_demux_001:src17_data -> cmd_mux_017:sink1_data
	wire          cmd_demux_001_src17_ready;                                // cmd_mux_017:sink1_ready -> cmd_demux_001:src17_ready
	wire   [35:0] cmd_demux_001_src17_channel;                              // cmd_demux_001:src17_channel -> cmd_mux_017:sink1_channel
	wire          cmd_demux_001_src17_startofpacket;                        // cmd_demux_001:src17_startofpacket -> cmd_mux_017:sink1_startofpacket
	wire          cmd_demux_001_src17_endofpacket;                          // cmd_demux_001:src17_endofpacket -> cmd_mux_017:sink1_endofpacket
	wire          cmd_demux_001_src18_valid;                                // cmd_demux_001:src18_valid -> cmd_mux_018:sink1_valid
	wire  [130:0] cmd_demux_001_src18_data;                                 // cmd_demux_001:src18_data -> cmd_mux_018:sink1_data
	wire          cmd_demux_001_src18_ready;                                // cmd_mux_018:sink1_ready -> cmd_demux_001:src18_ready
	wire   [35:0] cmd_demux_001_src18_channel;                              // cmd_demux_001:src18_channel -> cmd_mux_018:sink1_channel
	wire          cmd_demux_001_src18_startofpacket;                        // cmd_demux_001:src18_startofpacket -> cmd_mux_018:sink1_startofpacket
	wire          cmd_demux_001_src18_endofpacket;                          // cmd_demux_001:src18_endofpacket -> cmd_mux_018:sink1_endofpacket
	wire          cmd_demux_001_src19_valid;                                // cmd_demux_001:src19_valid -> cmd_mux_019:sink1_valid
	wire  [130:0] cmd_demux_001_src19_data;                                 // cmd_demux_001:src19_data -> cmd_mux_019:sink1_data
	wire          cmd_demux_001_src19_ready;                                // cmd_mux_019:sink1_ready -> cmd_demux_001:src19_ready
	wire   [35:0] cmd_demux_001_src19_channel;                              // cmd_demux_001:src19_channel -> cmd_mux_019:sink1_channel
	wire          cmd_demux_001_src19_startofpacket;                        // cmd_demux_001:src19_startofpacket -> cmd_mux_019:sink1_startofpacket
	wire          cmd_demux_001_src19_endofpacket;                          // cmd_demux_001:src19_endofpacket -> cmd_mux_019:sink1_endofpacket
	wire          cmd_demux_001_src20_valid;                                // cmd_demux_001:src20_valid -> cmd_mux_020:sink1_valid
	wire  [130:0] cmd_demux_001_src20_data;                                 // cmd_demux_001:src20_data -> cmd_mux_020:sink1_data
	wire          cmd_demux_001_src20_ready;                                // cmd_mux_020:sink1_ready -> cmd_demux_001:src20_ready
	wire   [35:0] cmd_demux_001_src20_channel;                              // cmd_demux_001:src20_channel -> cmd_mux_020:sink1_channel
	wire          cmd_demux_001_src20_startofpacket;                        // cmd_demux_001:src20_startofpacket -> cmd_mux_020:sink1_startofpacket
	wire          cmd_demux_001_src20_endofpacket;                          // cmd_demux_001:src20_endofpacket -> cmd_mux_020:sink1_endofpacket
	wire          cmd_demux_001_src21_valid;                                // cmd_demux_001:src21_valid -> cmd_mux_021:sink1_valid
	wire  [130:0] cmd_demux_001_src21_data;                                 // cmd_demux_001:src21_data -> cmd_mux_021:sink1_data
	wire          cmd_demux_001_src21_ready;                                // cmd_mux_021:sink1_ready -> cmd_demux_001:src21_ready
	wire   [35:0] cmd_demux_001_src21_channel;                              // cmd_demux_001:src21_channel -> cmd_mux_021:sink1_channel
	wire          cmd_demux_001_src21_startofpacket;                        // cmd_demux_001:src21_startofpacket -> cmd_mux_021:sink1_startofpacket
	wire          cmd_demux_001_src21_endofpacket;                          // cmd_demux_001:src21_endofpacket -> cmd_mux_021:sink1_endofpacket
	wire          cmd_demux_001_src22_valid;                                // cmd_demux_001:src22_valid -> cmd_mux_022:sink1_valid
	wire  [130:0] cmd_demux_001_src22_data;                                 // cmd_demux_001:src22_data -> cmd_mux_022:sink1_data
	wire          cmd_demux_001_src22_ready;                                // cmd_mux_022:sink1_ready -> cmd_demux_001:src22_ready
	wire   [35:0] cmd_demux_001_src22_channel;                              // cmd_demux_001:src22_channel -> cmd_mux_022:sink1_channel
	wire          cmd_demux_001_src22_startofpacket;                        // cmd_demux_001:src22_startofpacket -> cmd_mux_022:sink1_startofpacket
	wire          cmd_demux_001_src22_endofpacket;                          // cmd_demux_001:src22_endofpacket -> cmd_mux_022:sink1_endofpacket
	wire          cmd_demux_001_src23_valid;                                // cmd_demux_001:src23_valid -> cmd_mux_023:sink1_valid
	wire  [130:0] cmd_demux_001_src23_data;                                 // cmd_demux_001:src23_data -> cmd_mux_023:sink1_data
	wire          cmd_demux_001_src23_ready;                                // cmd_mux_023:sink1_ready -> cmd_demux_001:src23_ready
	wire   [35:0] cmd_demux_001_src23_channel;                              // cmd_demux_001:src23_channel -> cmd_mux_023:sink1_channel
	wire          cmd_demux_001_src23_startofpacket;                        // cmd_demux_001:src23_startofpacket -> cmd_mux_023:sink1_startofpacket
	wire          cmd_demux_001_src23_endofpacket;                          // cmd_demux_001:src23_endofpacket -> cmd_mux_023:sink1_endofpacket
	wire          cmd_demux_001_src24_valid;                                // cmd_demux_001:src24_valid -> cmd_mux_024:sink1_valid
	wire  [130:0] cmd_demux_001_src24_data;                                 // cmd_demux_001:src24_data -> cmd_mux_024:sink1_data
	wire          cmd_demux_001_src24_ready;                                // cmd_mux_024:sink1_ready -> cmd_demux_001:src24_ready
	wire   [35:0] cmd_demux_001_src24_channel;                              // cmd_demux_001:src24_channel -> cmd_mux_024:sink1_channel
	wire          cmd_demux_001_src24_startofpacket;                        // cmd_demux_001:src24_startofpacket -> cmd_mux_024:sink1_startofpacket
	wire          cmd_demux_001_src24_endofpacket;                          // cmd_demux_001:src24_endofpacket -> cmd_mux_024:sink1_endofpacket
	wire          cmd_demux_001_src25_valid;                                // cmd_demux_001:src25_valid -> cmd_mux_025:sink1_valid
	wire  [130:0] cmd_demux_001_src25_data;                                 // cmd_demux_001:src25_data -> cmd_mux_025:sink1_data
	wire          cmd_demux_001_src25_ready;                                // cmd_mux_025:sink1_ready -> cmd_demux_001:src25_ready
	wire   [35:0] cmd_demux_001_src25_channel;                              // cmd_demux_001:src25_channel -> cmd_mux_025:sink1_channel
	wire          cmd_demux_001_src25_startofpacket;                        // cmd_demux_001:src25_startofpacket -> cmd_mux_025:sink1_startofpacket
	wire          cmd_demux_001_src25_endofpacket;                          // cmd_demux_001:src25_endofpacket -> cmd_mux_025:sink1_endofpacket
	wire          cmd_demux_001_src26_valid;                                // cmd_demux_001:src26_valid -> cmd_mux_026:sink1_valid
	wire  [130:0] cmd_demux_001_src26_data;                                 // cmd_demux_001:src26_data -> cmd_mux_026:sink1_data
	wire          cmd_demux_001_src26_ready;                                // cmd_mux_026:sink1_ready -> cmd_demux_001:src26_ready
	wire   [35:0] cmd_demux_001_src26_channel;                              // cmd_demux_001:src26_channel -> cmd_mux_026:sink1_channel
	wire          cmd_demux_001_src26_startofpacket;                        // cmd_demux_001:src26_startofpacket -> cmd_mux_026:sink1_startofpacket
	wire          cmd_demux_001_src26_endofpacket;                          // cmd_demux_001:src26_endofpacket -> cmd_mux_026:sink1_endofpacket
	wire          cmd_demux_001_src27_valid;                                // cmd_demux_001:src27_valid -> cmd_mux_027:sink1_valid
	wire  [130:0] cmd_demux_001_src27_data;                                 // cmd_demux_001:src27_data -> cmd_mux_027:sink1_data
	wire          cmd_demux_001_src27_ready;                                // cmd_mux_027:sink1_ready -> cmd_demux_001:src27_ready
	wire   [35:0] cmd_demux_001_src27_channel;                              // cmd_demux_001:src27_channel -> cmd_mux_027:sink1_channel
	wire          cmd_demux_001_src27_startofpacket;                        // cmd_demux_001:src27_startofpacket -> cmd_mux_027:sink1_startofpacket
	wire          cmd_demux_001_src27_endofpacket;                          // cmd_demux_001:src27_endofpacket -> cmd_mux_027:sink1_endofpacket
	wire          cmd_demux_001_src28_valid;                                // cmd_demux_001:src28_valid -> cmd_mux_028:sink1_valid
	wire  [130:0] cmd_demux_001_src28_data;                                 // cmd_demux_001:src28_data -> cmd_mux_028:sink1_data
	wire          cmd_demux_001_src28_ready;                                // cmd_mux_028:sink1_ready -> cmd_demux_001:src28_ready
	wire   [35:0] cmd_demux_001_src28_channel;                              // cmd_demux_001:src28_channel -> cmd_mux_028:sink1_channel
	wire          cmd_demux_001_src28_startofpacket;                        // cmd_demux_001:src28_startofpacket -> cmd_mux_028:sink1_startofpacket
	wire          cmd_demux_001_src28_endofpacket;                          // cmd_demux_001:src28_endofpacket -> cmd_mux_028:sink1_endofpacket
	wire          cmd_demux_001_src29_valid;                                // cmd_demux_001:src29_valid -> cmd_mux_029:sink1_valid
	wire  [130:0] cmd_demux_001_src29_data;                                 // cmd_demux_001:src29_data -> cmd_mux_029:sink1_data
	wire          cmd_demux_001_src29_ready;                                // cmd_mux_029:sink1_ready -> cmd_demux_001:src29_ready
	wire   [35:0] cmd_demux_001_src29_channel;                              // cmd_demux_001:src29_channel -> cmd_mux_029:sink1_channel
	wire          cmd_demux_001_src29_startofpacket;                        // cmd_demux_001:src29_startofpacket -> cmd_mux_029:sink1_startofpacket
	wire          cmd_demux_001_src29_endofpacket;                          // cmd_demux_001:src29_endofpacket -> cmd_mux_029:sink1_endofpacket
	wire          cmd_demux_001_src30_valid;                                // cmd_demux_001:src30_valid -> cmd_mux_030:sink1_valid
	wire  [130:0] cmd_demux_001_src30_data;                                 // cmd_demux_001:src30_data -> cmd_mux_030:sink1_data
	wire          cmd_demux_001_src30_ready;                                // cmd_mux_030:sink1_ready -> cmd_demux_001:src30_ready
	wire   [35:0] cmd_demux_001_src30_channel;                              // cmd_demux_001:src30_channel -> cmd_mux_030:sink1_channel
	wire          cmd_demux_001_src30_startofpacket;                        // cmd_demux_001:src30_startofpacket -> cmd_mux_030:sink1_startofpacket
	wire          cmd_demux_001_src30_endofpacket;                          // cmd_demux_001:src30_endofpacket -> cmd_mux_030:sink1_endofpacket
	wire          cmd_demux_001_src31_valid;                                // cmd_demux_001:src31_valid -> cmd_mux_031:sink1_valid
	wire  [130:0] cmd_demux_001_src31_data;                                 // cmd_demux_001:src31_data -> cmd_mux_031:sink1_data
	wire          cmd_demux_001_src31_ready;                                // cmd_mux_031:sink1_ready -> cmd_demux_001:src31_ready
	wire   [35:0] cmd_demux_001_src31_channel;                              // cmd_demux_001:src31_channel -> cmd_mux_031:sink1_channel
	wire          cmd_demux_001_src31_startofpacket;                        // cmd_demux_001:src31_startofpacket -> cmd_mux_031:sink1_startofpacket
	wire          cmd_demux_001_src31_endofpacket;                          // cmd_demux_001:src31_endofpacket -> cmd_mux_031:sink1_endofpacket
	wire          cmd_demux_001_src32_valid;                                // cmd_demux_001:src32_valid -> cmd_mux_032:sink1_valid
	wire  [130:0] cmd_demux_001_src32_data;                                 // cmd_demux_001:src32_data -> cmd_mux_032:sink1_data
	wire          cmd_demux_001_src32_ready;                                // cmd_mux_032:sink1_ready -> cmd_demux_001:src32_ready
	wire   [35:0] cmd_demux_001_src32_channel;                              // cmd_demux_001:src32_channel -> cmd_mux_032:sink1_channel
	wire          cmd_demux_001_src32_startofpacket;                        // cmd_demux_001:src32_startofpacket -> cmd_mux_032:sink1_startofpacket
	wire          cmd_demux_001_src32_endofpacket;                          // cmd_demux_001:src32_endofpacket -> cmd_mux_032:sink1_endofpacket
	wire          cmd_demux_001_src33_valid;                                // cmd_demux_001:src33_valid -> cmd_mux_033:sink1_valid
	wire  [130:0] cmd_demux_001_src33_data;                                 // cmd_demux_001:src33_data -> cmd_mux_033:sink1_data
	wire          cmd_demux_001_src33_ready;                                // cmd_mux_033:sink1_ready -> cmd_demux_001:src33_ready
	wire   [35:0] cmd_demux_001_src33_channel;                              // cmd_demux_001:src33_channel -> cmd_mux_033:sink1_channel
	wire          cmd_demux_001_src33_startofpacket;                        // cmd_demux_001:src33_startofpacket -> cmd_mux_033:sink1_startofpacket
	wire          cmd_demux_001_src33_endofpacket;                          // cmd_demux_001:src33_endofpacket -> cmd_mux_033:sink1_endofpacket
	wire          cmd_demux_001_src34_valid;                                // cmd_demux_001:src34_valid -> cmd_mux_034:sink1_valid
	wire  [130:0] cmd_demux_001_src34_data;                                 // cmd_demux_001:src34_data -> cmd_mux_034:sink1_data
	wire          cmd_demux_001_src34_ready;                                // cmd_mux_034:sink1_ready -> cmd_demux_001:src34_ready
	wire   [35:0] cmd_demux_001_src34_channel;                              // cmd_demux_001:src34_channel -> cmd_mux_034:sink1_channel
	wire          cmd_demux_001_src34_startofpacket;                        // cmd_demux_001:src34_startofpacket -> cmd_mux_034:sink1_startofpacket
	wire          cmd_demux_001_src34_endofpacket;                          // cmd_demux_001:src34_endofpacket -> cmd_mux_034:sink1_endofpacket
	wire          cmd_demux_001_src35_valid;                                // cmd_demux_001:src35_valid -> cmd_mux_035:sink1_valid
	wire  [130:0] cmd_demux_001_src35_data;                                 // cmd_demux_001:src35_data -> cmd_mux_035:sink1_data
	wire          cmd_demux_001_src35_ready;                                // cmd_mux_035:sink1_ready -> cmd_demux_001:src35_ready
	wire   [35:0] cmd_demux_001_src35_channel;                              // cmd_demux_001:src35_channel -> cmd_mux_035:sink1_channel
	wire          cmd_demux_001_src35_startofpacket;                        // cmd_demux_001:src35_startofpacket -> cmd_mux_035:sink1_startofpacket
	wire          cmd_demux_001_src35_endofpacket;                          // cmd_demux_001:src35_endofpacket -> cmd_mux_035:sink1_endofpacket
	wire          rsp_demux_src0_valid;                                     // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [130:0] rsp_demux_src0_data;                                      // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                     // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire   [35:0] rsp_demux_src0_channel;                                   // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                             // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                               // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                     // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [130:0] rsp_demux_src1_data;                                      // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                     // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire   [35:0] rsp_demux_src1_channel;                                   // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                             // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                               // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                 // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [130:0] rsp_demux_001_src0_data;                                  // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                 // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire   [35:0] rsp_demux_001_src0_channel;                               // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                         // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                           // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_001_src1_valid;                                 // rsp_demux_001:src1_valid -> rsp_mux_001:sink1_valid
	wire  [130:0] rsp_demux_001_src1_data;                                  // rsp_demux_001:src1_data -> rsp_mux_001:sink1_data
	wire          rsp_demux_001_src1_ready;                                 // rsp_mux_001:sink1_ready -> rsp_demux_001:src1_ready
	wire   [35:0] rsp_demux_001_src1_channel;                               // rsp_demux_001:src1_channel -> rsp_mux_001:sink1_channel
	wire          rsp_demux_001_src1_startofpacket;                         // rsp_demux_001:src1_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                           // rsp_demux_001:src1_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                 // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [130:0] rsp_demux_002_src0_data;                                  // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                 // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire   [35:0] rsp_demux_002_src0_channel;                               // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                         // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                           // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_002_src1_valid;                                 // rsp_demux_002:src1_valid -> rsp_mux_001:sink2_valid
	wire  [130:0] rsp_demux_002_src1_data;                                  // rsp_demux_002:src1_data -> rsp_mux_001:sink2_data
	wire          rsp_demux_002_src1_ready;                                 // rsp_mux_001:sink2_ready -> rsp_demux_002:src1_ready
	wire   [35:0] rsp_demux_002_src1_channel;                               // rsp_demux_002:src1_channel -> rsp_mux_001:sink2_channel
	wire          rsp_demux_002_src1_startofpacket;                         // rsp_demux_002:src1_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                           // rsp_demux_002:src1_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                 // rsp_demux_003:src0_valid -> rsp_mux:sink3_valid
	wire  [130:0] rsp_demux_003_src0_data;                                  // rsp_demux_003:src0_data -> rsp_mux:sink3_data
	wire          rsp_demux_003_src0_ready;                                 // rsp_mux:sink3_ready -> rsp_demux_003:src0_ready
	wire   [35:0] rsp_demux_003_src0_channel;                               // rsp_demux_003:src0_channel -> rsp_mux:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                         // rsp_demux_003:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                           // rsp_demux_003:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_003_src1_valid;                                 // rsp_demux_003:src1_valid -> rsp_mux_001:sink3_valid
	wire  [130:0] rsp_demux_003_src1_data;                                  // rsp_demux_003:src1_data -> rsp_mux_001:sink3_data
	wire          rsp_demux_003_src1_ready;                                 // rsp_mux_001:sink3_ready -> rsp_demux_003:src1_ready
	wire   [35:0] rsp_demux_003_src1_channel;                               // rsp_demux_003:src1_channel -> rsp_mux_001:sink3_channel
	wire          rsp_demux_003_src1_startofpacket;                         // rsp_demux_003:src1_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire          rsp_demux_003_src1_endofpacket;                           // rsp_demux_003:src1_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire          rsp_demux_004_src0_valid;                                 // rsp_demux_004:src0_valid -> rsp_mux:sink4_valid
	wire  [130:0] rsp_demux_004_src0_data;                                  // rsp_demux_004:src0_data -> rsp_mux:sink4_data
	wire          rsp_demux_004_src0_ready;                                 // rsp_mux:sink4_ready -> rsp_demux_004:src0_ready
	wire   [35:0] rsp_demux_004_src0_channel;                               // rsp_demux_004:src0_channel -> rsp_mux:sink4_channel
	wire          rsp_demux_004_src0_startofpacket;                         // rsp_demux_004:src0_startofpacket -> rsp_mux:sink4_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                           // rsp_demux_004:src0_endofpacket -> rsp_mux:sink4_endofpacket
	wire          rsp_demux_004_src1_valid;                                 // rsp_demux_004:src1_valid -> rsp_mux_001:sink4_valid
	wire  [130:0] rsp_demux_004_src1_data;                                  // rsp_demux_004:src1_data -> rsp_mux_001:sink4_data
	wire          rsp_demux_004_src1_ready;                                 // rsp_mux_001:sink4_ready -> rsp_demux_004:src1_ready
	wire   [35:0] rsp_demux_004_src1_channel;                               // rsp_demux_004:src1_channel -> rsp_mux_001:sink4_channel
	wire          rsp_demux_004_src1_startofpacket;                         // rsp_demux_004:src1_startofpacket -> rsp_mux_001:sink4_startofpacket
	wire          rsp_demux_004_src1_endofpacket;                           // rsp_demux_004:src1_endofpacket -> rsp_mux_001:sink4_endofpacket
	wire          rsp_demux_005_src0_valid;                                 // rsp_demux_005:src0_valid -> rsp_mux:sink5_valid
	wire  [130:0] rsp_demux_005_src0_data;                                  // rsp_demux_005:src0_data -> rsp_mux:sink5_data
	wire          rsp_demux_005_src0_ready;                                 // rsp_mux:sink5_ready -> rsp_demux_005:src0_ready
	wire   [35:0] rsp_demux_005_src0_channel;                               // rsp_demux_005:src0_channel -> rsp_mux:sink5_channel
	wire          rsp_demux_005_src0_startofpacket;                         // rsp_demux_005:src0_startofpacket -> rsp_mux:sink5_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                           // rsp_demux_005:src0_endofpacket -> rsp_mux:sink5_endofpacket
	wire          rsp_demux_005_src1_valid;                                 // rsp_demux_005:src1_valid -> rsp_mux_001:sink5_valid
	wire  [130:0] rsp_demux_005_src1_data;                                  // rsp_demux_005:src1_data -> rsp_mux_001:sink5_data
	wire          rsp_demux_005_src1_ready;                                 // rsp_mux_001:sink5_ready -> rsp_demux_005:src1_ready
	wire   [35:0] rsp_demux_005_src1_channel;                               // rsp_demux_005:src1_channel -> rsp_mux_001:sink5_channel
	wire          rsp_demux_005_src1_startofpacket;                         // rsp_demux_005:src1_startofpacket -> rsp_mux_001:sink5_startofpacket
	wire          rsp_demux_005_src1_endofpacket;                           // rsp_demux_005:src1_endofpacket -> rsp_mux_001:sink5_endofpacket
	wire          rsp_demux_006_src0_valid;                                 // rsp_demux_006:src0_valid -> rsp_mux:sink6_valid
	wire  [130:0] rsp_demux_006_src0_data;                                  // rsp_demux_006:src0_data -> rsp_mux:sink6_data
	wire          rsp_demux_006_src0_ready;                                 // rsp_mux:sink6_ready -> rsp_demux_006:src0_ready
	wire   [35:0] rsp_demux_006_src0_channel;                               // rsp_demux_006:src0_channel -> rsp_mux:sink6_channel
	wire          rsp_demux_006_src0_startofpacket;                         // rsp_demux_006:src0_startofpacket -> rsp_mux:sink6_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                           // rsp_demux_006:src0_endofpacket -> rsp_mux:sink6_endofpacket
	wire          rsp_demux_006_src1_valid;                                 // rsp_demux_006:src1_valid -> rsp_mux_001:sink6_valid
	wire  [130:0] rsp_demux_006_src1_data;                                  // rsp_demux_006:src1_data -> rsp_mux_001:sink6_data
	wire          rsp_demux_006_src1_ready;                                 // rsp_mux_001:sink6_ready -> rsp_demux_006:src1_ready
	wire   [35:0] rsp_demux_006_src1_channel;                               // rsp_demux_006:src1_channel -> rsp_mux_001:sink6_channel
	wire          rsp_demux_006_src1_startofpacket;                         // rsp_demux_006:src1_startofpacket -> rsp_mux_001:sink6_startofpacket
	wire          rsp_demux_006_src1_endofpacket;                           // rsp_demux_006:src1_endofpacket -> rsp_mux_001:sink6_endofpacket
	wire          rsp_demux_007_src0_valid;                                 // rsp_demux_007:src0_valid -> rsp_mux:sink7_valid
	wire  [130:0] rsp_demux_007_src0_data;                                  // rsp_demux_007:src0_data -> rsp_mux:sink7_data
	wire          rsp_demux_007_src0_ready;                                 // rsp_mux:sink7_ready -> rsp_demux_007:src0_ready
	wire   [35:0] rsp_demux_007_src0_channel;                               // rsp_demux_007:src0_channel -> rsp_mux:sink7_channel
	wire          rsp_demux_007_src0_startofpacket;                         // rsp_demux_007:src0_startofpacket -> rsp_mux:sink7_startofpacket
	wire          rsp_demux_007_src0_endofpacket;                           // rsp_demux_007:src0_endofpacket -> rsp_mux:sink7_endofpacket
	wire          rsp_demux_007_src1_valid;                                 // rsp_demux_007:src1_valid -> rsp_mux_001:sink7_valid
	wire  [130:0] rsp_demux_007_src1_data;                                  // rsp_demux_007:src1_data -> rsp_mux_001:sink7_data
	wire          rsp_demux_007_src1_ready;                                 // rsp_mux_001:sink7_ready -> rsp_demux_007:src1_ready
	wire   [35:0] rsp_demux_007_src1_channel;                               // rsp_demux_007:src1_channel -> rsp_mux_001:sink7_channel
	wire          rsp_demux_007_src1_startofpacket;                         // rsp_demux_007:src1_startofpacket -> rsp_mux_001:sink7_startofpacket
	wire          rsp_demux_007_src1_endofpacket;                           // rsp_demux_007:src1_endofpacket -> rsp_mux_001:sink7_endofpacket
	wire          rsp_demux_008_src0_valid;                                 // rsp_demux_008:src0_valid -> rsp_mux:sink8_valid
	wire  [130:0] rsp_demux_008_src0_data;                                  // rsp_demux_008:src0_data -> rsp_mux:sink8_data
	wire          rsp_demux_008_src0_ready;                                 // rsp_mux:sink8_ready -> rsp_demux_008:src0_ready
	wire   [35:0] rsp_demux_008_src0_channel;                               // rsp_demux_008:src0_channel -> rsp_mux:sink8_channel
	wire          rsp_demux_008_src0_startofpacket;                         // rsp_demux_008:src0_startofpacket -> rsp_mux:sink8_startofpacket
	wire          rsp_demux_008_src0_endofpacket;                           // rsp_demux_008:src0_endofpacket -> rsp_mux:sink8_endofpacket
	wire          rsp_demux_008_src1_valid;                                 // rsp_demux_008:src1_valid -> rsp_mux_001:sink8_valid
	wire  [130:0] rsp_demux_008_src1_data;                                  // rsp_demux_008:src1_data -> rsp_mux_001:sink8_data
	wire          rsp_demux_008_src1_ready;                                 // rsp_mux_001:sink8_ready -> rsp_demux_008:src1_ready
	wire   [35:0] rsp_demux_008_src1_channel;                               // rsp_demux_008:src1_channel -> rsp_mux_001:sink8_channel
	wire          rsp_demux_008_src1_startofpacket;                         // rsp_demux_008:src1_startofpacket -> rsp_mux_001:sink8_startofpacket
	wire          rsp_demux_008_src1_endofpacket;                           // rsp_demux_008:src1_endofpacket -> rsp_mux_001:sink8_endofpacket
	wire          rsp_demux_009_src0_valid;                                 // rsp_demux_009:src0_valid -> rsp_mux:sink9_valid
	wire  [130:0] rsp_demux_009_src0_data;                                  // rsp_demux_009:src0_data -> rsp_mux:sink9_data
	wire          rsp_demux_009_src0_ready;                                 // rsp_mux:sink9_ready -> rsp_demux_009:src0_ready
	wire   [35:0] rsp_demux_009_src0_channel;                               // rsp_demux_009:src0_channel -> rsp_mux:sink9_channel
	wire          rsp_demux_009_src0_startofpacket;                         // rsp_demux_009:src0_startofpacket -> rsp_mux:sink9_startofpacket
	wire          rsp_demux_009_src0_endofpacket;                           // rsp_demux_009:src0_endofpacket -> rsp_mux:sink9_endofpacket
	wire          rsp_demux_009_src1_valid;                                 // rsp_demux_009:src1_valid -> rsp_mux_001:sink9_valid
	wire  [130:0] rsp_demux_009_src1_data;                                  // rsp_demux_009:src1_data -> rsp_mux_001:sink9_data
	wire          rsp_demux_009_src1_ready;                                 // rsp_mux_001:sink9_ready -> rsp_demux_009:src1_ready
	wire   [35:0] rsp_demux_009_src1_channel;                               // rsp_demux_009:src1_channel -> rsp_mux_001:sink9_channel
	wire          rsp_demux_009_src1_startofpacket;                         // rsp_demux_009:src1_startofpacket -> rsp_mux_001:sink9_startofpacket
	wire          rsp_demux_009_src1_endofpacket;                           // rsp_demux_009:src1_endofpacket -> rsp_mux_001:sink9_endofpacket
	wire          rsp_demux_010_src0_valid;                                 // rsp_demux_010:src0_valid -> rsp_mux:sink10_valid
	wire  [130:0] rsp_demux_010_src0_data;                                  // rsp_demux_010:src0_data -> rsp_mux:sink10_data
	wire          rsp_demux_010_src0_ready;                                 // rsp_mux:sink10_ready -> rsp_demux_010:src0_ready
	wire   [35:0] rsp_demux_010_src0_channel;                               // rsp_demux_010:src0_channel -> rsp_mux:sink10_channel
	wire          rsp_demux_010_src0_startofpacket;                         // rsp_demux_010:src0_startofpacket -> rsp_mux:sink10_startofpacket
	wire          rsp_demux_010_src0_endofpacket;                           // rsp_demux_010:src0_endofpacket -> rsp_mux:sink10_endofpacket
	wire          rsp_demux_010_src1_valid;                                 // rsp_demux_010:src1_valid -> rsp_mux_001:sink10_valid
	wire  [130:0] rsp_demux_010_src1_data;                                  // rsp_demux_010:src1_data -> rsp_mux_001:sink10_data
	wire          rsp_demux_010_src1_ready;                                 // rsp_mux_001:sink10_ready -> rsp_demux_010:src1_ready
	wire   [35:0] rsp_demux_010_src1_channel;                               // rsp_demux_010:src1_channel -> rsp_mux_001:sink10_channel
	wire          rsp_demux_010_src1_startofpacket;                         // rsp_demux_010:src1_startofpacket -> rsp_mux_001:sink10_startofpacket
	wire          rsp_demux_010_src1_endofpacket;                           // rsp_demux_010:src1_endofpacket -> rsp_mux_001:sink10_endofpacket
	wire          rsp_demux_011_src0_valid;                                 // rsp_demux_011:src0_valid -> rsp_mux:sink11_valid
	wire  [130:0] rsp_demux_011_src0_data;                                  // rsp_demux_011:src0_data -> rsp_mux:sink11_data
	wire          rsp_demux_011_src0_ready;                                 // rsp_mux:sink11_ready -> rsp_demux_011:src0_ready
	wire   [35:0] rsp_demux_011_src0_channel;                               // rsp_demux_011:src0_channel -> rsp_mux:sink11_channel
	wire          rsp_demux_011_src0_startofpacket;                         // rsp_demux_011:src0_startofpacket -> rsp_mux:sink11_startofpacket
	wire          rsp_demux_011_src0_endofpacket;                           // rsp_demux_011:src0_endofpacket -> rsp_mux:sink11_endofpacket
	wire          rsp_demux_011_src1_valid;                                 // rsp_demux_011:src1_valid -> rsp_mux_001:sink11_valid
	wire  [130:0] rsp_demux_011_src1_data;                                  // rsp_demux_011:src1_data -> rsp_mux_001:sink11_data
	wire          rsp_demux_011_src1_ready;                                 // rsp_mux_001:sink11_ready -> rsp_demux_011:src1_ready
	wire   [35:0] rsp_demux_011_src1_channel;                               // rsp_demux_011:src1_channel -> rsp_mux_001:sink11_channel
	wire          rsp_demux_011_src1_startofpacket;                         // rsp_demux_011:src1_startofpacket -> rsp_mux_001:sink11_startofpacket
	wire          rsp_demux_011_src1_endofpacket;                           // rsp_demux_011:src1_endofpacket -> rsp_mux_001:sink11_endofpacket
	wire          rsp_demux_012_src0_valid;                                 // rsp_demux_012:src0_valid -> rsp_mux:sink12_valid
	wire  [130:0] rsp_demux_012_src0_data;                                  // rsp_demux_012:src0_data -> rsp_mux:sink12_data
	wire          rsp_demux_012_src0_ready;                                 // rsp_mux:sink12_ready -> rsp_demux_012:src0_ready
	wire   [35:0] rsp_demux_012_src0_channel;                               // rsp_demux_012:src0_channel -> rsp_mux:sink12_channel
	wire          rsp_demux_012_src0_startofpacket;                         // rsp_demux_012:src0_startofpacket -> rsp_mux:sink12_startofpacket
	wire          rsp_demux_012_src0_endofpacket;                           // rsp_demux_012:src0_endofpacket -> rsp_mux:sink12_endofpacket
	wire          rsp_demux_012_src1_valid;                                 // rsp_demux_012:src1_valid -> rsp_mux_001:sink12_valid
	wire  [130:0] rsp_demux_012_src1_data;                                  // rsp_demux_012:src1_data -> rsp_mux_001:sink12_data
	wire          rsp_demux_012_src1_ready;                                 // rsp_mux_001:sink12_ready -> rsp_demux_012:src1_ready
	wire   [35:0] rsp_demux_012_src1_channel;                               // rsp_demux_012:src1_channel -> rsp_mux_001:sink12_channel
	wire          rsp_demux_012_src1_startofpacket;                         // rsp_demux_012:src1_startofpacket -> rsp_mux_001:sink12_startofpacket
	wire          rsp_demux_012_src1_endofpacket;                           // rsp_demux_012:src1_endofpacket -> rsp_mux_001:sink12_endofpacket
	wire          rsp_demux_013_src0_valid;                                 // rsp_demux_013:src0_valid -> rsp_mux:sink13_valid
	wire  [130:0] rsp_demux_013_src0_data;                                  // rsp_demux_013:src0_data -> rsp_mux:sink13_data
	wire          rsp_demux_013_src0_ready;                                 // rsp_mux:sink13_ready -> rsp_demux_013:src0_ready
	wire   [35:0] rsp_demux_013_src0_channel;                               // rsp_demux_013:src0_channel -> rsp_mux:sink13_channel
	wire          rsp_demux_013_src0_startofpacket;                         // rsp_demux_013:src0_startofpacket -> rsp_mux:sink13_startofpacket
	wire          rsp_demux_013_src0_endofpacket;                           // rsp_demux_013:src0_endofpacket -> rsp_mux:sink13_endofpacket
	wire          rsp_demux_013_src1_valid;                                 // rsp_demux_013:src1_valid -> rsp_mux_001:sink13_valid
	wire  [130:0] rsp_demux_013_src1_data;                                  // rsp_demux_013:src1_data -> rsp_mux_001:sink13_data
	wire          rsp_demux_013_src1_ready;                                 // rsp_mux_001:sink13_ready -> rsp_demux_013:src1_ready
	wire   [35:0] rsp_demux_013_src1_channel;                               // rsp_demux_013:src1_channel -> rsp_mux_001:sink13_channel
	wire          rsp_demux_013_src1_startofpacket;                         // rsp_demux_013:src1_startofpacket -> rsp_mux_001:sink13_startofpacket
	wire          rsp_demux_013_src1_endofpacket;                           // rsp_demux_013:src1_endofpacket -> rsp_mux_001:sink13_endofpacket
	wire          rsp_demux_014_src0_valid;                                 // rsp_demux_014:src0_valid -> rsp_mux:sink14_valid
	wire  [130:0] rsp_demux_014_src0_data;                                  // rsp_demux_014:src0_data -> rsp_mux:sink14_data
	wire          rsp_demux_014_src0_ready;                                 // rsp_mux:sink14_ready -> rsp_demux_014:src0_ready
	wire   [35:0] rsp_demux_014_src0_channel;                               // rsp_demux_014:src0_channel -> rsp_mux:sink14_channel
	wire          rsp_demux_014_src0_startofpacket;                         // rsp_demux_014:src0_startofpacket -> rsp_mux:sink14_startofpacket
	wire          rsp_demux_014_src0_endofpacket;                           // rsp_demux_014:src0_endofpacket -> rsp_mux:sink14_endofpacket
	wire          rsp_demux_014_src1_valid;                                 // rsp_demux_014:src1_valid -> rsp_mux_001:sink14_valid
	wire  [130:0] rsp_demux_014_src1_data;                                  // rsp_demux_014:src1_data -> rsp_mux_001:sink14_data
	wire          rsp_demux_014_src1_ready;                                 // rsp_mux_001:sink14_ready -> rsp_demux_014:src1_ready
	wire   [35:0] rsp_demux_014_src1_channel;                               // rsp_demux_014:src1_channel -> rsp_mux_001:sink14_channel
	wire          rsp_demux_014_src1_startofpacket;                         // rsp_demux_014:src1_startofpacket -> rsp_mux_001:sink14_startofpacket
	wire          rsp_demux_014_src1_endofpacket;                           // rsp_demux_014:src1_endofpacket -> rsp_mux_001:sink14_endofpacket
	wire          rsp_demux_015_src0_valid;                                 // rsp_demux_015:src0_valid -> rsp_mux:sink15_valid
	wire  [130:0] rsp_demux_015_src0_data;                                  // rsp_demux_015:src0_data -> rsp_mux:sink15_data
	wire          rsp_demux_015_src0_ready;                                 // rsp_mux:sink15_ready -> rsp_demux_015:src0_ready
	wire   [35:0] rsp_demux_015_src0_channel;                               // rsp_demux_015:src0_channel -> rsp_mux:sink15_channel
	wire          rsp_demux_015_src0_startofpacket;                         // rsp_demux_015:src0_startofpacket -> rsp_mux:sink15_startofpacket
	wire          rsp_demux_015_src0_endofpacket;                           // rsp_demux_015:src0_endofpacket -> rsp_mux:sink15_endofpacket
	wire          rsp_demux_015_src1_valid;                                 // rsp_demux_015:src1_valid -> rsp_mux_001:sink15_valid
	wire  [130:0] rsp_demux_015_src1_data;                                  // rsp_demux_015:src1_data -> rsp_mux_001:sink15_data
	wire          rsp_demux_015_src1_ready;                                 // rsp_mux_001:sink15_ready -> rsp_demux_015:src1_ready
	wire   [35:0] rsp_demux_015_src1_channel;                               // rsp_demux_015:src1_channel -> rsp_mux_001:sink15_channel
	wire          rsp_demux_015_src1_startofpacket;                         // rsp_demux_015:src1_startofpacket -> rsp_mux_001:sink15_startofpacket
	wire          rsp_demux_015_src1_endofpacket;                           // rsp_demux_015:src1_endofpacket -> rsp_mux_001:sink15_endofpacket
	wire          rsp_demux_016_src0_valid;                                 // rsp_demux_016:src0_valid -> rsp_mux:sink16_valid
	wire  [130:0] rsp_demux_016_src0_data;                                  // rsp_demux_016:src0_data -> rsp_mux:sink16_data
	wire          rsp_demux_016_src0_ready;                                 // rsp_mux:sink16_ready -> rsp_demux_016:src0_ready
	wire   [35:0] rsp_demux_016_src0_channel;                               // rsp_demux_016:src0_channel -> rsp_mux:sink16_channel
	wire          rsp_demux_016_src0_startofpacket;                         // rsp_demux_016:src0_startofpacket -> rsp_mux:sink16_startofpacket
	wire          rsp_demux_016_src0_endofpacket;                           // rsp_demux_016:src0_endofpacket -> rsp_mux:sink16_endofpacket
	wire          rsp_demux_016_src1_valid;                                 // rsp_demux_016:src1_valid -> rsp_mux_001:sink16_valid
	wire  [130:0] rsp_demux_016_src1_data;                                  // rsp_demux_016:src1_data -> rsp_mux_001:sink16_data
	wire          rsp_demux_016_src1_ready;                                 // rsp_mux_001:sink16_ready -> rsp_demux_016:src1_ready
	wire   [35:0] rsp_demux_016_src1_channel;                               // rsp_demux_016:src1_channel -> rsp_mux_001:sink16_channel
	wire          rsp_demux_016_src1_startofpacket;                         // rsp_demux_016:src1_startofpacket -> rsp_mux_001:sink16_startofpacket
	wire          rsp_demux_016_src1_endofpacket;                           // rsp_demux_016:src1_endofpacket -> rsp_mux_001:sink16_endofpacket
	wire          rsp_demux_017_src0_valid;                                 // rsp_demux_017:src0_valid -> rsp_mux:sink17_valid
	wire  [130:0] rsp_demux_017_src0_data;                                  // rsp_demux_017:src0_data -> rsp_mux:sink17_data
	wire          rsp_demux_017_src0_ready;                                 // rsp_mux:sink17_ready -> rsp_demux_017:src0_ready
	wire   [35:0] rsp_demux_017_src0_channel;                               // rsp_demux_017:src0_channel -> rsp_mux:sink17_channel
	wire          rsp_demux_017_src0_startofpacket;                         // rsp_demux_017:src0_startofpacket -> rsp_mux:sink17_startofpacket
	wire          rsp_demux_017_src0_endofpacket;                           // rsp_demux_017:src0_endofpacket -> rsp_mux:sink17_endofpacket
	wire          rsp_demux_017_src1_valid;                                 // rsp_demux_017:src1_valid -> rsp_mux_001:sink17_valid
	wire  [130:0] rsp_demux_017_src1_data;                                  // rsp_demux_017:src1_data -> rsp_mux_001:sink17_data
	wire          rsp_demux_017_src1_ready;                                 // rsp_mux_001:sink17_ready -> rsp_demux_017:src1_ready
	wire   [35:0] rsp_demux_017_src1_channel;                               // rsp_demux_017:src1_channel -> rsp_mux_001:sink17_channel
	wire          rsp_demux_017_src1_startofpacket;                         // rsp_demux_017:src1_startofpacket -> rsp_mux_001:sink17_startofpacket
	wire          rsp_demux_017_src1_endofpacket;                           // rsp_demux_017:src1_endofpacket -> rsp_mux_001:sink17_endofpacket
	wire          rsp_demux_018_src0_valid;                                 // rsp_demux_018:src0_valid -> rsp_mux:sink18_valid
	wire  [130:0] rsp_demux_018_src0_data;                                  // rsp_demux_018:src0_data -> rsp_mux:sink18_data
	wire          rsp_demux_018_src0_ready;                                 // rsp_mux:sink18_ready -> rsp_demux_018:src0_ready
	wire   [35:0] rsp_demux_018_src0_channel;                               // rsp_demux_018:src0_channel -> rsp_mux:sink18_channel
	wire          rsp_demux_018_src0_startofpacket;                         // rsp_demux_018:src0_startofpacket -> rsp_mux:sink18_startofpacket
	wire          rsp_demux_018_src0_endofpacket;                           // rsp_demux_018:src0_endofpacket -> rsp_mux:sink18_endofpacket
	wire          rsp_demux_018_src1_valid;                                 // rsp_demux_018:src1_valid -> rsp_mux_001:sink18_valid
	wire  [130:0] rsp_demux_018_src1_data;                                  // rsp_demux_018:src1_data -> rsp_mux_001:sink18_data
	wire          rsp_demux_018_src1_ready;                                 // rsp_mux_001:sink18_ready -> rsp_demux_018:src1_ready
	wire   [35:0] rsp_demux_018_src1_channel;                               // rsp_demux_018:src1_channel -> rsp_mux_001:sink18_channel
	wire          rsp_demux_018_src1_startofpacket;                         // rsp_demux_018:src1_startofpacket -> rsp_mux_001:sink18_startofpacket
	wire          rsp_demux_018_src1_endofpacket;                           // rsp_demux_018:src1_endofpacket -> rsp_mux_001:sink18_endofpacket
	wire          rsp_demux_019_src0_valid;                                 // rsp_demux_019:src0_valid -> rsp_mux:sink19_valid
	wire  [130:0] rsp_demux_019_src0_data;                                  // rsp_demux_019:src0_data -> rsp_mux:sink19_data
	wire          rsp_demux_019_src0_ready;                                 // rsp_mux:sink19_ready -> rsp_demux_019:src0_ready
	wire   [35:0] rsp_demux_019_src0_channel;                               // rsp_demux_019:src0_channel -> rsp_mux:sink19_channel
	wire          rsp_demux_019_src0_startofpacket;                         // rsp_demux_019:src0_startofpacket -> rsp_mux:sink19_startofpacket
	wire          rsp_demux_019_src0_endofpacket;                           // rsp_demux_019:src0_endofpacket -> rsp_mux:sink19_endofpacket
	wire          rsp_demux_019_src1_valid;                                 // rsp_demux_019:src1_valid -> rsp_mux_001:sink19_valid
	wire  [130:0] rsp_demux_019_src1_data;                                  // rsp_demux_019:src1_data -> rsp_mux_001:sink19_data
	wire          rsp_demux_019_src1_ready;                                 // rsp_mux_001:sink19_ready -> rsp_demux_019:src1_ready
	wire   [35:0] rsp_demux_019_src1_channel;                               // rsp_demux_019:src1_channel -> rsp_mux_001:sink19_channel
	wire          rsp_demux_019_src1_startofpacket;                         // rsp_demux_019:src1_startofpacket -> rsp_mux_001:sink19_startofpacket
	wire          rsp_demux_019_src1_endofpacket;                           // rsp_demux_019:src1_endofpacket -> rsp_mux_001:sink19_endofpacket
	wire          rsp_demux_020_src0_valid;                                 // rsp_demux_020:src0_valid -> rsp_mux:sink20_valid
	wire  [130:0] rsp_demux_020_src0_data;                                  // rsp_demux_020:src0_data -> rsp_mux:sink20_data
	wire          rsp_demux_020_src0_ready;                                 // rsp_mux:sink20_ready -> rsp_demux_020:src0_ready
	wire   [35:0] rsp_demux_020_src0_channel;                               // rsp_demux_020:src0_channel -> rsp_mux:sink20_channel
	wire          rsp_demux_020_src0_startofpacket;                         // rsp_demux_020:src0_startofpacket -> rsp_mux:sink20_startofpacket
	wire          rsp_demux_020_src0_endofpacket;                           // rsp_demux_020:src0_endofpacket -> rsp_mux:sink20_endofpacket
	wire          rsp_demux_020_src1_valid;                                 // rsp_demux_020:src1_valid -> rsp_mux_001:sink20_valid
	wire  [130:0] rsp_demux_020_src1_data;                                  // rsp_demux_020:src1_data -> rsp_mux_001:sink20_data
	wire          rsp_demux_020_src1_ready;                                 // rsp_mux_001:sink20_ready -> rsp_demux_020:src1_ready
	wire   [35:0] rsp_demux_020_src1_channel;                               // rsp_demux_020:src1_channel -> rsp_mux_001:sink20_channel
	wire          rsp_demux_020_src1_startofpacket;                         // rsp_demux_020:src1_startofpacket -> rsp_mux_001:sink20_startofpacket
	wire          rsp_demux_020_src1_endofpacket;                           // rsp_demux_020:src1_endofpacket -> rsp_mux_001:sink20_endofpacket
	wire          rsp_demux_021_src0_valid;                                 // rsp_demux_021:src0_valid -> rsp_mux:sink21_valid
	wire  [130:0] rsp_demux_021_src0_data;                                  // rsp_demux_021:src0_data -> rsp_mux:sink21_data
	wire          rsp_demux_021_src0_ready;                                 // rsp_mux:sink21_ready -> rsp_demux_021:src0_ready
	wire   [35:0] rsp_demux_021_src0_channel;                               // rsp_demux_021:src0_channel -> rsp_mux:sink21_channel
	wire          rsp_demux_021_src0_startofpacket;                         // rsp_demux_021:src0_startofpacket -> rsp_mux:sink21_startofpacket
	wire          rsp_demux_021_src0_endofpacket;                           // rsp_demux_021:src0_endofpacket -> rsp_mux:sink21_endofpacket
	wire          rsp_demux_021_src1_valid;                                 // rsp_demux_021:src1_valid -> rsp_mux_001:sink21_valid
	wire  [130:0] rsp_demux_021_src1_data;                                  // rsp_demux_021:src1_data -> rsp_mux_001:sink21_data
	wire          rsp_demux_021_src1_ready;                                 // rsp_mux_001:sink21_ready -> rsp_demux_021:src1_ready
	wire   [35:0] rsp_demux_021_src1_channel;                               // rsp_demux_021:src1_channel -> rsp_mux_001:sink21_channel
	wire          rsp_demux_021_src1_startofpacket;                         // rsp_demux_021:src1_startofpacket -> rsp_mux_001:sink21_startofpacket
	wire          rsp_demux_021_src1_endofpacket;                           // rsp_demux_021:src1_endofpacket -> rsp_mux_001:sink21_endofpacket
	wire          rsp_demux_022_src0_valid;                                 // rsp_demux_022:src0_valid -> rsp_mux:sink22_valid
	wire  [130:0] rsp_demux_022_src0_data;                                  // rsp_demux_022:src0_data -> rsp_mux:sink22_data
	wire          rsp_demux_022_src0_ready;                                 // rsp_mux:sink22_ready -> rsp_demux_022:src0_ready
	wire   [35:0] rsp_demux_022_src0_channel;                               // rsp_demux_022:src0_channel -> rsp_mux:sink22_channel
	wire          rsp_demux_022_src0_startofpacket;                         // rsp_demux_022:src0_startofpacket -> rsp_mux:sink22_startofpacket
	wire          rsp_demux_022_src0_endofpacket;                           // rsp_demux_022:src0_endofpacket -> rsp_mux:sink22_endofpacket
	wire          rsp_demux_022_src1_valid;                                 // rsp_demux_022:src1_valid -> rsp_mux_001:sink22_valid
	wire  [130:0] rsp_demux_022_src1_data;                                  // rsp_demux_022:src1_data -> rsp_mux_001:sink22_data
	wire          rsp_demux_022_src1_ready;                                 // rsp_mux_001:sink22_ready -> rsp_demux_022:src1_ready
	wire   [35:0] rsp_demux_022_src1_channel;                               // rsp_demux_022:src1_channel -> rsp_mux_001:sink22_channel
	wire          rsp_demux_022_src1_startofpacket;                         // rsp_demux_022:src1_startofpacket -> rsp_mux_001:sink22_startofpacket
	wire          rsp_demux_022_src1_endofpacket;                           // rsp_demux_022:src1_endofpacket -> rsp_mux_001:sink22_endofpacket
	wire          rsp_demux_023_src0_valid;                                 // rsp_demux_023:src0_valid -> rsp_mux:sink23_valid
	wire  [130:0] rsp_demux_023_src0_data;                                  // rsp_demux_023:src0_data -> rsp_mux:sink23_data
	wire          rsp_demux_023_src0_ready;                                 // rsp_mux:sink23_ready -> rsp_demux_023:src0_ready
	wire   [35:0] rsp_demux_023_src0_channel;                               // rsp_demux_023:src0_channel -> rsp_mux:sink23_channel
	wire          rsp_demux_023_src0_startofpacket;                         // rsp_demux_023:src0_startofpacket -> rsp_mux:sink23_startofpacket
	wire          rsp_demux_023_src0_endofpacket;                           // rsp_demux_023:src0_endofpacket -> rsp_mux:sink23_endofpacket
	wire          rsp_demux_023_src1_valid;                                 // rsp_demux_023:src1_valid -> rsp_mux_001:sink23_valid
	wire  [130:0] rsp_demux_023_src1_data;                                  // rsp_demux_023:src1_data -> rsp_mux_001:sink23_data
	wire          rsp_demux_023_src1_ready;                                 // rsp_mux_001:sink23_ready -> rsp_demux_023:src1_ready
	wire   [35:0] rsp_demux_023_src1_channel;                               // rsp_demux_023:src1_channel -> rsp_mux_001:sink23_channel
	wire          rsp_demux_023_src1_startofpacket;                         // rsp_demux_023:src1_startofpacket -> rsp_mux_001:sink23_startofpacket
	wire          rsp_demux_023_src1_endofpacket;                           // rsp_demux_023:src1_endofpacket -> rsp_mux_001:sink23_endofpacket
	wire          rsp_demux_024_src0_valid;                                 // rsp_demux_024:src0_valid -> rsp_mux:sink24_valid
	wire  [130:0] rsp_demux_024_src0_data;                                  // rsp_demux_024:src0_data -> rsp_mux:sink24_data
	wire          rsp_demux_024_src0_ready;                                 // rsp_mux:sink24_ready -> rsp_demux_024:src0_ready
	wire   [35:0] rsp_demux_024_src0_channel;                               // rsp_demux_024:src0_channel -> rsp_mux:sink24_channel
	wire          rsp_demux_024_src0_startofpacket;                         // rsp_demux_024:src0_startofpacket -> rsp_mux:sink24_startofpacket
	wire          rsp_demux_024_src0_endofpacket;                           // rsp_demux_024:src0_endofpacket -> rsp_mux:sink24_endofpacket
	wire          rsp_demux_024_src1_valid;                                 // rsp_demux_024:src1_valid -> rsp_mux_001:sink24_valid
	wire  [130:0] rsp_demux_024_src1_data;                                  // rsp_demux_024:src1_data -> rsp_mux_001:sink24_data
	wire          rsp_demux_024_src1_ready;                                 // rsp_mux_001:sink24_ready -> rsp_demux_024:src1_ready
	wire   [35:0] rsp_demux_024_src1_channel;                               // rsp_demux_024:src1_channel -> rsp_mux_001:sink24_channel
	wire          rsp_demux_024_src1_startofpacket;                         // rsp_demux_024:src1_startofpacket -> rsp_mux_001:sink24_startofpacket
	wire          rsp_demux_024_src1_endofpacket;                           // rsp_demux_024:src1_endofpacket -> rsp_mux_001:sink24_endofpacket
	wire          rsp_demux_025_src0_valid;                                 // rsp_demux_025:src0_valid -> rsp_mux:sink25_valid
	wire  [130:0] rsp_demux_025_src0_data;                                  // rsp_demux_025:src0_data -> rsp_mux:sink25_data
	wire          rsp_demux_025_src0_ready;                                 // rsp_mux:sink25_ready -> rsp_demux_025:src0_ready
	wire   [35:0] rsp_demux_025_src0_channel;                               // rsp_demux_025:src0_channel -> rsp_mux:sink25_channel
	wire          rsp_demux_025_src0_startofpacket;                         // rsp_demux_025:src0_startofpacket -> rsp_mux:sink25_startofpacket
	wire          rsp_demux_025_src0_endofpacket;                           // rsp_demux_025:src0_endofpacket -> rsp_mux:sink25_endofpacket
	wire          rsp_demux_025_src1_valid;                                 // rsp_demux_025:src1_valid -> rsp_mux_001:sink25_valid
	wire  [130:0] rsp_demux_025_src1_data;                                  // rsp_demux_025:src1_data -> rsp_mux_001:sink25_data
	wire          rsp_demux_025_src1_ready;                                 // rsp_mux_001:sink25_ready -> rsp_demux_025:src1_ready
	wire   [35:0] rsp_demux_025_src1_channel;                               // rsp_demux_025:src1_channel -> rsp_mux_001:sink25_channel
	wire          rsp_demux_025_src1_startofpacket;                         // rsp_demux_025:src1_startofpacket -> rsp_mux_001:sink25_startofpacket
	wire          rsp_demux_025_src1_endofpacket;                           // rsp_demux_025:src1_endofpacket -> rsp_mux_001:sink25_endofpacket
	wire          rsp_demux_026_src0_valid;                                 // rsp_demux_026:src0_valid -> rsp_mux:sink26_valid
	wire  [130:0] rsp_demux_026_src0_data;                                  // rsp_demux_026:src0_data -> rsp_mux:sink26_data
	wire          rsp_demux_026_src0_ready;                                 // rsp_mux:sink26_ready -> rsp_demux_026:src0_ready
	wire   [35:0] rsp_demux_026_src0_channel;                               // rsp_demux_026:src0_channel -> rsp_mux:sink26_channel
	wire          rsp_demux_026_src0_startofpacket;                         // rsp_demux_026:src0_startofpacket -> rsp_mux:sink26_startofpacket
	wire          rsp_demux_026_src0_endofpacket;                           // rsp_demux_026:src0_endofpacket -> rsp_mux:sink26_endofpacket
	wire          rsp_demux_026_src1_valid;                                 // rsp_demux_026:src1_valid -> rsp_mux_001:sink26_valid
	wire  [130:0] rsp_demux_026_src1_data;                                  // rsp_demux_026:src1_data -> rsp_mux_001:sink26_data
	wire          rsp_demux_026_src1_ready;                                 // rsp_mux_001:sink26_ready -> rsp_demux_026:src1_ready
	wire   [35:0] rsp_demux_026_src1_channel;                               // rsp_demux_026:src1_channel -> rsp_mux_001:sink26_channel
	wire          rsp_demux_026_src1_startofpacket;                         // rsp_demux_026:src1_startofpacket -> rsp_mux_001:sink26_startofpacket
	wire          rsp_demux_026_src1_endofpacket;                           // rsp_demux_026:src1_endofpacket -> rsp_mux_001:sink26_endofpacket
	wire          rsp_demux_027_src0_valid;                                 // rsp_demux_027:src0_valid -> rsp_mux:sink27_valid
	wire  [130:0] rsp_demux_027_src0_data;                                  // rsp_demux_027:src0_data -> rsp_mux:sink27_data
	wire          rsp_demux_027_src0_ready;                                 // rsp_mux:sink27_ready -> rsp_demux_027:src0_ready
	wire   [35:0] rsp_demux_027_src0_channel;                               // rsp_demux_027:src0_channel -> rsp_mux:sink27_channel
	wire          rsp_demux_027_src0_startofpacket;                         // rsp_demux_027:src0_startofpacket -> rsp_mux:sink27_startofpacket
	wire          rsp_demux_027_src0_endofpacket;                           // rsp_demux_027:src0_endofpacket -> rsp_mux:sink27_endofpacket
	wire          rsp_demux_027_src1_valid;                                 // rsp_demux_027:src1_valid -> rsp_mux_001:sink27_valid
	wire  [130:0] rsp_demux_027_src1_data;                                  // rsp_demux_027:src1_data -> rsp_mux_001:sink27_data
	wire          rsp_demux_027_src1_ready;                                 // rsp_mux_001:sink27_ready -> rsp_demux_027:src1_ready
	wire   [35:0] rsp_demux_027_src1_channel;                               // rsp_demux_027:src1_channel -> rsp_mux_001:sink27_channel
	wire          rsp_demux_027_src1_startofpacket;                         // rsp_demux_027:src1_startofpacket -> rsp_mux_001:sink27_startofpacket
	wire          rsp_demux_027_src1_endofpacket;                           // rsp_demux_027:src1_endofpacket -> rsp_mux_001:sink27_endofpacket
	wire          rsp_demux_028_src0_valid;                                 // rsp_demux_028:src0_valid -> rsp_mux:sink28_valid
	wire  [130:0] rsp_demux_028_src0_data;                                  // rsp_demux_028:src0_data -> rsp_mux:sink28_data
	wire          rsp_demux_028_src0_ready;                                 // rsp_mux:sink28_ready -> rsp_demux_028:src0_ready
	wire   [35:0] rsp_demux_028_src0_channel;                               // rsp_demux_028:src0_channel -> rsp_mux:sink28_channel
	wire          rsp_demux_028_src0_startofpacket;                         // rsp_demux_028:src0_startofpacket -> rsp_mux:sink28_startofpacket
	wire          rsp_demux_028_src0_endofpacket;                           // rsp_demux_028:src0_endofpacket -> rsp_mux:sink28_endofpacket
	wire          rsp_demux_028_src1_valid;                                 // rsp_demux_028:src1_valid -> rsp_mux_001:sink28_valid
	wire  [130:0] rsp_demux_028_src1_data;                                  // rsp_demux_028:src1_data -> rsp_mux_001:sink28_data
	wire          rsp_demux_028_src1_ready;                                 // rsp_mux_001:sink28_ready -> rsp_demux_028:src1_ready
	wire   [35:0] rsp_demux_028_src1_channel;                               // rsp_demux_028:src1_channel -> rsp_mux_001:sink28_channel
	wire          rsp_demux_028_src1_startofpacket;                         // rsp_demux_028:src1_startofpacket -> rsp_mux_001:sink28_startofpacket
	wire          rsp_demux_028_src1_endofpacket;                           // rsp_demux_028:src1_endofpacket -> rsp_mux_001:sink28_endofpacket
	wire          rsp_demux_029_src0_valid;                                 // rsp_demux_029:src0_valid -> rsp_mux:sink29_valid
	wire  [130:0] rsp_demux_029_src0_data;                                  // rsp_demux_029:src0_data -> rsp_mux:sink29_data
	wire          rsp_demux_029_src0_ready;                                 // rsp_mux:sink29_ready -> rsp_demux_029:src0_ready
	wire   [35:0] rsp_demux_029_src0_channel;                               // rsp_demux_029:src0_channel -> rsp_mux:sink29_channel
	wire          rsp_demux_029_src0_startofpacket;                         // rsp_demux_029:src0_startofpacket -> rsp_mux:sink29_startofpacket
	wire          rsp_demux_029_src0_endofpacket;                           // rsp_demux_029:src0_endofpacket -> rsp_mux:sink29_endofpacket
	wire          rsp_demux_029_src1_valid;                                 // rsp_demux_029:src1_valid -> rsp_mux_001:sink29_valid
	wire  [130:0] rsp_demux_029_src1_data;                                  // rsp_demux_029:src1_data -> rsp_mux_001:sink29_data
	wire          rsp_demux_029_src1_ready;                                 // rsp_mux_001:sink29_ready -> rsp_demux_029:src1_ready
	wire   [35:0] rsp_demux_029_src1_channel;                               // rsp_demux_029:src1_channel -> rsp_mux_001:sink29_channel
	wire          rsp_demux_029_src1_startofpacket;                         // rsp_demux_029:src1_startofpacket -> rsp_mux_001:sink29_startofpacket
	wire          rsp_demux_029_src1_endofpacket;                           // rsp_demux_029:src1_endofpacket -> rsp_mux_001:sink29_endofpacket
	wire          rsp_demux_030_src0_valid;                                 // rsp_demux_030:src0_valid -> rsp_mux:sink30_valid
	wire  [130:0] rsp_demux_030_src0_data;                                  // rsp_demux_030:src0_data -> rsp_mux:sink30_data
	wire          rsp_demux_030_src0_ready;                                 // rsp_mux:sink30_ready -> rsp_demux_030:src0_ready
	wire   [35:0] rsp_demux_030_src0_channel;                               // rsp_demux_030:src0_channel -> rsp_mux:sink30_channel
	wire          rsp_demux_030_src0_startofpacket;                         // rsp_demux_030:src0_startofpacket -> rsp_mux:sink30_startofpacket
	wire          rsp_demux_030_src0_endofpacket;                           // rsp_demux_030:src0_endofpacket -> rsp_mux:sink30_endofpacket
	wire          rsp_demux_030_src1_valid;                                 // rsp_demux_030:src1_valid -> rsp_mux_001:sink30_valid
	wire  [130:0] rsp_demux_030_src1_data;                                  // rsp_demux_030:src1_data -> rsp_mux_001:sink30_data
	wire          rsp_demux_030_src1_ready;                                 // rsp_mux_001:sink30_ready -> rsp_demux_030:src1_ready
	wire   [35:0] rsp_demux_030_src1_channel;                               // rsp_demux_030:src1_channel -> rsp_mux_001:sink30_channel
	wire          rsp_demux_030_src1_startofpacket;                         // rsp_demux_030:src1_startofpacket -> rsp_mux_001:sink30_startofpacket
	wire          rsp_demux_030_src1_endofpacket;                           // rsp_demux_030:src1_endofpacket -> rsp_mux_001:sink30_endofpacket
	wire          rsp_demux_031_src0_valid;                                 // rsp_demux_031:src0_valid -> rsp_mux:sink31_valid
	wire  [130:0] rsp_demux_031_src0_data;                                  // rsp_demux_031:src0_data -> rsp_mux:sink31_data
	wire          rsp_demux_031_src0_ready;                                 // rsp_mux:sink31_ready -> rsp_demux_031:src0_ready
	wire   [35:0] rsp_demux_031_src0_channel;                               // rsp_demux_031:src0_channel -> rsp_mux:sink31_channel
	wire          rsp_demux_031_src0_startofpacket;                         // rsp_demux_031:src0_startofpacket -> rsp_mux:sink31_startofpacket
	wire          rsp_demux_031_src0_endofpacket;                           // rsp_demux_031:src0_endofpacket -> rsp_mux:sink31_endofpacket
	wire          rsp_demux_031_src1_valid;                                 // rsp_demux_031:src1_valid -> rsp_mux_001:sink31_valid
	wire  [130:0] rsp_demux_031_src1_data;                                  // rsp_demux_031:src1_data -> rsp_mux_001:sink31_data
	wire          rsp_demux_031_src1_ready;                                 // rsp_mux_001:sink31_ready -> rsp_demux_031:src1_ready
	wire   [35:0] rsp_demux_031_src1_channel;                               // rsp_demux_031:src1_channel -> rsp_mux_001:sink31_channel
	wire          rsp_demux_031_src1_startofpacket;                         // rsp_demux_031:src1_startofpacket -> rsp_mux_001:sink31_startofpacket
	wire          rsp_demux_031_src1_endofpacket;                           // rsp_demux_031:src1_endofpacket -> rsp_mux_001:sink31_endofpacket
	wire          rsp_demux_032_src0_valid;                                 // rsp_demux_032:src0_valid -> rsp_mux:sink32_valid
	wire  [130:0] rsp_demux_032_src0_data;                                  // rsp_demux_032:src0_data -> rsp_mux:sink32_data
	wire          rsp_demux_032_src0_ready;                                 // rsp_mux:sink32_ready -> rsp_demux_032:src0_ready
	wire   [35:0] rsp_demux_032_src0_channel;                               // rsp_demux_032:src0_channel -> rsp_mux:sink32_channel
	wire          rsp_demux_032_src0_startofpacket;                         // rsp_demux_032:src0_startofpacket -> rsp_mux:sink32_startofpacket
	wire          rsp_demux_032_src0_endofpacket;                           // rsp_demux_032:src0_endofpacket -> rsp_mux:sink32_endofpacket
	wire          rsp_demux_032_src1_valid;                                 // rsp_demux_032:src1_valid -> rsp_mux_001:sink32_valid
	wire  [130:0] rsp_demux_032_src1_data;                                  // rsp_demux_032:src1_data -> rsp_mux_001:sink32_data
	wire          rsp_demux_032_src1_ready;                                 // rsp_mux_001:sink32_ready -> rsp_demux_032:src1_ready
	wire   [35:0] rsp_demux_032_src1_channel;                               // rsp_demux_032:src1_channel -> rsp_mux_001:sink32_channel
	wire          rsp_demux_032_src1_startofpacket;                         // rsp_demux_032:src1_startofpacket -> rsp_mux_001:sink32_startofpacket
	wire          rsp_demux_032_src1_endofpacket;                           // rsp_demux_032:src1_endofpacket -> rsp_mux_001:sink32_endofpacket
	wire          rsp_demux_033_src0_valid;                                 // rsp_demux_033:src0_valid -> rsp_mux:sink33_valid
	wire  [130:0] rsp_demux_033_src0_data;                                  // rsp_demux_033:src0_data -> rsp_mux:sink33_data
	wire          rsp_demux_033_src0_ready;                                 // rsp_mux:sink33_ready -> rsp_demux_033:src0_ready
	wire   [35:0] rsp_demux_033_src0_channel;                               // rsp_demux_033:src0_channel -> rsp_mux:sink33_channel
	wire          rsp_demux_033_src0_startofpacket;                         // rsp_demux_033:src0_startofpacket -> rsp_mux:sink33_startofpacket
	wire          rsp_demux_033_src0_endofpacket;                           // rsp_demux_033:src0_endofpacket -> rsp_mux:sink33_endofpacket
	wire          rsp_demux_033_src1_valid;                                 // rsp_demux_033:src1_valid -> rsp_mux_001:sink33_valid
	wire  [130:0] rsp_demux_033_src1_data;                                  // rsp_demux_033:src1_data -> rsp_mux_001:sink33_data
	wire          rsp_demux_033_src1_ready;                                 // rsp_mux_001:sink33_ready -> rsp_demux_033:src1_ready
	wire   [35:0] rsp_demux_033_src1_channel;                               // rsp_demux_033:src1_channel -> rsp_mux_001:sink33_channel
	wire          rsp_demux_033_src1_startofpacket;                         // rsp_demux_033:src1_startofpacket -> rsp_mux_001:sink33_startofpacket
	wire          rsp_demux_033_src1_endofpacket;                           // rsp_demux_033:src1_endofpacket -> rsp_mux_001:sink33_endofpacket
	wire          rsp_demux_034_src0_valid;                                 // rsp_demux_034:src0_valid -> rsp_mux:sink34_valid
	wire  [130:0] rsp_demux_034_src0_data;                                  // rsp_demux_034:src0_data -> rsp_mux:sink34_data
	wire          rsp_demux_034_src0_ready;                                 // rsp_mux:sink34_ready -> rsp_demux_034:src0_ready
	wire   [35:0] rsp_demux_034_src0_channel;                               // rsp_demux_034:src0_channel -> rsp_mux:sink34_channel
	wire          rsp_demux_034_src0_startofpacket;                         // rsp_demux_034:src0_startofpacket -> rsp_mux:sink34_startofpacket
	wire          rsp_demux_034_src0_endofpacket;                           // rsp_demux_034:src0_endofpacket -> rsp_mux:sink34_endofpacket
	wire          rsp_demux_034_src1_valid;                                 // rsp_demux_034:src1_valid -> rsp_mux_001:sink34_valid
	wire  [130:0] rsp_demux_034_src1_data;                                  // rsp_demux_034:src1_data -> rsp_mux_001:sink34_data
	wire          rsp_demux_034_src1_ready;                                 // rsp_mux_001:sink34_ready -> rsp_demux_034:src1_ready
	wire   [35:0] rsp_demux_034_src1_channel;                               // rsp_demux_034:src1_channel -> rsp_mux_001:sink34_channel
	wire          rsp_demux_034_src1_startofpacket;                         // rsp_demux_034:src1_startofpacket -> rsp_mux_001:sink34_startofpacket
	wire          rsp_demux_034_src1_endofpacket;                           // rsp_demux_034:src1_endofpacket -> rsp_mux_001:sink34_endofpacket
	wire          rsp_demux_035_src0_valid;                                 // rsp_demux_035:src0_valid -> rsp_mux:sink35_valid
	wire  [130:0] rsp_demux_035_src0_data;                                  // rsp_demux_035:src0_data -> rsp_mux:sink35_data
	wire          rsp_demux_035_src0_ready;                                 // rsp_mux:sink35_ready -> rsp_demux_035:src0_ready
	wire   [35:0] rsp_demux_035_src0_channel;                               // rsp_demux_035:src0_channel -> rsp_mux:sink35_channel
	wire          rsp_demux_035_src0_startofpacket;                         // rsp_demux_035:src0_startofpacket -> rsp_mux:sink35_startofpacket
	wire          rsp_demux_035_src0_endofpacket;                           // rsp_demux_035:src0_endofpacket -> rsp_mux:sink35_endofpacket
	wire          rsp_demux_035_src1_valid;                                 // rsp_demux_035:src1_valid -> rsp_mux_001:sink35_valid
	wire  [130:0] rsp_demux_035_src1_data;                                  // rsp_demux_035:src1_data -> rsp_mux_001:sink35_data
	wire          rsp_demux_035_src1_ready;                                 // rsp_mux_001:sink35_ready -> rsp_demux_035:src1_ready
	wire   [35:0] rsp_demux_035_src1_channel;                               // rsp_demux_035:src1_channel -> rsp_mux_001:sink35_channel
	wire          rsp_demux_035_src1_startofpacket;                         // rsp_demux_035:src1_startofpacket -> rsp_mux_001:sink35_startofpacket
	wire          rsp_demux_035_src1_endofpacket;                           // rsp_demux_035:src1_endofpacket -> rsp_mux_001:sink35_endofpacket
	wire   [35:0] hps_0_h2f_axi_master_wr_limiter_cmd_valid_data;           // hps_0_h2f_axi_master_wr_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire   [35:0] hps_0_h2f_axi_master_rd_limiter_cmd_valid_data;           // hps_0_h2f_axi_master_rd_limiter:cmd_src_valid -> cmd_demux_001:sink_valid
	wire          led_fpga_s1_agent_rdata_fifo_out_valid;                   // led_fpga_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter:in_0_valid
	wire   [33:0] led_fpga_s1_agent_rdata_fifo_out_data;                    // led_fpga_s1_agent_rdata_fifo:out_data -> avalon_st_adapter:in_0_data
	wire          led_fpga_s1_agent_rdata_fifo_out_ready;                   // avalon_st_adapter:in_0_ready -> led_fpga_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_out_0_valid;                            // avalon_st_adapter:out_0_valid -> led_fpga_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_out_0_data;                             // avalon_st_adapter:out_0_data -> led_fpga_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                            // led_fpga_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                            // avalon_st_adapter:out_0_error -> led_fpga_s1_agent:rdata_fifo_sink_error
	wire          monitor_a_s1_agent_rdata_fifo_out_valid;                  // MONITOR_A_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] monitor_a_s1_agent_rdata_fifo_out_data;                   // MONITOR_A_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_001:in_0_data
	wire          monitor_a_s1_agent_rdata_fifo_out_ready;                  // avalon_st_adapter_001:in_0_ready -> MONITOR_A_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_001_out_0_valid;                        // avalon_st_adapter_001:out_0_valid -> MONITOR_A_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                         // avalon_st_adapter_001:out_0_data -> MONITOR_A_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                        // MONITOR_A_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                        // avalon_st_adapter_001:out_0_error -> MONITOR_A_s1_agent:rdata_fifo_sink_error
	wire          monitor_b_s1_agent_rdata_fifo_out_valid;                  // MONITOR_B_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_002:in_0_valid
	wire   [33:0] monitor_b_s1_agent_rdata_fifo_out_data;                   // MONITOR_B_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_002:in_0_data
	wire          monitor_b_s1_agent_rdata_fifo_out_ready;                  // avalon_st_adapter_002:in_0_ready -> MONITOR_B_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_002_out_0_valid;                        // avalon_st_adapter_002:out_0_valid -> MONITOR_B_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_002_out_0_data;                         // avalon_st_adapter_002:out_0_data -> MONITOR_B_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                        // MONITOR_B_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                        // avalon_st_adapter_002:out_0_error -> MONITOR_B_s1_agent:rdata_fifo_sink_error
	wire          auto_start_s1_agent_rdata_fifo_out_valid;                 // auto_start_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_003:in_0_valid
	wire   [33:0] auto_start_s1_agent_rdata_fifo_out_data;                  // auto_start_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_003:in_0_data
	wire          auto_start_s1_agent_rdata_fifo_out_ready;                 // avalon_st_adapter_003:in_0_ready -> auto_start_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_003_out_0_valid;                        // avalon_st_adapter_003:out_0_valid -> auto_start_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_003_out_0_data;                         // avalon_st_adapter_003:out_0_data -> auto_start_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                        // auto_start_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                        // avalon_st_adapter_003:out_0_error -> auto_start_s1_agent:rdata_fifo_sink_error
	wire          auto_start_0_s1_agent_rdata_fifo_out_valid;               // auto_start_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_004:in_0_valid
	wire   [33:0] auto_start_0_s1_agent_rdata_fifo_out_data;                // auto_start_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_004:in_0_data
	wire          auto_start_0_s1_agent_rdata_fifo_out_ready;               // avalon_st_adapter_004:in_0_ready -> auto_start_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_004_out_0_valid;                        // avalon_st_adapter_004:out_0_valid -> auto_start_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_004_out_0_data;                         // avalon_st_adapter_004:out_0_data -> auto_start_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_004_out_0_ready;                        // auto_start_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire    [0:0] avalon_st_adapter_004_out_0_error;                        // avalon_st_adapter_004:out_0_error -> auto_start_0_s1_agent:rdata_fifo_sink_error
	wire          clock_sel_s1_agent_rdata_fifo_out_valid;                  // clock_sel_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_005:in_0_valid
	wire   [33:0] clock_sel_s1_agent_rdata_fifo_out_data;                   // clock_sel_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_005:in_0_data
	wire          clock_sel_s1_agent_rdata_fifo_out_ready;                  // avalon_st_adapter_005:in_0_ready -> clock_sel_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_005_out_0_valid;                        // avalon_st_adapter_005:out_0_valid -> clock_sel_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_005_out_0_data;                         // avalon_st_adapter_005:out_0_data -> clock_sel_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_005_out_0_ready;                        // clock_sel_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire    [0:0] avalon_st_adapter_005_out_0_error;                        // avalon_st_adapter_005:out_0_error -> clock_sel_s1_agent:rdata_fifo_sink_error
	wire          credit_error_rx_s1_agent_rdata_fifo_out_valid;            // credit_error_rx_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_006:in_0_valid
	wire   [33:0] credit_error_rx_s1_agent_rdata_fifo_out_data;             // credit_error_rx_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_006:in_0_data
	wire          credit_error_rx_s1_agent_rdata_fifo_out_ready;            // avalon_st_adapter_006:in_0_ready -> credit_error_rx_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_006_out_0_valid;                        // avalon_st_adapter_006:out_0_valid -> credit_error_rx_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_006_out_0_data;                         // avalon_st_adapter_006:out_0_data -> credit_error_rx_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_006_out_0_ready;                        // credit_error_rx_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_006:out_0_ready
	wire    [0:0] avalon_st_adapter_006_out_0_error;                        // avalon_st_adapter_006:out_0_error -> credit_error_rx_s1_agent:rdata_fifo_sink_error
	wire          credit_error_rx_0_s1_agent_rdata_fifo_out_valid;          // credit_error_rx_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_007:in_0_valid
	wire   [33:0] credit_error_rx_0_s1_agent_rdata_fifo_out_data;           // credit_error_rx_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_007:in_0_data
	wire          credit_error_rx_0_s1_agent_rdata_fifo_out_ready;          // avalon_st_adapter_007:in_0_ready -> credit_error_rx_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_007_out_0_valid;                        // avalon_st_adapter_007:out_0_valid -> credit_error_rx_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_007_out_0_data;                         // avalon_st_adapter_007:out_0_data -> credit_error_rx_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_007_out_0_ready;                        // credit_error_rx_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_007:out_0_ready
	wire    [0:0] avalon_st_adapter_007_out_0_error;                        // avalon_st_adapter_007:out_0_error -> credit_error_rx_0_s1_agent:rdata_fifo_sink_error
	wire          data_en_to_w_s1_agent_rdata_fifo_out_valid;               // data_en_to_w_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_008:in_0_valid
	wire   [33:0] data_en_to_w_s1_agent_rdata_fifo_out_data;                // data_en_to_w_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_008:in_0_data
	wire          data_en_to_w_s1_agent_rdata_fifo_out_ready;               // avalon_st_adapter_008:in_0_ready -> data_en_to_w_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_008_out_0_valid;                        // avalon_st_adapter_008:out_0_valid -> data_en_to_w_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_008_out_0_data;                         // avalon_st_adapter_008:out_0_data -> data_en_to_w_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_008_out_0_ready;                        // data_en_to_w_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_008:out_0_ready
	wire    [0:0] avalon_st_adapter_008_out_0_error;                        // avalon_st_adapter_008:out_0_error -> data_en_to_w_s1_agent:rdata_fifo_sink_error
	wire          data_en_to_w_0_s1_agent_rdata_fifo_out_valid;             // data_en_to_w_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_009:in_0_valid
	wire   [33:0] data_en_to_w_0_s1_agent_rdata_fifo_out_data;              // data_en_to_w_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_009:in_0_data
	wire          data_en_to_w_0_s1_agent_rdata_fifo_out_ready;             // avalon_st_adapter_009:in_0_ready -> data_en_to_w_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_009_out_0_valid;                        // avalon_st_adapter_009:out_0_valid -> data_en_to_w_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_009_out_0_data;                         // avalon_st_adapter_009:out_0_data -> data_en_to_w_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_009_out_0_ready;                        // data_en_to_w_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_009:out_0_ready
	wire    [0:0] avalon_st_adapter_009_out_0_error;                        // avalon_st_adapter_009:out_0_error -> data_en_to_w_0_s1_agent:rdata_fifo_sink_error
	wire          data_rx_r_s1_agent_rdata_fifo_out_valid;                  // data_rx_r_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_010:in_0_valid
	wire   [33:0] data_rx_r_s1_agent_rdata_fifo_out_data;                   // data_rx_r_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_010:in_0_data
	wire          data_rx_r_s1_agent_rdata_fifo_out_ready;                  // avalon_st_adapter_010:in_0_ready -> data_rx_r_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_010_out_0_valid;                        // avalon_st_adapter_010:out_0_valid -> data_rx_r_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_010_out_0_data;                         // avalon_st_adapter_010:out_0_data -> data_rx_r_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_010_out_0_ready;                        // data_rx_r_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_010:out_0_ready
	wire    [0:0] avalon_st_adapter_010_out_0_error;                        // avalon_st_adapter_010:out_0_error -> data_rx_r_s1_agent:rdata_fifo_sink_error
	wire          data_rx_r_0_s1_agent_rdata_fifo_out_valid;                // data_rx_r_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_011:in_0_valid
	wire   [33:0] data_rx_r_0_s1_agent_rdata_fifo_out_data;                 // data_rx_r_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_011:in_0_data
	wire          data_rx_r_0_s1_agent_rdata_fifo_out_ready;                // avalon_st_adapter_011:in_0_ready -> data_rx_r_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_011_out_0_valid;                        // avalon_st_adapter_011:out_0_valid -> data_rx_r_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_011_out_0_data;                         // avalon_st_adapter_011:out_0_data -> data_rx_r_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_011_out_0_ready;                        // data_rx_r_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_011:out_0_ready
	wire    [0:0] avalon_st_adapter_011_out_0_error;                        // avalon_st_adapter_011:out_0_error -> data_rx_r_0_s1_agent:rdata_fifo_sink_error
	wire          data_rx_rd_en_s1_agent_rdata_fifo_out_valid;              // data_rx_rd_en_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_012:in_0_valid
	wire   [33:0] data_rx_rd_en_s1_agent_rdata_fifo_out_data;               // data_rx_rd_en_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_012:in_0_data
	wire          data_rx_rd_en_s1_agent_rdata_fifo_out_ready;              // avalon_st_adapter_012:in_0_ready -> data_rx_rd_en_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_012_out_0_valid;                        // avalon_st_adapter_012:out_0_valid -> data_rx_rd_en_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_012_out_0_data;                         // avalon_st_adapter_012:out_0_data -> data_rx_rd_en_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_012_out_0_ready;                        // data_rx_rd_en_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_012:out_0_ready
	wire    [0:0] avalon_st_adapter_012_out_0_error;                        // avalon_st_adapter_012:out_0_error -> data_rx_rd_en_s1_agent:rdata_fifo_sink_error
	wire          data_rx_ready_0_s1_agent_rdata_fifo_out_valid;            // data_rx_ready_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_013:in_0_valid
	wire   [33:0] data_rx_ready_0_s1_agent_rdata_fifo_out_data;             // data_rx_ready_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_013:in_0_data
	wire          data_rx_ready_0_s1_agent_rdata_fifo_out_ready;            // avalon_st_adapter_013:in_0_ready -> data_rx_ready_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_013_out_0_valid;                        // avalon_st_adapter_013:out_0_valid -> data_rx_ready_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_013_out_0_data;                         // avalon_st_adapter_013:out_0_data -> data_rx_ready_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_013_out_0_ready;                        // data_rx_ready_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_013:out_0_ready
	wire    [0:0] avalon_st_adapter_013_out_0_error;                        // avalon_st_adapter_013:out_0_error -> data_rx_ready_0_s1_agent:rdata_fifo_sink_error
	wire          data_tx_ready_s1_agent_rdata_fifo_out_valid;              // data_tx_ready_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_014:in_0_valid
	wire   [33:0] data_tx_ready_s1_agent_rdata_fifo_out_data;               // data_tx_ready_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_014:in_0_data
	wire          data_tx_ready_s1_agent_rdata_fifo_out_ready;              // avalon_st_adapter_014:in_0_ready -> data_tx_ready_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_014_out_0_valid;                        // avalon_st_adapter_014:out_0_valid -> data_tx_ready_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_014_out_0_data;                         // avalon_st_adapter_014:out_0_data -> data_tx_ready_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_014_out_0_ready;                        // data_tx_ready_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_014:out_0_ready
	wire    [0:0] avalon_st_adapter_014_out_0_error;                        // avalon_st_adapter_014:out_0_error -> data_tx_ready_s1_agent:rdata_fifo_sink_error
	wire          data_tx_ready_0_s1_agent_rdata_fifo_out_valid;            // data_tx_ready_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_015:in_0_valid
	wire   [33:0] data_tx_ready_0_s1_agent_rdata_fifo_out_data;             // data_tx_ready_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_015:in_0_data
	wire          data_tx_ready_0_s1_agent_rdata_fifo_out_ready;            // avalon_st_adapter_015:in_0_ready -> data_tx_ready_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_015_out_0_valid;                        // avalon_st_adapter_015:out_0_valid -> data_tx_ready_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_015_out_0_data;                         // avalon_st_adapter_015:out_0_data -> data_tx_ready_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_015_out_0_ready;                        // data_tx_ready_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_015:out_0_ready
	wire    [0:0] avalon_st_adapter_015_out_0_error;                        // avalon_st_adapter_015:out_0_error -> data_tx_ready_0_s1_agent:rdata_fifo_sink_error
	wire          data_tx_to_w_s1_agent_rdata_fifo_out_valid;               // data_tx_to_w_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_016:in_0_valid
	wire   [33:0] data_tx_to_w_s1_agent_rdata_fifo_out_data;                // data_tx_to_w_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_016:in_0_data
	wire          data_tx_to_w_s1_agent_rdata_fifo_out_ready;               // avalon_st_adapter_016:in_0_ready -> data_tx_to_w_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_016_out_0_valid;                        // avalon_st_adapter_016:out_0_valid -> data_tx_to_w_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_016_out_0_data;                         // avalon_st_adapter_016:out_0_data -> data_tx_to_w_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_016_out_0_ready;                        // data_tx_to_w_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_016:out_0_ready
	wire    [0:0] avalon_st_adapter_016_out_0_error;                        // avalon_st_adapter_016:out_0_error -> data_tx_to_w_s1_agent:rdata_fifo_sink_error
	wire          data_tx_to_w_0_s1_agent_rdata_fifo_out_valid;             // data_tx_to_w_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_017:in_0_valid
	wire   [33:0] data_tx_to_w_0_s1_agent_rdata_fifo_out_data;              // data_tx_to_w_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_017:in_0_data
	wire          data_tx_to_w_0_s1_agent_rdata_fifo_out_ready;             // avalon_st_adapter_017:in_0_ready -> data_tx_to_w_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_017_out_0_valid;                        // avalon_st_adapter_017:out_0_valid -> data_tx_to_w_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_017_out_0_data;                         // avalon_st_adapter_017:out_0_data -> data_tx_to_w_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_017_out_0_ready;                        // data_tx_to_w_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_017:out_0_ready
	wire    [0:0] avalon_st_adapter_017_out_0_error;                        // avalon_st_adapter_017:out_0_error -> data_tx_to_w_0_s1_agent:rdata_fifo_sink_error
	wire          fsm_info_s1_agent_rdata_fifo_out_valid;                   // fsm_info_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_018:in_0_valid
	wire   [33:0] fsm_info_s1_agent_rdata_fifo_out_data;                    // fsm_info_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_018:in_0_data
	wire          fsm_info_s1_agent_rdata_fifo_out_ready;                   // avalon_st_adapter_018:in_0_ready -> fsm_info_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_018_out_0_valid;                        // avalon_st_adapter_018:out_0_valid -> fsm_info_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_018_out_0_data;                         // avalon_st_adapter_018:out_0_data -> fsm_info_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_018_out_0_ready;                        // fsm_info_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_018:out_0_ready
	wire    [0:0] avalon_st_adapter_018_out_0_error;                        // avalon_st_adapter_018:out_0_error -> fsm_info_s1_agent:rdata_fifo_sink_error
	wire          fsm_info_0_s1_agent_rdata_fifo_out_valid;                 // fsm_info_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_019:in_0_valid
	wire   [33:0] fsm_info_0_s1_agent_rdata_fifo_out_data;                  // fsm_info_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_019:in_0_data
	wire          fsm_info_0_s1_agent_rdata_fifo_out_ready;                 // avalon_st_adapter_019:in_0_ready -> fsm_info_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_019_out_0_valid;                        // avalon_st_adapter_019:out_0_valid -> fsm_info_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_019_out_0_data;                         // avalon_st_adapter_019:out_0_data -> fsm_info_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_019_out_0_ready;                        // fsm_info_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_019:out_0_ready
	wire    [0:0] avalon_st_adapter_019_out_0_error;                        // avalon_st_adapter_019:out_0_error -> fsm_info_0_s1_agent:rdata_fifo_sink_error
	wire          link_disable_s1_agent_rdata_fifo_out_valid;               // link_disable_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_020:in_0_valid
	wire   [33:0] link_disable_s1_agent_rdata_fifo_out_data;                // link_disable_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_020:in_0_data
	wire          link_disable_s1_agent_rdata_fifo_out_ready;               // avalon_st_adapter_020:in_0_ready -> link_disable_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_020_out_0_valid;                        // avalon_st_adapter_020:out_0_valid -> link_disable_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_020_out_0_data;                         // avalon_st_adapter_020:out_0_data -> link_disable_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_020_out_0_ready;                        // link_disable_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_020:out_0_ready
	wire    [0:0] avalon_st_adapter_020_out_0_error;                        // avalon_st_adapter_020:out_0_error -> link_disable_s1_agent:rdata_fifo_sink_error
	wire          link_disable_0_s1_agent_rdata_fifo_out_valid;             // link_disable_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_021:in_0_valid
	wire   [33:0] link_disable_0_s1_agent_rdata_fifo_out_data;              // link_disable_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_021:in_0_data
	wire          link_disable_0_s1_agent_rdata_fifo_out_ready;             // avalon_st_adapter_021:in_0_ready -> link_disable_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_021_out_0_valid;                        // avalon_st_adapter_021:out_0_valid -> link_disable_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_021_out_0_data;                         // avalon_st_adapter_021:out_0_data -> link_disable_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_021_out_0_ready;                        // link_disable_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_021:out_0_ready
	wire    [0:0] avalon_st_adapter_021_out_0_error;                        // avalon_st_adapter_021:out_0_error -> link_disable_0_s1_agent:rdata_fifo_sink_error
	wire          link_start_s1_agent_rdata_fifo_out_valid;                 // link_start_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_022:in_0_valid
	wire   [33:0] link_start_s1_agent_rdata_fifo_out_data;                  // link_start_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_022:in_0_data
	wire          link_start_s1_agent_rdata_fifo_out_ready;                 // avalon_st_adapter_022:in_0_ready -> link_start_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_022_out_0_valid;                        // avalon_st_adapter_022:out_0_valid -> link_start_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_022_out_0_data;                         // avalon_st_adapter_022:out_0_data -> link_start_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_022_out_0_ready;                        // link_start_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_022:out_0_ready
	wire    [0:0] avalon_st_adapter_022_out_0_error;                        // avalon_st_adapter_022:out_0_error -> link_start_s1_agent:rdata_fifo_sink_error
	wire          link_start_0_s1_agent_rdata_fifo_out_valid;               // link_start_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_023:in_0_valid
	wire   [33:0] link_start_0_s1_agent_rdata_fifo_out_data;                // link_start_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_023:in_0_data
	wire          link_start_0_s1_agent_rdata_fifo_out_ready;               // avalon_st_adapter_023:in_0_ready -> link_start_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_023_out_0_valid;                        // avalon_st_adapter_023:out_0_valid -> link_start_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_023_out_0_data;                         // avalon_st_adapter_023:out_0_data -> link_start_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_023_out_0_ready;                        // link_start_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_023:out_0_ready
	wire    [0:0] avalon_st_adapter_023_out_0_error;                        // avalon_st_adapter_023:out_0_error -> link_start_0_s1_agent:rdata_fifo_sink_error
	wire          send_fct_now_s1_agent_rdata_fifo_out_valid;               // send_fct_now_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_024:in_0_valid
	wire   [33:0] send_fct_now_s1_agent_rdata_fifo_out_data;                // send_fct_now_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_024:in_0_data
	wire          send_fct_now_s1_agent_rdata_fifo_out_ready;               // avalon_st_adapter_024:in_0_ready -> send_fct_now_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_024_out_0_valid;                        // avalon_st_adapter_024:out_0_valid -> send_fct_now_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_024_out_0_data;                         // avalon_st_adapter_024:out_0_data -> send_fct_now_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_024_out_0_ready;                        // send_fct_now_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_024:out_0_ready
	wire    [0:0] avalon_st_adapter_024_out_0_error;                        // avalon_st_adapter_024:out_0_error -> send_fct_now_s1_agent:rdata_fifo_sink_error
	wire          send_fct_now_0_s1_agent_rdata_fifo_out_valid;             // send_fct_now_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_025:in_0_valid
	wire   [33:0] send_fct_now_0_s1_agent_rdata_fifo_out_data;              // send_fct_now_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_025:in_0_data
	wire          send_fct_now_0_s1_agent_rdata_fifo_out_ready;             // avalon_st_adapter_025:in_0_ready -> send_fct_now_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_025_out_0_valid;                        // avalon_st_adapter_025:out_0_valid -> send_fct_now_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_025_out_0_data;                         // avalon_st_adapter_025:out_0_data -> send_fct_now_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_025_out_0_ready;                        // send_fct_now_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_025:out_0_ready
	wire    [0:0] avalon_st_adapter_025_out_0_error;                        // avalon_st_adapter_025:out_0_error -> send_fct_now_0_s1_agent:rdata_fifo_sink_error
	wire          timec_en_to_tx_s1_agent_rdata_fifo_out_valid;             // timec_en_to_tx_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_026:in_0_valid
	wire   [33:0] timec_en_to_tx_s1_agent_rdata_fifo_out_data;              // timec_en_to_tx_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_026:in_0_data
	wire          timec_en_to_tx_s1_agent_rdata_fifo_out_ready;             // avalon_st_adapter_026:in_0_ready -> timec_en_to_tx_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_026_out_0_valid;                        // avalon_st_adapter_026:out_0_valid -> timec_en_to_tx_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_026_out_0_data;                         // avalon_st_adapter_026:out_0_data -> timec_en_to_tx_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_026_out_0_ready;                        // timec_en_to_tx_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_026:out_0_ready
	wire    [0:0] avalon_st_adapter_026_out_0_error;                        // avalon_st_adapter_026:out_0_error -> timec_en_to_tx_s1_agent:rdata_fifo_sink_error
	wire          timec_en_to_tx_0_s1_agent_rdata_fifo_out_valid;           // timec_en_to_tx_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_027:in_0_valid
	wire   [33:0] timec_en_to_tx_0_s1_agent_rdata_fifo_out_data;            // timec_en_to_tx_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_027:in_0_data
	wire          timec_en_to_tx_0_s1_agent_rdata_fifo_out_ready;           // avalon_st_adapter_027:in_0_ready -> timec_en_to_tx_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_027_out_0_valid;                        // avalon_st_adapter_027:out_0_valid -> timec_en_to_tx_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_027_out_0_data;                         // avalon_st_adapter_027:out_0_data -> timec_en_to_tx_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_027_out_0_ready;                        // timec_en_to_tx_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_027:out_0_ready
	wire    [0:0] avalon_st_adapter_027_out_0_error;                        // avalon_st_adapter_027:out_0_error -> timec_en_to_tx_0_s1_agent:rdata_fifo_sink_error
	wire          timec_rx_r_s1_agent_rdata_fifo_out_valid;                 // timec_rx_r_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_028:in_0_valid
	wire   [33:0] timec_rx_r_s1_agent_rdata_fifo_out_data;                  // timec_rx_r_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_028:in_0_data
	wire          timec_rx_r_s1_agent_rdata_fifo_out_ready;                 // avalon_st_adapter_028:in_0_ready -> timec_rx_r_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_028_out_0_valid;                        // avalon_st_adapter_028:out_0_valid -> timec_rx_r_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_028_out_0_data;                         // avalon_st_adapter_028:out_0_data -> timec_rx_r_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_028_out_0_ready;                        // timec_rx_r_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_028:out_0_ready
	wire    [0:0] avalon_st_adapter_028_out_0_error;                        // avalon_st_adapter_028:out_0_error -> timec_rx_r_s1_agent:rdata_fifo_sink_error
	wire          timec_rx_r_0_s1_agent_rdata_fifo_out_valid;               // timec_rx_r_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_029:in_0_valid
	wire   [33:0] timec_rx_r_0_s1_agent_rdata_fifo_out_data;                // timec_rx_r_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_029:in_0_data
	wire          timec_rx_r_0_s1_agent_rdata_fifo_out_ready;               // avalon_st_adapter_029:in_0_ready -> timec_rx_r_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_029_out_0_valid;                        // avalon_st_adapter_029:out_0_valid -> timec_rx_r_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_029_out_0_data;                         // avalon_st_adapter_029:out_0_data -> timec_rx_r_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_029_out_0_ready;                        // timec_rx_r_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_029:out_0_ready
	wire    [0:0] avalon_st_adapter_029_out_0_error;                        // avalon_st_adapter_029:out_0_error -> timec_rx_r_0_s1_agent:rdata_fifo_sink_error
	wire          timec_rx_ready_s1_agent_rdata_fifo_out_valid;             // timec_rx_ready_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_030:in_0_valid
	wire   [33:0] timec_rx_ready_s1_agent_rdata_fifo_out_data;              // timec_rx_ready_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_030:in_0_data
	wire          timec_rx_ready_s1_agent_rdata_fifo_out_ready;             // avalon_st_adapter_030:in_0_ready -> timec_rx_ready_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_030_out_0_valid;                        // avalon_st_adapter_030:out_0_valid -> timec_rx_ready_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_030_out_0_data;                         // avalon_st_adapter_030:out_0_data -> timec_rx_ready_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_030_out_0_ready;                        // timec_rx_ready_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_030:out_0_ready
	wire    [0:0] avalon_st_adapter_030_out_0_error;                        // avalon_st_adapter_030:out_0_error -> timec_rx_ready_s1_agent:rdata_fifo_sink_error
	wire          timec_rx_ready_0_s1_agent_rdata_fifo_out_valid;           // timec_rx_ready_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_031:in_0_valid
	wire   [33:0] timec_rx_ready_0_s1_agent_rdata_fifo_out_data;            // timec_rx_ready_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_031:in_0_data
	wire          timec_rx_ready_0_s1_agent_rdata_fifo_out_ready;           // avalon_st_adapter_031:in_0_ready -> timec_rx_ready_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_031_out_0_valid;                        // avalon_st_adapter_031:out_0_valid -> timec_rx_ready_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_031_out_0_data;                         // avalon_st_adapter_031:out_0_data -> timec_rx_ready_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_031_out_0_ready;                        // timec_rx_ready_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_031:out_0_ready
	wire    [0:0] avalon_st_adapter_031_out_0_error;                        // avalon_st_adapter_031:out_0_error -> timec_rx_ready_0_s1_agent:rdata_fifo_sink_error
	wire          timec_tx_ready_s1_agent_rdata_fifo_out_valid;             // timec_tx_ready_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_032:in_0_valid
	wire   [33:0] timec_tx_ready_s1_agent_rdata_fifo_out_data;              // timec_tx_ready_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_032:in_0_data
	wire          timec_tx_ready_s1_agent_rdata_fifo_out_ready;             // avalon_st_adapter_032:in_0_ready -> timec_tx_ready_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_032_out_0_valid;                        // avalon_st_adapter_032:out_0_valid -> timec_tx_ready_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_032_out_0_data;                         // avalon_st_adapter_032:out_0_data -> timec_tx_ready_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_032_out_0_ready;                        // timec_tx_ready_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_032:out_0_ready
	wire    [0:0] avalon_st_adapter_032_out_0_error;                        // avalon_st_adapter_032:out_0_error -> timec_tx_ready_s1_agent:rdata_fifo_sink_error
	wire          timec_tx_ready_0_s1_agent_rdata_fifo_out_valid;           // timec_tx_ready_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_033:in_0_valid
	wire   [33:0] timec_tx_ready_0_s1_agent_rdata_fifo_out_data;            // timec_tx_ready_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_033:in_0_data
	wire          timec_tx_ready_0_s1_agent_rdata_fifo_out_ready;           // avalon_st_adapter_033:in_0_ready -> timec_tx_ready_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_033_out_0_valid;                        // avalon_st_adapter_033:out_0_valid -> timec_tx_ready_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_033_out_0_data;                         // avalon_st_adapter_033:out_0_data -> timec_tx_ready_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_033_out_0_ready;                        // timec_tx_ready_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_033:out_0_ready
	wire    [0:0] avalon_st_adapter_033_out_0_error;                        // avalon_st_adapter_033:out_0_error -> timec_tx_ready_0_s1_agent:rdata_fifo_sink_error
	wire          timec_tx_to_w_s1_agent_rdata_fifo_out_valid;              // timec_tx_to_w_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_034:in_0_valid
	wire   [33:0] timec_tx_to_w_s1_agent_rdata_fifo_out_data;               // timec_tx_to_w_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_034:in_0_data
	wire          timec_tx_to_w_s1_agent_rdata_fifo_out_ready;              // avalon_st_adapter_034:in_0_ready -> timec_tx_to_w_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_034_out_0_valid;                        // avalon_st_adapter_034:out_0_valid -> timec_tx_to_w_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_034_out_0_data;                         // avalon_st_adapter_034:out_0_data -> timec_tx_to_w_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_034_out_0_ready;                        // timec_tx_to_w_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_034:out_0_ready
	wire    [0:0] avalon_st_adapter_034_out_0_error;                        // avalon_st_adapter_034:out_0_error -> timec_tx_to_w_s1_agent:rdata_fifo_sink_error
	wire          timec_tx_to_w_0_s1_agent_rdata_fifo_out_valid;            // timec_tx_to_w_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_035:in_0_valid
	wire   [33:0] timec_tx_to_w_0_s1_agent_rdata_fifo_out_data;             // timec_tx_to_w_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_035:in_0_data
	wire          timec_tx_to_w_0_s1_agent_rdata_fifo_out_ready;            // avalon_st_adapter_035:in_0_ready -> timec_tx_to_w_0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_035_out_0_valid;                        // avalon_st_adapter_035:out_0_valid -> timec_tx_to_w_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_035_out_0_data;                         // avalon_st_adapter_035:out_0_data -> timec_tx_to_w_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_035_out_0_ready;                        // timec_tx_to_w_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_035:out_0_ready
	wire    [0:0] avalon_st_adapter_035_out_0_error;                        // avalon_st_adapter_035:out_0_error -> timec_tx_to_w_0_s1_agent:rdata_fifo_sink_error

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) led_fpga_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (led_fpga_s1_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (led_fpga_s1_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (led_fpga_s1_agent_m0_read),                  //                         .read
		.uav_write              (led_fpga_s1_agent_m0_write),                 //                         .write
		.uav_waitrequest        (led_fpga_s1_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (led_fpga_s1_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (led_fpga_s1_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (led_fpga_s1_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (led_fpga_s1_agent_m0_writedata),             //                         .writedata
		.uav_lock               (led_fpga_s1_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (led_fpga_s1_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (led_fpga_s1_address),                        //      avalon_anti_slave_0.address
		.av_write               (led_fpga_s1_write),                          //                         .write
		.av_readdata            (led_fpga_s1_readdata),                       //                         .readdata
		.av_writedata           (led_fpga_s1_writedata),                      //                         .writedata
		.av_chipselect          (led_fpga_s1_chipselect),                     //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) monitor_a_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (monitor_a_s1_agent_m0_address),              // avalon_universal_slave_0.address
		.uav_burstcount         (monitor_a_s1_agent_m0_burstcount),           //                         .burstcount
		.uav_read               (monitor_a_s1_agent_m0_read),                 //                         .read
		.uav_write              (monitor_a_s1_agent_m0_write),                //                         .write
		.uav_waitrequest        (monitor_a_s1_agent_m0_waitrequest),          //                         .waitrequest
		.uav_readdatavalid      (monitor_a_s1_agent_m0_readdatavalid),        //                         .readdatavalid
		.uav_byteenable         (monitor_a_s1_agent_m0_byteenable),           //                         .byteenable
		.uav_readdata           (monitor_a_s1_agent_m0_readdata),             //                         .readdata
		.uav_writedata          (monitor_a_s1_agent_m0_writedata),            //                         .writedata
		.uav_lock               (monitor_a_s1_agent_m0_lock),                 //                         .lock
		.uav_debugaccess        (monitor_a_s1_agent_m0_debugaccess),          //                         .debugaccess
		.av_address             (MONITOR_A_s1_address),                       //      avalon_anti_slave_0.address
		.av_readdata            (MONITOR_A_s1_readdata),                      //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) monitor_b_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (monitor_b_s1_agent_m0_address),              // avalon_universal_slave_0.address
		.uav_burstcount         (monitor_b_s1_agent_m0_burstcount),           //                         .burstcount
		.uav_read               (monitor_b_s1_agent_m0_read),                 //                         .read
		.uav_write              (monitor_b_s1_agent_m0_write),                //                         .write
		.uav_waitrequest        (monitor_b_s1_agent_m0_waitrequest),          //                         .waitrequest
		.uav_readdatavalid      (monitor_b_s1_agent_m0_readdatavalid),        //                         .readdatavalid
		.uav_byteenable         (monitor_b_s1_agent_m0_byteenable),           //                         .byteenable
		.uav_readdata           (monitor_b_s1_agent_m0_readdata),             //                         .readdata
		.uav_writedata          (monitor_b_s1_agent_m0_writedata),            //                         .writedata
		.uav_lock               (monitor_b_s1_agent_m0_lock),                 //                         .lock
		.uav_debugaccess        (monitor_b_s1_agent_m0_debugaccess),          //                         .debugaccess
		.av_address             (MONITOR_B_s1_address),                       //      avalon_anti_slave_0.address
		.av_readdata            (MONITOR_B_s1_readdata),                      //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) auto_start_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (auto_start_s1_agent_m0_address),             // avalon_universal_slave_0.address
		.uav_burstcount         (auto_start_s1_agent_m0_burstcount),          //                         .burstcount
		.uav_read               (auto_start_s1_agent_m0_read),                //                         .read
		.uav_write              (auto_start_s1_agent_m0_write),               //                         .write
		.uav_waitrequest        (auto_start_s1_agent_m0_waitrequest),         //                         .waitrequest
		.uav_readdatavalid      (auto_start_s1_agent_m0_readdatavalid),       //                         .readdatavalid
		.uav_byteenable         (auto_start_s1_agent_m0_byteenable),          //                         .byteenable
		.uav_readdata           (auto_start_s1_agent_m0_readdata),            //                         .readdata
		.uav_writedata          (auto_start_s1_agent_m0_writedata),           //                         .writedata
		.uav_lock               (auto_start_s1_agent_m0_lock),                //                         .lock
		.uav_debugaccess        (auto_start_s1_agent_m0_debugaccess),         //                         .debugaccess
		.av_address             (auto_start_s1_address),                      //      avalon_anti_slave_0.address
		.av_write               (auto_start_s1_write),                        //                         .write
		.av_readdata            (auto_start_s1_readdata),                     //                         .readdata
		.av_writedata           (auto_start_s1_writedata),                    //                         .writedata
		.av_chipselect          (auto_start_s1_chipselect),                   //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) auto_start_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (auto_start_0_s1_agent_m0_address),           // avalon_universal_slave_0.address
		.uav_burstcount         (auto_start_0_s1_agent_m0_burstcount),        //                         .burstcount
		.uav_read               (auto_start_0_s1_agent_m0_read),              //                         .read
		.uav_write              (auto_start_0_s1_agent_m0_write),             //                         .write
		.uav_waitrequest        (auto_start_0_s1_agent_m0_waitrequest),       //                         .waitrequest
		.uav_readdatavalid      (auto_start_0_s1_agent_m0_readdatavalid),     //                         .readdatavalid
		.uav_byteenable         (auto_start_0_s1_agent_m0_byteenable),        //                         .byteenable
		.uav_readdata           (auto_start_0_s1_agent_m0_readdata),          //                         .readdata
		.uav_writedata          (auto_start_0_s1_agent_m0_writedata),         //                         .writedata
		.uav_lock               (auto_start_0_s1_agent_m0_lock),              //                         .lock
		.uav_debugaccess        (auto_start_0_s1_agent_m0_debugaccess),       //                         .debugaccess
		.av_address             (auto_start_0_s1_address),                    //      avalon_anti_slave_0.address
		.av_write               (auto_start_0_s1_write),                      //                         .write
		.av_readdata            (auto_start_0_s1_readdata),                   //                         .readdata
		.av_writedata           (auto_start_0_s1_writedata),                  //                         .writedata
		.av_chipselect          (auto_start_0_s1_chipselect),                 //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) clock_sel_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (clock_sel_s1_agent_m0_address),              // avalon_universal_slave_0.address
		.uav_burstcount         (clock_sel_s1_agent_m0_burstcount),           //                         .burstcount
		.uav_read               (clock_sel_s1_agent_m0_read),                 //                         .read
		.uav_write              (clock_sel_s1_agent_m0_write),                //                         .write
		.uav_waitrequest        (clock_sel_s1_agent_m0_waitrequest),          //                         .waitrequest
		.uav_readdatavalid      (clock_sel_s1_agent_m0_readdatavalid),        //                         .readdatavalid
		.uav_byteenable         (clock_sel_s1_agent_m0_byteenable),           //                         .byteenable
		.uav_readdata           (clock_sel_s1_agent_m0_readdata),             //                         .readdata
		.uav_writedata          (clock_sel_s1_agent_m0_writedata),            //                         .writedata
		.uav_lock               (clock_sel_s1_agent_m0_lock),                 //                         .lock
		.uav_debugaccess        (clock_sel_s1_agent_m0_debugaccess),          //                         .debugaccess
		.av_address             (clock_sel_s1_address),                       //      avalon_anti_slave_0.address
		.av_write               (clock_sel_s1_write),                         //                         .write
		.av_readdata            (clock_sel_s1_readdata),                      //                         .readdata
		.av_writedata           (clock_sel_s1_writedata),                     //                         .writedata
		.av_chipselect          (clock_sel_s1_chipselect),                    //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) credit_error_rx_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (credit_error_rx_s1_agent_m0_address),        // avalon_universal_slave_0.address
		.uav_burstcount         (credit_error_rx_s1_agent_m0_burstcount),     //                         .burstcount
		.uav_read               (credit_error_rx_s1_agent_m0_read),           //                         .read
		.uav_write              (credit_error_rx_s1_agent_m0_write),          //                         .write
		.uav_waitrequest        (credit_error_rx_s1_agent_m0_waitrequest),    //                         .waitrequest
		.uav_readdatavalid      (credit_error_rx_s1_agent_m0_readdatavalid),  //                         .readdatavalid
		.uav_byteenable         (credit_error_rx_s1_agent_m0_byteenable),     //                         .byteenable
		.uav_readdata           (credit_error_rx_s1_agent_m0_readdata),       //                         .readdata
		.uav_writedata          (credit_error_rx_s1_agent_m0_writedata),      //                         .writedata
		.uav_lock               (credit_error_rx_s1_agent_m0_lock),           //                         .lock
		.uav_debugaccess        (credit_error_rx_s1_agent_m0_debugaccess),    //                         .debugaccess
		.av_address             (credit_error_rx_s1_address),                 //      avalon_anti_slave_0.address
		.av_write               (credit_error_rx_s1_write),                   //                         .write
		.av_readdata            (credit_error_rx_s1_readdata),                //                         .readdata
		.av_writedata           (credit_error_rx_s1_writedata),               //                         .writedata
		.av_chipselect          (credit_error_rx_s1_chipselect),              //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) credit_error_rx_0_s1_translator (
		.clk                    (clk_0_clk_clk),                               //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset),  //                    reset.reset
		.uav_address            (credit_error_rx_0_s1_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (credit_error_rx_0_s1_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (credit_error_rx_0_s1_agent_m0_read),          //                         .read
		.uav_write              (credit_error_rx_0_s1_agent_m0_write),         //                         .write
		.uav_waitrequest        (credit_error_rx_0_s1_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (credit_error_rx_0_s1_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (credit_error_rx_0_s1_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (credit_error_rx_0_s1_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (credit_error_rx_0_s1_agent_m0_writedata),     //                         .writedata
		.uav_lock               (credit_error_rx_0_s1_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (credit_error_rx_0_s1_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (credit_error_rx_0_s1_address),                //      avalon_anti_slave_0.address
		.av_write               (credit_error_rx_0_s1_write),                  //                         .write
		.av_readdata            (credit_error_rx_0_s1_readdata),               //                         .readdata
		.av_writedata           (credit_error_rx_0_s1_writedata),              //                         .writedata
		.av_chipselect          (credit_error_rx_0_s1_chipselect),             //                         .chipselect
		.av_read                (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_byteenable          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) data_en_to_w_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (data_en_to_w_s1_agent_m0_address),           // avalon_universal_slave_0.address
		.uav_burstcount         (data_en_to_w_s1_agent_m0_burstcount),        //                         .burstcount
		.uav_read               (data_en_to_w_s1_agent_m0_read),              //                         .read
		.uav_write              (data_en_to_w_s1_agent_m0_write),             //                         .write
		.uav_waitrequest        (data_en_to_w_s1_agent_m0_waitrequest),       //                         .waitrequest
		.uav_readdatavalid      (data_en_to_w_s1_agent_m0_readdatavalid),     //                         .readdatavalid
		.uav_byteenable         (data_en_to_w_s1_agent_m0_byteenable),        //                         .byteenable
		.uav_readdata           (data_en_to_w_s1_agent_m0_readdata),          //                         .readdata
		.uav_writedata          (data_en_to_w_s1_agent_m0_writedata),         //                         .writedata
		.uav_lock               (data_en_to_w_s1_agent_m0_lock),              //                         .lock
		.uav_debugaccess        (data_en_to_w_s1_agent_m0_debugaccess),       //                         .debugaccess
		.av_address             (data_en_to_w_s1_address),                    //      avalon_anti_slave_0.address
		.av_write               (data_en_to_w_s1_write),                      //                         .write
		.av_readdata            (data_en_to_w_s1_readdata),                   //                         .readdata
		.av_writedata           (data_en_to_w_s1_writedata),                  //                         .writedata
		.av_chipselect          (data_en_to_w_s1_chipselect),                 //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) data_en_to_w_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (data_en_to_w_0_s1_agent_m0_address),         // avalon_universal_slave_0.address
		.uav_burstcount         (data_en_to_w_0_s1_agent_m0_burstcount),      //                         .burstcount
		.uav_read               (data_en_to_w_0_s1_agent_m0_read),            //                         .read
		.uav_write              (data_en_to_w_0_s1_agent_m0_write),           //                         .write
		.uav_waitrequest        (data_en_to_w_0_s1_agent_m0_waitrequest),     //                         .waitrequest
		.uav_readdatavalid      (data_en_to_w_0_s1_agent_m0_readdatavalid),   //                         .readdatavalid
		.uav_byteenable         (data_en_to_w_0_s1_agent_m0_byteenable),      //                         .byteenable
		.uav_readdata           (data_en_to_w_0_s1_agent_m0_readdata),        //                         .readdata
		.uav_writedata          (data_en_to_w_0_s1_agent_m0_writedata),       //                         .writedata
		.uav_lock               (data_en_to_w_0_s1_agent_m0_lock),            //                         .lock
		.uav_debugaccess        (data_en_to_w_0_s1_agent_m0_debugaccess),     //                         .debugaccess
		.av_address             (data_en_to_w_0_s1_address),                  //      avalon_anti_slave_0.address
		.av_write               (data_en_to_w_0_s1_write),                    //                         .write
		.av_readdata            (data_en_to_w_0_s1_readdata),                 //                         .readdata
		.av_writedata           (data_en_to_w_0_s1_writedata),                //                         .writedata
		.av_chipselect          (data_en_to_w_0_s1_chipselect),               //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) data_rx_r_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (data_rx_r_s1_agent_m0_address),              // avalon_universal_slave_0.address
		.uav_burstcount         (data_rx_r_s1_agent_m0_burstcount),           //                         .burstcount
		.uav_read               (data_rx_r_s1_agent_m0_read),                 //                         .read
		.uav_write              (data_rx_r_s1_agent_m0_write),                //                         .write
		.uav_waitrequest        (data_rx_r_s1_agent_m0_waitrequest),          //                         .waitrequest
		.uav_readdatavalid      (data_rx_r_s1_agent_m0_readdatavalid),        //                         .readdatavalid
		.uav_byteenable         (data_rx_r_s1_agent_m0_byteenable),           //                         .byteenable
		.uav_readdata           (data_rx_r_s1_agent_m0_readdata),             //                         .readdata
		.uav_writedata          (data_rx_r_s1_agent_m0_writedata),            //                         .writedata
		.uav_lock               (data_rx_r_s1_agent_m0_lock),                 //                         .lock
		.uav_debugaccess        (data_rx_r_s1_agent_m0_debugaccess),          //                         .debugaccess
		.av_address             (data_rx_r_s1_address),                       //      avalon_anti_slave_0.address
		.av_readdata            (data_rx_r_s1_readdata),                      //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) data_rx_r_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (data_rx_r_0_s1_agent_m0_address),            // avalon_universal_slave_0.address
		.uav_burstcount         (data_rx_r_0_s1_agent_m0_burstcount),         //                         .burstcount
		.uav_read               (data_rx_r_0_s1_agent_m0_read),               //                         .read
		.uav_write              (data_rx_r_0_s1_agent_m0_write),              //                         .write
		.uav_waitrequest        (data_rx_r_0_s1_agent_m0_waitrequest),        //                         .waitrequest
		.uav_readdatavalid      (data_rx_r_0_s1_agent_m0_readdatavalid),      //                         .readdatavalid
		.uav_byteenable         (data_rx_r_0_s1_agent_m0_byteenable),         //                         .byteenable
		.uav_readdata           (data_rx_r_0_s1_agent_m0_readdata),           //                         .readdata
		.uav_writedata          (data_rx_r_0_s1_agent_m0_writedata),          //                         .writedata
		.uav_lock               (data_rx_r_0_s1_agent_m0_lock),               //                         .lock
		.uav_debugaccess        (data_rx_r_0_s1_agent_m0_debugaccess),        //                         .debugaccess
		.av_address             (data_rx_r_0_s1_address),                     //      avalon_anti_slave_0.address
		.av_readdata            (data_rx_r_0_s1_readdata),                    //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) data_rx_rd_en_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (data_rx_rd_en_s1_agent_m0_address),          // avalon_universal_slave_0.address
		.uav_burstcount         (data_rx_rd_en_s1_agent_m0_burstcount),       //                         .burstcount
		.uav_read               (data_rx_rd_en_s1_agent_m0_read),             //                         .read
		.uav_write              (data_rx_rd_en_s1_agent_m0_write),            //                         .write
		.uav_waitrequest        (data_rx_rd_en_s1_agent_m0_waitrequest),      //                         .waitrequest
		.uav_readdatavalid      (data_rx_rd_en_s1_agent_m0_readdatavalid),    //                         .readdatavalid
		.uav_byteenable         (data_rx_rd_en_s1_agent_m0_byteenable),       //                         .byteenable
		.uav_readdata           (data_rx_rd_en_s1_agent_m0_readdata),         //                         .readdata
		.uav_writedata          (data_rx_rd_en_s1_agent_m0_writedata),        //                         .writedata
		.uav_lock               (data_rx_rd_en_s1_agent_m0_lock),             //                         .lock
		.uav_debugaccess        (data_rx_rd_en_s1_agent_m0_debugaccess),      //                         .debugaccess
		.av_address             (data_rx_rd_en_s1_address),                   //      avalon_anti_slave_0.address
		.av_write               (data_rx_rd_en_s1_write),                     //                         .write
		.av_readdata            (data_rx_rd_en_s1_readdata),                  //                         .readdata
		.av_writedata           (data_rx_rd_en_s1_writedata),                 //                         .writedata
		.av_chipselect          (data_rx_rd_en_s1_chipselect),                //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) data_rx_ready_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (data_rx_ready_0_s1_agent_m0_address),        // avalon_universal_slave_0.address
		.uav_burstcount         (data_rx_ready_0_s1_agent_m0_burstcount),     //                         .burstcount
		.uav_read               (data_rx_ready_0_s1_agent_m0_read),           //                         .read
		.uav_write              (data_rx_ready_0_s1_agent_m0_write),          //                         .write
		.uav_waitrequest        (data_rx_ready_0_s1_agent_m0_waitrequest),    //                         .waitrequest
		.uav_readdatavalid      (data_rx_ready_0_s1_agent_m0_readdatavalid),  //                         .readdatavalid
		.uav_byteenable         (data_rx_ready_0_s1_agent_m0_byteenable),     //                         .byteenable
		.uav_readdata           (data_rx_ready_0_s1_agent_m0_readdata),       //                         .readdata
		.uav_writedata          (data_rx_ready_0_s1_agent_m0_writedata),      //                         .writedata
		.uav_lock               (data_rx_ready_0_s1_agent_m0_lock),           //                         .lock
		.uav_debugaccess        (data_rx_ready_0_s1_agent_m0_debugaccess),    //                         .debugaccess
		.av_address             (data_rx_ready_0_s1_address),                 //      avalon_anti_slave_0.address
		.av_readdata            (data_rx_ready_0_s1_readdata),                //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) data_tx_ready_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (data_tx_ready_s1_agent_m0_address),          // avalon_universal_slave_0.address
		.uav_burstcount         (data_tx_ready_s1_agent_m0_burstcount),       //                         .burstcount
		.uav_read               (data_tx_ready_s1_agent_m0_read),             //                         .read
		.uav_write              (data_tx_ready_s1_agent_m0_write),            //                         .write
		.uav_waitrequest        (data_tx_ready_s1_agent_m0_waitrequest),      //                         .waitrequest
		.uav_readdatavalid      (data_tx_ready_s1_agent_m0_readdatavalid),    //                         .readdatavalid
		.uav_byteenable         (data_tx_ready_s1_agent_m0_byteenable),       //                         .byteenable
		.uav_readdata           (data_tx_ready_s1_agent_m0_readdata),         //                         .readdata
		.uav_writedata          (data_tx_ready_s1_agent_m0_writedata),        //                         .writedata
		.uav_lock               (data_tx_ready_s1_agent_m0_lock),             //                         .lock
		.uav_debugaccess        (data_tx_ready_s1_agent_m0_debugaccess),      //                         .debugaccess
		.av_address             (data_tx_ready_s1_address),                   //      avalon_anti_slave_0.address
		.av_readdata            (data_tx_ready_s1_readdata),                  //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) data_tx_ready_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (data_tx_ready_0_s1_agent_m0_address),        // avalon_universal_slave_0.address
		.uav_burstcount         (data_tx_ready_0_s1_agent_m0_burstcount),     //                         .burstcount
		.uav_read               (data_tx_ready_0_s1_agent_m0_read),           //                         .read
		.uav_write              (data_tx_ready_0_s1_agent_m0_write),          //                         .write
		.uav_waitrequest        (data_tx_ready_0_s1_agent_m0_waitrequest),    //                         .waitrequest
		.uav_readdatavalid      (data_tx_ready_0_s1_agent_m0_readdatavalid),  //                         .readdatavalid
		.uav_byteenable         (data_tx_ready_0_s1_agent_m0_byteenable),     //                         .byteenable
		.uav_readdata           (data_tx_ready_0_s1_agent_m0_readdata),       //                         .readdata
		.uav_writedata          (data_tx_ready_0_s1_agent_m0_writedata),      //                         .writedata
		.uav_lock               (data_tx_ready_0_s1_agent_m0_lock),           //                         .lock
		.uav_debugaccess        (data_tx_ready_0_s1_agent_m0_debugaccess),    //                         .debugaccess
		.av_address             (data_tx_ready_0_s1_address),                 //      avalon_anti_slave_0.address
		.av_readdata            (data_tx_ready_0_s1_readdata),                //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) data_tx_to_w_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (data_tx_to_w_s1_agent_m0_address),           // avalon_universal_slave_0.address
		.uav_burstcount         (data_tx_to_w_s1_agent_m0_burstcount),        //                         .burstcount
		.uav_read               (data_tx_to_w_s1_agent_m0_read),              //                         .read
		.uav_write              (data_tx_to_w_s1_agent_m0_write),             //                         .write
		.uav_waitrequest        (data_tx_to_w_s1_agent_m0_waitrequest),       //                         .waitrequest
		.uav_readdatavalid      (data_tx_to_w_s1_agent_m0_readdatavalid),     //                         .readdatavalid
		.uav_byteenable         (data_tx_to_w_s1_agent_m0_byteenable),        //                         .byteenable
		.uav_readdata           (data_tx_to_w_s1_agent_m0_readdata),          //                         .readdata
		.uav_writedata          (data_tx_to_w_s1_agent_m0_writedata),         //                         .writedata
		.uav_lock               (data_tx_to_w_s1_agent_m0_lock),              //                         .lock
		.uav_debugaccess        (data_tx_to_w_s1_agent_m0_debugaccess),       //                         .debugaccess
		.av_address             (data_tx_to_w_s1_address),                    //      avalon_anti_slave_0.address
		.av_write               (data_tx_to_w_s1_write),                      //                         .write
		.av_readdata            (data_tx_to_w_s1_readdata),                   //                         .readdata
		.av_writedata           (data_tx_to_w_s1_writedata),                  //                         .writedata
		.av_chipselect          (data_tx_to_w_s1_chipselect),                 //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) data_tx_to_w_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (data_tx_to_w_0_s1_agent_m0_address),         // avalon_universal_slave_0.address
		.uav_burstcount         (data_tx_to_w_0_s1_agent_m0_burstcount),      //                         .burstcount
		.uav_read               (data_tx_to_w_0_s1_agent_m0_read),            //                         .read
		.uav_write              (data_tx_to_w_0_s1_agent_m0_write),           //                         .write
		.uav_waitrequest        (data_tx_to_w_0_s1_agent_m0_waitrequest),     //                         .waitrequest
		.uav_readdatavalid      (data_tx_to_w_0_s1_agent_m0_readdatavalid),   //                         .readdatavalid
		.uav_byteenable         (data_tx_to_w_0_s1_agent_m0_byteenable),      //                         .byteenable
		.uav_readdata           (data_tx_to_w_0_s1_agent_m0_readdata),        //                         .readdata
		.uav_writedata          (data_tx_to_w_0_s1_agent_m0_writedata),       //                         .writedata
		.uav_lock               (data_tx_to_w_0_s1_agent_m0_lock),            //                         .lock
		.uav_debugaccess        (data_tx_to_w_0_s1_agent_m0_debugaccess),     //                         .debugaccess
		.av_address             (data_tx_to_w_0_s1_address),                  //      avalon_anti_slave_0.address
		.av_write               (data_tx_to_w_0_s1_write),                    //                         .write
		.av_readdata            (data_tx_to_w_0_s1_readdata),                 //                         .readdata
		.av_writedata           (data_tx_to_w_0_s1_writedata),                //                         .writedata
		.av_chipselect          (data_tx_to_w_0_s1_chipselect),               //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) fsm_info_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (fsm_info_s1_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (fsm_info_s1_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (fsm_info_s1_agent_m0_read),                  //                         .read
		.uav_write              (fsm_info_s1_agent_m0_write),                 //                         .write
		.uav_waitrequest        (fsm_info_s1_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (fsm_info_s1_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (fsm_info_s1_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (fsm_info_s1_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (fsm_info_s1_agent_m0_writedata),             //                         .writedata
		.uav_lock               (fsm_info_s1_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (fsm_info_s1_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (fsm_info_s1_address),                        //      avalon_anti_slave_0.address
		.av_readdata            (fsm_info_s1_readdata),                       //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) fsm_info_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (fsm_info_0_s1_agent_m0_address),             // avalon_universal_slave_0.address
		.uav_burstcount         (fsm_info_0_s1_agent_m0_burstcount),          //                         .burstcount
		.uav_read               (fsm_info_0_s1_agent_m0_read),                //                         .read
		.uav_write              (fsm_info_0_s1_agent_m0_write),               //                         .write
		.uav_waitrequest        (fsm_info_0_s1_agent_m0_waitrequest),         //                         .waitrequest
		.uav_readdatavalid      (fsm_info_0_s1_agent_m0_readdatavalid),       //                         .readdatavalid
		.uav_byteenable         (fsm_info_0_s1_agent_m0_byteenable),          //                         .byteenable
		.uav_readdata           (fsm_info_0_s1_agent_m0_readdata),            //                         .readdata
		.uav_writedata          (fsm_info_0_s1_agent_m0_writedata),           //                         .writedata
		.uav_lock               (fsm_info_0_s1_agent_m0_lock),                //                         .lock
		.uav_debugaccess        (fsm_info_0_s1_agent_m0_debugaccess),         //                         .debugaccess
		.av_address             (fsm_info_0_s1_address),                      //      avalon_anti_slave_0.address
		.av_readdata            (fsm_info_0_s1_readdata),                     //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) link_disable_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (link_disable_s1_agent_m0_address),           // avalon_universal_slave_0.address
		.uav_burstcount         (link_disable_s1_agent_m0_burstcount),        //                         .burstcount
		.uav_read               (link_disable_s1_agent_m0_read),              //                         .read
		.uav_write              (link_disable_s1_agent_m0_write),             //                         .write
		.uav_waitrequest        (link_disable_s1_agent_m0_waitrequest),       //                         .waitrequest
		.uav_readdatavalid      (link_disable_s1_agent_m0_readdatavalid),     //                         .readdatavalid
		.uav_byteenable         (link_disable_s1_agent_m0_byteenable),        //                         .byteenable
		.uav_readdata           (link_disable_s1_agent_m0_readdata),          //                         .readdata
		.uav_writedata          (link_disable_s1_agent_m0_writedata),         //                         .writedata
		.uav_lock               (link_disable_s1_agent_m0_lock),              //                         .lock
		.uav_debugaccess        (link_disable_s1_agent_m0_debugaccess),       //                         .debugaccess
		.av_address             (link_disable_s1_address),                    //      avalon_anti_slave_0.address
		.av_write               (link_disable_s1_write),                      //                         .write
		.av_readdata            (link_disable_s1_readdata),                   //                         .readdata
		.av_writedata           (link_disable_s1_writedata),                  //                         .writedata
		.av_chipselect          (link_disable_s1_chipselect),                 //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) link_disable_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (link_disable_0_s1_agent_m0_address),         // avalon_universal_slave_0.address
		.uav_burstcount         (link_disable_0_s1_agent_m0_burstcount),      //                         .burstcount
		.uav_read               (link_disable_0_s1_agent_m0_read),            //                         .read
		.uav_write              (link_disable_0_s1_agent_m0_write),           //                         .write
		.uav_waitrequest        (link_disable_0_s1_agent_m0_waitrequest),     //                         .waitrequest
		.uav_readdatavalid      (link_disable_0_s1_agent_m0_readdatavalid),   //                         .readdatavalid
		.uav_byteenable         (link_disable_0_s1_agent_m0_byteenable),      //                         .byteenable
		.uav_readdata           (link_disable_0_s1_agent_m0_readdata),        //                         .readdata
		.uav_writedata          (link_disable_0_s1_agent_m0_writedata),       //                         .writedata
		.uav_lock               (link_disable_0_s1_agent_m0_lock),            //                         .lock
		.uav_debugaccess        (link_disable_0_s1_agent_m0_debugaccess),     //                         .debugaccess
		.av_address             (link_disable_0_s1_address),                  //      avalon_anti_slave_0.address
		.av_write               (link_disable_0_s1_write),                    //                         .write
		.av_readdata            (link_disable_0_s1_readdata),                 //                         .readdata
		.av_writedata           (link_disable_0_s1_writedata),                //                         .writedata
		.av_chipselect          (link_disable_0_s1_chipselect),               //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) link_start_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (link_start_s1_agent_m0_address),             // avalon_universal_slave_0.address
		.uav_burstcount         (link_start_s1_agent_m0_burstcount),          //                         .burstcount
		.uav_read               (link_start_s1_agent_m0_read),                //                         .read
		.uav_write              (link_start_s1_agent_m0_write),               //                         .write
		.uav_waitrequest        (link_start_s1_agent_m0_waitrequest),         //                         .waitrequest
		.uav_readdatavalid      (link_start_s1_agent_m0_readdatavalid),       //                         .readdatavalid
		.uav_byteenable         (link_start_s1_agent_m0_byteenable),          //                         .byteenable
		.uav_readdata           (link_start_s1_agent_m0_readdata),            //                         .readdata
		.uav_writedata          (link_start_s1_agent_m0_writedata),           //                         .writedata
		.uav_lock               (link_start_s1_agent_m0_lock),                //                         .lock
		.uav_debugaccess        (link_start_s1_agent_m0_debugaccess),         //                         .debugaccess
		.av_address             (link_start_s1_address),                      //      avalon_anti_slave_0.address
		.av_write               (link_start_s1_write),                        //                         .write
		.av_readdata            (link_start_s1_readdata),                     //                         .readdata
		.av_writedata           (link_start_s1_writedata),                    //                         .writedata
		.av_chipselect          (link_start_s1_chipselect),                   //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) link_start_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (link_start_0_s1_agent_m0_address),           // avalon_universal_slave_0.address
		.uav_burstcount         (link_start_0_s1_agent_m0_burstcount),        //                         .burstcount
		.uav_read               (link_start_0_s1_agent_m0_read),              //                         .read
		.uav_write              (link_start_0_s1_agent_m0_write),             //                         .write
		.uav_waitrequest        (link_start_0_s1_agent_m0_waitrequest),       //                         .waitrequest
		.uav_readdatavalid      (link_start_0_s1_agent_m0_readdatavalid),     //                         .readdatavalid
		.uav_byteenable         (link_start_0_s1_agent_m0_byteenable),        //                         .byteenable
		.uav_readdata           (link_start_0_s1_agent_m0_readdata),          //                         .readdata
		.uav_writedata          (link_start_0_s1_agent_m0_writedata),         //                         .writedata
		.uav_lock               (link_start_0_s1_agent_m0_lock),              //                         .lock
		.uav_debugaccess        (link_start_0_s1_agent_m0_debugaccess),       //                         .debugaccess
		.av_address             (link_start_0_s1_address),                    //      avalon_anti_slave_0.address
		.av_write               (link_start_0_s1_write),                      //                         .write
		.av_readdata            (link_start_0_s1_readdata),                   //                         .readdata
		.av_writedata           (link_start_0_s1_writedata),                  //                         .writedata
		.av_chipselect          (link_start_0_s1_chipselect),                 //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) send_fct_now_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (send_fct_now_s1_agent_m0_address),           // avalon_universal_slave_0.address
		.uav_burstcount         (send_fct_now_s1_agent_m0_burstcount),        //                         .burstcount
		.uav_read               (send_fct_now_s1_agent_m0_read),              //                         .read
		.uav_write              (send_fct_now_s1_agent_m0_write),             //                         .write
		.uav_waitrequest        (send_fct_now_s1_agent_m0_waitrequest),       //                         .waitrequest
		.uav_readdatavalid      (send_fct_now_s1_agent_m0_readdatavalid),     //                         .readdatavalid
		.uav_byteenable         (send_fct_now_s1_agent_m0_byteenable),        //                         .byteenable
		.uav_readdata           (send_fct_now_s1_agent_m0_readdata),          //                         .readdata
		.uav_writedata          (send_fct_now_s1_agent_m0_writedata),         //                         .writedata
		.uav_lock               (send_fct_now_s1_agent_m0_lock),              //                         .lock
		.uav_debugaccess        (send_fct_now_s1_agent_m0_debugaccess),       //                         .debugaccess
		.av_address             (send_fct_now_s1_address),                    //      avalon_anti_slave_0.address
		.av_write               (send_fct_now_s1_write),                      //                         .write
		.av_readdata            (send_fct_now_s1_readdata),                   //                         .readdata
		.av_writedata           (send_fct_now_s1_writedata),                  //                         .writedata
		.av_chipselect          (send_fct_now_s1_chipselect),                 //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) send_fct_now_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (send_fct_now_0_s1_agent_m0_address),         // avalon_universal_slave_0.address
		.uav_burstcount         (send_fct_now_0_s1_agent_m0_burstcount),      //                         .burstcount
		.uav_read               (send_fct_now_0_s1_agent_m0_read),            //                         .read
		.uav_write              (send_fct_now_0_s1_agent_m0_write),           //                         .write
		.uav_waitrequest        (send_fct_now_0_s1_agent_m0_waitrequest),     //                         .waitrequest
		.uav_readdatavalid      (send_fct_now_0_s1_agent_m0_readdatavalid),   //                         .readdatavalid
		.uav_byteenable         (send_fct_now_0_s1_agent_m0_byteenable),      //                         .byteenable
		.uav_readdata           (send_fct_now_0_s1_agent_m0_readdata),        //                         .readdata
		.uav_writedata          (send_fct_now_0_s1_agent_m0_writedata),       //                         .writedata
		.uav_lock               (send_fct_now_0_s1_agent_m0_lock),            //                         .lock
		.uav_debugaccess        (send_fct_now_0_s1_agent_m0_debugaccess),     //                         .debugaccess
		.av_address             (send_fct_now_0_s1_address),                  //      avalon_anti_slave_0.address
		.av_write               (send_fct_now_0_s1_write),                    //                         .write
		.av_readdata            (send_fct_now_0_s1_readdata),                 //                         .readdata
		.av_writedata           (send_fct_now_0_s1_writedata),                //                         .writedata
		.av_chipselect          (send_fct_now_0_s1_chipselect),               //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timec_en_to_tx_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timec_en_to_tx_s1_agent_m0_address),         // avalon_universal_slave_0.address
		.uav_burstcount         (timec_en_to_tx_s1_agent_m0_burstcount),      //                         .burstcount
		.uav_read               (timec_en_to_tx_s1_agent_m0_read),            //                         .read
		.uav_write              (timec_en_to_tx_s1_agent_m0_write),           //                         .write
		.uav_waitrequest        (timec_en_to_tx_s1_agent_m0_waitrequest),     //                         .waitrequest
		.uav_readdatavalid      (timec_en_to_tx_s1_agent_m0_readdatavalid),   //                         .readdatavalid
		.uav_byteenable         (timec_en_to_tx_s1_agent_m0_byteenable),      //                         .byteenable
		.uav_readdata           (timec_en_to_tx_s1_agent_m0_readdata),        //                         .readdata
		.uav_writedata          (timec_en_to_tx_s1_agent_m0_writedata),       //                         .writedata
		.uav_lock               (timec_en_to_tx_s1_agent_m0_lock),            //                         .lock
		.uav_debugaccess        (timec_en_to_tx_s1_agent_m0_debugaccess),     //                         .debugaccess
		.av_address             (timec_en_to_tx_s1_address),                  //      avalon_anti_slave_0.address
		.av_write               (timec_en_to_tx_s1_write),                    //                         .write
		.av_readdata            (timec_en_to_tx_s1_readdata),                 //                         .readdata
		.av_writedata           (timec_en_to_tx_s1_writedata),                //                         .writedata
		.av_chipselect          (timec_en_to_tx_s1_chipselect),               //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timec_en_to_tx_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timec_en_to_tx_0_s1_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (timec_en_to_tx_0_s1_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (timec_en_to_tx_0_s1_agent_m0_read),          //                         .read
		.uav_write              (timec_en_to_tx_0_s1_agent_m0_write),         //                         .write
		.uav_waitrequest        (timec_en_to_tx_0_s1_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (timec_en_to_tx_0_s1_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (timec_en_to_tx_0_s1_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (timec_en_to_tx_0_s1_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (timec_en_to_tx_0_s1_agent_m0_writedata),     //                         .writedata
		.uav_lock               (timec_en_to_tx_0_s1_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (timec_en_to_tx_0_s1_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (timec_en_to_tx_0_s1_address),                //      avalon_anti_slave_0.address
		.av_write               (timec_en_to_tx_0_s1_write),                  //                         .write
		.av_readdata            (timec_en_to_tx_0_s1_readdata),               //                         .readdata
		.av_writedata           (timec_en_to_tx_0_s1_writedata),              //                         .writedata
		.av_chipselect          (timec_en_to_tx_0_s1_chipselect),             //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timec_rx_r_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timec_rx_r_s1_agent_m0_address),             // avalon_universal_slave_0.address
		.uav_burstcount         (timec_rx_r_s1_agent_m0_burstcount),          //                         .burstcount
		.uav_read               (timec_rx_r_s1_agent_m0_read),                //                         .read
		.uav_write              (timec_rx_r_s1_agent_m0_write),               //                         .write
		.uav_waitrequest        (timec_rx_r_s1_agent_m0_waitrequest),         //                         .waitrequest
		.uav_readdatavalid      (timec_rx_r_s1_agent_m0_readdatavalid),       //                         .readdatavalid
		.uav_byteenable         (timec_rx_r_s1_agent_m0_byteenable),          //                         .byteenable
		.uav_readdata           (timec_rx_r_s1_agent_m0_readdata),            //                         .readdata
		.uav_writedata          (timec_rx_r_s1_agent_m0_writedata),           //                         .writedata
		.uav_lock               (timec_rx_r_s1_agent_m0_lock),                //                         .lock
		.uav_debugaccess        (timec_rx_r_s1_agent_m0_debugaccess),         //                         .debugaccess
		.av_address             (timec_rx_r_s1_address),                      //      avalon_anti_slave_0.address
		.av_readdata            (timec_rx_r_s1_readdata),                     //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timec_rx_r_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timec_rx_r_0_s1_agent_m0_address),           // avalon_universal_slave_0.address
		.uav_burstcount         (timec_rx_r_0_s1_agent_m0_burstcount),        //                         .burstcount
		.uav_read               (timec_rx_r_0_s1_agent_m0_read),              //                         .read
		.uav_write              (timec_rx_r_0_s1_agent_m0_write),             //                         .write
		.uav_waitrequest        (timec_rx_r_0_s1_agent_m0_waitrequest),       //                         .waitrequest
		.uav_readdatavalid      (timec_rx_r_0_s1_agent_m0_readdatavalid),     //                         .readdatavalid
		.uav_byteenable         (timec_rx_r_0_s1_agent_m0_byteenable),        //                         .byteenable
		.uav_readdata           (timec_rx_r_0_s1_agent_m0_readdata),          //                         .readdata
		.uav_writedata          (timec_rx_r_0_s1_agent_m0_writedata),         //                         .writedata
		.uav_lock               (timec_rx_r_0_s1_agent_m0_lock),              //                         .lock
		.uav_debugaccess        (timec_rx_r_0_s1_agent_m0_debugaccess),       //                         .debugaccess
		.av_address             (timec_rx_r_0_s1_address),                    //      avalon_anti_slave_0.address
		.av_readdata            (timec_rx_r_0_s1_readdata),                   //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timec_rx_ready_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timec_rx_ready_s1_agent_m0_address),         // avalon_universal_slave_0.address
		.uav_burstcount         (timec_rx_ready_s1_agent_m0_burstcount),      //                         .burstcount
		.uav_read               (timec_rx_ready_s1_agent_m0_read),            //                         .read
		.uav_write              (timec_rx_ready_s1_agent_m0_write),           //                         .write
		.uav_waitrequest        (timec_rx_ready_s1_agent_m0_waitrequest),     //                         .waitrequest
		.uav_readdatavalid      (timec_rx_ready_s1_agent_m0_readdatavalid),   //                         .readdatavalid
		.uav_byteenable         (timec_rx_ready_s1_agent_m0_byteenable),      //                         .byteenable
		.uav_readdata           (timec_rx_ready_s1_agent_m0_readdata),        //                         .readdata
		.uav_writedata          (timec_rx_ready_s1_agent_m0_writedata),       //                         .writedata
		.uav_lock               (timec_rx_ready_s1_agent_m0_lock),            //                         .lock
		.uav_debugaccess        (timec_rx_ready_s1_agent_m0_debugaccess),     //                         .debugaccess
		.av_address             (timec_rx_ready_s1_address),                  //      avalon_anti_slave_0.address
		.av_readdata            (timec_rx_ready_s1_readdata),                 //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timec_rx_ready_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timec_rx_ready_0_s1_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (timec_rx_ready_0_s1_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (timec_rx_ready_0_s1_agent_m0_read),          //                         .read
		.uav_write              (timec_rx_ready_0_s1_agent_m0_write),         //                         .write
		.uav_waitrequest        (timec_rx_ready_0_s1_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (timec_rx_ready_0_s1_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (timec_rx_ready_0_s1_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (timec_rx_ready_0_s1_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (timec_rx_ready_0_s1_agent_m0_writedata),     //                         .writedata
		.uav_lock               (timec_rx_ready_0_s1_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (timec_rx_ready_0_s1_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (timec_rx_ready_0_s1_address),                //      avalon_anti_slave_0.address
		.av_readdata            (timec_rx_ready_0_s1_readdata),               //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timec_tx_ready_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timec_tx_ready_s1_agent_m0_address),         // avalon_universal_slave_0.address
		.uav_burstcount         (timec_tx_ready_s1_agent_m0_burstcount),      //                         .burstcount
		.uav_read               (timec_tx_ready_s1_agent_m0_read),            //                         .read
		.uav_write              (timec_tx_ready_s1_agent_m0_write),           //                         .write
		.uav_waitrequest        (timec_tx_ready_s1_agent_m0_waitrequest),     //                         .waitrequest
		.uav_readdatavalid      (timec_tx_ready_s1_agent_m0_readdatavalid),   //                         .readdatavalid
		.uav_byteenable         (timec_tx_ready_s1_agent_m0_byteenable),      //                         .byteenable
		.uav_readdata           (timec_tx_ready_s1_agent_m0_readdata),        //                         .readdata
		.uav_writedata          (timec_tx_ready_s1_agent_m0_writedata),       //                         .writedata
		.uav_lock               (timec_tx_ready_s1_agent_m0_lock),            //                         .lock
		.uav_debugaccess        (timec_tx_ready_s1_agent_m0_debugaccess),     //                         .debugaccess
		.av_address             (timec_tx_ready_s1_address),                  //      avalon_anti_slave_0.address
		.av_readdata            (timec_tx_ready_s1_readdata),                 //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timec_tx_ready_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timec_tx_ready_0_s1_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (timec_tx_ready_0_s1_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (timec_tx_ready_0_s1_agent_m0_read),          //                         .read
		.uav_write              (timec_tx_ready_0_s1_agent_m0_write),         //                         .write
		.uav_waitrequest        (timec_tx_ready_0_s1_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (timec_tx_ready_0_s1_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (timec_tx_ready_0_s1_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (timec_tx_ready_0_s1_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (timec_tx_ready_0_s1_agent_m0_writedata),     //                         .writedata
		.uav_lock               (timec_tx_ready_0_s1_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (timec_tx_ready_0_s1_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (timec_tx_ready_0_s1_address),                //      avalon_anti_slave_0.address
		.av_readdata            (timec_tx_ready_0_s1_readdata),               //                         .readdata
		.av_write               (),                                           //              (terminated)
		.av_read                (),                                           //              (terminated)
		.av_writedata           (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_chipselect          (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timec_tx_to_w_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timec_tx_to_w_s1_agent_m0_address),          // avalon_universal_slave_0.address
		.uav_burstcount         (timec_tx_to_w_s1_agent_m0_burstcount),       //                         .burstcount
		.uav_read               (timec_tx_to_w_s1_agent_m0_read),             //                         .read
		.uav_write              (timec_tx_to_w_s1_agent_m0_write),            //                         .write
		.uav_waitrequest        (timec_tx_to_w_s1_agent_m0_waitrequest),      //                         .waitrequest
		.uav_readdatavalid      (timec_tx_to_w_s1_agent_m0_readdatavalid),    //                         .readdatavalid
		.uav_byteenable         (timec_tx_to_w_s1_agent_m0_byteenable),       //                         .byteenable
		.uav_readdata           (timec_tx_to_w_s1_agent_m0_readdata),         //                         .readdata
		.uav_writedata          (timec_tx_to_w_s1_agent_m0_writedata),        //                         .writedata
		.uav_lock               (timec_tx_to_w_s1_agent_m0_lock),             //                         .lock
		.uav_debugaccess        (timec_tx_to_w_s1_agent_m0_debugaccess),      //                         .debugaccess
		.av_address             (timec_tx_to_w_s1_address),                   //      avalon_anti_slave_0.address
		.av_write               (timec_tx_to_w_s1_write),                     //                         .write
		.av_readdata            (timec_tx_to_w_s1_readdata),                  //                         .readdata
		.av_writedata           (timec_tx_to_w_s1_writedata),                 //                         .writedata
		.av_chipselect          (timec_tx_to_w_s1_chipselect),                //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timec_tx_to_w_0_s1_translator (
		.clk                    (clk_0_clk_clk),                              //                      clk.clk
		.reset                  (led_fpga_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timec_tx_to_w_0_s1_agent_m0_address),        // avalon_universal_slave_0.address
		.uav_burstcount         (timec_tx_to_w_0_s1_agent_m0_burstcount),     //                         .burstcount
		.uav_read               (timec_tx_to_w_0_s1_agent_m0_read),           //                         .read
		.uav_write              (timec_tx_to_w_0_s1_agent_m0_write),          //                         .write
		.uav_waitrequest        (timec_tx_to_w_0_s1_agent_m0_waitrequest),    //                         .waitrequest
		.uav_readdatavalid      (timec_tx_to_w_0_s1_agent_m0_readdatavalid),  //                         .readdatavalid
		.uav_byteenable         (timec_tx_to_w_0_s1_agent_m0_byteenable),     //                         .byteenable
		.uav_readdata           (timec_tx_to_w_0_s1_agent_m0_readdata),       //                         .readdata
		.uav_writedata          (timec_tx_to_w_0_s1_agent_m0_writedata),      //                         .writedata
		.uav_lock               (timec_tx_to_w_0_s1_agent_m0_lock),           //                         .lock
		.uav_debugaccess        (timec_tx_to_w_0_s1_agent_m0_debugaccess),    //                         .debugaccess
		.av_address             (timec_tx_to_w_0_s1_address),                 //      avalon_anti_slave_0.address
		.av_write               (timec_tx_to_w_0_s1_write),                   //                         .write
		.av_readdata            (timec_tx_to_w_0_s1_readdata),                //                         .readdata
		.av_writedata           (timec_tx_to_w_0_s1_writedata),               //                         .writedata
		.av_chipselect          (timec_tx_to_w_0_s1_chipselect),              //                         .chipselect
		.av_read                (),                                           //              (terminated)
		.av_begintransfer       (),                                           //              (terminated)
		.av_beginbursttransfer  (),                                           //              (terminated)
		.av_burstcount          (),                                           //              (terminated)
		.av_byteenable          (),                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                       //              (terminated)
		.av_waitrequest         (1'b0),                                       //              (terminated)
		.av_writebyteenable     (),                                           //              (terminated)
		.av_lock                (),                                           //              (terminated)
		.av_clken               (),                                           //              (terminated)
		.uav_clken              (1'b0),                                       //              (terminated)
		.av_debugaccess         (),                                           //              (terminated)
		.av_outputenable        (),                                           //              (terminated)
		.uav_response           (),                                           //              (terminated)
		.av_response            (2'b00),                                      //              (terminated)
		.uav_writeresponsevalid (),                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                        //              (terminated)
	);

	altera_merlin_axi_master_ni #(
		.ID_WIDTH                  (12),
		.ADDR_WIDTH                (30),
		.RDATA_WIDTH               (32),
		.WDATA_WIDTH               (32),
		.ADDR_USER_WIDTH           (1),
		.DATA_USER_WIDTH           (1),
		.AXI_BURST_LENGTH_WIDTH    (4),
		.AXI_LOCK_WIDTH            (2),
		.AXI_VERSION               ("AXI3"),
		.WRITE_ISSUING_CAPABILITY  (8),
		.READ_ISSUING_CAPABILITY   (8),
		.PKT_BEGIN_BURST           (93),
		.PKT_CACHE_H               (125),
		.PKT_CACHE_L               (122),
		.PKT_ADDR_SIDEBAND_H       (91),
		.PKT_ADDR_SIDEBAND_L       (91),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_EXCLUSIVE       (71),
		.PKT_TRANS_LOCK            (70),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_THREAD_ID_H           (118),
		.PKT_THREAD_ID_L           (107),
		.PKT_QOS_L                 (94),
		.PKT_QOS_H                 (94),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_DATA_SIDEBAND_H       (92),
		.PKT_DATA_SIDEBAND_L       (92),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.ID                        (0)
	) hps_0_h2f_axi_master_agent (
		.aclk                   (clk_0_clk_clk),                                                     //              clk.clk
		.aresetn                (~hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), //        clk_reset.reset_n
		.write_cp_valid         (hps_0_h2f_axi_master_agent_write_cp_valid),                         //         write_cp.valid
		.write_cp_data          (hps_0_h2f_axi_master_agent_write_cp_data),                          //                 .data
		.write_cp_startofpacket (hps_0_h2f_axi_master_agent_write_cp_startofpacket),                 //                 .startofpacket
		.write_cp_endofpacket   (hps_0_h2f_axi_master_agent_write_cp_endofpacket),                   //                 .endofpacket
		.write_cp_ready         (hps_0_h2f_axi_master_agent_write_cp_ready),                         //                 .ready
		.write_rp_valid         (hps_0_h2f_axi_master_wr_limiter_rsp_src_valid),                     //         write_rp.valid
		.write_rp_data          (hps_0_h2f_axi_master_wr_limiter_rsp_src_data),                      //                 .data
		.write_rp_channel       (hps_0_h2f_axi_master_wr_limiter_rsp_src_channel),                   //                 .channel
		.write_rp_startofpacket (hps_0_h2f_axi_master_wr_limiter_rsp_src_startofpacket),             //                 .startofpacket
		.write_rp_endofpacket   (hps_0_h2f_axi_master_wr_limiter_rsp_src_endofpacket),               //                 .endofpacket
		.write_rp_ready         (hps_0_h2f_axi_master_wr_limiter_rsp_src_ready),                     //                 .ready
		.read_cp_valid          (hps_0_h2f_axi_master_agent_read_cp_valid),                          //          read_cp.valid
		.read_cp_data           (hps_0_h2f_axi_master_agent_read_cp_data),                           //                 .data
		.read_cp_startofpacket  (hps_0_h2f_axi_master_agent_read_cp_startofpacket),                  //                 .startofpacket
		.read_cp_endofpacket    (hps_0_h2f_axi_master_agent_read_cp_endofpacket),                    //                 .endofpacket
		.read_cp_ready          (hps_0_h2f_axi_master_agent_read_cp_ready),                          //                 .ready
		.read_rp_valid          (hps_0_h2f_axi_master_rd_limiter_rsp_src_valid),                     //          read_rp.valid
		.read_rp_data           (hps_0_h2f_axi_master_rd_limiter_rsp_src_data),                      //                 .data
		.read_rp_channel        (hps_0_h2f_axi_master_rd_limiter_rsp_src_channel),                   //                 .channel
		.read_rp_startofpacket  (hps_0_h2f_axi_master_rd_limiter_rsp_src_startofpacket),             //                 .startofpacket
		.read_rp_endofpacket    (hps_0_h2f_axi_master_rd_limiter_rsp_src_endofpacket),               //                 .endofpacket
		.read_rp_ready          (hps_0_h2f_axi_master_rd_limiter_rsp_src_ready),                     //                 .ready
		.awid                   (hps_0_h2f_axi_master_awid),                                         // altera_axi_slave.awid
		.awaddr                 (hps_0_h2f_axi_master_awaddr),                                       //                 .awaddr
		.awlen                  (hps_0_h2f_axi_master_awlen),                                        //                 .awlen
		.awsize                 (hps_0_h2f_axi_master_awsize),                                       //                 .awsize
		.awburst                (hps_0_h2f_axi_master_awburst),                                      //                 .awburst
		.awlock                 (hps_0_h2f_axi_master_awlock),                                       //                 .awlock
		.awcache                (hps_0_h2f_axi_master_awcache),                                      //                 .awcache
		.awprot                 (hps_0_h2f_axi_master_awprot),                                       //                 .awprot
		.awvalid                (hps_0_h2f_axi_master_awvalid),                                      //                 .awvalid
		.awready                (hps_0_h2f_axi_master_awready),                                      //                 .awready
		.wid                    (hps_0_h2f_axi_master_wid),                                          //                 .wid
		.wdata                  (hps_0_h2f_axi_master_wdata),                                        //                 .wdata
		.wstrb                  (hps_0_h2f_axi_master_wstrb),                                        //                 .wstrb
		.wlast                  (hps_0_h2f_axi_master_wlast),                                        //                 .wlast
		.wvalid                 (hps_0_h2f_axi_master_wvalid),                                       //                 .wvalid
		.wready                 (hps_0_h2f_axi_master_wready),                                       //                 .wready
		.bid                    (hps_0_h2f_axi_master_bid),                                          //                 .bid
		.bresp                  (hps_0_h2f_axi_master_bresp),                                        //                 .bresp
		.bvalid                 (hps_0_h2f_axi_master_bvalid),                                       //                 .bvalid
		.bready                 (hps_0_h2f_axi_master_bready),                                       //                 .bready
		.arid                   (hps_0_h2f_axi_master_arid),                                         //                 .arid
		.araddr                 (hps_0_h2f_axi_master_araddr),                                       //                 .araddr
		.arlen                  (hps_0_h2f_axi_master_arlen),                                        //                 .arlen
		.arsize                 (hps_0_h2f_axi_master_arsize),                                       //                 .arsize
		.arburst                (hps_0_h2f_axi_master_arburst),                                      //                 .arburst
		.arlock                 (hps_0_h2f_axi_master_arlock),                                       //                 .arlock
		.arcache                (hps_0_h2f_axi_master_arcache),                                      //                 .arcache
		.arprot                 (hps_0_h2f_axi_master_arprot),                                       //                 .arprot
		.arvalid                (hps_0_h2f_axi_master_arvalid),                                      //                 .arvalid
		.arready                (hps_0_h2f_axi_master_arready),                                      //                 .arready
		.rid                    (hps_0_h2f_axi_master_rid),                                          //                 .rid
		.rdata                  (hps_0_h2f_axi_master_rdata),                                        //                 .rdata
		.rresp                  (hps_0_h2f_axi_master_rresp),                                        //                 .rresp
		.rlast                  (hps_0_h2f_axi_master_rlast),                                        //                 .rlast
		.rvalid                 (hps_0_h2f_axi_master_rvalid),                                       //                 .rvalid
		.rready                 (hps_0_h2f_axi_master_rready),                                       //                 .rready
		.awuser                 (1'b0),                                                              //      (terminated)
		.aruser                 (1'b0),                                                              //      (terminated)
		.awqos                  (4'b0000),                                                           //      (terminated)
		.arqos                  (4'b0000),                                                           //      (terminated)
		.awregion               (4'b0000),                                                           //      (terminated)
		.arregion               (4'b0000),                                                           //      (terminated)
		.wuser                  (1'b0),                                                              //      (terminated)
		.ruser                  (),                                                                  //      (terminated)
		.buser                  ()                                                                   //      (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) led_fpga_s1_agent (
		.clk                     (clk_0_clk_clk),                                   //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),      //       clk_reset.reset
		.m0_address              (led_fpga_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (led_fpga_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (led_fpga_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (led_fpga_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (led_fpga_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (led_fpga_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (led_fpga_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (led_fpga_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (led_fpga_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (led_fpga_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (led_fpga_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (led_fpga_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (led_fpga_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (led_fpga_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (led_fpga_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (led_fpga_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (led_fpga_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (led_fpga_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (led_fpga_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (led_fpga_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (led_fpga_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (led_fpga_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (led_fpga_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (led_fpga_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (led_fpga_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (led_fpga_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (led_fpga_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (led_fpga_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (led_fpga_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (led_fpga_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (led_fpga_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (led_fpga_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (led_fpga_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (led_fpga_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (led_fpga_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                           //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                             //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) led_fpga_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (led_fpga_s1_agent_rf_source_data),             //        in.data
		.in_valid          (led_fpga_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (led_fpga_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (led_fpga_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (led_fpga_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (led_fpga_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (led_fpga_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (led_fpga_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (led_fpga_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (led_fpga_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) led_fpga_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (led_fpga_s1_agent_rdata_fifo_src_data),      //        in.data
		.in_valid          (led_fpga_s1_agent_rdata_fifo_src_valid),     //          .valid
		.in_ready          (led_fpga_s1_agent_rdata_fifo_src_ready),     //          .ready
		.out_data          (led_fpga_s1_agent_rdata_fifo_out_data),      //       out.data
		.out_valid         (led_fpga_s1_agent_rdata_fifo_out_valid),     //          .valid
		.out_ready         (led_fpga_s1_agent_rdata_fifo_out_ready),     //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) monitor_a_s1_agent (
		.clk                     (clk_0_clk_clk),                                    //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),       //       clk_reset.reset
		.m0_address              (monitor_a_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (monitor_a_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (monitor_a_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (monitor_a_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (monitor_a_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (monitor_a_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (monitor_a_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (monitor_a_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (monitor_a_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (monitor_a_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (monitor_a_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (monitor_a_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (monitor_a_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (monitor_a_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (monitor_a_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (monitor_a_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (monitor_a_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (monitor_a_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (monitor_a_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (monitor_a_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (monitor_a_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (monitor_a_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (monitor_a_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (monitor_a_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (monitor_a_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (monitor_a_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (monitor_a_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (monitor_a_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (monitor_a_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (monitor_a_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (monitor_a_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (monitor_a_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                 //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                //                .error
		.rdata_fifo_src_ready    (monitor_a_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (monitor_a_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (monitor_a_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) monitor_a_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                 //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (monitor_a_s1_agent_rf_source_data),             //        in.data
		.in_valid          (monitor_a_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (monitor_a_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (monitor_a_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (monitor_a_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (monitor_a_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (monitor_a_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (monitor_a_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (monitor_a_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (monitor_a_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                         // (terminated)
		.csr_read          (1'b0),                                          // (terminated)
		.csr_write         (1'b0),                                          // (terminated)
		.csr_readdata      (),                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated)
		.almost_full_data  (),                                              // (terminated)
		.almost_empty_data (),                                              // (terminated)
		.in_empty          (1'b0),                                          // (terminated)
		.out_empty         (),                                              // (terminated)
		.in_error          (1'b0),                                          // (terminated)
		.out_error         (),                                              // (terminated)
		.in_channel        (1'b0),                                          // (terminated)
		.out_channel       ()                                               // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) monitor_a_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (monitor_a_s1_agent_rdata_fifo_src_data),     //        in.data
		.in_valid          (monitor_a_s1_agent_rdata_fifo_src_valid),    //          .valid
		.in_ready          (monitor_a_s1_agent_rdata_fifo_src_ready),    //          .ready
		.out_data          (monitor_a_s1_agent_rdata_fifo_out_data),     //       out.data
		.out_valid         (monitor_a_s1_agent_rdata_fifo_out_valid),    //          .valid
		.out_ready         (monitor_a_s1_agent_rdata_fifo_out_ready),    //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) monitor_b_s1_agent (
		.clk                     (clk_0_clk_clk),                                    //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),       //       clk_reset.reset
		.m0_address              (monitor_b_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (monitor_b_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (monitor_b_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (monitor_b_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (monitor_b_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (monitor_b_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (monitor_b_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (monitor_b_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (monitor_b_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (monitor_b_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (monitor_b_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (monitor_b_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (monitor_b_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (monitor_b_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (monitor_b_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (monitor_b_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (monitor_b_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (monitor_b_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (monitor_b_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (monitor_b_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (monitor_b_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (monitor_b_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (monitor_b_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (monitor_b_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (monitor_b_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (monitor_b_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (monitor_b_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (monitor_b_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (monitor_b_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (monitor_b_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (monitor_b_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (monitor_b_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                 //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                //                .error
		.rdata_fifo_src_ready    (monitor_b_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (monitor_b_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (monitor_b_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) monitor_b_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                 //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (monitor_b_s1_agent_rf_source_data),             //        in.data
		.in_valid          (monitor_b_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (monitor_b_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (monitor_b_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (monitor_b_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (monitor_b_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (monitor_b_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (monitor_b_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (monitor_b_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (monitor_b_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                         // (terminated)
		.csr_read          (1'b0),                                          // (terminated)
		.csr_write         (1'b0),                                          // (terminated)
		.csr_readdata      (),                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated)
		.almost_full_data  (),                                              // (terminated)
		.almost_empty_data (),                                              // (terminated)
		.in_empty          (1'b0),                                          // (terminated)
		.out_empty         (),                                              // (terminated)
		.in_error          (1'b0),                                          // (terminated)
		.out_error         (),                                              // (terminated)
		.in_channel        (1'b0),                                          // (terminated)
		.out_channel       ()                                               // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) monitor_b_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (monitor_b_s1_agent_rdata_fifo_src_data),     //        in.data
		.in_valid          (monitor_b_s1_agent_rdata_fifo_src_valid),    //          .valid
		.in_ready          (monitor_b_s1_agent_rdata_fifo_src_ready),    //          .ready
		.out_data          (monitor_b_s1_agent_rdata_fifo_out_data),     //       out.data
		.out_valid         (monitor_b_s1_agent_rdata_fifo_out_valid),    //          .valid
		.out_ready         (monitor_b_s1_agent_rdata_fifo_out_ready),    //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) auto_start_s1_agent (
		.clk                     (clk_0_clk_clk),                                     //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),        //       clk_reset.reset
		.m0_address              (auto_start_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (auto_start_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (auto_start_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (auto_start_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (auto_start_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (auto_start_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (auto_start_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (auto_start_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (auto_start_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (auto_start_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (auto_start_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (auto_start_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (auto_start_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (auto_start_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (auto_start_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (auto_start_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (auto_start_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (auto_start_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (auto_start_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (auto_start_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (auto_start_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (auto_start_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (auto_start_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (auto_start_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (auto_start_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (auto_start_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (auto_start_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (auto_start_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (auto_start_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (auto_start_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (auto_start_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (auto_start_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                 //                .error
		.rdata_fifo_src_ready    (auto_start_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (auto_start_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (auto_start_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) auto_start_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (auto_start_s1_agent_rf_source_data),             //        in.data
		.in_valid          (auto_start_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (auto_start_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (auto_start_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (auto_start_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (auto_start_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (auto_start_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (auto_start_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (auto_start_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (auto_start_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) auto_start_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (auto_start_s1_agent_rdata_fifo_src_data),    //        in.data
		.in_valid          (auto_start_s1_agent_rdata_fifo_src_valid),   //          .valid
		.in_ready          (auto_start_s1_agent_rdata_fifo_src_ready),   //          .ready
		.out_data          (auto_start_s1_agent_rdata_fifo_out_data),    //       out.data
		.out_valid         (auto_start_s1_agent_rdata_fifo_out_valid),   //          .valid
		.out_ready         (auto_start_s1_agent_rdata_fifo_out_ready),   //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) auto_start_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                       //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),          //       clk_reset.reset
		.m0_address              (auto_start_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (auto_start_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (auto_start_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (auto_start_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (auto_start_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (auto_start_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (auto_start_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (auto_start_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (auto_start_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (auto_start_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (auto_start_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (auto_start_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (auto_start_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (auto_start_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (auto_start_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (auto_start_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (auto_start_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (auto_start_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (auto_start_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (auto_start_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (auto_start_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (auto_start_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (auto_start_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (auto_start_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (auto_start_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (auto_start_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (auto_start_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (auto_start_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (auto_start_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (auto_start_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (auto_start_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (auto_start_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (auto_start_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (auto_start_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (auto_start_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) auto_start_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                    //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_data           (auto_start_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (auto_start_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (auto_start_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (auto_start_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (auto_start_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (auto_start_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (auto_start_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (auto_start_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (auto_start_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (auto_start_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) auto_start_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (auto_start_0_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (auto_start_0_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (auto_start_0_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (auto_start_0_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (auto_start_0_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (auto_start_0_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) clock_sel_s1_agent (
		.clk                     (clk_0_clk_clk),                                    //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),       //       clk_reset.reset
		.m0_address              (clock_sel_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (clock_sel_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (clock_sel_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (clock_sel_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (clock_sel_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (clock_sel_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (clock_sel_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (clock_sel_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (clock_sel_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (clock_sel_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (clock_sel_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (clock_sel_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (clock_sel_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (clock_sel_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (clock_sel_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (clock_sel_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (clock_sel_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (clock_sel_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (clock_sel_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (clock_sel_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (clock_sel_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (clock_sel_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (clock_sel_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (clock_sel_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (clock_sel_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (clock_sel_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (clock_sel_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (clock_sel_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (clock_sel_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (clock_sel_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (clock_sel_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (clock_sel_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                 //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                //                .error
		.rdata_fifo_src_ready    (clock_sel_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (clock_sel_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (clock_sel_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) clock_sel_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                 //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (clock_sel_s1_agent_rf_source_data),             //        in.data
		.in_valid          (clock_sel_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (clock_sel_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (clock_sel_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (clock_sel_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (clock_sel_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (clock_sel_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (clock_sel_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (clock_sel_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (clock_sel_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                         // (terminated)
		.csr_read          (1'b0),                                          // (terminated)
		.csr_write         (1'b0),                                          // (terminated)
		.csr_readdata      (),                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated)
		.almost_full_data  (),                                              // (terminated)
		.almost_empty_data (),                                              // (terminated)
		.in_empty          (1'b0),                                          // (terminated)
		.out_empty         (),                                              // (terminated)
		.in_error          (1'b0),                                          // (terminated)
		.out_error         (),                                              // (terminated)
		.in_channel        (1'b0),                                          // (terminated)
		.out_channel       ()                                               // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) clock_sel_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (clock_sel_s1_agent_rdata_fifo_src_data),     //        in.data
		.in_valid          (clock_sel_s1_agent_rdata_fifo_src_valid),    //          .valid
		.in_ready          (clock_sel_s1_agent_rdata_fifo_src_ready),    //          .ready
		.out_data          (clock_sel_s1_agent_rdata_fifo_out_data),     //       out.data
		.out_valid         (clock_sel_s1_agent_rdata_fifo_out_valid),    //          .valid
		.out_ready         (clock_sel_s1_agent_rdata_fifo_out_ready),    //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) credit_error_rx_s1_agent (
		.clk                     (clk_0_clk_clk),                                          //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),             //       clk_reset.reset
		.m0_address              (credit_error_rx_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (credit_error_rx_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (credit_error_rx_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (credit_error_rx_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (credit_error_rx_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (credit_error_rx_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (credit_error_rx_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (credit_error_rx_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (credit_error_rx_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (credit_error_rx_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (credit_error_rx_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (credit_error_rx_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (credit_error_rx_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (credit_error_rx_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (credit_error_rx_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (credit_error_rx_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (credit_error_rx_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (credit_error_rx_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (credit_error_rx_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (credit_error_rx_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (credit_error_rx_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (credit_error_rx_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (credit_error_rx_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (credit_error_rx_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (credit_error_rx_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (credit_error_rx_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (credit_error_rx_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (credit_error_rx_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (credit_error_rx_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (credit_error_rx_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (credit_error_rx_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (credit_error_rx_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),                      // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),                      //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),                       //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),                      //                .error
		.rdata_fifo_src_ready    (credit_error_rx_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (credit_error_rx_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (credit_error_rx_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                  //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) credit_error_rx_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                       //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.in_data           (credit_error_rx_s1_agent_rf_source_data),             //        in.data
		.in_valid          (credit_error_rx_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (credit_error_rx_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (credit_error_rx_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (credit_error_rx_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (credit_error_rx_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (credit_error_rx_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (credit_error_rx_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (credit_error_rx_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (credit_error_rx_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) credit_error_rx_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                 //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (credit_error_rx_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (credit_error_rx_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (credit_error_rx_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (credit_error_rx_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (credit_error_rx_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (credit_error_rx_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                         // (terminated)
		.csr_read          (1'b0),                                          // (terminated)
		.csr_write         (1'b0),                                          // (terminated)
		.csr_readdata      (),                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated)
		.almost_full_data  (),                                              // (terminated)
		.almost_empty_data (),                                              // (terminated)
		.in_startofpacket  (1'b0),                                          // (terminated)
		.in_endofpacket    (1'b0),                                          // (terminated)
		.out_startofpacket (),                                              // (terminated)
		.out_endofpacket   (),                                              // (terminated)
		.in_empty          (1'b0),                                          // (terminated)
		.out_empty         (),                                              // (terminated)
		.in_error          (1'b0),                                          // (terminated)
		.out_error         (),                                              // (terminated)
		.in_channel        (1'b0),                                          // (terminated)
		.out_channel       ()                                               // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) credit_error_rx_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                            //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),               //       clk_reset.reset
		.m0_address              (credit_error_rx_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (credit_error_rx_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (credit_error_rx_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (credit_error_rx_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (credit_error_rx_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (credit_error_rx_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (credit_error_rx_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (credit_error_rx_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (credit_error_rx_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (credit_error_rx_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (credit_error_rx_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (credit_error_rx_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (credit_error_rx_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (credit_error_rx_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (credit_error_rx_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (credit_error_rx_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (credit_error_rx_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (credit_error_rx_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (credit_error_rx_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (credit_error_rx_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (credit_error_rx_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (credit_error_rx_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (credit_error_rx_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (credit_error_rx_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (credit_error_rx_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (credit_error_rx_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (credit_error_rx_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (credit_error_rx_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (credit_error_rx_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (credit_error_rx_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (credit_error_rx_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (credit_error_rx_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),                        // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),                        //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),                         //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),                        //                .error
		.rdata_fifo_src_ready    (credit_error_rx_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (credit_error_rx_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (credit_error_rx_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                    //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                      //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) credit_error_rx_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                         //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),            // clk_reset.reset
		.in_data           (credit_error_rx_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (credit_error_rx_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (credit_error_rx_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (credit_error_rx_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (credit_error_rx_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (credit_error_rx_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (credit_error_rx_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (credit_error_rx_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (credit_error_rx_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (credit_error_rx_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) credit_error_rx_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                   //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_data           (credit_error_rx_0_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (credit_error_rx_0_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (credit_error_rx_0_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (credit_error_rx_0_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (credit_error_rx_0_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (credit_error_rx_0_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                           // (terminated)
		.csr_read          (1'b0),                                            // (terminated)
		.csr_write         (1'b0),                                            // (terminated)
		.csr_readdata      (),                                                // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated)
		.almost_full_data  (),                                                // (terminated)
		.almost_empty_data (),                                                // (terminated)
		.in_startofpacket  (1'b0),                                            // (terminated)
		.in_endofpacket    (1'b0),                                            // (terminated)
		.out_startofpacket (),                                                // (terminated)
		.out_endofpacket   (),                                                // (terminated)
		.in_empty          (1'b0),                                            // (terminated)
		.out_empty         (),                                                // (terminated)
		.in_error          (1'b0),                                            // (terminated)
		.out_error         (),                                                // (terminated)
		.in_channel        (1'b0),                                            // (terminated)
		.out_channel       ()                                                 // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) data_en_to_w_s1_agent (
		.clk                     (clk_0_clk_clk),                                       //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),          //       clk_reset.reset
		.m0_address              (data_en_to_w_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (data_en_to_w_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (data_en_to_w_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (data_en_to_w_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (data_en_to_w_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (data_en_to_w_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (data_en_to_w_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (data_en_to_w_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (data_en_to_w_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (data_en_to_w_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (data_en_to_w_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (data_en_to_w_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (data_en_to_w_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (data_en_to_w_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (data_en_to_w_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (data_en_to_w_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (data_en_to_w_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (data_en_to_w_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (data_en_to_w_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (data_en_to_w_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (data_en_to_w_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (data_en_to_w_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (data_en_to_w_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (data_en_to_w_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (data_en_to_w_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (data_en_to_w_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (data_en_to_w_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (data_en_to_w_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (data_en_to_w_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (data_en_to_w_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (data_en_to_w_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (data_en_to_w_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (data_en_to_w_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (data_en_to_w_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (data_en_to_w_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_en_to_w_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                    //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_data           (data_en_to_w_s1_agent_rf_source_data),             //        in.data
		.in_valid          (data_en_to_w_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (data_en_to_w_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (data_en_to_w_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (data_en_to_w_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (data_en_to_w_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (data_en_to_w_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (data_en_to_w_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (data_en_to_w_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (data_en_to_w_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_en_to_w_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (data_en_to_w_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (data_en_to_w_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (data_en_to_w_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (data_en_to_w_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (data_en_to_w_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (data_en_to_w_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) data_en_to_w_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                         //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),            //       clk_reset.reset
		.m0_address              (data_en_to_w_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (data_en_to_w_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (data_en_to_w_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (data_en_to_w_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (data_en_to_w_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (data_en_to_w_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (data_en_to_w_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (data_en_to_w_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (data_en_to_w_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (data_en_to_w_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (data_en_to_w_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (data_en_to_w_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (data_en_to_w_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (data_en_to_w_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (data_en_to_w_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (data_en_to_w_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (data_en_to_w_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (data_en_to_w_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (data_en_to_w_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (data_en_to_w_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (data_en_to_w_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (data_en_to_w_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (data_en_to_w_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (data_en_to_w_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (data_en_to_w_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (data_en_to_w_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (data_en_to_w_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (data_en_to_w_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (data_en_to_w_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (data_en_to_w_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (data_en_to_w_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (data_en_to_w_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_009_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_009_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_009_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_009_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (data_en_to_w_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (data_en_to_w_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (data_en_to_w_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_en_to_w_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                      //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_data           (data_en_to_w_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (data_en_to_w_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (data_en_to_w_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (data_en_to_w_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (data_en_to_w_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (data_en_to_w_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (data_en_to_w_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (data_en_to_w_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (data_en_to_w_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (data_en_to_w_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                              // (terminated)
		.csr_read          (1'b0),                                               // (terminated)
		.csr_write         (1'b0),                                               // (terminated)
		.csr_readdata      (),                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated)
		.almost_full_data  (),                                                   // (terminated)
		.almost_empty_data (),                                                   // (terminated)
		.in_empty          (1'b0),                                               // (terminated)
		.out_empty         (),                                                   // (terminated)
		.in_error          (1'b0),                                               // (terminated)
		.out_error         (),                                                   // (terminated)
		.in_channel        (1'b0),                                               // (terminated)
		.out_channel       ()                                                    // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_en_to_w_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (data_en_to_w_0_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (data_en_to_w_0_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (data_en_to_w_0_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (data_en_to_w_0_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (data_en_to_w_0_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (data_en_to_w_0_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) data_rx_r_s1_agent (
		.clk                     (clk_0_clk_clk),                                    //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),       //       clk_reset.reset
		.m0_address              (data_rx_r_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (data_rx_r_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (data_rx_r_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (data_rx_r_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (data_rx_r_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (data_rx_r_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (data_rx_r_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (data_rx_r_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (data_rx_r_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (data_rx_r_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (data_rx_r_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (data_rx_r_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (data_rx_r_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (data_rx_r_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (data_rx_r_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (data_rx_r_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (data_rx_r_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (data_rx_r_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (data_rx_r_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (data_rx_r_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (data_rx_r_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (data_rx_r_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (data_rx_r_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (data_rx_r_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (data_rx_r_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (data_rx_r_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (data_rx_r_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (data_rx_r_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (data_rx_r_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (data_rx_r_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (data_rx_r_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (data_rx_r_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_010_out_0_ready),                // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_010_out_0_valid),                //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_010_out_0_data),                 //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_010_out_0_error),                //                .error
		.rdata_fifo_src_ready    (data_rx_r_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (data_rx_r_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (data_rx_r_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_rx_r_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                 //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (data_rx_r_s1_agent_rf_source_data),             //        in.data
		.in_valid          (data_rx_r_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (data_rx_r_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (data_rx_r_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (data_rx_r_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (data_rx_r_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (data_rx_r_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (data_rx_r_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (data_rx_r_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (data_rx_r_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                         // (terminated)
		.csr_read          (1'b0),                                          // (terminated)
		.csr_write         (1'b0),                                          // (terminated)
		.csr_readdata      (),                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated)
		.almost_full_data  (),                                              // (terminated)
		.almost_empty_data (),                                              // (terminated)
		.in_empty          (1'b0),                                          // (terminated)
		.out_empty         (),                                              // (terminated)
		.in_error          (1'b0),                                          // (terminated)
		.out_error         (),                                              // (terminated)
		.in_channel        (1'b0),                                          // (terminated)
		.out_channel       ()                                               // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_rx_r_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (data_rx_r_s1_agent_rdata_fifo_src_data),     //        in.data
		.in_valid          (data_rx_r_s1_agent_rdata_fifo_src_valid),    //          .valid
		.in_ready          (data_rx_r_s1_agent_rdata_fifo_src_ready),    //          .ready
		.out_data          (data_rx_r_s1_agent_rdata_fifo_out_data),     //       out.data
		.out_valid         (data_rx_r_s1_agent_rdata_fifo_out_valid),    //          .valid
		.out_ready         (data_rx_r_s1_agent_rdata_fifo_out_ready),    //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) data_rx_r_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                      //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),         //       clk_reset.reset
		.m0_address              (data_rx_r_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (data_rx_r_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (data_rx_r_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (data_rx_r_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (data_rx_r_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (data_rx_r_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (data_rx_r_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (data_rx_r_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (data_rx_r_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (data_rx_r_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (data_rx_r_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (data_rx_r_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (data_rx_r_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (data_rx_r_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (data_rx_r_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (data_rx_r_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (data_rx_r_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (data_rx_r_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (data_rx_r_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (data_rx_r_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (data_rx_r_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (data_rx_r_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (data_rx_r_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (data_rx_r_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (data_rx_r_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (data_rx_r_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (data_rx_r_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (data_rx_r_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (data_rx_r_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (data_rx_r_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (data_rx_r_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (data_rx_r_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_011_out_0_ready),                  // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_011_out_0_valid),                  //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_011_out_0_data),                   //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_011_out_0_error),                  //                .error
		.rdata_fifo_src_ready    (data_rx_r_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (data_rx_r_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (data_rx_r_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                              //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_rx_r_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                   //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_data           (data_rx_r_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (data_rx_r_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (data_rx_r_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (data_rx_r_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (data_rx_r_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (data_rx_r_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (data_rx_r_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (data_rx_r_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (data_rx_r_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (data_rx_r_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                           // (terminated)
		.csr_read          (1'b0),                                            // (terminated)
		.csr_write         (1'b0),                                            // (terminated)
		.csr_readdata      (),                                                // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated)
		.almost_full_data  (),                                                // (terminated)
		.almost_empty_data (),                                                // (terminated)
		.in_empty          (1'b0),                                            // (terminated)
		.out_empty         (),                                                // (terminated)
		.in_error          (1'b0),                                            // (terminated)
		.out_error         (),                                                // (terminated)
		.in_channel        (1'b0),                                            // (terminated)
		.out_channel       ()                                                 // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_rx_r_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (data_rx_r_0_s1_agent_rdata_fifo_src_data),   //        in.data
		.in_valid          (data_rx_r_0_s1_agent_rdata_fifo_src_valid),  //          .valid
		.in_ready          (data_rx_r_0_s1_agent_rdata_fifo_src_ready),  //          .ready
		.out_data          (data_rx_r_0_s1_agent_rdata_fifo_out_data),   //       out.data
		.out_valid         (data_rx_r_0_s1_agent_rdata_fifo_out_valid),  //          .valid
		.out_ready         (data_rx_r_0_s1_agent_rdata_fifo_out_ready),  //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) data_rx_rd_en_s1_agent (
		.clk                     (clk_0_clk_clk),                                        //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),           //       clk_reset.reset
		.m0_address              (data_rx_rd_en_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (data_rx_rd_en_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (data_rx_rd_en_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (data_rx_rd_en_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (data_rx_rd_en_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (data_rx_rd_en_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (data_rx_rd_en_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (data_rx_rd_en_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (data_rx_rd_en_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (data_rx_rd_en_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (data_rx_rd_en_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (data_rx_rd_en_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (data_rx_rd_en_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (data_rx_rd_en_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (data_rx_rd_en_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (data_rx_rd_en_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (data_rx_rd_en_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (data_rx_rd_en_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (data_rx_rd_en_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (data_rx_rd_en_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (data_rx_rd_en_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (data_rx_rd_en_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (data_rx_rd_en_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (data_rx_rd_en_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (data_rx_rd_en_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (data_rx_rd_en_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (data_rx_rd_en_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (data_rx_rd_en_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (data_rx_rd_en_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (data_rx_rd_en_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (data_rx_rd_en_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (data_rx_rd_en_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_012_out_0_ready),                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_012_out_0_valid),                    //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_012_out_0_data),                     //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_012_out_0_error),                    //                .error
		.rdata_fifo_src_ready    (data_rx_rd_en_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (data_rx_rd_en_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (data_rx_rd_en_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_rx_rd_en_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                     //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_data           (data_rx_rd_en_s1_agent_rf_source_data),             //        in.data
		.in_valid          (data_rx_rd_en_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (data_rx_rd_en_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (data_rx_rd_en_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (data_rx_rd_en_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (data_rx_rd_en_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (data_rx_rd_en_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (data_rx_rd_en_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (data_rx_rd_en_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (data_rx_rd_en_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                             // (terminated)
		.csr_read          (1'b0),                                              // (terminated)
		.csr_write         (1'b0),                                              // (terminated)
		.csr_readdata      (),                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated)
		.almost_full_data  (),                                                  // (terminated)
		.almost_empty_data (),                                                  // (terminated)
		.in_empty          (1'b0),                                              // (terminated)
		.out_empty         (),                                                  // (terminated)
		.in_error          (1'b0),                                              // (terminated)
		.out_error         (),                                                  // (terminated)
		.in_channel        (1'b0),                                              // (terminated)
		.out_channel       ()                                                   // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_rx_rd_en_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                               //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (data_rx_rd_en_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (data_rx_rd_en_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (data_rx_rd_en_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (data_rx_rd_en_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (data_rx_rd_en_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (data_rx_rd_en_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_startofpacket  (1'b0),                                        // (terminated)
		.in_endofpacket    (1'b0),                                        // (terminated)
		.out_startofpacket (),                                            // (terminated)
		.out_endofpacket   (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) data_rx_ready_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                          //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),             //       clk_reset.reset
		.m0_address              (data_rx_ready_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (data_rx_ready_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (data_rx_ready_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (data_rx_ready_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (data_rx_ready_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (data_rx_ready_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (data_rx_ready_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (data_rx_ready_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (data_rx_ready_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (data_rx_ready_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (data_rx_ready_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (data_rx_ready_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (data_rx_ready_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (data_rx_ready_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (data_rx_ready_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (data_rx_ready_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (data_rx_ready_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (data_rx_ready_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (data_rx_ready_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (data_rx_ready_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (data_rx_ready_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (data_rx_ready_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (data_rx_ready_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (data_rx_ready_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (data_rx_ready_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (data_rx_ready_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (data_rx_ready_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (data_rx_ready_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (data_rx_ready_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (data_rx_ready_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (data_rx_ready_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (data_rx_ready_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_013_out_0_ready),                      // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_013_out_0_valid),                      //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_013_out_0_data),                       //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_013_out_0_error),                      //                .error
		.rdata_fifo_src_ready    (data_rx_ready_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (data_rx_ready_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (data_rx_ready_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                  //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_rx_ready_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                       //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.in_data           (data_rx_ready_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (data_rx_ready_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (data_rx_ready_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (data_rx_ready_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (data_rx_ready_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (data_rx_ready_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (data_rx_ready_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (data_rx_ready_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (data_rx_ready_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (data_rx_ready_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_rx_ready_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                 //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (data_rx_ready_0_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (data_rx_ready_0_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (data_rx_ready_0_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (data_rx_ready_0_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (data_rx_ready_0_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (data_rx_ready_0_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                         // (terminated)
		.csr_read          (1'b0),                                          // (terminated)
		.csr_write         (1'b0),                                          // (terminated)
		.csr_readdata      (),                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated)
		.almost_full_data  (),                                              // (terminated)
		.almost_empty_data (),                                              // (terminated)
		.in_startofpacket  (1'b0),                                          // (terminated)
		.in_endofpacket    (1'b0),                                          // (terminated)
		.out_startofpacket (),                                              // (terminated)
		.out_endofpacket   (),                                              // (terminated)
		.in_empty          (1'b0),                                          // (terminated)
		.out_empty         (),                                              // (terminated)
		.in_error          (1'b0),                                          // (terminated)
		.out_error         (),                                              // (terminated)
		.in_channel        (1'b0),                                          // (terminated)
		.out_channel       ()                                               // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) data_tx_ready_s1_agent (
		.clk                     (clk_0_clk_clk),                                        //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),           //       clk_reset.reset
		.m0_address              (data_tx_ready_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (data_tx_ready_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (data_tx_ready_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (data_tx_ready_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (data_tx_ready_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (data_tx_ready_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (data_tx_ready_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (data_tx_ready_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (data_tx_ready_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (data_tx_ready_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (data_tx_ready_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (data_tx_ready_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (data_tx_ready_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (data_tx_ready_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (data_tx_ready_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (data_tx_ready_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (data_tx_ready_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (data_tx_ready_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (data_tx_ready_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (data_tx_ready_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (data_tx_ready_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (data_tx_ready_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (data_tx_ready_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (data_tx_ready_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (data_tx_ready_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (data_tx_ready_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (data_tx_ready_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (data_tx_ready_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (data_tx_ready_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (data_tx_ready_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (data_tx_ready_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (data_tx_ready_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_014_out_0_ready),                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_014_out_0_valid),                    //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_014_out_0_data),                     //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_014_out_0_error),                    //                .error
		.rdata_fifo_src_ready    (data_tx_ready_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (data_tx_ready_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (data_tx_ready_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_tx_ready_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                     //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_data           (data_tx_ready_s1_agent_rf_source_data),             //        in.data
		.in_valid          (data_tx_ready_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (data_tx_ready_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (data_tx_ready_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (data_tx_ready_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (data_tx_ready_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (data_tx_ready_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (data_tx_ready_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (data_tx_ready_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (data_tx_ready_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                             // (terminated)
		.csr_read          (1'b0),                                              // (terminated)
		.csr_write         (1'b0),                                              // (terminated)
		.csr_readdata      (),                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated)
		.almost_full_data  (),                                                  // (terminated)
		.almost_empty_data (),                                                  // (terminated)
		.in_empty          (1'b0),                                              // (terminated)
		.out_empty         (),                                                  // (terminated)
		.in_error          (1'b0),                                              // (terminated)
		.out_error         (),                                                  // (terminated)
		.in_channel        (1'b0),                                              // (terminated)
		.out_channel       ()                                                   // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_tx_ready_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                               //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (data_tx_ready_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (data_tx_ready_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (data_tx_ready_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (data_tx_ready_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (data_tx_ready_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (data_tx_ready_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_startofpacket  (1'b0),                                        // (terminated)
		.in_endofpacket    (1'b0),                                        // (terminated)
		.out_startofpacket (),                                            // (terminated)
		.out_endofpacket   (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) data_tx_ready_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                          //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),             //       clk_reset.reset
		.m0_address              (data_tx_ready_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (data_tx_ready_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (data_tx_ready_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (data_tx_ready_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (data_tx_ready_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (data_tx_ready_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (data_tx_ready_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (data_tx_ready_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (data_tx_ready_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (data_tx_ready_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (data_tx_ready_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (data_tx_ready_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (data_tx_ready_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (data_tx_ready_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (data_tx_ready_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (data_tx_ready_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (data_tx_ready_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (data_tx_ready_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (data_tx_ready_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (data_tx_ready_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (data_tx_ready_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (data_tx_ready_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (data_tx_ready_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (data_tx_ready_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (data_tx_ready_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (data_tx_ready_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (data_tx_ready_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (data_tx_ready_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (data_tx_ready_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (data_tx_ready_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (data_tx_ready_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (data_tx_ready_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_015_out_0_ready),                      // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_015_out_0_valid),                      //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_015_out_0_data),                       //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_015_out_0_error),                      //                .error
		.rdata_fifo_src_ready    (data_tx_ready_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (data_tx_ready_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (data_tx_ready_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                  //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_tx_ready_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                       //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.in_data           (data_tx_ready_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (data_tx_ready_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (data_tx_ready_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (data_tx_ready_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (data_tx_ready_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (data_tx_ready_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (data_tx_ready_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (data_tx_ready_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (data_tx_ready_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (data_tx_ready_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_tx_ready_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                 //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (data_tx_ready_0_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (data_tx_ready_0_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (data_tx_ready_0_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (data_tx_ready_0_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (data_tx_ready_0_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (data_tx_ready_0_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                         // (terminated)
		.csr_read          (1'b0),                                          // (terminated)
		.csr_write         (1'b0),                                          // (terminated)
		.csr_readdata      (),                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated)
		.almost_full_data  (),                                              // (terminated)
		.almost_empty_data (),                                              // (terminated)
		.in_startofpacket  (1'b0),                                          // (terminated)
		.in_endofpacket    (1'b0),                                          // (terminated)
		.out_startofpacket (),                                              // (terminated)
		.out_endofpacket   (),                                              // (terminated)
		.in_empty          (1'b0),                                          // (terminated)
		.out_empty         (),                                              // (terminated)
		.in_error          (1'b0),                                          // (terminated)
		.out_error         (),                                              // (terminated)
		.in_channel        (1'b0),                                          // (terminated)
		.out_channel       ()                                               // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) data_tx_to_w_s1_agent (
		.clk                     (clk_0_clk_clk),                                       //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),          //       clk_reset.reset
		.m0_address              (data_tx_to_w_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (data_tx_to_w_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (data_tx_to_w_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (data_tx_to_w_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (data_tx_to_w_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (data_tx_to_w_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (data_tx_to_w_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (data_tx_to_w_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (data_tx_to_w_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (data_tx_to_w_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (data_tx_to_w_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (data_tx_to_w_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (data_tx_to_w_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (data_tx_to_w_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (data_tx_to_w_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (data_tx_to_w_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (data_tx_to_w_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (data_tx_to_w_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (data_tx_to_w_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (data_tx_to_w_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (data_tx_to_w_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (data_tx_to_w_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (data_tx_to_w_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (data_tx_to_w_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (data_tx_to_w_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (data_tx_to_w_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (data_tx_to_w_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (data_tx_to_w_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (data_tx_to_w_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (data_tx_to_w_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (data_tx_to_w_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (data_tx_to_w_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_016_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_016_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_016_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_016_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (data_tx_to_w_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (data_tx_to_w_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (data_tx_to_w_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_tx_to_w_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                    //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_data           (data_tx_to_w_s1_agent_rf_source_data),             //        in.data
		.in_valid          (data_tx_to_w_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (data_tx_to_w_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (data_tx_to_w_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (data_tx_to_w_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (data_tx_to_w_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (data_tx_to_w_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (data_tx_to_w_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (data_tx_to_w_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (data_tx_to_w_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_tx_to_w_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (data_tx_to_w_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (data_tx_to_w_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (data_tx_to_w_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (data_tx_to_w_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (data_tx_to_w_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (data_tx_to_w_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) data_tx_to_w_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                         //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),            //       clk_reset.reset
		.m0_address              (data_tx_to_w_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (data_tx_to_w_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (data_tx_to_w_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (data_tx_to_w_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (data_tx_to_w_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (data_tx_to_w_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (data_tx_to_w_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (data_tx_to_w_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (data_tx_to_w_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (data_tx_to_w_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (data_tx_to_w_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (data_tx_to_w_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (data_tx_to_w_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (data_tx_to_w_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (data_tx_to_w_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (data_tx_to_w_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (data_tx_to_w_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (data_tx_to_w_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (data_tx_to_w_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (data_tx_to_w_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (data_tx_to_w_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (data_tx_to_w_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (data_tx_to_w_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (data_tx_to_w_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (data_tx_to_w_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (data_tx_to_w_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (data_tx_to_w_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (data_tx_to_w_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (data_tx_to_w_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (data_tx_to_w_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (data_tx_to_w_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (data_tx_to_w_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_017_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_017_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_017_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_017_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (data_tx_to_w_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (data_tx_to_w_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (data_tx_to_w_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_tx_to_w_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                      //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_data           (data_tx_to_w_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (data_tx_to_w_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (data_tx_to_w_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (data_tx_to_w_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (data_tx_to_w_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (data_tx_to_w_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (data_tx_to_w_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (data_tx_to_w_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (data_tx_to_w_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (data_tx_to_w_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                              // (terminated)
		.csr_read          (1'b0),                                               // (terminated)
		.csr_write         (1'b0),                                               // (terminated)
		.csr_readdata      (),                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated)
		.almost_full_data  (),                                                   // (terminated)
		.almost_empty_data (),                                                   // (terminated)
		.in_empty          (1'b0),                                               // (terminated)
		.out_empty         (),                                                   // (terminated)
		.in_error          (1'b0),                                               // (terminated)
		.out_error         (),                                                   // (terminated)
		.in_channel        (1'b0),                                               // (terminated)
		.out_channel       ()                                                    // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) data_tx_to_w_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (data_tx_to_w_0_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (data_tx_to_w_0_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (data_tx_to_w_0_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (data_tx_to_w_0_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (data_tx_to_w_0_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (data_tx_to_w_0_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) fsm_info_s1_agent (
		.clk                     (clk_0_clk_clk),                                   //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),      //       clk_reset.reset
		.m0_address              (fsm_info_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (fsm_info_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (fsm_info_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (fsm_info_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (fsm_info_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (fsm_info_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (fsm_info_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (fsm_info_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (fsm_info_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (fsm_info_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (fsm_info_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (fsm_info_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (fsm_info_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (fsm_info_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (fsm_info_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (fsm_info_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (fsm_info_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (fsm_info_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (fsm_info_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (fsm_info_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (fsm_info_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (fsm_info_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (fsm_info_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (fsm_info_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (fsm_info_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (fsm_info_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (fsm_info_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (fsm_info_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (fsm_info_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (fsm_info_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (fsm_info_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (fsm_info_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_018_out_0_ready),               // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_018_out_0_valid),               //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_018_out_0_data),                //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_018_out_0_error),               //                .error
		.rdata_fifo_src_ready    (fsm_info_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (fsm_info_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (fsm_info_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                           //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                             //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) fsm_info_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (fsm_info_s1_agent_rf_source_data),             //        in.data
		.in_valid          (fsm_info_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (fsm_info_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (fsm_info_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (fsm_info_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (fsm_info_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (fsm_info_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (fsm_info_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (fsm_info_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (fsm_info_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) fsm_info_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (fsm_info_s1_agent_rdata_fifo_src_data),      //        in.data
		.in_valid          (fsm_info_s1_agent_rdata_fifo_src_valid),     //          .valid
		.in_ready          (fsm_info_s1_agent_rdata_fifo_src_ready),     //          .ready
		.out_data          (fsm_info_s1_agent_rdata_fifo_out_data),      //       out.data
		.out_valid         (fsm_info_s1_agent_rdata_fifo_out_valid),     //          .valid
		.out_ready         (fsm_info_s1_agent_rdata_fifo_out_ready),     //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) fsm_info_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                     //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),        //       clk_reset.reset
		.m0_address              (fsm_info_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (fsm_info_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (fsm_info_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (fsm_info_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (fsm_info_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (fsm_info_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (fsm_info_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (fsm_info_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (fsm_info_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (fsm_info_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (fsm_info_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (fsm_info_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (fsm_info_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (fsm_info_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (fsm_info_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (fsm_info_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (fsm_info_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (fsm_info_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (fsm_info_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (fsm_info_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (fsm_info_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (fsm_info_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (fsm_info_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (fsm_info_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (fsm_info_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (fsm_info_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (fsm_info_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (fsm_info_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (fsm_info_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (fsm_info_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (fsm_info_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (fsm_info_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_019_out_0_ready),                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_019_out_0_valid),                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_019_out_0_data),                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_019_out_0_error),                 //                .error
		.rdata_fifo_src_ready    (fsm_info_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (fsm_info_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (fsm_info_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) fsm_info_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (fsm_info_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (fsm_info_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (fsm_info_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (fsm_info_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (fsm_info_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (fsm_info_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (fsm_info_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (fsm_info_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (fsm_info_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (fsm_info_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) fsm_info_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (fsm_info_0_s1_agent_rdata_fifo_src_data),    //        in.data
		.in_valid          (fsm_info_0_s1_agent_rdata_fifo_src_valid),   //          .valid
		.in_ready          (fsm_info_0_s1_agent_rdata_fifo_src_ready),   //          .ready
		.out_data          (fsm_info_0_s1_agent_rdata_fifo_out_data),    //       out.data
		.out_valid         (fsm_info_0_s1_agent_rdata_fifo_out_valid),   //          .valid
		.out_ready         (fsm_info_0_s1_agent_rdata_fifo_out_ready),   //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) link_disable_s1_agent (
		.clk                     (clk_0_clk_clk),                                       //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),          //       clk_reset.reset
		.m0_address              (link_disable_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (link_disable_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (link_disable_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (link_disable_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (link_disable_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (link_disable_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (link_disable_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (link_disable_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (link_disable_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (link_disable_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (link_disable_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (link_disable_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (link_disable_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (link_disable_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (link_disable_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (link_disable_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (link_disable_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (link_disable_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (link_disable_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (link_disable_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (link_disable_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (link_disable_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (link_disable_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (link_disable_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (link_disable_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (link_disable_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (link_disable_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (link_disable_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (link_disable_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (link_disable_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (link_disable_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (link_disable_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_020_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_020_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_020_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_020_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (link_disable_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (link_disable_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (link_disable_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) link_disable_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                    //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_data           (link_disable_s1_agent_rf_source_data),             //        in.data
		.in_valid          (link_disable_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (link_disable_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (link_disable_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (link_disable_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (link_disable_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (link_disable_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (link_disable_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (link_disable_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (link_disable_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) link_disable_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (link_disable_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (link_disable_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (link_disable_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (link_disable_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (link_disable_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (link_disable_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) link_disable_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                         //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),            //       clk_reset.reset
		.m0_address              (link_disable_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (link_disable_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (link_disable_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (link_disable_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (link_disable_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (link_disable_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (link_disable_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (link_disable_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (link_disable_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (link_disable_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (link_disable_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (link_disable_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (link_disable_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (link_disable_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (link_disable_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (link_disable_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (link_disable_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (link_disable_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (link_disable_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (link_disable_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (link_disable_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (link_disable_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (link_disable_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (link_disable_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (link_disable_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (link_disable_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (link_disable_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (link_disable_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (link_disable_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (link_disable_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (link_disable_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (link_disable_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_021_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_021_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_021_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_021_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (link_disable_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (link_disable_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (link_disable_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) link_disable_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                      //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_data           (link_disable_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (link_disable_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (link_disable_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (link_disable_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (link_disable_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (link_disable_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (link_disable_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (link_disable_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (link_disable_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (link_disable_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                              // (terminated)
		.csr_read          (1'b0),                                               // (terminated)
		.csr_write         (1'b0),                                               // (terminated)
		.csr_readdata      (),                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated)
		.almost_full_data  (),                                                   // (terminated)
		.almost_empty_data (),                                                   // (terminated)
		.in_empty          (1'b0),                                               // (terminated)
		.out_empty         (),                                                   // (terminated)
		.in_error          (1'b0),                                               // (terminated)
		.out_error         (),                                                   // (terminated)
		.in_channel        (1'b0),                                               // (terminated)
		.out_channel       ()                                                    // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) link_disable_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (link_disable_0_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (link_disable_0_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (link_disable_0_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (link_disable_0_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (link_disable_0_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (link_disable_0_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) link_start_s1_agent (
		.clk                     (clk_0_clk_clk),                                     //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),        //       clk_reset.reset
		.m0_address              (link_start_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (link_start_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (link_start_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (link_start_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (link_start_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (link_start_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (link_start_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (link_start_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (link_start_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (link_start_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (link_start_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (link_start_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (link_start_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (link_start_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (link_start_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (link_start_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (link_start_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (link_start_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (link_start_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (link_start_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (link_start_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (link_start_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (link_start_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (link_start_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (link_start_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (link_start_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (link_start_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (link_start_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (link_start_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (link_start_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (link_start_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (link_start_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_022_out_0_ready),                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_022_out_0_valid),                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_022_out_0_data),                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_022_out_0_error),                 //                .error
		.rdata_fifo_src_ready    (link_start_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (link_start_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (link_start_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) link_start_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (link_start_s1_agent_rf_source_data),             //        in.data
		.in_valid          (link_start_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (link_start_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (link_start_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (link_start_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (link_start_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (link_start_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (link_start_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (link_start_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (link_start_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) link_start_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (link_start_s1_agent_rdata_fifo_src_data),    //        in.data
		.in_valid          (link_start_s1_agent_rdata_fifo_src_valid),   //          .valid
		.in_ready          (link_start_s1_agent_rdata_fifo_src_ready),   //          .ready
		.out_data          (link_start_s1_agent_rdata_fifo_out_data),    //       out.data
		.out_valid         (link_start_s1_agent_rdata_fifo_out_valid),   //          .valid
		.out_ready         (link_start_s1_agent_rdata_fifo_out_ready),   //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) link_start_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                       //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),          //       clk_reset.reset
		.m0_address              (link_start_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (link_start_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (link_start_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (link_start_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (link_start_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (link_start_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (link_start_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (link_start_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (link_start_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (link_start_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (link_start_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (link_start_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (link_start_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (link_start_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (link_start_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (link_start_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (link_start_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (link_start_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (link_start_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (link_start_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (link_start_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (link_start_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (link_start_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (link_start_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (link_start_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (link_start_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (link_start_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (link_start_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (link_start_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (link_start_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (link_start_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (link_start_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_023_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_023_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_023_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_023_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (link_start_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (link_start_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (link_start_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) link_start_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                    //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_data           (link_start_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (link_start_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (link_start_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (link_start_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (link_start_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (link_start_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (link_start_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (link_start_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (link_start_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (link_start_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) link_start_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (link_start_0_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (link_start_0_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (link_start_0_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (link_start_0_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (link_start_0_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (link_start_0_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) send_fct_now_s1_agent (
		.clk                     (clk_0_clk_clk),                                       //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),          //       clk_reset.reset
		.m0_address              (send_fct_now_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (send_fct_now_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (send_fct_now_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (send_fct_now_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (send_fct_now_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (send_fct_now_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (send_fct_now_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (send_fct_now_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (send_fct_now_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (send_fct_now_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (send_fct_now_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (send_fct_now_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (send_fct_now_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (send_fct_now_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (send_fct_now_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (send_fct_now_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (send_fct_now_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (send_fct_now_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (send_fct_now_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (send_fct_now_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (send_fct_now_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (send_fct_now_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (send_fct_now_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (send_fct_now_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (send_fct_now_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (send_fct_now_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (send_fct_now_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (send_fct_now_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (send_fct_now_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (send_fct_now_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (send_fct_now_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (send_fct_now_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_024_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_024_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_024_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_024_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (send_fct_now_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (send_fct_now_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (send_fct_now_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) send_fct_now_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                    //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_data           (send_fct_now_s1_agent_rf_source_data),             //        in.data
		.in_valid          (send_fct_now_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (send_fct_now_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (send_fct_now_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (send_fct_now_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (send_fct_now_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (send_fct_now_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (send_fct_now_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (send_fct_now_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (send_fct_now_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) send_fct_now_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (send_fct_now_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (send_fct_now_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (send_fct_now_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (send_fct_now_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (send_fct_now_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (send_fct_now_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) send_fct_now_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                         //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),            //       clk_reset.reset
		.m0_address              (send_fct_now_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (send_fct_now_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (send_fct_now_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (send_fct_now_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (send_fct_now_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (send_fct_now_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (send_fct_now_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (send_fct_now_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (send_fct_now_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (send_fct_now_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (send_fct_now_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (send_fct_now_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (send_fct_now_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (send_fct_now_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (send_fct_now_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (send_fct_now_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (send_fct_now_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (send_fct_now_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (send_fct_now_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (send_fct_now_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (send_fct_now_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (send_fct_now_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (send_fct_now_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (send_fct_now_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (send_fct_now_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (send_fct_now_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (send_fct_now_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (send_fct_now_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (send_fct_now_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (send_fct_now_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (send_fct_now_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (send_fct_now_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_025_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_025_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_025_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_025_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (send_fct_now_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (send_fct_now_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (send_fct_now_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) send_fct_now_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                      //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_data           (send_fct_now_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (send_fct_now_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (send_fct_now_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (send_fct_now_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (send_fct_now_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (send_fct_now_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (send_fct_now_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (send_fct_now_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (send_fct_now_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (send_fct_now_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                              // (terminated)
		.csr_read          (1'b0),                                               // (terminated)
		.csr_write         (1'b0),                                               // (terminated)
		.csr_readdata      (),                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated)
		.almost_full_data  (),                                                   // (terminated)
		.almost_empty_data (),                                                   // (terminated)
		.in_empty          (1'b0),                                               // (terminated)
		.out_empty         (),                                                   // (terminated)
		.in_error          (1'b0),                                               // (terminated)
		.out_error         (),                                                   // (terminated)
		.in_channel        (1'b0),                                               // (terminated)
		.out_channel       ()                                                    // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) send_fct_now_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (send_fct_now_0_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (send_fct_now_0_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (send_fct_now_0_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (send_fct_now_0_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (send_fct_now_0_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (send_fct_now_0_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timec_en_to_tx_s1_agent (
		.clk                     (clk_0_clk_clk),                                         //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),            //       clk_reset.reset
		.m0_address              (timec_en_to_tx_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (timec_en_to_tx_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (timec_en_to_tx_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (timec_en_to_tx_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (timec_en_to_tx_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (timec_en_to_tx_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (timec_en_to_tx_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (timec_en_to_tx_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (timec_en_to_tx_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (timec_en_to_tx_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (timec_en_to_tx_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (timec_en_to_tx_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (timec_en_to_tx_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (timec_en_to_tx_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (timec_en_to_tx_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (timec_en_to_tx_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (timec_en_to_tx_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (timec_en_to_tx_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (timec_en_to_tx_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (timec_en_to_tx_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (timec_en_to_tx_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (timec_en_to_tx_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (timec_en_to_tx_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (timec_en_to_tx_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (timec_en_to_tx_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (timec_en_to_tx_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (timec_en_to_tx_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (timec_en_to_tx_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (timec_en_to_tx_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (timec_en_to_tx_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (timec_en_to_tx_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (timec_en_to_tx_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_026_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_026_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_026_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_026_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (timec_en_to_tx_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timec_en_to_tx_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (timec_en_to_tx_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_en_to_tx_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                      //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_data           (timec_en_to_tx_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timec_en_to_tx_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timec_en_to_tx_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timec_en_to_tx_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timec_en_to_tx_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timec_en_to_tx_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timec_en_to_tx_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timec_en_to_tx_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timec_en_to_tx_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timec_en_to_tx_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                              // (terminated)
		.csr_read          (1'b0),                                               // (terminated)
		.csr_write         (1'b0),                                               // (terminated)
		.csr_readdata      (),                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated)
		.almost_full_data  (),                                                   // (terminated)
		.almost_empty_data (),                                                   // (terminated)
		.in_empty          (1'b0),                                               // (terminated)
		.out_empty         (),                                                   // (terminated)
		.in_error          (1'b0),                                               // (terminated)
		.out_error         (),                                                   // (terminated)
		.in_channel        (1'b0),                                               // (terminated)
		.out_channel       ()                                                    // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_en_to_tx_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (timec_en_to_tx_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (timec_en_to_tx_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (timec_en_to_tx_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (timec_en_to_tx_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (timec_en_to_tx_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (timec_en_to_tx_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timec_en_to_tx_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                           //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),              //       clk_reset.reset
		.m0_address              (timec_en_to_tx_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (timec_en_to_tx_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (timec_en_to_tx_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (timec_en_to_tx_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (timec_en_to_tx_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (timec_en_to_tx_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (timec_en_to_tx_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (timec_en_to_tx_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (timec_en_to_tx_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (timec_en_to_tx_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (timec_en_to_tx_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (timec_en_to_tx_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (timec_en_to_tx_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (timec_en_to_tx_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (timec_en_to_tx_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (timec_en_to_tx_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (timec_en_to_tx_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (timec_en_to_tx_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (timec_en_to_tx_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (timec_en_to_tx_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (timec_en_to_tx_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (timec_en_to_tx_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (timec_en_to_tx_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (timec_en_to_tx_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (timec_en_to_tx_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (timec_en_to_tx_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (timec_en_to_tx_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (timec_en_to_tx_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (timec_en_to_tx_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (timec_en_to_tx_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (timec_en_to_tx_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (timec_en_to_tx_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_027_out_0_ready),                       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_027_out_0_valid),                       //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_027_out_0_data),                        //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_027_out_0_error),                       //                .error
		.rdata_fifo_src_ready    (timec_en_to_tx_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timec_en_to_tx_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (timec_en_to_tx_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                   //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                     //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_en_to_tx_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                        //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),           // clk_reset.reset
		.in_data           (timec_en_to_tx_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timec_en_to_tx_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timec_en_to_tx_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timec_en_to_tx_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timec_en_to_tx_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timec_en_to_tx_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timec_en_to_tx_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timec_en_to_tx_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timec_en_to_tx_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timec_en_to_tx_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_en_to_tx_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (timec_en_to_tx_0_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (timec_en_to_tx_0_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (timec_en_to_tx_0_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (timec_en_to_tx_0_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (timec_en_to_tx_0_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (timec_en_to_tx_0_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_startofpacket  (1'b0),                                           // (terminated)
		.in_endofpacket    (1'b0),                                           // (terminated)
		.out_startofpacket (),                                               // (terminated)
		.out_endofpacket   (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timec_rx_r_s1_agent (
		.clk                     (clk_0_clk_clk),                                     //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),        //       clk_reset.reset
		.m0_address              (timec_rx_r_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (timec_rx_r_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (timec_rx_r_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (timec_rx_r_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (timec_rx_r_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (timec_rx_r_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (timec_rx_r_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (timec_rx_r_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (timec_rx_r_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (timec_rx_r_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (timec_rx_r_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (timec_rx_r_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (timec_rx_r_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (timec_rx_r_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (timec_rx_r_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (timec_rx_r_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (timec_rx_r_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (timec_rx_r_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (timec_rx_r_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (timec_rx_r_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (timec_rx_r_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (timec_rx_r_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (timec_rx_r_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (timec_rx_r_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (timec_rx_r_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (timec_rx_r_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (timec_rx_r_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (timec_rx_r_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (timec_rx_r_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (timec_rx_r_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (timec_rx_r_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (timec_rx_r_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_028_out_0_ready),                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_028_out_0_valid),                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_028_out_0_data),                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_028_out_0_error),                 //                .error
		.rdata_fifo_src_ready    (timec_rx_r_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timec_rx_r_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (timec_rx_r_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_rx_r_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (timec_rx_r_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timec_rx_r_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timec_rx_r_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timec_rx_r_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timec_rx_r_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timec_rx_r_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timec_rx_r_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timec_rx_r_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timec_rx_r_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timec_rx_r_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_rx_r_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (timec_rx_r_s1_agent_rdata_fifo_src_data),    //        in.data
		.in_valid          (timec_rx_r_s1_agent_rdata_fifo_src_valid),   //          .valid
		.in_ready          (timec_rx_r_s1_agent_rdata_fifo_src_ready),   //          .ready
		.out_data          (timec_rx_r_s1_agent_rdata_fifo_out_data),    //       out.data
		.out_valid         (timec_rx_r_s1_agent_rdata_fifo_out_valid),   //          .valid
		.out_ready         (timec_rx_r_s1_agent_rdata_fifo_out_ready),   //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timec_rx_r_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                       //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),          //       clk_reset.reset
		.m0_address              (timec_rx_r_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (timec_rx_r_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (timec_rx_r_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (timec_rx_r_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (timec_rx_r_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (timec_rx_r_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (timec_rx_r_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (timec_rx_r_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (timec_rx_r_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (timec_rx_r_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (timec_rx_r_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (timec_rx_r_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (timec_rx_r_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (timec_rx_r_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (timec_rx_r_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (timec_rx_r_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (timec_rx_r_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (timec_rx_r_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (timec_rx_r_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (timec_rx_r_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (timec_rx_r_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (timec_rx_r_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (timec_rx_r_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (timec_rx_r_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (timec_rx_r_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (timec_rx_r_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (timec_rx_r_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (timec_rx_r_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (timec_rx_r_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (timec_rx_r_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (timec_rx_r_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (timec_rx_r_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_029_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_029_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_029_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_029_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (timec_rx_r_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timec_rx_r_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (timec_rx_r_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_rx_r_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                    //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_data           (timec_rx_r_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timec_rx_r_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timec_rx_r_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timec_rx_r_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timec_rx_r_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timec_rx_r_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timec_rx_r_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timec_rx_r_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timec_rx_r_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timec_rx_r_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_rx_r_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (timec_rx_r_0_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (timec_rx_r_0_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (timec_rx_r_0_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (timec_rx_r_0_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (timec_rx_r_0_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (timec_rx_r_0_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timec_rx_ready_s1_agent (
		.clk                     (clk_0_clk_clk),                                         //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),            //       clk_reset.reset
		.m0_address              (timec_rx_ready_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (timec_rx_ready_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (timec_rx_ready_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (timec_rx_ready_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (timec_rx_ready_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (timec_rx_ready_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (timec_rx_ready_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (timec_rx_ready_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (timec_rx_ready_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (timec_rx_ready_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (timec_rx_ready_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (timec_rx_ready_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (timec_rx_ready_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (timec_rx_ready_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (timec_rx_ready_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (timec_rx_ready_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (timec_rx_ready_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (timec_rx_ready_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (timec_rx_ready_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (timec_rx_ready_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (timec_rx_ready_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (timec_rx_ready_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (timec_rx_ready_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (timec_rx_ready_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (timec_rx_ready_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (timec_rx_ready_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (timec_rx_ready_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (timec_rx_ready_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (timec_rx_ready_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (timec_rx_ready_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (timec_rx_ready_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (timec_rx_ready_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_030_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_030_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_030_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_030_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (timec_rx_ready_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timec_rx_ready_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (timec_rx_ready_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_rx_ready_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                      //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_data           (timec_rx_ready_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timec_rx_ready_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timec_rx_ready_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timec_rx_ready_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timec_rx_ready_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timec_rx_ready_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timec_rx_ready_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timec_rx_ready_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timec_rx_ready_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timec_rx_ready_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                              // (terminated)
		.csr_read          (1'b0),                                               // (terminated)
		.csr_write         (1'b0),                                               // (terminated)
		.csr_readdata      (),                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated)
		.almost_full_data  (),                                                   // (terminated)
		.almost_empty_data (),                                                   // (terminated)
		.in_empty          (1'b0),                                               // (terminated)
		.out_empty         (),                                                   // (terminated)
		.in_error          (1'b0),                                               // (terminated)
		.out_error         (),                                                   // (terminated)
		.in_channel        (1'b0),                                               // (terminated)
		.out_channel       ()                                                    // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_rx_ready_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (timec_rx_ready_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (timec_rx_ready_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (timec_rx_ready_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (timec_rx_ready_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (timec_rx_ready_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (timec_rx_ready_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timec_rx_ready_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                           //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),              //       clk_reset.reset
		.m0_address              (timec_rx_ready_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (timec_rx_ready_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (timec_rx_ready_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (timec_rx_ready_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (timec_rx_ready_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (timec_rx_ready_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (timec_rx_ready_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (timec_rx_ready_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (timec_rx_ready_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (timec_rx_ready_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (timec_rx_ready_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (timec_rx_ready_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (timec_rx_ready_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (timec_rx_ready_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (timec_rx_ready_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (timec_rx_ready_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (timec_rx_ready_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (timec_rx_ready_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (timec_rx_ready_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (timec_rx_ready_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (timec_rx_ready_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (timec_rx_ready_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (timec_rx_ready_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (timec_rx_ready_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (timec_rx_ready_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (timec_rx_ready_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (timec_rx_ready_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (timec_rx_ready_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (timec_rx_ready_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (timec_rx_ready_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (timec_rx_ready_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (timec_rx_ready_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_031_out_0_ready),                       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_031_out_0_valid),                       //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_031_out_0_data),                        //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_031_out_0_error),                       //                .error
		.rdata_fifo_src_ready    (timec_rx_ready_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timec_rx_ready_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (timec_rx_ready_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                   //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                     //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_rx_ready_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                        //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),           // clk_reset.reset
		.in_data           (timec_rx_ready_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timec_rx_ready_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timec_rx_ready_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timec_rx_ready_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timec_rx_ready_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timec_rx_ready_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timec_rx_ready_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timec_rx_ready_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timec_rx_ready_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timec_rx_ready_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_rx_ready_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (timec_rx_ready_0_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (timec_rx_ready_0_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (timec_rx_ready_0_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (timec_rx_ready_0_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (timec_rx_ready_0_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (timec_rx_ready_0_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_startofpacket  (1'b0),                                           // (terminated)
		.in_endofpacket    (1'b0),                                           // (terminated)
		.out_startofpacket (),                                               // (terminated)
		.out_endofpacket   (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timec_tx_ready_s1_agent (
		.clk                     (clk_0_clk_clk),                                         //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),            //       clk_reset.reset
		.m0_address              (timec_tx_ready_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (timec_tx_ready_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (timec_tx_ready_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (timec_tx_ready_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (timec_tx_ready_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (timec_tx_ready_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (timec_tx_ready_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (timec_tx_ready_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (timec_tx_ready_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (timec_tx_ready_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (timec_tx_ready_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (timec_tx_ready_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (timec_tx_ready_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (timec_tx_ready_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (timec_tx_ready_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (timec_tx_ready_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (timec_tx_ready_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (timec_tx_ready_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (timec_tx_ready_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (timec_tx_ready_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (timec_tx_ready_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (timec_tx_ready_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (timec_tx_ready_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (timec_tx_ready_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (timec_tx_ready_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (timec_tx_ready_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (timec_tx_ready_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (timec_tx_ready_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (timec_tx_ready_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (timec_tx_ready_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (timec_tx_ready_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (timec_tx_ready_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_032_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_032_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_032_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_032_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (timec_tx_ready_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timec_tx_ready_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (timec_tx_ready_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_tx_ready_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                      //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_data           (timec_tx_ready_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timec_tx_ready_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timec_tx_ready_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timec_tx_ready_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timec_tx_ready_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timec_tx_ready_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timec_tx_ready_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timec_tx_ready_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timec_tx_ready_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timec_tx_ready_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                              // (terminated)
		.csr_read          (1'b0),                                               // (terminated)
		.csr_write         (1'b0),                                               // (terminated)
		.csr_readdata      (),                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated)
		.almost_full_data  (),                                                   // (terminated)
		.almost_empty_data (),                                                   // (terminated)
		.in_empty          (1'b0),                                               // (terminated)
		.out_empty         (),                                                   // (terminated)
		.in_error          (1'b0),                                               // (terminated)
		.out_error         (),                                                   // (terminated)
		.in_channel        (1'b0),                                               // (terminated)
		.out_channel       ()                                                    // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_tx_ready_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (timec_tx_ready_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (timec_tx_ready_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (timec_tx_ready_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (timec_tx_ready_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (timec_tx_ready_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (timec_tx_ready_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timec_tx_ready_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                           //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),              //       clk_reset.reset
		.m0_address              (timec_tx_ready_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (timec_tx_ready_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (timec_tx_ready_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (timec_tx_ready_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (timec_tx_ready_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (timec_tx_ready_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (timec_tx_ready_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (timec_tx_ready_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (timec_tx_ready_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (timec_tx_ready_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (timec_tx_ready_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (timec_tx_ready_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (timec_tx_ready_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (timec_tx_ready_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (timec_tx_ready_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (timec_tx_ready_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (timec_tx_ready_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (timec_tx_ready_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (timec_tx_ready_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (timec_tx_ready_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (timec_tx_ready_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (timec_tx_ready_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (timec_tx_ready_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (timec_tx_ready_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (timec_tx_ready_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (timec_tx_ready_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (timec_tx_ready_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (timec_tx_ready_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (timec_tx_ready_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (timec_tx_ready_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (timec_tx_ready_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (timec_tx_ready_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_033_out_0_ready),                       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_033_out_0_valid),                       //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_033_out_0_data),                        //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_033_out_0_error),                       //                .error
		.rdata_fifo_src_ready    (timec_tx_ready_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timec_tx_ready_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (timec_tx_ready_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                   //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                     //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_tx_ready_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                        //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),           // clk_reset.reset
		.in_data           (timec_tx_ready_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timec_tx_ready_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timec_tx_ready_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timec_tx_ready_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timec_tx_ready_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timec_tx_ready_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timec_tx_ready_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timec_tx_ready_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timec_tx_ready_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timec_tx_ready_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_tx_ready_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (timec_tx_ready_0_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (timec_tx_ready_0_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (timec_tx_ready_0_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (timec_tx_ready_0_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (timec_tx_ready_0_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (timec_tx_ready_0_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_startofpacket  (1'b0),                                           // (terminated)
		.in_endofpacket    (1'b0),                                           // (terminated)
		.out_startofpacket (),                                               // (terminated)
		.out_endofpacket   (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timec_tx_to_w_s1_agent (
		.clk                     (clk_0_clk_clk),                                        //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),           //       clk_reset.reset
		.m0_address              (timec_tx_to_w_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (timec_tx_to_w_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (timec_tx_to_w_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (timec_tx_to_w_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (timec_tx_to_w_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (timec_tx_to_w_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (timec_tx_to_w_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (timec_tx_to_w_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (timec_tx_to_w_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (timec_tx_to_w_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (timec_tx_to_w_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (timec_tx_to_w_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (timec_tx_to_w_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (timec_tx_to_w_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (timec_tx_to_w_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (timec_tx_to_w_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (timec_tx_to_w_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (timec_tx_to_w_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (timec_tx_to_w_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (timec_tx_to_w_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (timec_tx_to_w_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (timec_tx_to_w_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (timec_tx_to_w_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (timec_tx_to_w_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (timec_tx_to_w_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (timec_tx_to_w_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (timec_tx_to_w_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (timec_tx_to_w_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (timec_tx_to_w_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (timec_tx_to_w_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (timec_tx_to_w_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (timec_tx_to_w_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_034_out_0_ready),                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_034_out_0_valid),                    //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_034_out_0_data),                     //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_034_out_0_error),                    //                .error
		.rdata_fifo_src_ready    (timec_tx_to_w_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timec_tx_to_w_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (timec_tx_to_w_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_tx_to_w_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                     //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_data           (timec_tx_to_w_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timec_tx_to_w_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timec_tx_to_w_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timec_tx_to_w_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timec_tx_to_w_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timec_tx_to_w_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timec_tx_to_w_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timec_tx_to_w_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timec_tx_to_w_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timec_tx_to_w_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                             // (terminated)
		.csr_read          (1'b0),                                              // (terminated)
		.csr_write         (1'b0),                                              // (terminated)
		.csr_readdata      (),                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated)
		.almost_full_data  (),                                                  // (terminated)
		.almost_empty_data (),                                                  // (terminated)
		.in_empty          (1'b0),                                              // (terminated)
		.out_empty         (),                                                  // (terminated)
		.in_error          (1'b0),                                              // (terminated)
		.out_error         (),                                                  // (terminated)
		.in_channel        (1'b0),                                              // (terminated)
		.out_channel       ()                                                   // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_tx_to_w_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                               //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (timec_tx_to_w_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (timec_tx_to_w_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (timec_tx_to_w_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (timec_tx_to_w_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (timec_tx_to_w_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (timec_tx_to_w_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_startofpacket  (1'b0),                                        // (terminated)
		.in_endofpacket    (1'b0),                                        // (terminated)
		.out_startofpacket (),                                            // (terminated)
		.out_endofpacket   (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (130),
		.PKT_ORI_BURST_SIZE_L      (128),
		.PKT_RESPONSE_STATUS_H     (127),
		.PKT_RESPONSE_STATUS_L     (126),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (93),
		.PKT_PROTECTION_H          (121),
		.PKT_PROTECTION_L          (119),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (36),
		.ST_DATA_W                 (131),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timec_tx_to_w_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                          //             clk.clk
		.reset                   (led_fpga_reset_reset_bridge_in_reset_reset),             //       clk_reset.reset
		.m0_address              (timec_tx_to_w_0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (timec_tx_to_w_0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (timec_tx_to_w_0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (timec_tx_to_w_0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (timec_tx_to_w_0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (timec_tx_to_w_0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (timec_tx_to_w_0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (timec_tx_to_w_0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (timec_tx_to_w_0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (timec_tx_to_w_0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (timec_tx_to_w_0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (timec_tx_to_w_0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (timec_tx_to_w_0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (timec_tx_to_w_0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (timec_tx_to_w_0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (timec_tx_to_w_0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (timec_tx_to_w_0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (timec_tx_to_w_0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (timec_tx_to_w_0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (timec_tx_to_w_0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (timec_tx_to_w_0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (timec_tx_to_w_0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (timec_tx_to_w_0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (timec_tx_to_w_0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (timec_tx_to_w_0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (timec_tx_to_w_0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (timec_tx_to_w_0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (timec_tx_to_w_0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (timec_tx_to_w_0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (timec_tx_to_w_0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (timec_tx_to_w_0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (timec_tx_to_w_0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_035_out_0_ready),                      // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_035_out_0_valid),                      //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_035_out_0_data),                       //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_035_out_0_error),                      //                .error
		.rdata_fifo_src_ready    (timec_tx_to_w_0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timec_tx_to_w_0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (timec_tx_to_w_0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                  //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (132),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_tx_to_w_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                       //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.in_data           (timec_tx_to_w_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timec_tx_to_w_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timec_tx_to_w_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timec_tx_to_w_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timec_tx_to_w_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timec_tx_to_w_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timec_tx_to_w_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timec_tx_to_w_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timec_tx_to_w_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timec_tx_to_w_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timec_tx_to_w_0_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                 //       clk.clk
		.reset             (led_fpga_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (timec_tx_to_w_0_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (timec_tx_to_w_0_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (timec_tx_to_w_0_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (timec_tx_to_w_0_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (timec_tx_to_w_0_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (timec_tx_to_w_0_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                         // (terminated)
		.csr_read          (1'b0),                                          // (terminated)
		.csr_write         (1'b0),                                          // (terminated)
		.csr_readdata      (),                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated)
		.almost_full_data  (),                                              // (terminated)
		.almost_empty_data (),                                              // (terminated)
		.in_startofpacket  (1'b0),                                          // (terminated)
		.in_endofpacket    (1'b0),                                          // (terminated)
		.out_startofpacket (),                                              // (terminated)
		.out_endofpacket   (),                                              // (terminated)
		.in_empty          (1'b0),                                          // (terminated)
		.out_empty         (),                                              // (terminated)
		.in_error          (1'b0),                                          // (terminated)
		.out_error         (),                                              // (terminated)
		.in_channel        (1'b0),                                          // (terminated)
		.out_channel       ()                                               // (terminated)
	);

	spw_ulight_nofifo_mm_interconnect_0_router router (
		.sink_ready         (hps_0_h2f_axi_master_agent_write_cp_ready),                        //      sink.ready
		.sink_valid         (hps_0_h2f_axi_master_agent_write_cp_valid),                        //          .valid
		.sink_data          (hps_0_h2f_axi_master_agent_write_cp_data),                         //          .data
		.sink_startofpacket (hps_0_h2f_axi_master_agent_write_cp_startofpacket),                //          .startofpacket
		.sink_endofpacket   (hps_0_h2f_axi_master_agent_write_cp_endofpacket),                  //          .endofpacket
		.clk                (clk_0_clk_clk),                                                    //       clk.clk
		.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_src_ready),                                                 //       src.ready
		.src_valid          (router_src_valid),                                                 //          .valid
		.src_data           (router_src_data),                                                  //          .data
		.src_channel        (router_src_channel),                                               //          .channel
		.src_startofpacket  (router_src_startofpacket),                                         //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                            //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router router_001 (
		.sink_ready         (hps_0_h2f_axi_master_agent_read_cp_ready),                         //      sink.ready
		.sink_valid         (hps_0_h2f_axi_master_agent_read_cp_valid),                         //          .valid
		.sink_data          (hps_0_h2f_axi_master_agent_read_cp_data),                          //          .data
		.sink_startofpacket (hps_0_h2f_axi_master_agent_read_cp_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (hps_0_h2f_axi_master_agent_read_cp_endofpacket),                   //          .endofpacket
		.clk                (clk_0_clk_clk),                                                    //       clk.clk
		.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                                             //       src.ready
		.src_valid          (router_001_src_valid),                                             //          .valid
		.src_data           (router_001_src_data),                                              //          .data
		.src_channel        (router_001_src_channel),                                           //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                     //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                        //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (led_fpga_s1_agent_rp_ready),                 //      sink.ready
		.sink_valid         (led_fpga_s1_agent_rp_valid),                 //          .valid
		.sink_data          (led_fpga_s1_agent_rp_data),                  //          .data
		.sink_startofpacket (led_fpga_s1_agent_rp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (led_fpga_s1_agent_rp_endofpacket),           //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                       //       src.ready
		.src_valid          (router_002_src_valid),                       //          .valid
		.src_data           (router_002_src_data),                        //          .data
		.src_channel        (router_002_src_channel),                     //          .channel
		.src_startofpacket  (router_002_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_003 (
		.sink_ready         (monitor_a_s1_agent_rp_ready),                //      sink.ready
		.sink_valid         (monitor_a_s1_agent_rp_valid),                //          .valid
		.sink_data          (monitor_a_s1_agent_rp_data),                 //          .data
		.sink_startofpacket (monitor_a_s1_agent_rp_startofpacket),        //          .startofpacket
		.sink_endofpacket   (monitor_a_s1_agent_rp_endofpacket),          //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                       //       src.ready
		.src_valid          (router_003_src_valid),                       //          .valid
		.src_data           (router_003_src_data),                        //          .data
		.src_channel        (router_003_src_channel),                     //          .channel
		.src_startofpacket  (router_003_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_004 (
		.sink_ready         (monitor_b_s1_agent_rp_ready),                //      sink.ready
		.sink_valid         (monitor_b_s1_agent_rp_valid),                //          .valid
		.sink_data          (monitor_b_s1_agent_rp_data),                 //          .data
		.sink_startofpacket (monitor_b_s1_agent_rp_startofpacket),        //          .startofpacket
		.sink_endofpacket   (monitor_b_s1_agent_rp_endofpacket),          //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_004_src_ready),                       //       src.ready
		.src_valid          (router_004_src_valid),                       //          .valid
		.src_data           (router_004_src_data),                        //          .data
		.src_channel        (router_004_src_channel),                     //          .channel
		.src_startofpacket  (router_004_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_005 (
		.sink_ready         (auto_start_s1_agent_rp_ready),               //      sink.ready
		.sink_valid         (auto_start_s1_agent_rp_valid),               //          .valid
		.sink_data          (auto_start_s1_agent_rp_data),                //          .data
		.sink_startofpacket (auto_start_s1_agent_rp_startofpacket),       //          .startofpacket
		.sink_endofpacket   (auto_start_s1_agent_rp_endofpacket),         //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_005_src_ready),                       //       src.ready
		.src_valid          (router_005_src_valid),                       //          .valid
		.src_data           (router_005_src_data),                        //          .data
		.src_channel        (router_005_src_channel),                     //          .channel
		.src_startofpacket  (router_005_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_006 (
		.sink_ready         (auto_start_0_s1_agent_rp_ready),             //      sink.ready
		.sink_valid         (auto_start_0_s1_agent_rp_valid),             //          .valid
		.sink_data          (auto_start_0_s1_agent_rp_data),              //          .data
		.sink_startofpacket (auto_start_0_s1_agent_rp_startofpacket),     //          .startofpacket
		.sink_endofpacket   (auto_start_0_s1_agent_rp_endofpacket),       //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                       //       src.ready
		.src_valid          (router_006_src_valid),                       //          .valid
		.src_data           (router_006_src_data),                        //          .data
		.src_channel        (router_006_src_channel),                     //          .channel
		.src_startofpacket  (router_006_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_007 (
		.sink_ready         (clock_sel_s1_agent_rp_ready),                //      sink.ready
		.sink_valid         (clock_sel_s1_agent_rp_valid),                //          .valid
		.sink_data          (clock_sel_s1_agent_rp_data),                 //          .data
		.sink_startofpacket (clock_sel_s1_agent_rp_startofpacket),        //          .startofpacket
		.sink_endofpacket   (clock_sel_s1_agent_rp_endofpacket),          //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_007_src_ready),                       //       src.ready
		.src_valid          (router_007_src_valid),                       //          .valid
		.src_data           (router_007_src_data),                        //          .data
		.src_channel        (router_007_src_channel),                     //          .channel
		.src_startofpacket  (router_007_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_008 (
		.sink_ready         (credit_error_rx_s1_agent_rp_ready),          //      sink.ready
		.sink_valid         (credit_error_rx_s1_agent_rp_valid),          //          .valid
		.sink_data          (credit_error_rx_s1_agent_rp_data),           //          .data
		.sink_startofpacket (credit_error_rx_s1_agent_rp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (credit_error_rx_s1_agent_rp_endofpacket),    //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_008_src_ready),                       //       src.ready
		.src_valid          (router_008_src_valid),                       //          .valid
		.src_data           (router_008_src_data),                        //          .data
		.src_channel        (router_008_src_channel),                     //          .channel
		.src_startofpacket  (router_008_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_009 (
		.sink_ready         (credit_error_rx_0_s1_agent_rp_ready),         //      sink.ready
		.sink_valid         (credit_error_rx_0_s1_agent_rp_valid),         //          .valid
		.sink_data          (credit_error_rx_0_s1_agent_rp_data),          //          .data
		.sink_startofpacket (credit_error_rx_0_s1_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (credit_error_rx_0_s1_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                               //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_009_src_ready),                        //       src.ready
		.src_valid          (router_009_src_valid),                        //          .valid
		.src_data           (router_009_src_data),                         //          .data
		.src_channel        (router_009_src_channel),                      //          .channel
		.src_startofpacket  (router_009_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                   //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_010 (
		.sink_ready         (data_en_to_w_s1_agent_rp_ready),             //      sink.ready
		.sink_valid         (data_en_to_w_s1_agent_rp_valid),             //          .valid
		.sink_data          (data_en_to_w_s1_agent_rp_data),              //          .data
		.sink_startofpacket (data_en_to_w_s1_agent_rp_startofpacket),     //          .startofpacket
		.sink_endofpacket   (data_en_to_w_s1_agent_rp_endofpacket),       //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_010_src_ready),                       //       src.ready
		.src_valid          (router_010_src_valid),                       //          .valid
		.src_data           (router_010_src_data),                        //          .data
		.src_channel        (router_010_src_channel),                     //          .channel
		.src_startofpacket  (router_010_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_011 (
		.sink_ready         (data_en_to_w_0_s1_agent_rp_ready),           //      sink.ready
		.sink_valid         (data_en_to_w_0_s1_agent_rp_valid),           //          .valid
		.sink_data          (data_en_to_w_0_s1_agent_rp_data),            //          .data
		.sink_startofpacket (data_en_to_w_0_s1_agent_rp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (data_en_to_w_0_s1_agent_rp_endofpacket),     //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_011_src_ready),                       //       src.ready
		.src_valid          (router_011_src_valid),                       //          .valid
		.src_data           (router_011_src_data),                        //          .data
		.src_channel        (router_011_src_channel),                     //          .channel
		.src_startofpacket  (router_011_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_012 (
		.sink_ready         (data_rx_r_s1_agent_rp_ready),                //      sink.ready
		.sink_valid         (data_rx_r_s1_agent_rp_valid),                //          .valid
		.sink_data          (data_rx_r_s1_agent_rp_data),                 //          .data
		.sink_startofpacket (data_rx_r_s1_agent_rp_startofpacket),        //          .startofpacket
		.sink_endofpacket   (data_rx_r_s1_agent_rp_endofpacket),          //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_012_src_ready),                       //       src.ready
		.src_valid          (router_012_src_valid),                       //          .valid
		.src_data           (router_012_src_data),                        //          .data
		.src_channel        (router_012_src_channel),                     //          .channel
		.src_startofpacket  (router_012_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_013 (
		.sink_ready         (data_rx_r_0_s1_agent_rp_ready),              //      sink.ready
		.sink_valid         (data_rx_r_0_s1_agent_rp_valid),              //          .valid
		.sink_data          (data_rx_r_0_s1_agent_rp_data),               //          .data
		.sink_startofpacket (data_rx_r_0_s1_agent_rp_startofpacket),      //          .startofpacket
		.sink_endofpacket   (data_rx_r_0_s1_agent_rp_endofpacket),        //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_013_src_ready),                       //       src.ready
		.src_valid          (router_013_src_valid),                       //          .valid
		.src_data           (router_013_src_data),                        //          .data
		.src_channel        (router_013_src_channel),                     //          .channel
		.src_startofpacket  (router_013_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_013_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_014 (
		.sink_ready         (data_rx_rd_en_s1_agent_rp_ready),            //      sink.ready
		.sink_valid         (data_rx_rd_en_s1_agent_rp_valid),            //          .valid
		.sink_data          (data_rx_rd_en_s1_agent_rp_data),             //          .data
		.sink_startofpacket (data_rx_rd_en_s1_agent_rp_startofpacket),    //          .startofpacket
		.sink_endofpacket   (data_rx_rd_en_s1_agent_rp_endofpacket),      //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_014_src_ready),                       //       src.ready
		.src_valid          (router_014_src_valid),                       //          .valid
		.src_data           (router_014_src_data),                        //          .data
		.src_channel        (router_014_src_channel),                     //          .channel
		.src_startofpacket  (router_014_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_014_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_015 (
		.sink_ready         (data_rx_ready_0_s1_agent_rp_ready),          //      sink.ready
		.sink_valid         (data_rx_ready_0_s1_agent_rp_valid),          //          .valid
		.sink_data          (data_rx_ready_0_s1_agent_rp_data),           //          .data
		.sink_startofpacket (data_rx_ready_0_s1_agent_rp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (data_rx_ready_0_s1_agent_rp_endofpacket),    //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_015_src_ready),                       //       src.ready
		.src_valid          (router_015_src_valid),                       //          .valid
		.src_data           (router_015_src_data),                        //          .data
		.src_channel        (router_015_src_channel),                     //          .channel
		.src_startofpacket  (router_015_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_015_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_016 (
		.sink_ready         (data_tx_ready_s1_agent_rp_ready),            //      sink.ready
		.sink_valid         (data_tx_ready_s1_agent_rp_valid),            //          .valid
		.sink_data          (data_tx_ready_s1_agent_rp_data),             //          .data
		.sink_startofpacket (data_tx_ready_s1_agent_rp_startofpacket),    //          .startofpacket
		.sink_endofpacket   (data_tx_ready_s1_agent_rp_endofpacket),      //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_016_src_ready),                       //       src.ready
		.src_valid          (router_016_src_valid),                       //          .valid
		.src_data           (router_016_src_data),                        //          .data
		.src_channel        (router_016_src_channel),                     //          .channel
		.src_startofpacket  (router_016_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_016_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_017 (
		.sink_ready         (data_tx_ready_0_s1_agent_rp_ready),          //      sink.ready
		.sink_valid         (data_tx_ready_0_s1_agent_rp_valid),          //          .valid
		.sink_data          (data_tx_ready_0_s1_agent_rp_data),           //          .data
		.sink_startofpacket (data_tx_ready_0_s1_agent_rp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (data_tx_ready_0_s1_agent_rp_endofpacket),    //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_017_src_ready),                       //       src.ready
		.src_valid          (router_017_src_valid),                       //          .valid
		.src_data           (router_017_src_data),                        //          .data
		.src_channel        (router_017_src_channel),                     //          .channel
		.src_startofpacket  (router_017_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_017_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_018 (
		.sink_ready         (data_tx_to_w_s1_agent_rp_ready),             //      sink.ready
		.sink_valid         (data_tx_to_w_s1_agent_rp_valid),             //          .valid
		.sink_data          (data_tx_to_w_s1_agent_rp_data),              //          .data
		.sink_startofpacket (data_tx_to_w_s1_agent_rp_startofpacket),     //          .startofpacket
		.sink_endofpacket   (data_tx_to_w_s1_agent_rp_endofpacket),       //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_018_src_ready),                       //       src.ready
		.src_valid          (router_018_src_valid),                       //          .valid
		.src_data           (router_018_src_data),                        //          .data
		.src_channel        (router_018_src_channel),                     //          .channel
		.src_startofpacket  (router_018_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_018_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_019 (
		.sink_ready         (data_tx_to_w_0_s1_agent_rp_ready),           //      sink.ready
		.sink_valid         (data_tx_to_w_0_s1_agent_rp_valid),           //          .valid
		.sink_data          (data_tx_to_w_0_s1_agent_rp_data),            //          .data
		.sink_startofpacket (data_tx_to_w_0_s1_agent_rp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (data_tx_to_w_0_s1_agent_rp_endofpacket),     //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_019_src_ready),                       //       src.ready
		.src_valid          (router_019_src_valid),                       //          .valid
		.src_data           (router_019_src_data),                        //          .data
		.src_channel        (router_019_src_channel),                     //          .channel
		.src_startofpacket  (router_019_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_019_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_020 (
		.sink_ready         (fsm_info_s1_agent_rp_ready),                 //      sink.ready
		.sink_valid         (fsm_info_s1_agent_rp_valid),                 //          .valid
		.sink_data          (fsm_info_s1_agent_rp_data),                  //          .data
		.sink_startofpacket (fsm_info_s1_agent_rp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (fsm_info_s1_agent_rp_endofpacket),           //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_020_src_ready),                       //       src.ready
		.src_valid          (router_020_src_valid),                       //          .valid
		.src_data           (router_020_src_data),                        //          .data
		.src_channel        (router_020_src_channel),                     //          .channel
		.src_startofpacket  (router_020_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_020_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_021 (
		.sink_ready         (fsm_info_0_s1_agent_rp_ready),               //      sink.ready
		.sink_valid         (fsm_info_0_s1_agent_rp_valid),               //          .valid
		.sink_data          (fsm_info_0_s1_agent_rp_data),                //          .data
		.sink_startofpacket (fsm_info_0_s1_agent_rp_startofpacket),       //          .startofpacket
		.sink_endofpacket   (fsm_info_0_s1_agent_rp_endofpacket),         //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_021_src_ready),                       //       src.ready
		.src_valid          (router_021_src_valid),                       //          .valid
		.src_data           (router_021_src_data),                        //          .data
		.src_channel        (router_021_src_channel),                     //          .channel
		.src_startofpacket  (router_021_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_021_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_022 (
		.sink_ready         (link_disable_s1_agent_rp_ready),             //      sink.ready
		.sink_valid         (link_disable_s1_agent_rp_valid),             //          .valid
		.sink_data          (link_disable_s1_agent_rp_data),              //          .data
		.sink_startofpacket (link_disable_s1_agent_rp_startofpacket),     //          .startofpacket
		.sink_endofpacket   (link_disable_s1_agent_rp_endofpacket),       //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_022_src_ready),                       //       src.ready
		.src_valid          (router_022_src_valid),                       //          .valid
		.src_data           (router_022_src_data),                        //          .data
		.src_channel        (router_022_src_channel),                     //          .channel
		.src_startofpacket  (router_022_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_022_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_023 (
		.sink_ready         (link_disable_0_s1_agent_rp_ready),           //      sink.ready
		.sink_valid         (link_disable_0_s1_agent_rp_valid),           //          .valid
		.sink_data          (link_disable_0_s1_agent_rp_data),            //          .data
		.sink_startofpacket (link_disable_0_s1_agent_rp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (link_disable_0_s1_agent_rp_endofpacket),     //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_023_src_ready),                       //       src.ready
		.src_valid          (router_023_src_valid),                       //          .valid
		.src_data           (router_023_src_data),                        //          .data
		.src_channel        (router_023_src_channel),                     //          .channel
		.src_startofpacket  (router_023_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_023_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_024 (
		.sink_ready         (link_start_s1_agent_rp_ready),               //      sink.ready
		.sink_valid         (link_start_s1_agent_rp_valid),               //          .valid
		.sink_data          (link_start_s1_agent_rp_data),                //          .data
		.sink_startofpacket (link_start_s1_agent_rp_startofpacket),       //          .startofpacket
		.sink_endofpacket   (link_start_s1_agent_rp_endofpacket),         //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_024_src_ready),                       //       src.ready
		.src_valid          (router_024_src_valid),                       //          .valid
		.src_data           (router_024_src_data),                        //          .data
		.src_channel        (router_024_src_channel),                     //          .channel
		.src_startofpacket  (router_024_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_024_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_025 (
		.sink_ready         (link_start_0_s1_agent_rp_ready),             //      sink.ready
		.sink_valid         (link_start_0_s1_agent_rp_valid),             //          .valid
		.sink_data          (link_start_0_s1_agent_rp_data),              //          .data
		.sink_startofpacket (link_start_0_s1_agent_rp_startofpacket),     //          .startofpacket
		.sink_endofpacket   (link_start_0_s1_agent_rp_endofpacket),       //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_025_src_ready),                       //       src.ready
		.src_valid          (router_025_src_valid),                       //          .valid
		.src_data           (router_025_src_data),                        //          .data
		.src_channel        (router_025_src_channel),                     //          .channel
		.src_startofpacket  (router_025_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_025_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_026 (
		.sink_ready         (send_fct_now_s1_agent_rp_ready),             //      sink.ready
		.sink_valid         (send_fct_now_s1_agent_rp_valid),             //          .valid
		.sink_data          (send_fct_now_s1_agent_rp_data),              //          .data
		.sink_startofpacket (send_fct_now_s1_agent_rp_startofpacket),     //          .startofpacket
		.sink_endofpacket   (send_fct_now_s1_agent_rp_endofpacket),       //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_026_src_ready),                       //       src.ready
		.src_valid          (router_026_src_valid),                       //          .valid
		.src_data           (router_026_src_data),                        //          .data
		.src_channel        (router_026_src_channel),                     //          .channel
		.src_startofpacket  (router_026_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_026_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_027 (
		.sink_ready         (send_fct_now_0_s1_agent_rp_ready),           //      sink.ready
		.sink_valid         (send_fct_now_0_s1_agent_rp_valid),           //          .valid
		.sink_data          (send_fct_now_0_s1_agent_rp_data),            //          .data
		.sink_startofpacket (send_fct_now_0_s1_agent_rp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (send_fct_now_0_s1_agent_rp_endofpacket),     //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_027_src_ready),                       //       src.ready
		.src_valid          (router_027_src_valid),                       //          .valid
		.src_data           (router_027_src_data),                        //          .data
		.src_channel        (router_027_src_channel),                     //          .channel
		.src_startofpacket  (router_027_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_027_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_028 (
		.sink_ready         (timec_en_to_tx_s1_agent_rp_ready),           //      sink.ready
		.sink_valid         (timec_en_to_tx_s1_agent_rp_valid),           //          .valid
		.sink_data          (timec_en_to_tx_s1_agent_rp_data),            //          .data
		.sink_startofpacket (timec_en_to_tx_s1_agent_rp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (timec_en_to_tx_s1_agent_rp_endofpacket),     //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_028_src_ready),                       //       src.ready
		.src_valid          (router_028_src_valid),                       //          .valid
		.src_data           (router_028_src_data),                        //          .data
		.src_channel        (router_028_src_channel),                     //          .channel
		.src_startofpacket  (router_028_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_028_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_029 (
		.sink_ready         (timec_en_to_tx_0_s1_agent_rp_ready),         //      sink.ready
		.sink_valid         (timec_en_to_tx_0_s1_agent_rp_valid),         //          .valid
		.sink_data          (timec_en_to_tx_0_s1_agent_rp_data),          //          .data
		.sink_startofpacket (timec_en_to_tx_0_s1_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (timec_en_to_tx_0_s1_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_029_src_ready),                       //       src.ready
		.src_valid          (router_029_src_valid),                       //          .valid
		.src_data           (router_029_src_data),                        //          .data
		.src_channel        (router_029_src_channel),                     //          .channel
		.src_startofpacket  (router_029_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_029_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_030 (
		.sink_ready         (timec_rx_r_s1_agent_rp_ready),               //      sink.ready
		.sink_valid         (timec_rx_r_s1_agent_rp_valid),               //          .valid
		.sink_data          (timec_rx_r_s1_agent_rp_data),                //          .data
		.sink_startofpacket (timec_rx_r_s1_agent_rp_startofpacket),       //          .startofpacket
		.sink_endofpacket   (timec_rx_r_s1_agent_rp_endofpacket),         //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_030_src_ready),                       //       src.ready
		.src_valid          (router_030_src_valid),                       //          .valid
		.src_data           (router_030_src_data),                        //          .data
		.src_channel        (router_030_src_channel),                     //          .channel
		.src_startofpacket  (router_030_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_030_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_031 (
		.sink_ready         (timec_rx_r_0_s1_agent_rp_ready),             //      sink.ready
		.sink_valid         (timec_rx_r_0_s1_agent_rp_valid),             //          .valid
		.sink_data          (timec_rx_r_0_s1_agent_rp_data),              //          .data
		.sink_startofpacket (timec_rx_r_0_s1_agent_rp_startofpacket),     //          .startofpacket
		.sink_endofpacket   (timec_rx_r_0_s1_agent_rp_endofpacket),       //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_031_src_ready),                       //       src.ready
		.src_valid          (router_031_src_valid),                       //          .valid
		.src_data           (router_031_src_data),                        //          .data
		.src_channel        (router_031_src_channel),                     //          .channel
		.src_startofpacket  (router_031_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_031_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_032 (
		.sink_ready         (timec_rx_ready_s1_agent_rp_ready),           //      sink.ready
		.sink_valid         (timec_rx_ready_s1_agent_rp_valid),           //          .valid
		.sink_data          (timec_rx_ready_s1_agent_rp_data),            //          .data
		.sink_startofpacket (timec_rx_ready_s1_agent_rp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (timec_rx_ready_s1_agent_rp_endofpacket),     //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_032_src_ready),                       //       src.ready
		.src_valid          (router_032_src_valid),                       //          .valid
		.src_data           (router_032_src_data),                        //          .data
		.src_channel        (router_032_src_channel),                     //          .channel
		.src_startofpacket  (router_032_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_032_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_033 (
		.sink_ready         (timec_rx_ready_0_s1_agent_rp_ready),         //      sink.ready
		.sink_valid         (timec_rx_ready_0_s1_agent_rp_valid),         //          .valid
		.sink_data          (timec_rx_ready_0_s1_agent_rp_data),          //          .data
		.sink_startofpacket (timec_rx_ready_0_s1_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (timec_rx_ready_0_s1_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_033_src_ready),                       //       src.ready
		.src_valid          (router_033_src_valid),                       //          .valid
		.src_data           (router_033_src_data),                        //          .data
		.src_channel        (router_033_src_channel),                     //          .channel
		.src_startofpacket  (router_033_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_033_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_034 (
		.sink_ready         (timec_tx_ready_s1_agent_rp_ready),           //      sink.ready
		.sink_valid         (timec_tx_ready_s1_agent_rp_valid),           //          .valid
		.sink_data          (timec_tx_ready_s1_agent_rp_data),            //          .data
		.sink_startofpacket (timec_tx_ready_s1_agent_rp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (timec_tx_ready_s1_agent_rp_endofpacket),     //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_034_src_ready),                       //       src.ready
		.src_valid          (router_034_src_valid),                       //          .valid
		.src_data           (router_034_src_data),                        //          .data
		.src_channel        (router_034_src_channel),                     //          .channel
		.src_startofpacket  (router_034_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_034_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_035 (
		.sink_ready         (timec_tx_ready_0_s1_agent_rp_ready),         //      sink.ready
		.sink_valid         (timec_tx_ready_0_s1_agent_rp_valid),         //          .valid
		.sink_data          (timec_tx_ready_0_s1_agent_rp_data),          //          .data
		.sink_startofpacket (timec_tx_ready_0_s1_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (timec_tx_ready_0_s1_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_035_src_ready),                       //       src.ready
		.src_valid          (router_035_src_valid),                       //          .valid
		.src_data           (router_035_src_data),                        //          .data
		.src_channel        (router_035_src_channel),                     //          .channel
		.src_startofpacket  (router_035_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_035_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_036 (
		.sink_ready         (timec_tx_to_w_s1_agent_rp_ready),            //      sink.ready
		.sink_valid         (timec_tx_to_w_s1_agent_rp_valid),            //          .valid
		.sink_data          (timec_tx_to_w_s1_agent_rp_data),             //          .data
		.sink_startofpacket (timec_tx_to_w_s1_agent_rp_startofpacket),    //          .startofpacket
		.sink_endofpacket   (timec_tx_to_w_s1_agent_rp_endofpacket),      //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_036_src_ready),                       //       src.ready
		.src_valid          (router_036_src_valid),                       //          .valid
		.src_data           (router_036_src_data),                        //          .data
		.src_channel        (router_036_src_channel),                     //          .channel
		.src_startofpacket  (router_036_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_036_src_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_router_002 router_037 (
		.sink_ready         (timec_tx_to_w_0_s1_agent_rp_ready),          //      sink.ready
		.sink_valid         (timec_tx_to_w_0_s1_agent_rp_valid),          //          .valid
		.sink_data          (timec_tx_to_w_0_s1_agent_rp_data),           //          .data
		.sink_startofpacket (timec_tx_to_w_0_s1_agent_rp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (timec_tx_to_w_0_s1_agent_rp_endofpacket),    //          .endofpacket
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_037_src_ready),                       //       src.ready
		.src_valid          (router_037_src_valid),                       //          .valid
		.src_data           (router_037_src_data),                        //          .data
		.src_channel        (router_037_src_channel),                     //          .channel
		.src_startofpacket  (router_037_src_startofpacket),               //          .startofpacket
		.src_endofpacket    (router_037_src_endofpacket)                  //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.MAX_OUTSTANDING_RESPONSES (3),
		.PIPELINED                 (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.VALID_WIDTH               (36),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) hps_0_h2f_axi_master_wr_limiter (
		.clk                    (clk_0_clk_clk),                                                    //       clk.clk
		.reset                  (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                                 //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                                 //          .valid
		.cmd_sink_data          (router_src_data),                                                  //          .data
		.cmd_sink_channel       (router_src_channel),                                               //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                         //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                           //          .endofpacket
		.cmd_src_ready          (hps_0_h2f_axi_master_wr_limiter_cmd_src_ready),                    //   cmd_src.ready
		.cmd_src_data           (hps_0_h2f_axi_master_wr_limiter_cmd_src_data),                     //          .data
		.cmd_src_channel        (hps_0_h2f_axi_master_wr_limiter_cmd_src_channel),                  //          .channel
		.cmd_src_startofpacket  (hps_0_h2f_axi_master_wr_limiter_cmd_src_startofpacket),            //          .startofpacket
		.cmd_src_endofpacket    (hps_0_h2f_axi_master_wr_limiter_cmd_src_endofpacket),              //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                                //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                                //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                              //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                                 //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                        //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                          //          .endofpacket
		.rsp_src_ready          (hps_0_h2f_axi_master_wr_limiter_rsp_src_ready),                    //   rsp_src.ready
		.rsp_src_valid          (hps_0_h2f_axi_master_wr_limiter_rsp_src_valid),                    //          .valid
		.rsp_src_data           (hps_0_h2f_axi_master_wr_limiter_rsp_src_data),                     //          .data
		.rsp_src_channel        (hps_0_h2f_axi_master_wr_limiter_rsp_src_channel),                  //          .channel
		.rsp_src_startofpacket  (hps_0_h2f_axi_master_wr_limiter_rsp_src_startofpacket),            //          .startofpacket
		.rsp_src_endofpacket    (hps_0_h2f_axi_master_wr_limiter_rsp_src_endofpacket),              //          .endofpacket
		.cmd_src_valid          (hps_0_h2f_axi_master_wr_limiter_cmd_valid_data)                    // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (106),
		.PKT_DEST_ID_L             (101),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (95),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.MAX_OUTSTANDING_RESPONSES (3),
		.PIPELINED                 (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.VALID_WIDTH               (36),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) hps_0_h2f_axi_master_rd_limiter (
		.clk                    (clk_0_clk_clk),                                                    //       clk.clk
		.reset                  (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                                             //  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                                             //          .valid
		.cmd_sink_data          (router_001_src_data),                                              //          .data
		.cmd_sink_channel       (router_001_src_channel),                                           //          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                                     //          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                                       //          .endofpacket
		.cmd_src_ready          (hps_0_h2f_axi_master_rd_limiter_cmd_src_ready),                    //   cmd_src.ready
		.cmd_src_data           (hps_0_h2f_axi_master_rd_limiter_cmd_src_data),                     //          .data
		.cmd_src_channel        (hps_0_h2f_axi_master_rd_limiter_cmd_src_channel),                  //          .channel
		.cmd_src_startofpacket  (hps_0_h2f_axi_master_rd_limiter_cmd_src_startofpacket),            //          .startofpacket
		.cmd_src_endofpacket    (hps_0_h2f_axi_master_rd_limiter_cmd_src_endofpacket),              //          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                                            //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                                            //          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                                          //          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                                             //          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                                    //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                                      //          .endofpacket
		.rsp_src_ready          (hps_0_h2f_axi_master_rd_limiter_rsp_src_ready),                    //   rsp_src.ready
		.rsp_src_valid          (hps_0_h2f_axi_master_rd_limiter_rsp_src_valid),                    //          .valid
		.rsp_src_data           (hps_0_h2f_axi_master_rd_limiter_rsp_src_data),                     //          .data
		.rsp_src_channel        (hps_0_h2f_axi_master_rd_limiter_rsp_src_channel),                  //          .channel
		.rsp_src_startofpacket  (hps_0_h2f_axi_master_rd_limiter_rsp_src_startofpacket),            //          .startofpacket
		.rsp_src_endofpacket    (hps_0_h2f_axi_master_rd_limiter_rsp_src_endofpacket),              //          .endofpacket
		.cmd_src_valid          (hps_0_h2f_axi_master_rd_limiter_cmd_valid_data)                    // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) led_fpga_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                   //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),      // cr0_reset.reset
		.sink0_valid           (cmd_mux_src_valid),                               //     sink0.valid
		.sink0_data            (cmd_mux_src_data),                                //          .data
		.sink0_channel         (cmd_mux_src_channel),                             //          .channel
		.sink0_startofpacket   (cmd_mux_src_startofpacket),                       //          .startofpacket
		.sink0_endofpacket     (cmd_mux_src_endofpacket),                         //          .endofpacket
		.sink0_ready           (cmd_mux_src_ready),                               //          .ready
		.source0_valid         (led_fpga_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (led_fpga_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (led_fpga_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (led_fpga_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (led_fpga_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (led_fpga_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) monitor_a_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                    //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),       // cr0_reset.reset
		.sink0_valid           (cmd_mux_001_src_valid),                            //     sink0.valid
		.sink0_data            (cmd_mux_001_src_data),                             //          .data
		.sink0_channel         (cmd_mux_001_src_channel),                          //          .channel
		.sink0_startofpacket   (cmd_mux_001_src_startofpacket),                    //          .startofpacket
		.sink0_endofpacket     (cmd_mux_001_src_endofpacket),                      //          .endofpacket
		.sink0_ready           (cmd_mux_001_src_ready),                            //          .ready
		.source0_valid         (monitor_a_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (monitor_a_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (monitor_a_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (monitor_a_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (monitor_a_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (monitor_a_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) monitor_b_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                    //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),       // cr0_reset.reset
		.sink0_valid           (cmd_mux_002_src_valid),                            //     sink0.valid
		.sink0_data            (cmd_mux_002_src_data),                             //          .data
		.sink0_channel         (cmd_mux_002_src_channel),                          //          .channel
		.sink0_startofpacket   (cmd_mux_002_src_startofpacket),                    //          .startofpacket
		.sink0_endofpacket     (cmd_mux_002_src_endofpacket),                      //          .endofpacket
		.sink0_ready           (cmd_mux_002_src_ready),                            //          .ready
		.source0_valid         (monitor_b_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (monitor_b_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (monitor_b_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (monitor_b_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (monitor_b_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (monitor_b_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) auto_start_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                     //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),        // cr0_reset.reset
		.sink0_valid           (cmd_mux_003_src_valid),                             //     sink0.valid
		.sink0_data            (cmd_mux_003_src_data),                              //          .data
		.sink0_channel         (cmd_mux_003_src_channel),                           //          .channel
		.sink0_startofpacket   (cmd_mux_003_src_startofpacket),                     //          .startofpacket
		.sink0_endofpacket     (cmd_mux_003_src_endofpacket),                       //          .endofpacket
		.sink0_ready           (cmd_mux_003_src_ready),                             //          .ready
		.source0_valid         (auto_start_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (auto_start_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (auto_start_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (auto_start_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (auto_start_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (auto_start_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) auto_start_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                       //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),          // cr0_reset.reset
		.sink0_valid           (cmd_mux_004_src_valid),                               //     sink0.valid
		.sink0_data            (cmd_mux_004_src_data),                                //          .data
		.sink0_channel         (cmd_mux_004_src_channel),                             //          .channel
		.sink0_startofpacket   (cmd_mux_004_src_startofpacket),                       //          .startofpacket
		.sink0_endofpacket     (cmd_mux_004_src_endofpacket),                         //          .endofpacket
		.sink0_ready           (cmd_mux_004_src_ready),                               //          .ready
		.source0_valid         (auto_start_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (auto_start_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (auto_start_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (auto_start_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (auto_start_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (auto_start_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) clock_sel_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                    //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),       // cr0_reset.reset
		.sink0_valid           (cmd_mux_005_src_valid),                            //     sink0.valid
		.sink0_data            (cmd_mux_005_src_data),                             //          .data
		.sink0_channel         (cmd_mux_005_src_channel),                          //          .channel
		.sink0_startofpacket   (cmd_mux_005_src_startofpacket),                    //          .startofpacket
		.sink0_endofpacket     (cmd_mux_005_src_endofpacket),                      //          .endofpacket
		.sink0_ready           (cmd_mux_005_src_ready),                            //          .ready
		.source0_valid         (clock_sel_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (clock_sel_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (clock_sel_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (clock_sel_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (clock_sel_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (clock_sel_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) credit_error_rx_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                          //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),             // cr0_reset.reset
		.sink0_valid           (cmd_mux_006_src_valid),                                  //     sink0.valid
		.sink0_data            (cmd_mux_006_src_data),                                   //          .data
		.sink0_channel         (cmd_mux_006_src_channel),                                //          .channel
		.sink0_startofpacket   (cmd_mux_006_src_startofpacket),                          //          .startofpacket
		.sink0_endofpacket     (cmd_mux_006_src_endofpacket),                            //          .endofpacket
		.sink0_ready           (cmd_mux_006_src_ready),                                  //          .ready
		.source0_valid         (credit_error_rx_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (credit_error_rx_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (credit_error_rx_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (credit_error_rx_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (credit_error_rx_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (credit_error_rx_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) credit_error_rx_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                            //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),               // cr0_reset.reset
		.sink0_valid           (cmd_mux_007_src_valid),                                    //     sink0.valid
		.sink0_data            (cmd_mux_007_src_data),                                     //          .data
		.sink0_channel         (cmd_mux_007_src_channel),                                  //          .channel
		.sink0_startofpacket   (cmd_mux_007_src_startofpacket),                            //          .startofpacket
		.sink0_endofpacket     (cmd_mux_007_src_endofpacket),                              //          .endofpacket
		.sink0_ready           (cmd_mux_007_src_ready),                                    //          .ready
		.source0_valid         (credit_error_rx_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (credit_error_rx_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (credit_error_rx_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (credit_error_rx_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (credit_error_rx_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (credit_error_rx_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) data_en_to_w_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                       //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),          // cr0_reset.reset
		.sink0_valid           (cmd_mux_008_src_valid),                               //     sink0.valid
		.sink0_data            (cmd_mux_008_src_data),                                //          .data
		.sink0_channel         (cmd_mux_008_src_channel),                             //          .channel
		.sink0_startofpacket   (cmd_mux_008_src_startofpacket),                       //          .startofpacket
		.sink0_endofpacket     (cmd_mux_008_src_endofpacket),                         //          .endofpacket
		.sink0_ready           (cmd_mux_008_src_ready),                               //          .ready
		.source0_valid         (data_en_to_w_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (data_en_to_w_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (data_en_to_w_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (data_en_to_w_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (data_en_to_w_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (data_en_to_w_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) data_en_to_w_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                         //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),            // cr0_reset.reset
		.sink0_valid           (cmd_mux_009_src_valid),                                 //     sink0.valid
		.sink0_data            (cmd_mux_009_src_data),                                  //          .data
		.sink0_channel         (cmd_mux_009_src_channel),                               //          .channel
		.sink0_startofpacket   (cmd_mux_009_src_startofpacket),                         //          .startofpacket
		.sink0_endofpacket     (cmd_mux_009_src_endofpacket),                           //          .endofpacket
		.sink0_ready           (cmd_mux_009_src_ready),                                 //          .ready
		.source0_valid         (data_en_to_w_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (data_en_to_w_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (data_en_to_w_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (data_en_to_w_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (data_en_to_w_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (data_en_to_w_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) data_rx_r_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                    //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),       // cr0_reset.reset
		.sink0_valid           (cmd_mux_010_src_valid),                            //     sink0.valid
		.sink0_data            (cmd_mux_010_src_data),                             //          .data
		.sink0_channel         (cmd_mux_010_src_channel),                          //          .channel
		.sink0_startofpacket   (cmd_mux_010_src_startofpacket),                    //          .startofpacket
		.sink0_endofpacket     (cmd_mux_010_src_endofpacket),                      //          .endofpacket
		.sink0_ready           (cmd_mux_010_src_ready),                            //          .ready
		.source0_valid         (data_rx_r_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (data_rx_r_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (data_rx_r_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (data_rx_r_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (data_rx_r_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (data_rx_r_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) data_rx_r_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                      //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),         // cr0_reset.reset
		.sink0_valid           (cmd_mux_011_src_valid),                              //     sink0.valid
		.sink0_data            (cmd_mux_011_src_data),                               //          .data
		.sink0_channel         (cmd_mux_011_src_channel),                            //          .channel
		.sink0_startofpacket   (cmd_mux_011_src_startofpacket),                      //          .startofpacket
		.sink0_endofpacket     (cmd_mux_011_src_endofpacket),                        //          .endofpacket
		.sink0_ready           (cmd_mux_011_src_ready),                              //          .ready
		.source0_valid         (data_rx_r_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (data_rx_r_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (data_rx_r_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (data_rx_r_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (data_rx_r_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (data_rx_r_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) data_rx_rd_en_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                        //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),           // cr0_reset.reset
		.sink0_valid           (cmd_mux_012_src_valid),                                //     sink0.valid
		.sink0_data            (cmd_mux_012_src_data),                                 //          .data
		.sink0_channel         (cmd_mux_012_src_channel),                              //          .channel
		.sink0_startofpacket   (cmd_mux_012_src_startofpacket),                        //          .startofpacket
		.sink0_endofpacket     (cmd_mux_012_src_endofpacket),                          //          .endofpacket
		.sink0_ready           (cmd_mux_012_src_ready),                                //          .ready
		.source0_valid         (data_rx_rd_en_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (data_rx_rd_en_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (data_rx_rd_en_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (data_rx_rd_en_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (data_rx_rd_en_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (data_rx_rd_en_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) data_rx_ready_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                          //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),             // cr0_reset.reset
		.sink0_valid           (cmd_mux_013_src_valid),                                  //     sink0.valid
		.sink0_data            (cmd_mux_013_src_data),                                   //          .data
		.sink0_channel         (cmd_mux_013_src_channel),                                //          .channel
		.sink0_startofpacket   (cmd_mux_013_src_startofpacket),                          //          .startofpacket
		.sink0_endofpacket     (cmd_mux_013_src_endofpacket),                            //          .endofpacket
		.sink0_ready           (cmd_mux_013_src_ready),                                  //          .ready
		.source0_valid         (data_rx_ready_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (data_rx_ready_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (data_rx_ready_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (data_rx_ready_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (data_rx_ready_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (data_rx_ready_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) data_tx_ready_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                        //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),           // cr0_reset.reset
		.sink0_valid           (cmd_mux_014_src_valid),                                //     sink0.valid
		.sink0_data            (cmd_mux_014_src_data),                                 //          .data
		.sink0_channel         (cmd_mux_014_src_channel),                              //          .channel
		.sink0_startofpacket   (cmd_mux_014_src_startofpacket),                        //          .startofpacket
		.sink0_endofpacket     (cmd_mux_014_src_endofpacket),                          //          .endofpacket
		.sink0_ready           (cmd_mux_014_src_ready),                                //          .ready
		.source0_valid         (data_tx_ready_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (data_tx_ready_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (data_tx_ready_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (data_tx_ready_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (data_tx_ready_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (data_tx_ready_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) data_tx_ready_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                          //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),             // cr0_reset.reset
		.sink0_valid           (cmd_mux_015_src_valid),                                  //     sink0.valid
		.sink0_data            (cmd_mux_015_src_data),                                   //          .data
		.sink0_channel         (cmd_mux_015_src_channel),                                //          .channel
		.sink0_startofpacket   (cmd_mux_015_src_startofpacket),                          //          .startofpacket
		.sink0_endofpacket     (cmd_mux_015_src_endofpacket),                            //          .endofpacket
		.sink0_ready           (cmd_mux_015_src_ready),                                  //          .ready
		.source0_valid         (data_tx_ready_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (data_tx_ready_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (data_tx_ready_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (data_tx_ready_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (data_tx_ready_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (data_tx_ready_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) data_tx_to_w_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                       //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),          // cr0_reset.reset
		.sink0_valid           (cmd_mux_016_src_valid),                               //     sink0.valid
		.sink0_data            (cmd_mux_016_src_data),                                //          .data
		.sink0_channel         (cmd_mux_016_src_channel),                             //          .channel
		.sink0_startofpacket   (cmd_mux_016_src_startofpacket),                       //          .startofpacket
		.sink0_endofpacket     (cmd_mux_016_src_endofpacket),                         //          .endofpacket
		.sink0_ready           (cmd_mux_016_src_ready),                               //          .ready
		.source0_valid         (data_tx_to_w_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (data_tx_to_w_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (data_tx_to_w_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (data_tx_to_w_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (data_tx_to_w_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (data_tx_to_w_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) data_tx_to_w_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                         //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),            // cr0_reset.reset
		.sink0_valid           (cmd_mux_017_src_valid),                                 //     sink0.valid
		.sink0_data            (cmd_mux_017_src_data),                                  //          .data
		.sink0_channel         (cmd_mux_017_src_channel),                               //          .channel
		.sink0_startofpacket   (cmd_mux_017_src_startofpacket),                         //          .startofpacket
		.sink0_endofpacket     (cmd_mux_017_src_endofpacket),                           //          .endofpacket
		.sink0_ready           (cmd_mux_017_src_ready),                                 //          .ready
		.source0_valid         (data_tx_to_w_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (data_tx_to_w_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (data_tx_to_w_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (data_tx_to_w_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (data_tx_to_w_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (data_tx_to_w_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) fsm_info_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                   //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),      // cr0_reset.reset
		.sink0_valid           (cmd_mux_018_src_valid),                           //     sink0.valid
		.sink0_data            (cmd_mux_018_src_data),                            //          .data
		.sink0_channel         (cmd_mux_018_src_channel),                         //          .channel
		.sink0_startofpacket   (cmd_mux_018_src_startofpacket),                   //          .startofpacket
		.sink0_endofpacket     (cmd_mux_018_src_endofpacket),                     //          .endofpacket
		.sink0_ready           (cmd_mux_018_src_ready),                           //          .ready
		.source0_valid         (fsm_info_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (fsm_info_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (fsm_info_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (fsm_info_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (fsm_info_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (fsm_info_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) fsm_info_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                     //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),        // cr0_reset.reset
		.sink0_valid           (cmd_mux_019_src_valid),                             //     sink0.valid
		.sink0_data            (cmd_mux_019_src_data),                              //          .data
		.sink0_channel         (cmd_mux_019_src_channel),                           //          .channel
		.sink0_startofpacket   (cmd_mux_019_src_startofpacket),                     //          .startofpacket
		.sink0_endofpacket     (cmd_mux_019_src_endofpacket),                       //          .endofpacket
		.sink0_ready           (cmd_mux_019_src_ready),                             //          .ready
		.source0_valid         (fsm_info_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (fsm_info_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (fsm_info_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (fsm_info_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (fsm_info_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (fsm_info_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) link_disable_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                       //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),          // cr0_reset.reset
		.sink0_valid           (cmd_mux_020_src_valid),                               //     sink0.valid
		.sink0_data            (cmd_mux_020_src_data),                                //          .data
		.sink0_channel         (cmd_mux_020_src_channel),                             //          .channel
		.sink0_startofpacket   (cmd_mux_020_src_startofpacket),                       //          .startofpacket
		.sink0_endofpacket     (cmd_mux_020_src_endofpacket),                         //          .endofpacket
		.sink0_ready           (cmd_mux_020_src_ready),                               //          .ready
		.source0_valid         (link_disable_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (link_disable_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (link_disable_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (link_disable_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (link_disable_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (link_disable_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) link_disable_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                         //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),            // cr0_reset.reset
		.sink0_valid           (cmd_mux_021_src_valid),                                 //     sink0.valid
		.sink0_data            (cmd_mux_021_src_data),                                  //          .data
		.sink0_channel         (cmd_mux_021_src_channel),                               //          .channel
		.sink0_startofpacket   (cmd_mux_021_src_startofpacket),                         //          .startofpacket
		.sink0_endofpacket     (cmd_mux_021_src_endofpacket),                           //          .endofpacket
		.sink0_ready           (cmd_mux_021_src_ready),                                 //          .ready
		.source0_valid         (link_disable_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (link_disable_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (link_disable_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (link_disable_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (link_disable_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (link_disable_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) link_start_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                     //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),        // cr0_reset.reset
		.sink0_valid           (cmd_mux_022_src_valid),                             //     sink0.valid
		.sink0_data            (cmd_mux_022_src_data),                              //          .data
		.sink0_channel         (cmd_mux_022_src_channel),                           //          .channel
		.sink0_startofpacket   (cmd_mux_022_src_startofpacket),                     //          .startofpacket
		.sink0_endofpacket     (cmd_mux_022_src_endofpacket),                       //          .endofpacket
		.sink0_ready           (cmd_mux_022_src_ready),                             //          .ready
		.source0_valid         (link_start_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (link_start_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (link_start_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (link_start_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (link_start_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (link_start_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) link_start_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                       //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),          // cr0_reset.reset
		.sink0_valid           (cmd_mux_023_src_valid),                               //     sink0.valid
		.sink0_data            (cmd_mux_023_src_data),                                //          .data
		.sink0_channel         (cmd_mux_023_src_channel),                             //          .channel
		.sink0_startofpacket   (cmd_mux_023_src_startofpacket),                       //          .startofpacket
		.sink0_endofpacket     (cmd_mux_023_src_endofpacket),                         //          .endofpacket
		.sink0_ready           (cmd_mux_023_src_ready),                               //          .ready
		.source0_valid         (link_start_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (link_start_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (link_start_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (link_start_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (link_start_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (link_start_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) send_fct_now_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                       //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),          // cr0_reset.reset
		.sink0_valid           (cmd_mux_024_src_valid),                               //     sink0.valid
		.sink0_data            (cmd_mux_024_src_data),                                //          .data
		.sink0_channel         (cmd_mux_024_src_channel),                             //          .channel
		.sink0_startofpacket   (cmd_mux_024_src_startofpacket),                       //          .startofpacket
		.sink0_endofpacket     (cmd_mux_024_src_endofpacket),                         //          .endofpacket
		.sink0_ready           (cmd_mux_024_src_ready),                               //          .ready
		.source0_valid         (send_fct_now_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (send_fct_now_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (send_fct_now_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (send_fct_now_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (send_fct_now_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (send_fct_now_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) send_fct_now_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                         //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),            // cr0_reset.reset
		.sink0_valid           (cmd_mux_025_src_valid),                                 //     sink0.valid
		.sink0_data            (cmd_mux_025_src_data),                                  //          .data
		.sink0_channel         (cmd_mux_025_src_channel),                               //          .channel
		.sink0_startofpacket   (cmd_mux_025_src_startofpacket),                         //          .startofpacket
		.sink0_endofpacket     (cmd_mux_025_src_endofpacket),                           //          .endofpacket
		.sink0_ready           (cmd_mux_025_src_ready),                                 //          .ready
		.source0_valid         (send_fct_now_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (send_fct_now_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (send_fct_now_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (send_fct_now_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (send_fct_now_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (send_fct_now_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) timec_en_to_tx_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                         //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),            // cr0_reset.reset
		.sink0_valid           (cmd_mux_026_src_valid),                                 //     sink0.valid
		.sink0_data            (cmd_mux_026_src_data),                                  //          .data
		.sink0_channel         (cmd_mux_026_src_channel),                               //          .channel
		.sink0_startofpacket   (cmd_mux_026_src_startofpacket),                         //          .startofpacket
		.sink0_endofpacket     (cmd_mux_026_src_endofpacket),                           //          .endofpacket
		.sink0_ready           (cmd_mux_026_src_ready),                                 //          .ready
		.source0_valid         (timec_en_to_tx_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (timec_en_to_tx_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (timec_en_to_tx_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (timec_en_to_tx_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (timec_en_to_tx_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (timec_en_to_tx_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) timec_en_to_tx_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                           //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),              // cr0_reset.reset
		.sink0_valid           (cmd_mux_027_src_valid),                                   //     sink0.valid
		.sink0_data            (cmd_mux_027_src_data),                                    //          .data
		.sink0_channel         (cmd_mux_027_src_channel),                                 //          .channel
		.sink0_startofpacket   (cmd_mux_027_src_startofpacket),                           //          .startofpacket
		.sink0_endofpacket     (cmd_mux_027_src_endofpacket),                             //          .endofpacket
		.sink0_ready           (cmd_mux_027_src_ready),                                   //          .ready
		.source0_valid         (timec_en_to_tx_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (timec_en_to_tx_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (timec_en_to_tx_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (timec_en_to_tx_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (timec_en_to_tx_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (timec_en_to_tx_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) timec_rx_r_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                     //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),        // cr0_reset.reset
		.sink0_valid           (cmd_mux_028_src_valid),                             //     sink0.valid
		.sink0_data            (cmd_mux_028_src_data),                              //          .data
		.sink0_channel         (cmd_mux_028_src_channel),                           //          .channel
		.sink0_startofpacket   (cmd_mux_028_src_startofpacket),                     //          .startofpacket
		.sink0_endofpacket     (cmd_mux_028_src_endofpacket),                       //          .endofpacket
		.sink0_ready           (cmd_mux_028_src_ready),                             //          .ready
		.source0_valid         (timec_rx_r_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (timec_rx_r_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (timec_rx_r_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (timec_rx_r_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (timec_rx_r_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (timec_rx_r_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) timec_rx_r_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                       //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),          // cr0_reset.reset
		.sink0_valid           (cmd_mux_029_src_valid),                               //     sink0.valid
		.sink0_data            (cmd_mux_029_src_data),                                //          .data
		.sink0_channel         (cmd_mux_029_src_channel),                             //          .channel
		.sink0_startofpacket   (cmd_mux_029_src_startofpacket),                       //          .startofpacket
		.sink0_endofpacket     (cmd_mux_029_src_endofpacket),                         //          .endofpacket
		.sink0_ready           (cmd_mux_029_src_ready),                               //          .ready
		.source0_valid         (timec_rx_r_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (timec_rx_r_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (timec_rx_r_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (timec_rx_r_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (timec_rx_r_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (timec_rx_r_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) timec_rx_ready_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                         //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),            // cr0_reset.reset
		.sink0_valid           (cmd_mux_030_src_valid),                                 //     sink0.valid
		.sink0_data            (cmd_mux_030_src_data),                                  //          .data
		.sink0_channel         (cmd_mux_030_src_channel),                               //          .channel
		.sink0_startofpacket   (cmd_mux_030_src_startofpacket),                         //          .startofpacket
		.sink0_endofpacket     (cmd_mux_030_src_endofpacket),                           //          .endofpacket
		.sink0_ready           (cmd_mux_030_src_ready),                                 //          .ready
		.source0_valid         (timec_rx_ready_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (timec_rx_ready_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (timec_rx_ready_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (timec_rx_ready_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (timec_rx_ready_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (timec_rx_ready_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) timec_rx_ready_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                           //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),              // cr0_reset.reset
		.sink0_valid           (cmd_mux_031_src_valid),                                   //     sink0.valid
		.sink0_data            (cmd_mux_031_src_data),                                    //          .data
		.sink0_channel         (cmd_mux_031_src_channel),                                 //          .channel
		.sink0_startofpacket   (cmd_mux_031_src_startofpacket),                           //          .startofpacket
		.sink0_endofpacket     (cmd_mux_031_src_endofpacket),                             //          .endofpacket
		.sink0_ready           (cmd_mux_031_src_ready),                                   //          .ready
		.source0_valid         (timec_rx_ready_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (timec_rx_ready_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (timec_rx_ready_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (timec_rx_ready_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (timec_rx_ready_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (timec_rx_ready_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) timec_tx_ready_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                         //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),            // cr0_reset.reset
		.sink0_valid           (cmd_mux_032_src_valid),                                 //     sink0.valid
		.sink0_data            (cmd_mux_032_src_data),                                  //          .data
		.sink0_channel         (cmd_mux_032_src_channel),                               //          .channel
		.sink0_startofpacket   (cmd_mux_032_src_startofpacket),                         //          .startofpacket
		.sink0_endofpacket     (cmd_mux_032_src_endofpacket),                           //          .endofpacket
		.sink0_ready           (cmd_mux_032_src_ready),                                 //          .ready
		.source0_valid         (timec_tx_ready_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (timec_tx_ready_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (timec_tx_ready_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (timec_tx_ready_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (timec_tx_ready_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (timec_tx_ready_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) timec_tx_ready_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                           //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),              // cr0_reset.reset
		.sink0_valid           (cmd_mux_033_src_valid),                                   //     sink0.valid
		.sink0_data            (cmd_mux_033_src_data),                                    //          .data
		.sink0_channel         (cmd_mux_033_src_channel),                                 //          .channel
		.sink0_startofpacket   (cmd_mux_033_src_startofpacket),                           //          .startofpacket
		.sink0_endofpacket     (cmd_mux_033_src_endofpacket),                             //          .endofpacket
		.sink0_ready           (cmd_mux_033_src_ready),                                   //          .ready
		.source0_valid         (timec_tx_ready_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (timec_tx_ready_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (timec_tx_ready_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (timec_tx_ready_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (timec_tx_ready_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (timec_tx_ready_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) timec_tx_to_w_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                        //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),           // cr0_reset.reset
		.sink0_valid           (cmd_mux_034_src_valid),                                //     sink0.valid
		.sink0_data            (cmd_mux_034_src_data),                                 //          .data
		.sink0_channel         (cmd_mux_034_src_channel),                              //          .channel
		.sink0_startofpacket   (cmd_mux_034_src_startofpacket),                        //          .startofpacket
		.sink0_endofpacket     (cmd_mux_034_src_endofpacket),                          //          .endofpacket
		.sink0_ready           (cmd_mux_034_src_ready),                                //          .ready
		.source0_valid         (timec_tx_to_w_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (timec_tx_to_w_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (timec_tx_to_w_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (timec_tx_to_w_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (timec_tx_to_w_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (timec_tx_to_w_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (93),
		.PKT_BYTE_CNT_H            (78),
		.PKT_BYTE_CNT_L            (72),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (88),
		.PKT_BURST_SIZE_L          (86),
		.PKT_BURST_TYPE_H          (90),
		.PKT_BURST_TYPE_L          (89),
		.PKT_BURSTWRAP_H           (85),
		.PKT_BURSTWRAP_L           (79),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (131),
		.ST_CHANNEL_W              (36),
		.OUT_BYTE_CNT_H            (74),
		.OUT_BURSTWRAP_H           (85),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) timec_tx_to_w_0_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                          //       cr0.clk
		.reset                 (led_fpga_reset_reset_bridge_in_reset_reset),             // cr0_reset.reset
		.sink0_valid           (cmd_mux_035_src_valid),                                  //     sink0.valid
		.sink0_data            (cmd_mux_035_src_data),                                   //          .data
		.sink0_channel         (cmd_mux_035_src_channel),                                //          .channel
		.sink0_startofpacket   (cmd_mux_035_src_startofpacket),                          //          .startofpacket
		.sink0_endofpacket     (cmd_mux_035_src_endofpacket),                            //          .endofpacket
		.sink0_ready           (cmd_mux_035_src_ready),                                  //          .ready
		.source0_valid         (timec_tx_to_w_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (timec_tx_to_w_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (timec_tx_to_w_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (timec_tx_to_w_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (timec_tx_to_w_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (timec_tx_to_w_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                 (clk_0_clk_clk),                                                    //        clk.clk
		.reset               (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready          (hps_0_h2f_axi_master_wr_limiter_cmd_src_ready),                    //       sink.ready
		.sink_channel        (hps_0_h2f_axi_master_wr_limiter_cmd_src_channel),                  //           .channel
		.sink_data           (hps_0_h2f_axi_master_wr_limiter_cmd_src_data),                     //           .data
		.sink_startofpacket  (hps_0_h2f_axi_master_wr_limiter_cmd_src_startofpacket),            //           .startofpacket
		.sink_endofpacket    (hps_0_h2f_axi_master_wr_limiter_cmd_src_endofpacket),              //           .endofpacket
		.sink_valid          (hps_0_h2f_axi_master_wr_limiter_cmd_valid_data),                   // sink_valid.data
		.src0_ready          (cmd_demux_src0_ready),                                             //       src0.ready
		.src0_valid          (cmd_demux_src0_valid),                                             //           .valid
		.src0_data           (cmd_demux_src0_data),                                              //           .data
		.src0_channel        (cmd_demux_src0_channel),                                           //           .channel
		.src0_startofpacket  (cmd_demux_src0_startofpacket),                                     //           .startofpacket
		.src0_endofpacket    (cmd_demux_src0_endofpacket),                                       //           .endofpacket
		.src1_ready          (cmd_demux_src1_ready),                                             //       src1.ready
		.src1_valid          (cmd_demux_src1_valid),                                             //           .valid
		.src1_data           (cmd_demux_src1_data),                                              //           .data
		.src1_channel        (cmd_demux_src1_channel),                                           //           .channel
		.src1_startofpacket  (cmd_demux_src1_startofpacket),                                     //           .startofpacket
		.src1_endofpacket    (cmd_demux_src1_endofpacket),                                       //           .endofpacket
		.src2_ready          (cmd_demux_src2_ready),                                             //       src2.ready
		.src2_valid          (cmd_demux_src2_valid),                                             //           .valid
		.src2_data           (cmd_demux_src2_data),                                              //           .data
		.src2_channel        (cmd_demux_src2_channel),                                           //           .channel
		.src2_startofpacket  (cmd_demux_src2_startofpacket),                                     //           .startofpacket
		.src2_endofpacket    (cmd_demux_src2_endofpacket),                                       //           .endofpacket
		.src3_ready          (cmd_demux_src3_ready),                                             //       src3.ready
		.src3_valid          (cmd_demux_src3_valid),                                             //           .valid
		.src3_data           (cmd_demux_src3_data),                                              //           .data
		.src3_channel        (cmd_demux_src3_channel),                                           //           .channel
		.src3_startofpacket  (cmd_demux_src3_startofpacket),                                     //           .startofpacket
		.src3_endofpacket    (cmd_demux_src3_endofpacket),                                       //           .endofpacket
		.src4_ready          (cmd_demux_src4_ready),                                             //       src4.ready
		.src4_valid          (cmd_demux_src4_valid),                                             //           .valid
		.src4_data           (cmd_demux_src4_data),                                              //           .data
		.src4_channel        (cmd_demux_src4_channel),                                           //           .channel
		.src4_startofpacket  (cmd_demux_src4_startofpacket),                                     //           .startofpacket
		.src4_endofpacket    (cmd_demux_src4_endofpacket),                                       //           .endofpacket
		.src5_ready          (cmd_demux_src5_ready),                                             //       src5.ready
		.src5_valid          (cmd_demux_src5_valid),                                             //           .valid
		.src5_data           (cmd_demux_src5_data),                                              //           .data
		.src5_channel        (cmd_demux_src5_channel),                                           //           .channel
		.src5_startofpacket  (cmd_demux_src5_startofpacket),                                     //           .startofpacket
		.src5_endofpacket    (cmd_demux_src5_endofpacket),                                       //           .endofpacket
		.src6_ready          (cmd_demux_src6_ready),                                             //       src6.ready
		.src6_valid          (cmd_demux_src6_valid),                                             //           .valid
		.src6_data           (cmd_demux_src6_data),                                              //           .data
		.src6_channel        (cmd_demux_src6_channel),                                           //           .channel
		.src6_startofpacket  (cmd_demux_src6_startofpacket),                                     //           .startofpacket
		.src6_endofpacket    (cmd_demux_src6_endofpacket),                                       //           .endofpacket
		.src7_ready          (cmd_demux_src7_ready),                                             //       src7.ready
		.src7_valid          (cmd_demux_src7_valid),                                             //           .valid
		.src7_data           (cmd_demux_src7_data),                                              //           .data
		.src7_channel        (cmd_demux_src7_channel),                                           //           .channel
		.src7_startofpacket  (cmd_demux_src7_startofpacket),                                     //           .startofpacket
		.src7_endofpacket    (cmd_demux_src7_endofpacket),                                       //           .endofpacket
		.src8_ready          (cmd_demux_src8_ready),                                             //       src8.ready
		.src8_valid          (cmd_demux_src8_valid),                                             //           .valid
		.src8_data           (cmd_demux_src8_data),                                              //           .data
		.src8_channel        (cmd_demux_src8_channel),                                           //           .channel
		.src8_startofpacket  (cmd_demux_src8_startofpacket),                                     //           .startofpacket
		.src8_endofpacket    (cmd_demux_src8_endofpacket),                                       //           .endofpacket
		.src9_ready          (cmd_demux_src9_ready),                                             //       src9.ready
		.src9_valid          (cmd_demux_src9_valid),                                             //           .valid
		.src9_data           (cmd_demux_src9_data),                                              //           .data
		.src9_channel        (cmd_demux_src9_channel),                                           //           .channel
		.src9_startofpacket  (cmd_demux_src9_startofpacket),                                     //           .startofpacket
		.src9_endofpacket    (cmd_demux_src9_endofpacket),                                       //           .endofpacket
		.src10_ready         (cmd_demux_src10_ready),                                            //      src10.ready
		.src10_valid         (cmd_demux_src10_valid),                                            //           .valid
		.src10_data          (cmd_demux_src10_data),                                             //           .data
		.src10_channel       (cmd_demux_src10_channel),                                          //           .channel
		.src10_startofpacket (cmd_demux_src10_startofpacket),                                    //           .startofpacket
		.src10_endofpacket   (cmd_demux_src10_endofpacket),                                      //           .endofpacket
		.src11_ready         (cmd_demux_src11_ready),                                            //      src11.ready
		.src11_valid         (cmd_demux_src11_valid),                                            //           .valid
		.src11_data          (cmd_demux_src11_data),                                             //           .data
		.src11_channel       (cmd_demux_src11_channel),                                          //           .channel
		.src11_startofpacket (cmd_demux_src11_startofpacket),                                    //           .startofpacket
		.src11_endofpacket   (cmd_demux_src11_endofpacket),                                      //           .endofpacket
		.src12_ready         (cmd_demux_src12_ready),                                            //      src12.ready
		.src12_valid         (cmd_demux_src12_valid),                                            //           .valid
		.src12_data          (cmd_demux_src12_data),                                             //           .data
		.src12_channel       (cmd_demux_src12_channel),                                          //           .channel
		.src12_startofpacket (cmd_demux_src12_startofpacket),                                    //           .startofpacket
		.src12_endofpacket   (cmd_demux_src12_endofpacket),                                      //           .endofpacket
		.src13_ready         (cmd_demux_src13_ready),                                            //      src13.ready
		.src13_valid         (cmd_demux_src13_valid),                                            //           .valid
		.src13_data          (cmd_demux_src13_data),                                             //           .data
		.src13_channel       (cmd_demux_src13_channel),                                          //           .channel
		.src13_startofpacket (cmd_demux_src13_startofpacket),                                    //           .startofpacket
		.src13_endofpacket   (cmd_demux_src13_endofpacket),                                      //           .endofpacket
		.src14_ready         (cmd_demux_src14_ready),                                            //      src14.ready
		.src14_valid         (cmd_demux_src14_valid),                                            //           .valid
		.src14_data          (cmd_demux_src14_data),                                             //           .data
		.src14_channel       (cmd_demux_src14_channel),                                          //           .channel
		.src14_startofpacket (cmd_demux_src14_startofpacket),                                    //           .startofpacket
		.src14_endofpacket   (cmd_demux_src14_endofpacket),                                      //           .endofpacket
		.src15_ready         (cmd_demux_src15_ready),                                            //      src15.ready
		.src15_valid         (cmd_demux_src15_valid),                                            //           .valid
		.src15_data          (cmd_demux_src15_data),                                             //           .data
		.src15_channel       (cmd_demux_src15_channel),                                          //           .channel
		.src15_startofpacket (cmd_demux_src15_startofpacket),                                    //           .startofpacket
		.src15_endofpacket   (cmd_demux_src15_endofpacket),                                      //           .endofpacket
		.src16_ready         (cmd_demux_src16_ready),                                            //      src16.ready
		.src16_valid         (cmd_demux_src16_valid),                                            //           .valid
		.src16_data          (cmd_demux_src16_data),                                             //           .data
		.src16_channel       (cmd_demux_src16_channel),                                          //           .channel
		.src16_startofpacket (cmd_demux_src16_startofpacket),                                    //           .startofpacket
		.src16_endofpacket   (cmd_demux_src16_endofpacket),                                      //           .endofpacket
		.src17_ready         (cmd_demux_src17_ready),                                            //      src17.ready
		.src17_valid         (cmd_demux_src17_valid),                                            //           .valid
		.src17_data          (cmd_demux_src17_data),                                             //           .data
		.src17_channel       (cmd_demux_src17_channel),                                          //           .channel
		.src17_startofpacket (cmd_demux_src17_startofpacket),                                    //           .startofpacket
		.src17_endofpacket   (cmd_demux_src17_endofpacket),                                      //           .endofpacket
		.src18_ready         (cmd_demux_src18_ready),                                            //      src18.ready
		.src18_valid         (cmd_demux_src18_valid),                                            //           .valid
		.src18_data          (cmd_demux_src18_data),                                             //           .data
		.src18_channel       (cmd_demux_src18_channel),                                          //           .channel
		.src18_startofpacket (cmd_demux_src18_startofpacket),                                    //           .startofpacket
		.src18_endofpacket   (cmd_demux_src18_endofpacket),                                      //           .endofpacket
		.src19_ready         (cmd_demux_src19_ready),                                            //      src19.ready
		.src19_valid         (cmd_demux_src19_valid),                                            //           .valid
		.src19_data          (cmd_demux_src19_data),                                             //           .data
		.src19_channel       (cmd_demux_src19_channel),                                          //           .channel
		.src19_startofpacket (cmd_demux_src19_startofpacket),                                    //           .startofpacket
		.src19_endofpacket   (cmd_demux_src19_endofpacket),                                      //           .endofpacket
		.src20_ready         (cmd_demux_src20_ready),                                            //      src20.ready
		.src20_valid         (cmd_demux_src20_valid),                                            //           .valid
		.src20_data          (cmd_demux_src20_data),                                             //           .data
		.src20_channel       (cmd_demux_src20_channel),                                          //           .channel
		.src20_startofpacket (cmd_demux_src20_startofpacket),                                    //           .startofpacket
		.src20_endofpacket   (cmd_demux_src20_endofpacket),                                      //           .endofpacket
		.src21_ready         (cmd_demux_src21_ready),                                            //      src21.ready
		.src21_valid         (cmd_demux_src21_valid),                                            //           .valid
		.src21_data          (cmd_demux_src21_data),                                             //           .data
		.src21_channel       (cmd_demux_src21_channel),                                          //           .channel
		.src21_startofpacket (cmd_demux_src21_startofpacket),                                    //           .startofpacket
		.src21_endofpacket   (cmd_demux_src21_endofpacket),                                      //           .endofpacket
		.src22_ready         (cmd_demux_src22_ready),                                            //      src22.ready
		.src22_valid         (cmd_demux_src22_valid),                                            //           .valid
		.src22_data          (cmd_demux_src22_data),                                             //           .data
		.src22_channel       (cmd_demux_src22_channel),                                          //           .channel
		.src22_startofpacket (cmd_demux_src22_startofpacket),                                    //           .startofpacket
		.src22_endofpacket   (cmd_demux_src22_endofpacket),                                      //           .endofpacket
		.src23_ready         (cmd_demux_src23_ready),                                            //      src23.ready
		.src23_valid         (cmd_demux_src23_valid),                                            //           .valid
		.src23_data          (cmd_demux_src23_data),                                             //           .data
		.src23_channel       (cmd_demux_src23_channel),                                          //           .channel
		.src23_startofpacket (cmd_demux_src23_startofpacket),                                    //           .startofpacket
		.src23_endofpacket   (cmd_demux_src23_endofpacket),                                      //           .endofpacket
		.src24_ready         (cmd_demux_src24_ready),                                            //      src24.ready
		.src24_valid         (cmd_demux_src24_valid),                                            //           .valid
		.src24_data          (cmd_demux_src24_data),                                             //           .data
		.src24_channel       (cmd_demux_src24_channel),                                          //           .channel
		.src24_startofpacket (cmd_demux_src24_startofpacket),                                    //           .startofpacket
		.src24_endofpacket   (cmd_demux_src24_endofpacket),                                      //           .endofpacket
		.src25_ready         (cmd_demux_src25_ready),                                            //      src25.ready
		.src25_valid         (cmd_demux_src25_valid),                                            //           .valid
		.src25_data          (cmd_demux_src25_data),                                             //           .data
		.src25_channel       (cmd_demux_src25_channel),                                          //           .channel
		.src25_startofpacket (cmd_demux_src25_startofpacket),                                    //           .startofpacket
		.src25_endofpacket   (cmd_demux_src25_endofpacket),                                      //           .endofpacket
		.src26_ready         (cmd_demux_src26_ready),                                            //      src26.ready
		.src26_valid         (cmd_demux_src26_valid),                                            //           .valid
		.src26_data          (cmd_demux_src26_data),                                             //           .data
		.src26_channel       (cmd_demux_src26_channel),                                          //           .channel
		.src26_startofpacket (cmd_demux_src26_startofpacket),                                    //           .startofpacket
		.src26_endofpacket   (cmd_demux_src26_endofpacket),                                      //           .endofpacket
		.src27_ready         (cmd_demux_src27_ready),                                            //      src27.ready
		.src27_valid         (cmd_demux_src27_valid),                                            //           .valid
		.src27_data          (cmd_demux_src27_data),                                             //           .data
		.src27_channel       (cmd_demux_src27_channel),                                          //           .channel
		.src27_startofpacket (cmd_demux_src27_startofpacket),                                    //           .startofpacket
		.src27_endofpacket   (cmd_demux_src27_endofpacket),                                      //           .endofpacket
		.src28_ready         (cmd_demux_src28_ready),                                            //      src28.ready
		.src28_valid         (cmd_demux_src28_valid),                                            //           .valid
		.src28_data          (cmd_demux_src28_data),                                             //           .data
		.src28_channel       (cmd_demux_src28_channel),                                          //           .channel
		.src28_startofpacket (cmd_demux_src28_startofpacket),                                    //           .startofpacket
		.src28_endofpacket   (cmd_demux_src28_endofpacket),                                      //           .endofpacket
		.src29_ready         (cmd_demux_src29_ready),                                            //      src29.ready
		.src29_valid         (cmd_demux_src29_valid),                                            //           .valid
		.src29_data          (cmd_demux_src29_data),                                             //           .data
		.src29_channel       (cmd_demux_src29_channel),                                          //           .channel
		.src29_startofpacket (cmd_demux_src29_startofpacket),                                    //           .startofpacket
		.src29_endofpacket   (cmd_demux_src29_endofpacket),                                      //           .endofpacket
		.src30_ready         (cmd_demux_src30_ready),                                            //      src30.ready
		.src30_valid         (cmd_demux_src30_valid),                                            //           .valid
		.src30_data          (cmd_demux_src30_data),                                             //           .data
		.src30_channel       (cmd_demux_src30_channel),                                          //           .channel
		.src30_startofpacket (cmd_demux_src30_startofpacket),                                    //           .startofpacket
		.src30_endofpacket   (cmd_demux_src30_endofpacket),                                      //           .endofpacket
		.src31_ready         (cmd_demux_src31_ready),                                            //      src31.ready
		.src31_valid         (cmd_demux_src31_valid),                                            //           .valid
		.src31_data          (cmd_demux_src31_data),                                             //           .data
		.src31_channel       (cmd_demux_src31_channel),                                          //           .channel
		.src31_startofpacket (cmd_demux_src31_startofpacket),                                    //           .startofpacket
		.src31_endofpacket   (cmd_demux_src31_endofpacket),                                      //           .endofpacket
		.src32_ready         (cmd_demux_src32_ready),                                            //      src32.ready
		.src32_valid         (cmd_demux_src32_valid),                                            //           .valid
		.src32_data          (cmd_demux_src32_data),                                             //           .data
		.src32_channel       (cmd_demux_src32_channel),                                          //           .channel
		.src32_startofpacket (cmd_demux_src32_startofpacket),                                    //           .startofpacket
		.src32_endofpacket   (cmd_demux_src32_endofpacket),                                      //           .endofpacket
		.src33_ready         (cmd_demux_src33_ready),                                            //      src33.ready
		.src33_valid         (cmd_demux_src33_valid),                                            //           .valid
		.src33_data          (cmd_demux_src33_data),                                             //           .data
		.src33_channel       (cmd_demux_src33_channel),                                          //           .channel
		.src33_startofpacket (cmd_demux_src33_startofpacket),                                    //           .startofpacket
		.src33_endofpacket   (cmd_demux_src33_endofpacket),                                      //           .endofpacket
		.src34_ready         (cmd_demux_src34_ready),                                            //      src34.ready
		.src34_valid         (cmd_demux_src34_valid),                                            //           .valid
		.src34_data          (cmd_demux_src34_data),                                             //           .data
		.src34_channel       (cmd_demux_src34_channel),                                          //           .channel
		.src34_startofpacket (cmd_demux_src34_startofpacket),                                    //           .startofpacket
		.src34_endofpacket   (cmd_demux_src34_endofpacket),                                      //           .endofpacket
		.src35_ready         (cmd_demux_src35_ready),                                            //      src35.ready
		.src35_valid         (cmd_demux_src35_valid),                                            //           .valid
		.src35_data          (cmd_demux_src35_data),                                             //           .data
		.src35_channel       (cmd_demux_src35_channel),                                          //           .channel
		.src35_startofpacket (cmd_demux_src35_startofpacket),                                    //           .startofpacket
		.src35_endofpacket   (cmd_demux_src35_endofpacket)                                       //           .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_demux cmd_demux_001 (
		.clk                 (clk_0_clk_clk),                                                    //        clk.clk
		.reset               (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready          (hps_0_h2f_axi_master_rd_limiter_cmd_src_ready),                    //       sink.ready
		.sink_channel        (hps_0_h2f_axi_master_rd_limiter_cmd_src_channel),                  //           .channel
		.sink_data           (hps_0_h2f_axi_master_rd_limiter_cmd_src_data),                     //           .data
		.sink_startofpacket  (hps_0_h2f_axi_master_rd_limiter_cmd_src_startofpacket),            //           .startofpacket
		.sink_endofpacket    (hps_0_h2f_axi_master_rd_limiter_cmd_src_endofpacket),              //           .endofpacket
		.sink_valid          (hps_0_h2f_axi_master_rd_limiter_cmd_valid_data),                   // sink_valid.data
		.src0_ready          (cmd_demux_001_src0_ready),                                         //       src0.ready
		.src0_valid          (cmd_demux_001_src0_valid),                                         //           .valid
		.src0_data           (cmd_demux_001_src0_data),                                          //           .data
		.src0_channel        (cmd_demux_001_src0_channel),                                       //           .channel
		.src0_startofpacket  (cmd_demux_001_src0_startofpacket),                                 //           .startofpacket
		.src0_endofpacket    (cmd_demux_001_src0_endofpacket),                                   //           .endofpacket
		.src1_ready          (cmd_demux_001_src1_ready),                                         //       src1.ready
		.src1_valid          (cmd_demux_001_src1_valid),                                         //           .valid
		.src1_data           (cmd_demux_001_src1_data),                                          //           .data
		.src1_channel        (cmd_demux_001_src1_channel),                                       //           .channel
		.src1_startofpacket  (cmd_demux_001_src1_startofpacket),                                 //           .startofpacket
		.src1_endofpacket    (cmd_demux_001_src1_endofpacket),                                   //           .endofpacket
		.src2_ready          (cmd_demux_001_src2_ready),                                         //       src2.ready
		.src2_valid          (cmd_demux_001_src2_valid),                                         //           .valid
		.src2_data           (cmd_demux_001_src2_data),                                          //           .data
		.src2_channel        (cmd_demux_001_src2_channel),                                       //           .channel
		.src2_startofpacket  (cmd_demux_001_src2_startofpacket),                                 //           .startofpacket
		.src2_endofpacket    (cmd_demux_001_src2_endofpacket),                                   //           .endofpacket
		.src3_ready          (cmd_demux_001_src3_ready),                                         //       src3.ready
		.src3_valid          (cmd_demux_001_src3_valid),                                         //           .valid
		.src3_data           (cmd_demux_001_src3_data),                                          //           .data
		.src3_channel        (cmd_demux_001_src3_channel),                                       //           .channel
		.src3_startofpacket  (cmd_demux_001_src3_startofpacket),                                 //           .startofpacket
		.src3_endofpacket    (cmd_demux_001_src3_endofpacket),                                   //           .endofpacket
		.src4_ready          (cmd_demux_001_src4_ready),                                         //       src4.ready
		.src4_valid          (cmd_demux_001_src4_valid),                                         //           .valid
		.src4_data           (cmd_demux_001_src4_data),                                          //           .data
		.src4_channel        (cmd_demux_001_src4_channel),                                       //           .channel
		.src4_startofpacket  (cmd_demux_001_src4_startofpacket),                                 //           .startofpacket
		.src4_endofpacket    (cmd_demux_001_src4_endofpacket),                                   //           .endofpacket
		.src5_ready          (cmd_demux_001_src5_ready),                                         //       src5.ready
		.src5_valid          (cmd_demux_001_src5_valid),                                         //           .valid
		.src5_data           (cmd_demux_001_src5_data),                                          //           .data
		.src5_channel        (cmd_demux_001_src5_channel),                                       //           .channel
		.src5_startofpacket  (cmd_demux_001_src5_startofpacket),                                 //           .startofpacket
		.src5_endofpacket    (cmd_demux_001_src5_endofpacket),                                   //           .endofpacket
		.src6_ready          (cmd_demux_001_src6_ready),                                         //       src6.ready
		.src6_valid          (cmd_demux_001_src6_valid),                                         //           .valid
		.src6_data           (cmd_demux_001_src6_data),                                          //           .data
		.src6_channel        (cmd_demux_001_src6_channel),                                       //           .channel
		.src6_startofpacket  (cmd_demux_001_src6_startofpacket),                                 //           .startofpacket
		.src6_endofpacket    (cmd_demux_001_src6_endofpacket),                                   //           .endofpacket
		.src7_ready          (cmd_demux_001_src7_ready),                                         //       src7.ready
		.src7_valid          (cmd_demux_001_src7_valid),                                         //           .valid
		.src7_data           (cmd_demux_001_src7_data),                                          //           .data
		.src7_channel        (cmd_demux_001_src7_channel),                                       //           .channel
		.src7_startofpacket  (cmd_demux_001_src7_startofpacket),                                 //           .startofpacket
		.src7_endofpacket    (cmd_demux_001_src7_endofpacket),                                   //           .endofpacket
		.src8_ready          (cmd_demux_001_src8_ready),                                         //       src8.ready
		.src8_valid          (cmd_demux_001_src8_valid),                                         //           .valid
		.src8_data           (cmd_demux_001_src8_data),                                          //           .data
		.src8_channel        (cmd_demux_001_src8_channel),                                       //           .channel
		.src8_startofpacket  (cmd_demux_001_src8_startofpacket),                                 //           .startofpacket
		.src8_endofpacket    (cmd_demux_001_src8_endofpacket),                                   //           .endofpacket
		.src9_ready          (cmd_demux_001_src9_ready),                                         //       src9.ready
		.src9_valid          (cmd_demux_001_src9_valid),                                         //           .valid
		.src9_data           (cmd_demux_001_src9_data),                                          //           .data
		.src9_channel        (cmd_demux_001_src9_channel),                                       //           .channel
		.src9_startofpacket  (cmd_demux_001_src9_startofpacket),                                 //           .startofpacket
		.src9_endofpacket    (cmd_demux_001_src9_endofpacket),                                   //           .endofpacket
		.src10_ready         (cmd_demux_001_src10_ready),                                        //      src10.ready
		.src10_valid         (cmd_demux_001_src10_valid),                                        //           .valid
		.src10_data          (cmd_demux_001_src10_data),                                         //           .data
		.src10_channel       (cmd_demux_001_src10_channel),                                      //           .channel
		.src10_startofpacket (cmd_demux_001_src10_startofpacket),                                //           .startofpacket
		.src10_endofpacket   (cmd_demux_001_src10_endofpacket),                                  //           .endofpacket
		.src11_ready         (cmd_demux_001_src11_ready),                                        //      src11.ready
		.src11_valid         (cmd_demux_001_src11_valid),                                        //           .valid
		.src11_data          (cmd_demux_001_src11_data),                                         //           .data
		.src11_channel       (cmd_demux_001_src11_channel),                                      //           .channel
		.src11_startofpacket (cmd_demux_001_src11_startofpacket),                                //           .startofpacket
		.src11_endofpacket   (cmd_demux_001_src11_endofpacket),                                  //           .endofpacket
		.src12_ready         (cmd_demux_001_src12_ready),                                        //      src12.ready
		.src12_valid         (cmd_demux_001_src12_valid),                                        //           .valid
		.src12_data          (cmd_demux_001_src12_data),                                         //           .data
		.src12_channel       (cmd_demux_001_src12_channel),                                      //           .channel
		.src12_startofpacket (cmd_demux_001_src12_startofpacket),                                //           .startofpacket
		.src12_endofpacket   (cmd_demux_001_src12_endofpacket),                                  //           .endofpacket
		.src13_ready         (cmd_demux_001_src13_ready),                                        //      src13.ready
		.src13_valid         (cmd_demux_001_src13_valid),                                        //           .valid
		.src13_data          (cmd_demux_001_src13_data),                                         //           .data
		.src13_channel       (cmd_demux_001_src13_channel),                                      //           .channel
		.src13_startofpacket (cmd_demux_001_src13_startofpacket),                                //           .startofpacket
		.src13_endofpacket   (cmd_demux_001_src13_endofpacket),                                  //           .endofpacket
		.src14_ready         (cmd_demux_001_src14_ready),                                        //      src14.ready
		.src14_valid         (cmd_demux_001_src14_valid),                                        //           .valid
		.src14_data          (cmd_demux_001_src14_data),                                         //           .data
		.src14_channel       (cmd_demux_001_src14_channel),                                      //           .channel
		.src14_startofpacket (cmd_demux_001_src14_startofpacket),                                //           .startofpacket
		.src14_endofpacket   (cmd_demux_001_src14_endofpacket),                                  //           .endofpacket
		.src15_ready         (cmd_demux_001_src15_ready),                                        //      src15.ready
		.src15_valid         (cmd_demux_001_src15_valid),                                        //           .valid
		.src15_data          (cmd_demux_001_src15_data),                                         //           .data
		.src15_channel       (cmd_demux_001_src15_channel),                                      //           .channel
		.src15_startofpacket (cmd_demux_001_src15_startofpacket),                                //           .startofpacket
		.src15_endofpacket   (cmd_demux_001_src15_endofpacket),                                  //           .endofpacket
		.src16_ready         (cmd_demux_001_src16_ready),                                        //      src16.ready
		.src16_valid         (cmd_demux_001_src16_valid),                                        //           .valid
		.src16_data          (cmd_demux_001_src16_data),                                         //           .data
		.src16_channel       (cmd_demux_001_src16_channel),                                      //           .channel
		.src16_startofpacket (cmd_demux_001_src16_startofpacket),                                //           .startofpacket
		.src16_endofpacket   (cmd_demux_001_src16_endofpacket),                                  //           .endofpacket
		.src17_ready         (cmd_demux_001_src17_ready),                                        //      src17.ready
		.src17_valid         (cmd_demux_001_src17_valid),                                        //           .valid
		.src17_data          (cmd_demux_001_src17_data),                                         //           .data
		.src17_channel       (cmd_demux_001_src17_channel),                                      //           .channel
		.src17_startofpacket (cmd_demux_001_src17_startofpacket),                                //           .startofpacket
		.src17_endofpacket   (cmd_demux_001_src17_endofpacket),                                  //           .endofpacket
		.src18_ready         (cmd_demux_001_src18_ready),                                        //      src18.ready
		.src18_valid         (cmd_demux_001_src18_valid),                                        //           .valid
		.src18_data          (cmd_demux_001_src18_data),                                         //           .data
		.src18_channel       (cmd_demux_001_src18_channel),                                      //           .channel
		.src18_startofpacket (cmd_demux_001_src18_startofpacket),                                //           .startofpacket
		.src18_endofpacket   (cmd_demux_001_src18_endofpacket),                                  //           .endofpacket
		.src19_ready         (cmd_demux_001_src19_ready),                                        //      src19.ready
		.src19_valid         (cmd_demux_001_src19_valid),                                        //           .valid
		.src19_data          (cmd_demux_001_src19_data),                                         //           .data
		.src19_channel       (cmd_demux_001_src19_channel),                                      //           .channel
		.src19_startofpacket (cmd_demux_001_src19_startofpacket),                                //           .startofpacket
		.src19_endofpacket   (cmd_demux_001_src19_endofpacket),                                  //           .endofpacket
		.src20_ready         (cmd_demux_001_src20_ready),                                        //      src20.ready
		.src20_valid         (cmd_demux_001_src20_valid),                                        //           .valid
		.src20_data          (cmd_demux_001_src20_data),                                         //           .data
		.src20_channel       (cmd_demux_001_src20_channel),                                      //           .channel
		.src20_startofpacket (cmd_demux_001_src20_startofpacket),                                //           .startofpacket
		.src20_endofpacket   (cmd_demux_001_src20_endofpacket),                                  //           .endofpacket
		.src21_ready         (cmd_demux_001_src21_ready),                                        //      src21.ready
		.src21_valid         (cmd_demux_001_src21_valid),                                        //           .valid
		.src21_data          (cmd_demux_001_src21_data),                                         //           .data
		.src21_channel       (cmd_demux_001_src21_channel),                                      //           .channel
		.src21_startofpacket (cmd_demux_001_src21_startofpacket),                                //           .startofpacket
		.src21_endofpacket   (cmd_demux_001_src21_endofpacket),                                  //           .endofpacket
		.src22_ready         (cmd_demux_001_src22_ready),                                        //      src22.ready
		.src22_valid         (cmd_demux_001_src22_valid),                                        //           .valid
		.src22_data          (cmd_demux_001_src22_data),                                         //           .data
		.src22_channel       (cmd_demux_001_src22_channel),                                      //           .channel
		.src22_startofpacket (cmd_demux_001_src22_startofpacket),                                //           .startofpacket
		.src22_endofpacket   (cmd_demux_001_src22_endofpacket),                                  //           .endofpacket
		.src23_ready         (cmd_demux_001_src23_ready),                                        //      src23.ready
		.src23_valid         (cmd_demux_001_src23_valid),                                        //           .valid
		.src23_data          (cmd_demux_001_src23_data),                                         //           .data
		.src23_channel       (cmd_demux_001_src23_channel),                                      //           .channel
		.src23_startofpacket (cmd_demux_001_src23_startofpacket),                                //           .startofpacket
		.src23_endofpacket   (cmd_demux_001_src23_endofpacket),                                  //           .endofpacket
		.src24_ready         (cmd_demux_001_src24_ready),                                        //      src24.ready
		.src24_valid         (cmd_demux_001_src24_valid),                                        //           .valid
		.src24_data          (cmd_demux_001_src24_data),                                         //           .data
		.src24_channel       (cmd_demux_001_src24_channel),                                      //           .channel
		.src24_startofpacket (cmd_demux_001_src24_startofpacket),                                //           .startofpacket
		.src24_endofpacket   (cmd_demux_001_src24_endofpacket),                                  //           .endofpacket
		.src25_ready         (cmd_demux_001_src25_ready),                                        //      src25.ready
		.src25_valid         (cmd_demux_001_src25_valid),                                        //           .valid
		.src25_data          (cmd_demux_001_src25_data),                                         //           .data
		.src25_channel       (cmd_demux_001_src25_channel),                                      //           .channel
		.src25_startofpacket (cmd_demux_001_src25_startofpacket),                                //           .startofpacket
		.src25_endofpacket   (cmd_demux_001_src25_endofpacket),                                  //           .endofpacket
		.src26_ready         (cmd_demux_001_src26_ready),                                        //      src26.ready
		.src26_valid         (cmd_demux_001_src26_valid),                                        //           .valid
		.src26_data          (cmd_demux_001_src26_data),                                         //           .data
		.src26_channel       (cmd_demux_001_src26_channel),                                      //           .channel
		.src26_startofpacket (cmd_demux_001_src26_startofpacket),                                //           .startofpacket
		.src26_endofpacket   (cmd_demux_001_src26_endofpacket),                                  //           .endofpacket
		.src27_ready         (cmd_demux_001_src27_ready),                                        //      src27.ready
		.src27_valid         (cmd_demux_001_src27_valid),                                        //           .valid
		.src27_data          (cmd_demux_001_src27_data),                                         //           .data
		.src27_channel       (cmd_demux_001_src27_channel),                                      //           .channel
		.src27_startofpacket (cmd_demux_001_src27_startofpacket),                                //           .startofpacket
		.src27_endofpacket   (cmd_demux_001_src27_endofpacket),                                  //           .endofpacket
		.src28_ready         (cmd_demux_001_src28_ready),                                        //      src28.ready
		.src28_valid         (cmd_demux_001_src28_valid),                                        //           .valid
		.src28_data          (cmd_demux_001_src28_data),                                         //           .data
		.src28_channel       (cmd_demux_001_src28_channel),                                      //           .channel
		.src28_startofpacket (cmd_demux_001_src28_startofpacket),                                //           .startofpacket
		.src28_endofpacket   (cmd_demux_001_src28_endofpacket),                                  //           .endofpacket
		.src29_ready         (cmd_demux_001_src29_ready),                                        //      src29.ready
		.src29_valid         (cmd_demux_001_src29_valid),                                        //           .valid
		.src29_data          (cmd_demux_001_src29_data),                                         //           .data
		.src29_channel       (cmd_demux_001_src29_channel),                                      //           .channel
		.src29_startofpacket (cmd_demux_001_src29_startofpacket),                                //           .startofpacket
		.src29_endofpacket   (cmd_demux_001_src29_endofpacket),                                  //           .endofpacket
		.src30_ready         (cmd_demux_001_src30_ready),                                        //      src30.ready
		.src30_valid         (cmd_demux_001_src30_valid),                                        //           .valid
		.src30_data          (cmd_demux_001_src30_data),                                         //           .data
		.src30_channel       (cmd_demux_001_src30_channel),                                      //           .channel
		.src30_startofpacket (cmd_demux_001_src30_startofpacket),                                //           .startofpacket
		.src30_endofpacket   (cmd_demux_001_src30_endofpacket),                                  //           .endofpacket
		.src31_ready         (cmd_demux_001_src31_ready),                                        //      src31.ready
		.src31_valid         (cmd_demux_001_src31_valid),                                        //           .valid
		.src31_data          (cmd_demux_001_src31_data),                                         //           .data
		.src31_channel       (cmd_demux_001_src31_channel),                                      //           .channel
		.src31_startofpacket (cmd_demux_001_src31_startofpacket),                                //           .startofpacket
		.src31_endofpacket   (cmd_demux_001_src31_endofpacket),                                  //           .endofpacket
		.src32_ready         (cmd_demux_001_src32_ready),                                        //      src32.ready
		.src32_valid         (cmd_demux_001_src32_valid),                                        //           .valid
		.src32_data          (cmd_demux_001_src32_data),                                         //           .data
		.src32_channel       (cmd_demux_001_src32_channel),                                      //           .channel
		.src32_startofpacket (cmd_demux_001_src32_startofpacket),                                //           .startofpacket
		.src32_endofpacket   (cmd_demux_001_src32_endofpacket),                                  //           .endofpacket
		.src33_ready         (cmd_demux_001_src33_ready),                                        //      src33.ready
		.src33_valid         (cmd_demux_001_src33_valid),                                        //           .valid
		.src33_data          (cmd_demux_001_src33_data),                                         //           .data
		.src33_channel       (cmd_demux_001_src33_channel),                                      //           .channel
		.src33_startofpacket (cmd_demux_001_src33_startofpacket),                                //           .startofpacket
		.src33_endofpacket   (cmd_demux_001_src33_endofpacket),                                  //           .endofpacket
		.src34_ready         (cmd_demux_001_src34_ready),                                        //      src34.ready
		.src34_valid         (cmd_demux_001_src34_valid),                                        //           .valid
		.src34_data          (cmd_demux_001_src34_data),                                         //           .data
		.src34_channel       (cmd_demux_001_src34_channel),                                      //           .channel
		.src34_startofpacket (cmd_demux_001_src34_startofpacket),                                //           .startofpacket
		.src34_endofpacket   (cmd_demux_001_src34_endofpacket),                                  //           .endofpacket
		.src35_ready         (cmd_demux_001_src35_ready),                                        //      src35.ready
		.src35_valid         (cmd_demux_001_src35_valid),                                        //           .valid
		.src35_data          (cmd_demux_001_src35_data),                                         //           .data
		.src35_channel       (cmd_demux_001_src35_channel),                                      //           .channel
		.src35_startofpacket (cmd_demux_001_src35_startofpacket),                                //           .startofpacket
		.src35_endofpacket   (cmd_demux_001_src35_endofpacket)                                   //           .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_src_valid),                          //          .valid
		.src_data            (cmd_mux_src_data),                           //          .data
		.src_channel         (cmd_mux_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                       //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                     //          .channel
		.sink0_data          (cmd_demux_src0_data),                        //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                 //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                   //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                   //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                 //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                    //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),           //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_001 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                      //          .valid
		.src_data            (cmd_mux_001_src_data),                       //          .data
		.src_channel         (cmd_mux_001_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                       //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                     //          .channel
		.sink0_data          (cmd_demux_src1_data),                        //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),                 //          .endofpacket
		.sink1_ready         (cmd_demux_001_src1_ready),                   //     sink1.ready
		.sink1_valid         (cmd_demux_001_src1_valid),                   //          .valid
		.sink1_channel       (cmd_demux_001_src1_channel),                 //          .channel
		.sink1_data          (cmd_demux_001_src1_data),                    //          .data
		.sink1_startofpacket (cmd_demux_001_src1_startofpacket),           //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_002 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                      //          .valid
		.src_data            (cmd_mux_002_src_data),                       //          .data
		.src_channel         (cmd_mux_002_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                       //          .valid
		.sink0_channel       (cmd_demux_src2_channel),                     //          .channel
		.sink0_data          (cmd_demux_src2_data),                        //          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket),                 //          .endofpacket
		.sink1_ready         (cmd_demux_001_src2_ready),                   //     sink1.ready
		.sink1_valid         (cmd_demux_001_src2_valid),                   //          .valid
		.sink1_channel       (cmd_demux_001_src2_channel),                 //          .channel
		.sink1_data          (cmd_demux_001_src2_data),                    //          .data
		.sink1_startofpacket (cmd_demux_001_src2_startofpacket),           //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src2_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_003 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                      //          .valid
		.src_data            (cmd_mux_003_src_data),                       //          .data
		.src_channel         (cmd_mux_003_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                       //          .valid
		.sink0_channel       (cmd_demux_src3_channel),                     //          .channel
		.sink0_data          (cmd_demux_src3_data),                        //          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket),                 //          .endofpacket
		.sink1_ready         (cmd_demux_001_src3_ready),                   //     sink1.ready
		.sink1_valid         (cmd_demux_001_src3_valid),                   //          .valid
		.sink1_channel       (cmd_demux_001_src3_channel),                 //          .channel
		.sink1_data          (cmd_demux_001_src3_data),                    //          .data
		.sink1_startofpacket (cmd_demux_001_src3_startofpacket),           //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src3_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_004 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                      //          .valid
		.src_data            (cmd_mux_004_src_data),                       //          .data
		.src_channel         (cmd_mux_004_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src4_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_src4_valid),                       //          .valid
		.sink0_channel       (cmd_demux_src4_channel),                     //          .channel
		.sink0_data          (cmd_demux_src4_data),                        //          .data
		.sink0_startofpacket (cmd_demux_src4_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src4_endofpacket),                 //          .endofpacket
		.sink1_ready         (cmd_demux_001_src4_ready),                   //     sink1.ready
		.sink1_valid         (cmd_demux_001_src4_valid),                   //          .valid
		.sink1_channel       (cmd_demux_001_src4_channel),                 //          .channel
		.sink1_data          (cmd_demux_001_src4_data),                    //          .data
		.sink1_startofpacket (cmd_demux_001_src4_startofpacket),           //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src4_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_005 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                      //          .valid
		.src_data            (cmd_mux_005_src_data),                       //          .data
		.src_channel         (cmd_mux_005_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src5_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_src5_valid),                       //          .valid
		.sink0_channel       (cmd_demux_src5_channel),                     //          .channel
		.sink0_data          (cmd_demux_src5_data),                        //          .data
		.sink0_startofpacket (cmd_demux_src5_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src5_endofpacket),                 //          .endofpacket
		.sink1_ready         (cmd_demux_001_src5_ready),                   //     sink1.ready
		.sink1_valid         (cmd_demux_001_src5_valid),                   //          .valid
		.sink1_channel       (cmd_demux_001_src5_channel),                 //          .channel
		.sink1_data          (cmd_demux_001_src5_data),                    //          .data
		.sink1_startofpacket (cmd_demux_001_src5_startofpacket),           //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src5_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_006 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                      //          .valid
		.src_data            (cmd_mux_006_src_data),                       //          .data
		.src_channel         (cmd_mux_006_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src6_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_src6_valid),                       //          .valid
		.sink0_channel       (cmd_demux_src6_channel),                     //          .channel
		.sink0_data          (cmd_demux_src6_data),                        //          .data
		.sink0_startofpacket (cmd_demux_src6_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src6_endofpacket),                 //          .endofpacket
		.sink1_ready         (cmd_demux_001_src6_ready),                   //     sink1.ready
		.sink1_valid         (cmd_demux_001_src6_valid),                   //          .valid
		.sink1_channel       (cmd_demux_001_src6_channel),                 //          .channel
		.sink1_data          (cmd_demux_001_src6_data),                    //          .data
		.sink1_startofpacket (cmd_demux_001_src6_startofpacket),           //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src6_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_007 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                      //          .valid
		.src_data            (cmd_mux_007_src_data),                       //          .data
		.src_channel         (cmd_mux_007_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src7_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_src7_valid),                       //          .valid
		.sink0_channel       (cmd_demux_src7_channel),                     //          .channel
		.sink0_data          (cmd_demux_src7_data),                        //          .data
		.sink0_startofpacket (cmd_demux_src7_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src7_endofpacket),                 //          .endofpacket
		.sink1_ready         (cmd_demux_001_src7_ready),                   //     sink1.ready
		.sink1_valid         (cmd_demux_001_src7_valid),                   //          .valid
		.sink1_channel       (cmd_demux_001_src7_channel),                 //          .channel
		.sink1_data          (cmd_demux_001_src7_data),                    //          .data
		.sink1_startofpacket (cmd_demux_001_src7_startofpacket),           //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src7_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_008 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                      //          .valid
		.src_data            (cmd_mux_008_src_data),                       //          .data
		.src_channel         (cmd_mux_008_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src8_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_src8_valid),                       //          .valid
		.sink0_channel       (cmd_demux_src8_channel),                     //          .channel
		.sink0_data          (cmd_demux_src8_data),                        //          .data
		.sink0_startofpacket (cmd_demux_src8_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src8_endofpacket),                 //          .endofpacket
		.sink1_ready         (cmd_demux_001_src8_ready),                   //     sink1.ready
		.sink1_valid         (cmd_demux_001_src8_valid),                   //          .valid
		.sink1_channel       (cmd_demux_001_src8_channel),                 //          .channel
		.sink1_data          (cmd_demux_001_src8_data),                    //          .data
		.sink1_startofpacket (cmd_demux_001_src8_startofpacket),           //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src8_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_009 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_009_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_009_src_valid),                      //          .valid
		.src_data            (cmd_mux_009_src_data),                       //          .data
		.src_channel         (cmd_mux_009_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_009_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_009_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src9_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_src9_valid),                       //          .valid
		.sink0_channel       (cmd_demux_src9_channel),                     //          .channel
		.sink0_data          (cmd_demux_src9_data),                        //          .data
		.sink0_startofpacket (cmd_demux_src9_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src9_endofpacket),                 //          .endofpacket
		.sink1_ready         (cmd_demux_001_src9_ready),                   //     sink1.ready
		.sink1_valid         (cmd_demux_001_src9_valid),                   //          .valid
		.sink1_channel       (cmd_demux_001_src9_channel),                 //          .channel
		.sink1_data          (cmd_demux_001_src9_data),                    //          .data
		.sink1_startofpacket (cmd_demux_001_src9_startofpacket),           //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src9_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_010 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_010_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_010_src_valid),                      //          .valid
		.src_data            (cmd_mux_010_src_data),                       //          .data
		.src_channel         (cmd_mux_010_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_010_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_010_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src10_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src10_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src10_channel),                    //          .channel
		.sink0_data          (cmd_demux_src10_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src10_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src10_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src10_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src10_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src10_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src10_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src10_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src10_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_011 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_011_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_011_src_valid),                      //          .valid
		.src_data            (cmd_mux_011_src_data),                       //          .data
		.src_channel         (cmd_mux_011_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_011_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_011_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src11_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src11_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src11_channel),                    //          .channel
		.sink0_data          (cmd_demux_src11_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src11_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src11_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src11_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src11_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src11_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src11_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src11_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src11_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_012 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_012_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_012_src_valid),                      //          .valid
		.src_data            (cmd_mux_012_src_data),                       //          .data
		.src_channel         (cmd_mux_012_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_012_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_012_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src12_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src12_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src12_channel),                    //          .channel
		.sink0_data          (cmd_demux_src12_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src12_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src12_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src12_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src12_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src12_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src12_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src12_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src12_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_013 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_013_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_013_src_valid),                      //          .valid
		.src_data            (cmd_mux_013_src_data),                       //          .data
		.src_channel         (cmd_mux_013_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_013_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_013_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src13_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src13_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src13_channel),                    //          .channel
		.sink0_data          (cmd_demux_src13_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src13_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src13_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src13_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src13_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src13_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src13_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src13_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src13_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_014 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_014_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_014_src_valid),                      //          .valid
		.src_data            (cmd_mux_014_src_data),                       //          .data
		.src_channel         (cmd_mux_014_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_014_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_014_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src14_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src14_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src14_channel),                    //          .channel
		.sink0_data          (cmd_demux_src14_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src14_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src14_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src14_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src14_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src14_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src14_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src14_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src14_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_015 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_015_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_015_src_valid),                      //          .valid
		.src_data            (cmd_mux_015_src_data),                       //          .data
		.src_channel         (cmd_mux_015_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_015_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_015_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src15_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src15_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src15_channel),                    //          .channel
		.sink0_data          (cmd_demux_src15_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src15_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src15_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src15_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src15_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src15_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src15_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src15_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src15_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_016 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_016_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_016_src_valid),                      //          .valid
		.src_data            (cmd_mux_016_src_data),                       //          .data
		.src_channel         (cmd_mux_016_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_016_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_016_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src16_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src16_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src16_channel),                    //          .channel
		.sink0_data          (cmd_demux_src16_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src16_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src16_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src16_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src16_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src16_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src16_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src16_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src16_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_017 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_017_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_017_src_valid),                      //          .valid
		.src_data            (cmd_mux_017_src_data),                       //          .data
		.src_channel         (cmd_mux_017_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_017_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_017_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src17_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src17_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src17_channel),                    //          .channel
		.sink0_data          (cmd_demux_src17_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src17_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src17_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src17_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src17_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src17_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src17_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src17_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src17_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_018 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_018_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_018_src_valid),                      //          .valid
		.src_data            (cmd_mux_018_src_data),                       //          .data
		.src_channel         (cmd_mux_018_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_018_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_018_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src18_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src18_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src18_channel),                    //          .channel
		.sink0_data          (cmd_demux_src18_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src18_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src18_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src18_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src18_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src18_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src18_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src18_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src18_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_019 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_019_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_019_src_valid),                      //          .valid
		.src_data            (cmd_mux_019_src_data),                       //          .data
		.src_channel         (cmd_mux_019_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_019_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_019_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src19_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src19_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src19_channel),                    //          .channel
		.sink0_data          (cmd_demux_src19_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src19_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src19_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src19_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src19_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src19_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src19_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src19_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src19_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_020 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_020_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_020_src_valid),                      //          .valid
		.src_data            (cmd_mux_020_src_data),                       //          .data
		.src_channel         (cmd_mux_020_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_020_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_020_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src20_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src20_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src20_channel),                    //          .channel
		.sink0_data          (cmd_demux_src20_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src20_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src20_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src20_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src20_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src20_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src20_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src20_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src20_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_021 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_021_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_021_src_valid),                      //          .valid
		.src_data            (cmd_mux_021_src_data),                       //          .data
		.src_channel         (cmd_mux_021_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_021_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_021_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src21_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src21_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src21_channel),                    //          .channel
		.sink0_data          (cmd_demux_src21_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src21_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src21_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src21_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src21_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src21_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src21_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src21_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src21_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_022 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_022_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_022_src_valid),                      //          .valid
		.src_data            (cmd_mux_022_src_data),                       //          .data
		.src_channel         (cmd_mux_022_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_022_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_022_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src22_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src22_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src22_channel),                    //          .channel
		.sink0_data          (cmd_demux_src22_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src22_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src22_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src22_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src22_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src22_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src22_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src22_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src22_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_023 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_023_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_023_src_valid),                      //          .valid
		.src_data            (cmd_mux_023_src_data),                       //          .data
		.src_channel         (cmd_mux_023_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_023_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_023_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src23_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src23_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src23_channel),                    //          .channel
		.sink0_data          (cmd_demux_src23_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src23_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src23_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src23_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src23_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src23_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src23_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src23_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src23_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_024 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_024_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_024_src_valid),                      //          .valid
		.src_data            (cmd_mux_024_src_data),                       //          .data
		.src_channel         (cmd_mux_024_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_024_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_024_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src24_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src24_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src24_channel),                    //          .channel
		.sink0_data          (cmd_demux_src24_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src24_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src24_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src24_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src24_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src24_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src24_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src24_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src24_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_025 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_025_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_025_src_valid),                      //          .valid
		.src_data            (cmd_mux_025_src_data),                       //          .data
		.src_channel         (cmd_mux_025_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_025_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_025_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src25_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src25_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src25_channel),                    //          .channel
		.sink0_data          (cmd_demux_src25_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src25_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src25_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src25_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src25_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src25_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src25_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src25_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src25_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_026 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_026_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_026_src_valid),                      //          .valid
		.src_data            (cmd_mux_026_src_data),                       //          .data
		.src_channel         (cmd_mux_026_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_026_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_026_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src26_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src26_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src26_channel),                    //          .channel
		.sink0_data          (cmd_demux_src26_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src26_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src26_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src26_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src26_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src26_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src26_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src26_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src26_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_027 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_027_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_027_src_valid),                      //          .valid
		.src_data            (cmd_mux_027_src_data),                       //          .data
		.src_channel         (cmd_mux_027_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_027_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_027_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src27_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src27_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src27_channel),                    //          .channel
		.sink0_data          (cmd_demux_src27_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src27_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src27_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src27_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src27_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src27_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src27_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src27_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src27_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_028 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_028_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_028_src_valid),                      //          .valid
		.src_data            (cmd_mux_028_src_data),                       //          .data
		.src_channel         (cmd_mux_028_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_028_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_028_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src28_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src28_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src28_channel),                    //          .channel
		.sink0_data          (cmd_demux_src28_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src28_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src28_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src28_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src28_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src28_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src28_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src28_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src28_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_029 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_029_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_029_src_valid),                      //          .valid
		.src_data            (cmd_mux_029_src_data),                       //          .data
		.src_channel         (cmd_mux_029_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_029_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_029_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src29_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src29_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src29_channel),                    //          .channel
		.sink0_data          (cmd_demux_src29_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src29_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src29_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src29_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src29_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src29_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src29_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src29_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src29_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_030 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_030_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_030_src_valid),                      //          .valid
		.src_data            (cmd_mux_030_src_data),                       //          .data
		.src_channel         (cmd_mux_030_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_030_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_030_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src30_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src30_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src30_channel),                    //          .channel
		.sink0_data          (cmd_demux_src30_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src30_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src30_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src30_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src30_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src30_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src30_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src30_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src30_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_031 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_031_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_031_src_valid),                      //          .valid
		.src_data            (cmd_mux_031_src_data),                       //          .data
		.src_channel         (cmd_mux_031_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_031_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_031_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src31_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src31_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src31_channel),                    //          .channel
		.sink0_data          (cmd_demux_src31_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src31_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src31_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src31_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src31_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src31_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src31_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src31_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src31_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_032 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_032_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_032_src_valid),                      //          .valid
		.src_data            (cmd_mux_032_src_data),                       //          .data
		.src_channel         (cmd_mux_032_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_032_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_032_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src32_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src32_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src32_channel),                    //          .channel
		.sink0_data          (cmd_demux_src32_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src32_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src32_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src32_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src32_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src32_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src32_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src32_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src32_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_033 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_033_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_033_src_valid),                      //          .valid
		.src_data            (cmd_mux_033_src_data),                       //          .data
		.src_channel         (cmd_mux_033_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_033_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_033_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src33_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src33_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src33_channel),                    //          .channel
		.sink0_data          (cmd_demux_src33_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src33_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src33_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src33_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src33_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src33_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src33_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src33_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src33_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_034 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_034_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_034_src_valid),                      //          .valid
		.src_data            (cmd_mux_034_src_data),                       //          .data
		.src_channel         (cmd_mux_034_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_034_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_034_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src34_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src34_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src34_channel),                    //          .channel
		.sink0_data          (cmd_demux_src34_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src34_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src34_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src34_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src34_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src34_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src34_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src34_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src34_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_cmd_mux cmd_mux_035 (
		.clk                 (clk_0_clk_clk),                              //       clk.clk
		.reset               (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_035_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_035_src_valid),                      //          .valid
		.src_data            (cmd_mux_035_src_data),                       //          .data
		.src_channel         (cmd_mux_035_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_035_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_035_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src35_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src35_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src35_channel),                    //          .channel
		.sink0_data          (cmd_demux_src35_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src35_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src35_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src35_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src35_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src35_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src35_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src35_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src35_endofpacket)             //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_002_src_ready),                       //      sink.ready
		.sink_channel       (router_002_src_channel),                     //          .channel
		.sink_data          (router_002_src_data),                        //          .data
		.sink_startofpacket (router_002_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_002_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_src0_data),                        //          .data
		.src0_channel       (rsp_demux_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                 //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                       //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                       //          .valid
		.src1_data          (rsp_demux_src1_data),                        //          .data
		.src1_channel       (rsp_demux_src1_channel),                     //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),               //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)                  //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_001 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                       //      sink.ready
		.sink_channel       (router_003_src_channel),                     //          .channel
		.sink_data          (router_003_src_data),                        //          .data
		.sink_startofpacket (router_003_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_003_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_001_src0_data),                    //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_001_src1_data),                    //          .data
		.src1_channel       (rsp_demux_001_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_002 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                       //      sink.ready
		.sink_channel       (router_004_src_channel),                     //          .channel
		.sink_data          (router_004_src_data),                        //          .data
		.sink_startofpacket (router_004_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_004_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_002_src0_data),                    //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_002_src1_data),                    //          .data
		.src1_channel       (rsp_demux_002_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_003 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                       //      sink.ready
		.sink_channel       (router_005_src_channel),                     //          .channel
		.sink_data          (router_005_src_data),                        //          .data
		.sink_startofpacket (router_005_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_005_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_003_src0_data),                    //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_003_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_003_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_003_src1_data),                    //          .data
		.src1_channel       (rsp_demux_003_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_003_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_003_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_004 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                       //      sink.ready
		.sink_channel       (router_006_src_channel),                     //          .channel
		.sink_data          (router_006_src_data),                        //          .data
		.sink_startofpacket (router_006_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_006_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_004_src0_data),                    //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_004_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_004_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_004_src1_data),                    //          .data
		.src1_channel       (rsp_demux_004_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_004_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_004_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_005 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_007_src_ready),                       //      sink.ready
		.sink_channel       (router_007_src_channel),                     //          .channel
		.sink_data          (router_007_src_data),                        //          .data
		.sink_startofpacket (router_007_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_007_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_005_src0_data),                    //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_005_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_005_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_005_src1_data),                    //          .data
		.src1_channel       (rsp_demux_005_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_005_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_005_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_006 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                       //      sink.ready
		.sink_channel       (router_008_src_channel),                     //          .channel
		.sink_data          (router_008_src_data),                        //          .data
		.sink_startofpacket (router_008_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_008_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_006_src0_data),                    //          .data
		.src0_channel       (rsp_demux_006_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_006_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_006_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_006_src1_data),                    //          .data
		.src1_channel       (rsp_demux_006_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_006_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_006_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_007 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_009_src_ready),                       //      sink.ready
		.sink_channel       (router_009_src_channel),                     //          .channel
		.sink_data          (router_009_src_data),                        //          .data
		.sink_startofpacket (router_009_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_009_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_007_src0_data),                    //          .data
		.src0_channel       (rsp_demux_007_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_007_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_007_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_007_src1_data),                    //          .data
		.src1_channel       (rsp_demux_007_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_007_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_007_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_008 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                       //      sink.ready
		.sink_channel       (router_010_src_channel),                     //          .channel
		.sink_data          (router_010_src_data),                        //          .data
		.sink_startofpacket (router_010_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_010_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_008_src0_data),                    //          .data
		.src0_channel       (rsp_demux_008_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_008_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_008_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_008_src1_data),                    //          .data
		.src1_channel       (rsp_demux_008_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_008_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_008_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_009 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_011_src_ready),                       //      sink.ready
		.sink_channel       (router_011_src_channel),                     //          .channel
		.sink_data          (router_011_src_data),                        //          .data
		.sink_startofpacket (router_011_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_011_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_009_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_009_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_009_src0_data),                    //          .data
		.src0_channel       (rsp_demux_009_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_009_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_009_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_009_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_009_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_009_src1_data),                    //          .data
		.src1_channel       (rsp_demux_009_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_009_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_009_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_010 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_012_src_ready),                       //      sink.ready
		.sink_channel       (router_012_src_channel),                     //          .channel
		.sink_data          (router_012_src_data),                        //          .data
		.sink_startofpacket (router_012_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_012_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_010_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_010_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_010_src0_data),                    //          .data
		.src0_channel       (rsp_demux_010_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_010_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_010_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_010_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_010_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_010_src1_data),                    //          .data
		.src1_channel       (rsp_demux_010_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_010_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_010_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_011 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_013_src_ready),                       //      sink.ready
		.sink_channel       (router_013_src_channel),                     //          .channel
		.sink_data          (router_013_src_data),                        //          .data
		.sink_startofpacket (router_013_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_013_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_013_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_011_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_011_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_011_src0_data),                    //          .data
		.src0_channel       (rsp_demux_011_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_011_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_011_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_011_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_011_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_011_src1_data),                    //          .data
		.src1_channel       (rsp_demux_011_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_011_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_011_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_012 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_014_src_ready),                       //      sink.ready
		.sink_channel       (router_014_src_channel),                     //          .channel
		.sink_data          (router_014_src_data),                        //          .data
		.sink_startofpacket (router_014_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_014_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_014_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_012_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_012_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_012_src0_data),                    //          .data
		.src0_channel       (rsp_demux_012_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_012_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_012_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_012_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_012_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_012_src1_data),                    //          .data
		.src1_channel       (rsp_demux_012_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_012_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_012_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_013 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_015_src_ready),                       //      sink.ready
		.sink_channel       (router_015_src_channel),                     //          .channel
		.sink_data          (router_015_src_data),                        //          .data
		.sink_startofpacket (router_015_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_015_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_015_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_013_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_013_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_013_src0_data),                    //          .data
		.src0_channel       (rsp_demux_013_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_013_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_013_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_013_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_013_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_013_src1_data),                    //          .data
		.src1_channel       (rsp_demux_013_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_013_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_013_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_014 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_016_src_ready),                       //      sink.ready
		.sink_channel       (router_016_src_channel),                     //          .channel
		.sink_data          (router_016_src_data),                        //          .data
		.sink_startofpacket (router_016_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_016_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_016_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_014_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_014_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_014_src0_data),                    //          .data
		.src0_channel       (rsp_demux_014_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_014_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_014_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_014_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_014_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_014_src1_data),                    //          .data
		.src1_channel       (rsp_demux_014_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_014_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_014_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_015 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_017_src_ready),                       //      sink.ready
		.sink_channel       (router_017_src_channel),                     //          .channel
		.sink_data          (router_017_src_data),                        //          .data
		.sink_startofpacket (router_017_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_017_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_017_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_015_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_015_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_015_src0_data),                    //          .data
		.src0_channel       (rsp_demux_015_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_015_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_015_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_015_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_015_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_015_src1_data),                    //          .data
		.src1_channel       (rsp_demux_015_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_015_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_015_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_016 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_018_src_ready),                       //      sink.ready
		.sink_channel       (router_018_src_channel),                     //          .channel
		.sink_data          (router_018_src_data),                        //          .data
		.sink_startofpacket (router_018_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_018_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_018_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_016_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_016_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_016_src0_data),                    //          .data
		.src0_channel       (rsp_demux_016_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_016_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_016_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_016_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_016_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_016_src1_data),                    //          .data
		.src1_channel       (rsp_demux_016_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_016_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_016_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_017 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_019_src_ready),                       //      sink.ready
		.sink_channel       (router_019_src_channel),                     //          .channel
		.sink_data          (router_019_src_data),                        //          .data
		.sink_startofpacket (router_019_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_019_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_019_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_017_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_017_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_017_src0_data),                    //          .data
		.src0_channel       (rsp_demux_017_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_017_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_017_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_017_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_017_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_017_src1_data),                    //          .data
		.src1_channel       (rsp_demux_017_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_017_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_017_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_018 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_020_src_ready),                       //      sink.ready
		.sink_channel       (router_020_src_channel),                     //          .channel
		.sink_data          (router_020_src_data),                        //          .data
		.sink_startofpacket (router_020_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_020_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_020_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_018_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_018_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_018_src0_data),                    //          .data
		.src0_channel       (rsp_demux_018_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_018_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_018_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_018_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_018_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_018_src1_data),                    //          .data
		.src1_channel       (rsp_demux_018_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_018_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_018_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_019 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_021_src_ready),                       //      sink.ready
		.sink_channel       (router_021_src_channel),                     //          .channel
		.sink_data          (router_021_src_data),                        //          .data
		.sink_startofpacket (router_021_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_021_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_021_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_019_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_019_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_019_src0_data),                    //          .data
		.src0_channel       (rsp_demux_019_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_019_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_019_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_019_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_019_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_019_src1_data),                    //          .data
		.src1_channel       (rsp_demux_019_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_019_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_019_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_020 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_022_src_ready),                       //      sink.ready
		.sink_channel       (router_022_src_channel),                     //          .channel
		.sink_data          (router_022_src_data),                        //          .data
		.sink_startofpacket (router_022_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_022_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_022_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_020_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_020_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_020_src0_data),                    //          .data
		.src0_channel       (rsp_demux_020_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_020_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_020_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_020_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_020_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_020_src1_data),                    //          .data
		.src1_channel       (rsp_demux_020_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_020_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_020_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_021 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_023_src_ready),                       //      sink.ready
		.sink_channel       (router_023_src_channel),                     //          .channel
		.sink_data          (router_023_src_data),                        //          .data
		.sink_startofpacket (router_023_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_023_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_023_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_021_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_021_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_021_src0_data),                    //          .data
		.src0_channel       (rsp_demux_021_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_021_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_021_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_021_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_021_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_021_src1_data),                    //          .data
		.src1_channel       (rsp_demux_021_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_021_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_021_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_022 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_024_src_ready),                       //      sink.ready
		.sink_channel       (router_024_src_channel),                     //          .channel
		.sink_data          (router_024_src_data),                        //          .data
		.sink_startofpacket (router_024_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_024_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_024_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_022_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_022_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_022_src0_data),                    //          .data
		.src0_channel       (rsp_demux_022_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_022_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_022_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_022_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_022_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_022_src1_data),                    //          .data
		.src1_channel       (rsp_demux_022_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_022_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_022_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_023 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_025_src_ready),                       //      sink.ready
		.sink_channel       (router_025_src_channel),                     //          .channel
		.sink_data          (router_025_src_data),                        //          .data
		.sink_startofpacket (router_025_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_025_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_025_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_023_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_023_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_023_src0_data),                    //          .data
		.src0_channel       (rsp_demux_023_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_023_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_023_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_023_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_023_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_023_src1_data),                    //          .data
		.src1_channel       (rsp_demux_023_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_023_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_023_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_024 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_026_src_ready),                       //      sink.ready
		.sink_channel       (router_026_src_channel),                     //          .channel
		.sink_data          (router_026_src_data),                        //          .data
		.sink_startofpacket (router_026_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_026_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_026_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_024_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_024_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_024_src0_data),                    //          .data
		.src0_channel       (rsp_demux_024_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_024_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_024_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_024_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_024_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_024_src1_data),                    //          .data
		.src1_channel       (rsp_demux_024_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_024_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_024_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_025 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_027_src_ready),                       //      sink.ready
		.sink_channel       (router_027_src_channel),                     //          .channel
		.sink_data          (router_027_src_data),                        //          .data
		.sink_startofpacket (router_027_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_027_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_027_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_025_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_025_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_025_src0_data),                    //          .data
		.src0_channel       (rsp_demux_025_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_025_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_025_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_025_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_025_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_025_src1_data),                    //          .data
		.src1_channel       (rsp_demux_025_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_025_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_025_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_026 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_028_src_ready),                       //      sink.ready
		.sink_channel       (router_028_src_channel),                     //          .channel
		.sink_data          (router_028_src_data),                        //          .data
		.sink_startofpacket (router_028_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_028_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_028_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_026_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_026_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_026_src0_data),                    //          .data
		.src0_channel       (rsp_demux_026_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_026_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_026_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_026_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_026_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_026_src1_data),                    //          .data
		.src1_channel       (rsp_demux_026_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_026_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_026_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_027 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_029_src_ready),                       //      sink.ready
		.sink_channel       (router_029_src_channel),                     //          .channel
		.sink_data          (router_029_src_data),                        //          .data
		.sink_startofpacket (router_029_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_029_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_029_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_027_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_027_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_027_src0_data),                    //          .data
		.src0_channel       (rsp_demux_027_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_027_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_027_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_027_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_027_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_027_src1_data),                    //          .data
		.src1_channel       (rsp_demux_027_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_027_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_027_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_028 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_030_src_ready),                       //      sink.ready
		.sink_channel       (router_030_src_channel),                     //          .channel
		.sink_data          (router_030_src_data),                        //          .data
		.sink_startofpacket (router_030_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_030_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_030_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_028_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_028_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_028_src0_data),                    //          .data
		.src0_channel       (rsp_demux_028_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_028_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_028_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_028_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_028_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_028_src1_data),                    //          .data
		.src1_channel       (rsp_demux_028_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_028_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_028_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_029 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_031_src_ready),                       //      sink.ready
		.sink_channel       (router_031_src_channel),                     //          .channel
		.sink_data          (router_031_src_data),                        //          .data
		.sink_startofpacket (router_031_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_031_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_031_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_029_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_029_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_029_src0_data),                    //          .data
		.src0_channel       (rsp_demux_029_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_029_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_029_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_029_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_029_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_029_src1_data),                    //          .data
		.src1_channel       (rsp_demux_029_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_029_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_029_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_030 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_032_src_ready),                       //      sink.ready
		.sink_channel       (router_032_src_channel),                     //          .channel
		.sink_data          (router_032_src_data),                        //          .data
		.sink_startofpacket (router_032_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_032_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_032_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_030_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_030_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_030_src0_data),                    //          .data
		.src0_channel       (rsp_demux_030_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_030_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_030_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_030_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_030_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_030_src1_data),                    //          .data
		.src1_channel       (rsp_demux_030_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_030_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_030_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_031 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_033_src_ready),                       //      sink.ready
		.sink_channel       (router_033_src_channel),                     //          .channel
		.sink_data          (router_033_src_data),                        //          .data
		.sink_startofpacket (router_033_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_033_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_033_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_031_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_031_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_031_src0_data),                    //          .data
		.src0_channel       (rsp_demux_031_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_031_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_031_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_031_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_031_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_031_src1_data),                    //          .data
		.src1_channel       (rsp_demux_031_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_031_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_031_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_032 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_034_src_ready),                       //      sink.ready
		.sink_channel       (router_034_src_channel),                     //          .channel
		.sink_data          (router_034_src_data),                        //          .data
		.sink_startofpacket (router_034_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_034_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_034_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_032_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_032_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_032_src0_data),                    //          .data
		.src0_channel       (rsp_demux_032_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_032_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_032_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_032_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_032_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_032_src1_data),                    //          .data
		.src1_channel       (rsp_demux_032_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_032_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_032_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_033 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_035_src_ready),                       //      sink.ready
		.sink_channel       (router_035_src_channel),                     //          .channel
		.sink_data          (router_035_src_data),                        //          .data
		.sink_startofpacket (router_035_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_035_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_035_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_033_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_033_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_033_src0_data),                    //          .data
		.src0_channel       (rsp_demux_033_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_033_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_033_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_033_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_033_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_033_src1_data),                    //          .data
		.src1_channel       (rsp_demux_033_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_033_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_033_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_034 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_036_src_ready),                       //      sink.ready
		.sink_channel       (router_036_src_channel),                     //          .channel
		.sink_data          (router_036_src_data),                        //          .data
		.sink_startofpacket (router_036_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_036_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_036_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_034_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_034_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_034_src0_data),                    //          .data
		.src0_channel       (rsp_demux_034_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_034_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_034_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_034_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_034_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_034_src1_data),                    //          .data
		.src1_channel       (rsp_demux_034_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_034_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_034_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_demux rsp_demux_035 (
		.clk                (clk_0_clk_clk),                              //       clk.clk
		.reset              (led_fpga_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_037_src_ready),                       //      sink.ready
		.sink_channel       (router_037_src_channel),                     //          .channel
		.sink_data          (router_037_src_data),                        //          .data
		.sink_startofpacket (router_037_src_startofpacket),               //          .startofpacket
		.sink_endofpacket   (router_037_src_endofpacket),                 //          .endofpacket
		.sink_valid         (router_037_src_valid),                       //          .valid
		.src0_ready         (rsp_demux_035_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_035_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_035_src0_data),                    //          .data
		.src0_channel       (rsp_demux_035_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_035_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_035_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_035_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_035_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_035_src1_data),                    //          .data
		.src1_channel       (rsp_demux_035_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_035_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_035_src1_endofpacket)              //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                  (clk_0_clk_clk),                                                    //       clk.clk
		.reset                (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready            (rsp_mux_src_ready),                                                //       src.ready
		.src_valid            (rsp_mux_src_valid),                                                //          .valid
		.src_data             (rsp_mux_src_data),                                                 //          .data
		.src_channel          (rsp_mux_src_channel),                                              //          .channel
		.src_startofpacket    (rsp_mux_src_startofpacket),                                        //          .startofpacket
		.src_endofpacket      (rsp_mux_src_endofpacket),                                          //          .endofpacket
		.sink0_ready          (rsp_demux_src0_ready),                                             //     sink0.ready
		.sink0_valid          (rsp_demux_src0_valid),                                             //          .valid
		.sink0_channel        (rsp_demux_src0_channel),                                           //          .channel
		.sink0_data           (rsp_demux_src0_data),                                              //          .data
		.sink0_startofpacket  (rsp_demux_src0_startofpacket),                                     //          .startofpacket
		.sink0_endofpacket    (rsp_demux_src0_endofpacket),                                       //          .endofpacket
		.sink1_ready          (rsp_demux_001_src0_ready),                                         //     sink1.ready
		.sink1_valid          (rsp_demux_001_src0_valid),                                         //          .valid
		.sink1_channel        (rsp_demux_001_src0_channel),                                       //          .channel
		.sink1_data           (rsp_demux_001_src0_data),                                          //          .data
		.sink1_startofpacket  (rsp_demux_001_src0_startofpacket),                                 //          .startofpacket
		.sink1_endofpacket    (rsp_demux_001_src0_endofpacket),                                   //          .endofpacket
		.sink2_ready          (rsp_demux_002_src0_ready),                                         //     sink2.ready
		.sink2_valid          (rsp_demux_002_src0_valid),                                         //          .valid
		.sink2_channel        (rsp_demux_002_src0_channel),                                       //          .channel
		.sink2_data           (rsp_demux_002_src0_data),                                          //          .data
		.sink2_startofpacket  (rsp_demux_002_src0_startofpacket),                                 //          .startofpacket
		.sink2_endofpacket    (rsp_demux_002_src0_endofpacket),                                   //          .endofpacket
		.sink3_ready          (rsp_demux_003_src0_ready),                                         //     sink3.ready
		.sink3_valid          (rsp_demux_003_src0_valid),                                         //          .valid
		.sink3_channel        (rsp_demux_003_src0_channel),                                       //          .channel
		.sink3_data           (rsp_demux_003_src0_data),                                          //          .data
		.sink3_startofpacket  (rsp_demux_003_src0_startofpacket),                                 //          .startofpacket
		.sink3_endofpacket    (rsp_demux_003_src0_endofpacket),                                   //          .endofpacket
		.sink4_ready          (rsp_demux_004_src0_ready),                                         //     sink4.ready
		.sink4_valid          (rsp_demux_004_src0_valid),                                         //          .valid
		.sink4_channel        (rsp_demux_004_src0_channel),                                       //          .channel
		.sink4_data           (rsp_demux_004_src0_data),                                          //          .data
		.sink4_startofpacket  (rsp_demux_004_src0_startofpacket),                                 //          .startofpacket
		.sink4_endofpacket    (rsp_demux_004_src0_endofpacket),                                   //          .endofpacket
		.sink5_ready          (rsp_demux_005_src0_ready),                                         //     sink5.ready
		.sink5_valid          (rsp_demux_005_src0_valid),                                         //          .valid
		.sink5_channel        (rsp_demux_005_src0_channel),                                       //          .channel
		.sink5_data           (rsp_demux_005_src0_data),                                          //          .data
		.sink5_startofpacket  (rsp_demux_005_src0_startofpacket),                                 //          .startofpacket
		.sink5_endofpacket    (rsp_demux_005_src0_endofpacket),                                   //          .endofpacket
		.sink6_ready          (rsp_demux_006_src0_ready),                                         //     sink6.ready
		.sink6_valid          (rsp_demux_006_src0_valid),                                         //          .valid
		.sink6_channel        (rsp_demux_006_src0_channel),                                       //          .channel
		.sink6_data           (rsp_demux_006_src0_data),                                          //          .data
		.sink6_startofpacket  (rsp_demux_006_src0_startofpacket),                                 //          .startofpacket
		.sink6_endofpacket    (rsp_demux_006_src0_endofpacket),                                   //          .endofpacket
		.sink7_ready          (rsp_demux_007_src0_ready),                                         //     sink7.ready
		.sink7_valid          (rsp_demux_007_src0_valid),                                         //          .valid
		.sink7_channel        (rsp_demux_007_src0_channel),                                       //          .channel
		.sink7_data           (rsp_demux_007_src0_data),                                          //          .data
		.sink7_startofpacket  (rsp_demux_007_src0_startofpacket),                                 //          .startofpacket
		.sink7_endofpacket    (rsp_demux_007_src0_endofpacket),                                   //          .endofpacket
		.sink8_ready          (rsp_demux_008_src0_ready),                                         //     sink8.ready
		.sink8_valid          (rsp_demux_008_src0_valid),                                         //          .valid
		.sink8_channel        (rsp_demux_008_src0_channel),                                       //          .channel
		.sink8_data           (rsp_demux_008_src0_data),                                          //          .data
		.sink8_startofpacket  (rsp_demux_008_src0_startofpacket),                                 //          .startofpacket
		.sink8_endofpacket    (rsp_demux_008_src0_endofpacket),                                   //          .endofpacket
		.sink9_ready          (rsp_demux_009_src0_ready),                                         //     sink9.ready
		.sink9_valid          (rsp_demux_009_src0_valid),                                         //          .valid
		.sink9_channel        (rsp_demux_009_src0_channel),                                       //          .channel
		.sink9_data           (rsp_demux_009_src0_data),                                          //          .data
		.sink9_startofpacket  (rsp_demux_009_src0_startofpacket),                                 //          .startofpacket
		.sink9_endofpacket    (rsp_demux_009_src0_endofpacket),                                   //          .endofpacket
		.sink10_ready         (rsp_demux_010_src0_ready),                                         //    sink10.ready
		.sink10_valid         (rsp_demux_010_src0_valid),                                         //          .valid
		.sink10_channel       (rsp_demux_010_src0_channel),                                       //          .channel
		.sink10_data          (rsp_demux_010_src0_data),                                          //          .data
		.sink10_startofpacket (rsp_demux_010_src0_startofpacket),                                 //          .startofpacket
		.sink10_endofpacket   (rsp_demux_010_src0_endofpacket),                                   //          .endofpacket
		.sink11_ready         (rsp_demux_011_src0_ready),                                         //    sink11.ready
		.sink11_valid         (rsp_demux_011_src0_valid),                                         //          .valid
		.sink11_channel       (rsp_demux_011_src0_channel),                                       //          .channel
		.sink11_data          (rsp_demux_011_src0_data),                                          //          .data
		.sink11_startofpacket (rsp_demux_011_src0_startofpacket),                                 //          .startofpacket
		.sink11_endofpacket   (rsp_demux_011_src0_endofpacket),                                   //          .endofpacket
		.sink12_ready         (rsp_demux_012_src0_ready),                                         //    sink12.ready
		.sink12_valid         (rsp_demux_012_src0_valid),                                         //          .valid
		.sink12_channel       (rsp_demux_012_src0_channel),                                       //          .channel
		.sink12_data          (rsp_demux_012_src0_data),                                          //          .data
		.sink12_startofpacket (rsp_demux_012_src0_startofpacket),                                 //          .startofpacket
		.sink12_endofpacket   (rsp_demux_012_src0_endofpacket),                                   //          .endofpacket
		.sink13_ready         (rsp_demux_013_src0_ready),                                         //    sink13.ready
		.sink13_valid         (rsp_demux_013_src0_valid),                                         //          .valid
		.sink13_channel       (rsp_demux_013_src0_channel),                                       //          .channel
		.sink13_data          (rsp_demux_013_src0_data),                                          //          .data
		.sink13_startofpacket (rsp_demux_013_src0_startofpacket),                                 //          .startofpacket
		.sink13_endofpacket   (rsp_demux_013_src0_endofpacket),                                   //          .endofpacket
		.sink14_ready         (rsp_demux_014_src0_ready),                                         //    sink14.ready
		.sink14_valid         (rsp_demux_014_src0_valid),                                         //          .valid
		.sink14_channel       (rsp_demux_014_src0_channel),                                       //          .channel
		.sink14_data          (rsp_demux_014_src0_data),                                          //          .data
		.sink14_startofpacket (rsp_demux_014_src0_startofpacket),                                 //          .startofpacket
		.sink14_endofpacket   (rsp_demux_014_src0_endofpacket),                                   //          .endofpacket
		.sink15_ready         (rsp_demux_015_src0_ready),                                         //    sink15.ready
		.sink15_valid         (rsp_demux_015_src0_valid),                                         //          .valid
		.sink15_channel       (rsp_demux_015_src0_channel),                                       //          .channel
		.sink15_data          (rsp_demux_015_src0_data),                                          //          .data
		.sink15_startofpacket (rsp_demux_015_src0_startofpacket),                                 //          .startofpacket
		.sink15_endofpacket   (rsp_demux_015_src0_endofpacket),                                   //          .endofpacket
		.sink16_ready         (rsp_demux_016_src0_ready),                                         //    sink16.ready
		.sink16_valid         (rsp_demux_016_src0_valid),                                         //          .valid
		.sink16_channel       (rsp_demux_016_src0_channel),                                       //          .channel
		.sink16_data          (rsp_demux_016_src0_data),                                          //          .data
		.sink16_startofpacket (rsp_demux_016_src0_startofpacket),                                 //          .startofpacket
		.sink16_endofpacket   (rsp_demux_016_src0_endofpacket),                                   //          .endofpacket
		.sink17_ready         (rsp_demux_017_src0_ready),                                         //    sink17.ready
		.sink17_valid         (rsp_demux_017_src0_valid),                                         //          .valid
		.sink17_channel       (rsp_demux_017_src0_channel),                                       //          .channel
		.sink17_data          (rsp_demux_017_src0_data),                                          //          .data
		.sink17_startofpacket (rsp_demux_017_src0_startofpacket),                                 //          .startofpacket
		.sink17_endofpacket   (rsp_demux_017_src0_endofpacket),                                   //          .endofpacket
		.sink18_ready         (rsp_demux_018_src0_ready),                                         //    sink18.ready
		.sink18_valid         (rsp_demux_018_src0_valid),                                         //          .valid
		.sink18_channel       (rsp_demux_018_src0_channel),                                       //          .channel
		.sink18_data          (rsp_demux_018_src0_data),                                          //          .data
		.sink18_startofpacket (rsp_demux_018_src0_startofpacket),                                 //          .startofpacket
		.sink18_endofpacket   (rsp_demux_018_src0_endofpacket),                                   //          .endofpacket
		.sink19_ready         (rsp_demux_019_src0_ready),                                         //    sink19.ready
		.sink19_valid         (rsp_demux_019_src0_valid),                                         //          .valid
		.sink19_channel       (rsp_demux_019_src0_channel),                                       //          .channel
		.sink19_data          (rsp_demux_019_src0_data),                                          //          .data
		.sink19_startofpacket (rsp_demux_019_src0_startofpacket),                                 //          .startofpacket
		.sink19_endofpacket   (rsp_demux_019_src0_endofpacket),                                   //          .endofpacket
		.sink20_ready         (rsp_demux_020_src0_ready),                                         //    sink20.ready
		.sink20_valid         (rsp_demux_020_src0_valid),                                         //          .valid
		.sink20_channel       (rsp_demux_020_src0_channel),                                       //          .channel
		.sink20_data          (rsp_demux_020_src0_data),                                          //          .data
		.sink20_startofpacket (rsp_demux_020_src0_startofpacket),                                 //          .startofpacket
		.sink20_endofpacket   (rsp_demux_020_src0_endofpacket),                                   //          .endofpacket
		.sink21_ready         (rsp_demux_021_src0_ready),                                         //    sink21.ready
		.sink21_valid         (rsp_demux_021_src0_valid),                                         //          .valid
		.sink21_channel       (rsp_demux_021_src0_channel),                                       //          .channel
		.sink21_data          (rsp_demux_021_src0_data),                                          //          .data
		.sink21_startofpacket (rsp_demux_021_src0_startofpacket),                                 //          .startofpacket
		.sink21_endofpacket   (rsp_demux_021_src0_endofpacket),                                   //          .endofpacket
		.sink22_ready         (rsp_demux_022_src0_ready),                                         //    sink22.ready
		.sink22_valid         (rsp_demux_022_src0_valid),                                         //          .valid
		.sink22_channel       (rsp_demux_022_src0_channel),                                       //          .channel
		.sink22_data          (rsp_demux_022_src0_data),                                          //          .data
		.sink22_startofpacket (rsp_demux_022_src0_startofpacket),                                 //          .startofpacket
		.sink22_endofpacket   (rsp_demux_022_src0_endofpacket),                                   //          .endofpacket
		.sink23_ready         (rsp_demux_023_src0_ready),                                         //    sink23.ready
		.sink23_valid         (rsp_demux_023_src0_valid),                                         //          .valid
		.sink23_channel       (rsp_demux_023_src0_channel),                                       //          .channel
		.sink23_data          (rsp_demux_023_src0_data),                                          //          .data
		.sink23_startofpacket (rsp_demux_023_src0_startofpacket),                                 //          .startofpacket
		.sink23_endofpacket   (rsp_demux_023_src0_endofpacket),                                   //          .endofpacket
		.sink24_ready         (rsp_demux_024_src0_ready),                                         //    sink24.ready
		.sink24_valid         (rsp_demux_024_src0_valid),                                         //          .valid
		.sink24_channel       (rsp_demux_024_src0_channel),                                       //          .channel
		.sink24_data          (rsp_demux_024_src0_data),                                          //          .data
		.sink24_startofpacket (rsp_demux_024_src0_startofpacket),                                 //          .startofpacket
		.sink24_endofpacket   (rsp_demux_024_src0_endofpacket),                                   //          .endofpacket
		.sink25_ready         (rsp_demux_025_src0_ready),                                         //    sink25.ready
		.sink25_valid         (rsp_demux_025_src0_valid),                                         //          .valid
		.sink25_channel       (rsp_demux_025_src0_channel),                                       //          .channel
		.sink25_data          (rsp_demux_025_src0_data),                                          //          .data
		.sink25_startofpacket (rsp_demux_025_src0_startofpacket),                                 //          .startofpacket
		.sink25_endofpacket   (rsp_demux_025_src0_endofpacket),                                   //          .endofpacket
		.sink26_ready         (rsp_demux_026_src0_ready),                                         //    sink26.ready
		.sink26_valid         (rsp_demux_026_src0_valid),                                         //          .valid
		.sink26_channel       (rsp_demux_026_src0_channel),                                       //          .channel
		.sink26_data          (rsp_demux_026_src0_data),                                          //          .data
		.sink26_startofpacket (rsp_demux_026_src0_startofpacket),                                 //          .startofpacket
		.sink26_endofpacket   (rsp_demux_026_src0_endofpacket),                                   //          .endofpacket
		.sink27_ready         (rsp_demux_027_src0_ready),                                         //    sink27.ready
		.sink27_valid         (rsp_demux_027_src0_valid),                                         //          .valid
		.sink27_channel       (rsp_demux_027_src0_channel),                                       //          .channel
		.sink27_data          (rsp_demux_027_src0_data),                                          //          .data
		.sink27_startofpacket (rsp_demux_027_src0_startofpacket),                                 //          .startofpacket
		.sink27_endofpacket   (rsp_demux_027_src0_endofpacket),                                   //          .endofpacket
		.sink28_ready         (rsp_demux_028_src0_ready),                                         //    sink28.ready
		.sink28_valid         (rsp_demux_028_src0_valid),                                         //          .valid
		.sink28_channel       (rsp_demux_028_src0_channel),                                       //          .channel
		.sink28_data          (rsp_demux_028_src0_data),                                          //          .data
		.sink28_startofpacket (rsp_demux_028_src0_startofpacket),                                 //          .startofpacket
		.sink28_endofpacket   (rsp_demux_028_src0_endofpacket),                                   //          .endofpacket
		.sink29_ready         (rsp_demux_029_src0_ready),                                         //    sink29.ready
		.sink29_valid         (rsp_demux_029_src0_valid),                                         //          .valid
		.sink29_channel       (rsp_demux_029_src0_channel),                                       //          .channel
		.sink29_data          (rsp_demux_029_src0_data),                                          //          .data
		.sink29_startofpacket (rsp_demux_029_src0_startofpacket),                                 //          .startofpacket
		.sink29_endofpacket   (rsp_demux_029_src0_endofpacket),                                   //          .endofpacket
		.sink30_ready         (rsp_demux_030_src0_ready),                                         //    sink30.ready
		.sink30_valid         (rsp_demux_030_src0_valid),                                         //          .valid
		.sink30_channel       (rsp_demux_030_src0_channel),                                       //          .channel
		.sink30_data          (rsp_demux_030_src0_data),                                          //          .data
		.sink30_startofpacket (rsp_demux_030_src0_startofpacket),                                 //          .startofpacket
		.sink30_endofpacket   (rsp_demux_030_src0_endofpacket),                                   //          .endofpacket
		.sink31_ready         (rsp_demux_031_src0_ready),                                         //    sink31.ready
		.sink31_valid         (rsp_demux_031_src0_valid),                                         //          .valid
		.sink31_channel       (rsp_demux_031_src0_channel),                                       //          .channel
		.sink31_data          (rsp_demux_031_src0_data),                                          //          .data
		.sink31_startofpacket (rsp_demux_031_src0_startofpacket),                                 //          .startofpacket
		.sink31_endofpacket   (rsp_demux_031_src0_endofpacket),                                   //          .endofpacket
		.sink32_ready         (rsp_demux_032_src0_ready),                                         //    sink32.ready
		.sink32_valid         (rsp_demux_032_src0_valid),                                         //          .valid
		.sink32_channel       (rsp_demux_032_src0_channel),                                       //          .channel
		.sink32_data          (rsp_demux_032_src0_data),                                          //          .data
		.sink32_startofpacket (rsp_demux_032_src0_startofpacket),                                 //          .startofpacket
		.sink32_endofpacket   (rsp_demux_032_src0_endofpacket),                                   //          .endofpacket
		.sink33_ready         (rsp_demux_033_src0_ready),                                         //    sink33.ready
		.sink33_valid         (rsp_demux_033_src0_valid),                                         //          .valid
		.sink33_channel       (rsp_demux_033_src0_channel),                                       //          .channel
		.sink33_data          (rsp_demux_033_src0_data),                                          //          .data
		.sink33_startofpacket (rsp_demux_033_src0_startofpacket),                                 //          .startofpacket
		.sink33_endofpacket   (rsp_demux_033_src0_endofpacket),                                   //          .endofpacket
		.sink34_ready         (rsp_demux_034_src0_ready),                                         //    sink34.ready
		.sink34_valid         (rsp_demux_034_src0_valid),                                         //          .valid
		.sink34_channel       (rsp_demux_034_src0_channel),                                       //          .channel
		.sink34_data          (rsp_demux_034_src0_data),                                          //          .data
		.sink34_startofpacket (rsp_demux_034_src0_startofpacket),                                 //          .startofpacket
		.sink34_endofpacket   (rsp_demux_034_src0_endofpacket),                                   //          .endofpacket
		.sink35_ready         (rsp_demux_035_src0_ready),                                         //    sink35.ready
		.sink35_valid         (rsp_demux_035_src0_valid),                                         //          .valid
		.sink35_channel       (rsp_demux_035_src0_channel),                                       //          .channel
		.sink35_data          (rsp_demux_035_src0_data),                                          //          .data
		.sink35_startofpacket (rsp_demux_035_src0_startofpacket),                                 //          .startofpacket
		.sink35_endofpacket   (rsp_demux_035_src0_endofpacket)                                    //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_rsp_mux rsp_mux_001 (
		.clk                  (clk_0_clk_clk),                                                    //       clk.clk
		.reset                (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready            (rsp_mux_001_src_ready),                                            //       src.ready
		.src_valid            (rsp_mux_001_src_valid),                                            //          .valid
		.src_data             (rsp_mux_001_src_data),                                             //          .data
		.src_channel          (rsp_mux_001_src_channel),                                          //          .channel
		.src_startofpacket    (rsp_mux_001_src_startofpacket),                                    //          .startofpacket
		.src_endofpacket      (rsp_mux_001_src_endofpacket),                                      //          .endofpacket
		.sink0_ready          (rsp_demux_src1_ready),                                             //     sink0.ready
		.sink0_valid          (rsp_demux_src1_valid),                                             //          .valid
		.sink0_channel        (rsp_demux_src1_channel),                                           //          .channel
		.sink0_data           (rsp_demux_src1_data),                                              //          .data
		.sink0_startofpacket  (rsp_demux_src1_startofpacket),                                     //          .startofpacket
		.sink0_endofpacket    (rsp_demux_src1_endofpacket),                                       //          .endofpacket
		.sink1_ready          (rsp_demux_001_src1_ready),                                         //     sink1.ready
		.sink1_valid          (rsp_demux_001_src1_valid),                                         //          .valid
		.sink1_channel        (rsp_demux_001_src1_channel),                                       //          .channel
		.sink1_data           (rsp_demux_001_src1_data),                                          //          .data
		.sink1_startofpacket  (rsp_demux_001_src1_startofpacket),                                 //          .startofpacket
		.sink1_endofpacket    (rsp_demux_001_src1_endofpacket),                                   //          .endofpacket
		.sink2_ready          (rsp_demux_002_src1_ready),                                         //     sink2.ready
		.sink2_valid          (rsp_demux_002_src1_valid),                                         //          .valid
		.sink2_channel        (rsp_demux_002_src1_channel),                                       //          .channel
		.sink2_data           (rsp_demux_002_src1_data),                                          //          .data
		.sink2_startofpacket  (rsp_demux_002_src1_startofpacket),                                 //          .startofpacket
		.sink2_endofpacket    (rsp_demux_002_src1_endofpacket),                                   //          .endofpacket
		.sink3_ready          (rsp_demux_003_src1_ready),                                         //     sink3.ready
		.sink3_valid          (rsp_demux_003_src1_valid),                                         //          .valid
		.sink3_channel        (rsp_demux_003_src1_channel),                                       //          .channel
		.sink3_data           (rsp_demux_003_src1_data),                                          //          .data
		.sink3_startofpacket  (rsp_demux_003_src1_startofpacket),                                 //          .startofpacket
		.sink3_endofpacket    (rsp_demux_003_src1_endofpacket),                                   //          .endofpacket
		.sink4_ready          (rsp_demux_004_src1_ready),                                         //     sink4.ready
		.sink4_valid          (rsp_demux_004_src1_valid),                                         //          .valid
		.sink4_channel        (rsp_demux_004_src1_channel),                                       //          .channel
		.sink4_data           (rsp_demux_004_src1_data),                                          //          .data
		.sink4_startofpacket  (rsp_demux_004_src1_startofpacket),                                 //          .startofpacket
		.sink4_endofpacket    (rsp_demux_004_src1_endofpacket),                                   //          .endofpacket
		.sink5_ready          (rsp_demux_005_src1_ready),                                         //     sink5.ready
		.sink5_valid          (rsp_demux_005_src1_valid),                                         //          .valid
		.sink5_channel        (rsp_demux_005_src1_channel),                                       //          .channel
		.sink5_data           (rsp_demux_005_src1_data),                                          //          .data
		.sink5_startofpacket  (rsp_demux_005_src1_startofpacket),                                 //          .startofpacket
		.sink5_endofpacket    (rsp_demux_005_src1_endofpacket),                                   //          .endofpacket
		.sink6_ready          (rsp_demux_006_src1_ready),                                         //     sink6.ready
		.sink6_valid          (rsp_demux_006_src1_valid),                                         //          .valid
		.sink6_channel        (rsp_demux_006_src1_channel),                                       //          .channel
		.sink6_data           (rsp_demux_006_src1_data),                                          //          .data
		.sink6_startofpacket  (rsp_demux_006_src1_startofpacket),                                 //          .startofpacket
		.sink6_endofpacket    (rsp_demux_006_src1_endofpacket),                                   //          .endofpacket
		.sink7_ready          (rsp_demux_007_src1_ready),                                         //     sink7.ready
		.sink7_valid          (rsp_demux_007_src1_valid),                                         //          .valid
		.sink7_channel        (rsp_demux_007_src1_channel),                                       //          .channel
		.sink7_data           (rsp_demux_007_src1_data),                                          //          .data
		.sink7_startofpacket  (rsp_demux_007_src1_startofpacket),                                 //          .startofpacket
		.sink7_endofpacket    (rsp_demux_007_src1_endofpacket),                                   //          .endofpacket
		.sink8_ready          (rsp_demux_008_src1_ready),                                         //     sink8.ready
		.sink8_valid          (rsp_demux_008_src1_valid),                                         //          .valid
		.sink8_channel        (rsp_demux_008_src1_channel),                                       //          .channel
		.sink8_data           (rsp_demux_008_src1_data),                                          //          .data
		.sink8_startofpacket  (rsp_demux_008_src1_startofpacket),                                 //          .startofpacket
		.sink8_endofpacket    (rsp_demux_008_src1_endofpacket),                                   //          .endofpacket
		.sink9_ready          (rsp_demux_009_src1_ready),                                         //     sink9.ready
		.sink9_valid          (rsp_demux_009_src1_valid),                                         //          .valid
		.sink9_channel        (rsp_demux_009_src1_channel),                                       //          .channel
		.sink9_data           (rsp_demux_009_src1_data),                                          //          .data
		.sink9_startofpacket  (rsp_demux_009_src1_startofpacket),                                 //          .startofpacket
		.sink9_endofpacket    (rsp_demux_009_src1_endofpacket),                                   //          .endofpacket
		.sink10_ready         (rsp_demux_010_src1_ready),                                         //    sink10.ready
		.sink10_valid         (rsp_demux_010_src1_valid),                                         //          .valid
		.sink10_channel       (rsp_demux_010_src1_channel),                                       //          .channel
		.sink10_data          (rsp_demux_010_src1_data),                                          //          .data
		.sink10_startofpacket (rsp_demux_010_src1_startofpacket),                                 //          .startofpacket
		.sink10_endofpacket   (rsp_demux_010_src1_endofpacket),                                   //          .endofpacket
		.sink11_ready         (rsp_demux_011_src1_ready),                                         //    sink11.ready
		.sink11_valid         (rsp_demux_011_src1_valid),                                         //          .valid
		.sink11_channel       (rsp_demux_011_src1_channel),                                       //          .channel
		.sink11_data          (rsp_demux_011_src1_data),                                          //          .data
		.sink11_startofpacket (rsp_demux_011_src1_startofpacket),                                 //          .startofpacket
		.sink11_endofpacket   (rsp_demux_011_src1_endofpacket),                                   //          .endofpacket
		.sink12_ready         (rsp_demux_012_src1_ready),                                         //    sink12.ready
		.sink12_valid         (rsp_demux_012_src1_valid),                                         //          .valid
		.sink12_channel       (rsp_demux_012_src1_channel),                                       //          .channel
		.sink12_data          (rsp_demux_012_src1_data),                                          //          .data
		.sink12_startofpacket (rsp_demux_012_src1_startofpacket),                                 //          .startofpacket
		.sink12_endofpacket   (rsp_demux_012_src1_endofpacket),                                   //          .endofpacket
		.sink13_ready         (rsp_demux_013_src1_ready),                                         //    sink13.ready
		.sink13_valid         (rsp_demux_013_src1_valid),                                         //          .valid
		.sink13_channel       (rsp_demux_013_src1_channel),                                       //          .channel
		.sink13_data          (rsp_demux_013_src1_data),                                          //          .data
		.sink13_startofpacket (rsp_demux_013_src1_startofpacket),                                 //          .startofpacket
		.sink13_endofpacket   (rsp_demux_013_src1_endofpacket),                                   //          .endofpacket
		.sink14_ready         (rsp_demux_014_src1_ready),                                         //    sink14.ready
		.sink14_valid         (rsp_demux_014_src1_valid),                                         //          .valid
		.sink14_channel       (rsp_demux_014_src1_channel),                                       //          .channel
		.sink14_data          (rsp_demux_014_src1_data),                                          //          .data
		.sink14_startofpacket (rsp_demux_014_src1_startofpacket),                                 //          .startofpacket
		.sink14_endofpacket   (rsp_demux_014_src1_endofpacket),                                   //          .endofpacket
		.sink15_ready         (rsp_demux_015_src1_ready),                                         //    sink15.ready
		.sink15_valid         (rsp_demux_015_src1_valid),                                         //          .valid
		.sink15_channel       (rsp_demux_015_src1_channel),                                       //          .channel
		.sink15_data          (rsp_demux_015_src1_data),                                          //          .data
		.sink15_startofpacket (rsp_demux_015_src1_startofpacket),                                 //          .startofpacket
		.sink15_endofpacket   (rsp_demux_015_src1_endofpacket),                                   //          .endofpacket
		.sink16_ready         (rsp_demux_016_src1_ready),                                         //    sink16.ready
		.sink16_valid         (rsp_demux_016_src1_valid),                                         //          .valid
		.sink16_channel       (rsp_demux_016_src1_channel),                                       //          .channel
		.sink16_data          (rsp_demux_016_src1_data),                                          //          .data
		.sink16_startofpacket (rsp_demux_016_src1_startofpacket),                                 //          .startofpacket
		.sink16_endofpacket   (rsp_demux_016_src1_endofpacket),                                   //          .endofpacket
		.sink17_ready         (rsp_demux_017_src1_ready),                                         //    sink17.ready
		.sink17_valid         (rsp_demux_017_src1_valid),                                         //          .valid
		.sink17_channel       (rsp_demux_017_src1_channel),                                       //          .channel
		.sink17_data          (rsp_demux_017_src1_data),                                          //          .data
		.sink17_startofpacket (rsp_demux_017_src1_startofpacket),                                 //          .startofpacket
		.sink17_endofpacket   (rsp_demux_017_src1_endofpacket),                                   //          .endofpacket
		.sink18_ready         (rsp_demux_018_src1_ready),                                         //    sink18.ready
		.sink18_valid         (rsp_demux_018_src1_valid),                                         //          .valid
		.sink18_channel       (rsp_demux_018_src1_channel),                                       //          .channel
		.sink18_data          (rsp_demux_018_src1_data),                                          //          .data
		.sink18_startofpacket (rsp_demux_018_src1_startofpacket),                                 //          .startofpacket
		.sink18_endofpacket   (rsp_demux_018_src1_endofpacket),                                   //          .endofpacket
		.sink19_ready         (rsp_demux_019_src1_ready),                                         //    sink19.ready
		.sink19_valid         (rsp_demux_019_src1_valid),                                         //          .valid
		.sink19_channel       (rsp_demux_019_src1_channel),                                       //          .channel
		.sink19_data          (rsp_demux_019_src1_data),                                          //          .data
		.sink19_startofpacket (rsp_demux_019_src1_startofpacket),                                 //          .startofpacket
		.sink19_endofpacket   (rsp_demux_019_src1_endofpacket),                                   //          .endofpacket
		.sink20_ready         (rsp_demux_020_src1_ready),                                         //    sink20.ready
		.sink20_valid         (rsp_demux_020_src1_valid),                                         //          .valid
		.sink20_channel       (rsp_demux_020_src1_channel),                                       //          .channel
		.sink20_data          (rsp_demux_020_src1_data),                                          //          .data
		.sink20_startofpacket (rsp_demux_020_src1_startofpacket),                                 //          .startofpacket
		.sink20_endofpacket   (rsp_demux_020_src1_endofpacket),                                   //          .endofpacket
		.sink21_ready         (rsp_demux_021_src1_ready),                                         //    sink21.ready
		.sink21_valid         (rsp_demux_021_src1_valid),                                         //          .valid
		.sink21_channel       (rsp_demux_021_src1_channel),                                       //          .channel
		.sink21_data          (rsp_demux_021_src1_data),                                          //          .data
		.sink21_startofpacket (rsp_demux_021_src1_startofpacket),                                 //          .startofpacket
		.sink21_endofpacket   (rsp_demux_021_src1_endofpacket),                                   //          .endofpacket
		.sink22_ready         (rsp_demux_022_src1_ready),                                         //    sink22.ready
		.sink22_valid         (rsp_demux_022_src1_valid),                                         //          .valid
		.sink22_channel       (rsp_demux_022_src1_channel),                                       //          .channel
		.sink22_data          (rsp_demux_022_src1_data),                                          //          .data
		.sink22_startofpacket (rsp_demux_022_src1_startofpacket),                                 //          .startofpacket
		.sink22_endofpacket   (rsp_demux_022_src1_endofpacket),                                   //          .endofpacket
		.sink23_ready         (rsp_demux_023_src1_ready),                                         //    sink23.ready
		.sink23_valid         (rsp_demux_023_src1_valid),                                         //          .valid
		.sink23_channel       (rsp_demux_023_src1_channel),                                       //          .channel
		.sink23_data          (rsp_demux_023_src1_data),                                          //          .data
		.sink23_startofpacket (rsp_demux_023_src1_startofpacket),                                 //          .startofpacket
		.sink23_endofpacket   (rsp_demux_023_src1_endofpacket),                                   //          .endofpacket
		.sink24_ready         (rsp_demux_024_src1_ready),                                         //    sink24.ready
		.sink24_valid         (rsp_demux_024_src1_valid),                                         //          .valid
		.sink24_channel       (rsp_demux_024_src1_channel),                                       //          .channel
		.sink24_data          (rsp_demux_024_src1_data),                                          //          .data
		.sink24_startofpacket (rsp_demux_024_src1_startofpacket),                                 //          .startofpacket
		.sink24_endofpacket   (rsp_demux_024_src1_endofpacket),                                   //          .endofpacket
		.sink25_ready         (rsp_demux_025_src1_ready),                                         //    sink25.ready
		.sink25_valid         (rsp_demux_025_src1_valid),                                         //          .valid
		.sink25_channel       (rsp_demux_025_src1_channel),                                       //          .channel
		.sink25_data          (rsp_demux_025_src1_data),                                          //          .data
		.sink25_startofpacket (rsp_demux_025_src1_startofpacket),                                 //          .startofpacket
		.sink25_endofpacket   (rsp_demux_025_src1_endofpacket),                                   //          .endofpacket
		.sink26_ready         (rsp_demux_026_src1_ready),                                         //    sink26.ready
		.sink26_valid         (rsp_demux_026_src1_valid),                                         //          .valid
		.sink26_channel       (rsp_demux_026_src1_channel),                                       //          .channel
		.sink26_data          (rsp_demux_026_src1_data),                                          //          .data
		.sink26_startofpacket (rsp_demux_026_src1_startofpacket),                                 //          .startofpacket
		.sink26_endofpacket   (rsp_demux_026_src1_endofpacket),                                   //          .endofpacket
		.sink27_ready         (rsp_demux_027_src1_ready),                                         //    sink27.ready
		.sink27_valid         (rsp_demux_027_src1_valid),                                         //          .valid
		.sink27_channel       (rsp_demux_027_src1_channel),                                       //          .channel
		.sink27_data          (rsp_demux_027_src1_data),                                          //          .data
		.sink27_startofpacket (rsp_demux_027_src1_startofpacket),                                 //          .startofpacket
		.sink27_endofpacket   (rsp_demux_027_src1_endofpacket),                                   //          .endofpacket
		.sink28_ready         (rsp_demux_028_src1_ready),                                         //    sink28.ready
		.sink28_valid         (rsp_demux_028_src1_valid),                                         //          .valid
		.sink28_channel       (rsp_demux_028_src1_channel),                                       //          .channel
		.sink28_data          (rsp_demux_028_src1_data),                                          //          .data
		.sink28_startofpacket (rsp_demux_028_src1_startofpacket),                                 //          .startofpacket
		.sink28_endofpacket   (rsp_demux_028_src1_endofpacket),                                   //          .endofpacket
		.sink29_ready         (rsp_demux_029_src1_ready),                                         //    sink29.ready
		.sink29_valid         (rsp_demux_029_src1_valid),                                         //          .valid
		.sink29_channel       (rsp_demux_029_src1_channel),                                       //          .channel
		.sink29_data          (rsp_demux_029_src1_data),                                          //          .data
		.sink29_startofpacket (rsp_demux_029_src1_startofpacket),                                 //          .startofpacket
		.sink29_endofpacket   (rsp_demux_029_src1_endofpacket),                                   //          .endofpacket
		.sink30_ready         (rsp_demux_030_src1_ready),                                         //    sink30.ready
		.sink30_valid         (rsp_demux_030_src1_valid),                                         //          .valid
		.sink30_channel       (rsp_demux_030_src1_channel),                                       //          .channel
		.sink30_data          (rsp_demux_030_src1_data),                                          //          .data
		.sink30_startofpacket (rsp_demux_030_src1_startofpacket),                                 //          .startofpacket
		.sink30_endofpacket   (rsp_demux_030_src1_endofpacket),                                   //          .endofpacket
		.sink31_ready         (rsp_demux_031_src1_ready),                                         //    sink31.ready
		.sink31_valid         (rsp_demux_031_src1_valid),                                         //          .valid
		.sink31_channel       (rsp_demux_031_src1_channel),                                       //          .channel
		.sink31_data          (rsp_demux_031_src1_data),                                          //          .data
		.sink31_startofpacket (rsp_demux_031_src1_startofpacket),                                 //          .startofpacket
		.sink31_endofpacket   (rsp_demux_031_src1_endofpacket),                                   //          .endofpacket
		.sink32_ready         (rsp_demux_032_src1_ready),                                         //    sink32.ready
		.sink32_valid         (rsp_demux_032_src1_valid),                                         //          .valid
		.sink32_channel       (rsp_demux_032_src1_channel),                                       //          .channel
		.sink32_data          (rsp_demux_032_src1_data),                                          //          .data
		.sink32_startofpacket (rsp_demux_032_src1_startofpacket),                                 //          .startofpacket
		.sink32_endofpacket   (rsp_demux_032_src1_endofpacket),                                   //          .endofpacket
		.sink33_ready         (rsp_demux_033_src1_ready),                                         //    sink33.ready
		.sink33_valid         (rsp_demux_033_src1_valid),                                         //          .valid
		.sink33_channel       (rsp_demux_033_src1_channel),                                       //          .channel
		.sink33_data          (rsp_demux_033_src1_data),                                          //          .data
		.sink33_startofpacket (rsp_demux_033_src1_startofpacket),                                 //          .startofpacket
		.sink33_endofpacket   (rsp_demux_033_src1_endofpacket),                                   //          .endofpacket
		.sink34_ready         (rsp_demux_034_src1_ready),                                         //    sink34.ready
		.sink34_valid         (rsp_demux_034_src1_valid),                                         //          .valid
		.sink34_channel       (rsp_demux_034_src1_channel),                                       //          .channel
		.sink34_data          (rsp_demux_034_src1_data),                                          //          .data
		.sink34_startofpacket (rsp_demux_034_src1_startofpacket),                                 //          .startofpacket
		.sink34_endofpacket   (rsp_demux_034_src1_endofpacket),                                   //          .endofpacket
		.sink35_ready         (rsp_demux_035_src1_ready),                                         //    sink35.ready
		.sink35_valid         (rsp_demux_035_src1_valid),                                         //          .valid
		.sink35_channel       (rsp_demux_035_src1_channel),                                       //          .channel
		.sink35_data          (rsp_demux_035_src1_data),                                          //          .data
		.sink35_startofpacket (rsp_demux_035_src1_startofpacket),                                 //          .startofpacket
		.sink35_endofpacket   (rsp_demux_035_src1_endofpacket)                                    //          .endofpacket
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (led_fpga_s1_agent_rdata_fifo_out_data),      //     in_0.data
		.in_0_valid     (led_fpga_s1_agent_rdata_fifo_out_valid),     //         .valid
		.in_0_ready     (led_fpga_s1_agent_rdata_fifo_out_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)               //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (monitor_a_s1_agent_rdata_fifo_out_data),     //     in_0.data
		.in_0_valid     (monitor_a_s1_agent_rdata_fifo_out_valid),    //         .valid
		.in_0_ready     (monitor_a_s1_agent_rdata_fifo_out_ready),    //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (monitor_b_s1_agent_rdata_fifo_out_data),     //     in_0.data
		.in_0_valid     (monitor_b_s1_agent_rdata_fifo_out_valid),    //         .valid
		.in_0_ready     (monitor_b_s1_agent_rdata_fifo_out_ready),    //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (auto_start_s1_agent_rdata_fifo_out_data),    //     in_0.data
		.in_0_valid     (auto_start_s1_agent_rdata_fifo_out_valid),   //         .valid
		.in_0_ready     (auto_start_s1_agent_rdata_fifo_out_ready),   //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (auto_start_0_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (auto_start_0_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (auto_start_0_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (clock_sel_s1_agent_rdata_fifo_out_data),     //     in_0.data
		.in_0_valid     (clock_sel_s1_agent_rdata_fifo_out_valid),    //         .valid
		.in_0_ready     (clock_sel_s1_agent_rdata_fifo_out_ready),    //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_006 (
		.in_clk_0_clk   (clk_0_clk_clk),                                 // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),    // in_rst_0.reset
		.in_0_data      (credit_error_rx_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (credit_error_rx_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (credit_error_rx_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_006_out_0_data),              //    out_0.data
		.out_0_valid    (avalon_st_adapter_006_out_0_valid),             //         .valid
		.out_0_ready    (avalon_st_adapter_006_out_0_ready),             //         .ready
		.out_0_error    (avalon_st_adapter_006_out_0_error)              //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_007 (
		.in_clk_0_clk   (clk_0_clk_clk),                                   // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),      // in_rst_0.reset
		.in_0_data      (credit_error_rx_0_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (credit_error_rx_0_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (credit_error_rx_0_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_007_out_0_data),                //    out_0.data
		.out_0_valid    (avalon_st_adapter_007_out_0_valid),               //         .valid
		.out_0_ready    (avalon_st_adapter_007_out_0_ready),               //         .ready
		.out_0_error    (avalon_st_adapter_007_out_0_error)                //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_008 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (data_en_to_w_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (data_en_to_w_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (data_en_to_w_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_008_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_008_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_008_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_008_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_009 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),   // in_rst_0.reset
		.in_0_data      (data_en_to_w_0_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (data_en_to_w_0_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (data_en_to_w_0_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_009_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_009_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_009_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_009_out_0_error)             //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_010 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (data_rx_r_s1_agent_rdata_fifo_out_data),     //     in_0.data
		.in_0_valid     (data_rx_r_s1_agent_rdata_fifo_out_valid),    //         .valid
		.in_0_ready     (data_rx_r_s1_agent_rdata_fifo_out_ready),    //         .ready
		.out_0_data     (avalon_st_adapter_010_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_010_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_010_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_010_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_011 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (data_rx_r_0_s1_agent_rdata_fifo_out_data),   //     in_0.data
		.in_0_valid     (data_rx_r_0_s1_agent_rdata_fifo_out_valid),  //         .valid
		.in_0_ready     (data_rx_r_0_s1_agent_rdata_fifo_out_ready),  //         .ready
		.out_0_data     (avalon_st_adapter_011_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_011_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_011_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_011_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_012 (
		.in_clk_0_clk   (clk_0_clk_clk),                               // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),  // in_rst_0.reset
		.in_0_data      (data_rx_rd_en_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (data_rx_rd_en_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (data_rx_rd_en_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_012_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_012_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_012_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_012_out_0_error)            //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_013 (
		.in_clk_0_clk   (clk_0_clk_clk),                                 // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),    // in_rst_0.reset
		.in_0_data      (data_rx_ready_0_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (data_rx_ready_0_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (data_rx_ready_0_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_013_out_0_data),              //    out_0.data
		.out_0_valid    (avalon_st_adapter_013_out_0_valid),             //         .valid
		.out_0_ready    (avalon_st_adapter_013_out_0_ready),             //         .ready
		.out_0_error    (avalon_st_adapter_013_out_0_error)              //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_014 (
		.in_clk_0_clk   (clk_0_clk_clk),                               // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),  // in_rst_0.reset
		.in_0_data      (data_tx_ready_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (data_tx_ready_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (data_tx_ready_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_014_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_014_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_014_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_014_out_0_error)            //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_015 (
		.in_clk_0_clk   (clk_0_clk_clk),                                 // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),    // in_rst_0.reset
		.in_0_data      (data_tx_ready_0_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (data_tx_ready_0_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (data_tx_ready_0_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_015_out_0_data),              //    out_0.data
		.out_0_valid    (avalon_st_adapter_015_out_0_valid),             //         .valid
		.out_0_ready    (avalon_st_adapter_015_out_0_ready),             //         .ready
		.out_0_error    (avalon_st_adapter_015_out_0_error)              //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_016 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (data_tx_to_w_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (data_tx_to_w_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (data_tx_to_w_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_016_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_016_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_016_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_016_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_017 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),   // in_rst_0.reset
		.in_0_data      (data_tx_to_w_0_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (data_tx_to_w_0_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (data_tx_to_w_0_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_017_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_017_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_017_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_017_out_0_error)             //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_018 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (fsm_info_s1_agent_rdata_fifo_out_data),      //     in_0.data
		.in_0_valid     (fsm_info_s1_agent_rdata_fifo_out_valid),     //         .valid
		.in_0_ready     (fsm_info_s1_agent_rdata_fifo_out_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_018_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_018_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_018_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_018_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_019 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (fsm_info_0_s1_agent_rdata_fifo_out_data),    //     in_0.data
		.in_0_valid     (fsm_info_0_s1_agent_rdata_fifo_out_valid),   //         .valid
		.in_0_ready     (fsm_info_0_s1_agent_rdata_fifo_out_ready),   //         .ready
		.out_0_data     (avalon_st_adapter_019_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_019_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_019_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_019_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_020 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (link_disable_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (link_disable_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (link_disable_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_020_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_020_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_020_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_020_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_021 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),   // in_rst_0.reset
		.in_0_data      (link_disable_0_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (link_disable_0_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (link_disable_0_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_021_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_021_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_021_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_021_out_0_error)             //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_022 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (link_start_s1_agent_rdata_fifo_out_data),    //     in_0.data
		.in_0_valid     (link_start_s1_agent_rdata_fifo_out_valid),   //         .valid
		.in_0_ready     (link_start_s1_agent_rdata_fifo_out_ready),   //         .ready
		.out_0_data     (avalon_st_adapter_022_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_022_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_022_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_022_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_023 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (link_start_0_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (link_start_0_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (link_start_0_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_023_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_023_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_023_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_023_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_024 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (send_fct_now_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (send_fct_now_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (send_fct_now_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_024_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_024_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_024_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_024_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_025 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),   // in_rst_0.reset
		.in_0_data      (send_fct_now_0_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (send_fct_now_0_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (send_fct_now_0_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_025_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_025_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_025_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_025_out_0_error)             //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_026 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),   // in_rst_0.reset
		.in_0_data      (timec_en_to_tx_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (timec_en_to_tx_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (timec_en_to_tx_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_026_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_026_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_026_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_026_out_0_error)             //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_027 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),     // in_rst_0.reset
		.in_0_data      (timec_en_to_tx_0_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (timec_en_to_tx_0_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (timec_en_to_tx_0_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_027_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_027_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_027_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_027_out_0_error)               //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_028 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (timec_rx_r_s1_agent_rdata_fifo_out_data),    //     in_0.data
		.in_0_valid     (timec_rx_r_s1_agent_rdata_fifo_out_valid),   //         .valid
		.in_0_ready     (timec_rx_r_s1_agent_rdata_fifo_out_ready),   //         .ready
		.out_0_data     (avalon_st_adapter_028_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_028_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_028_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_028_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_029 (
		.in_clk_0_clk   (clk_0_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (timec_rx_r_0_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (timec_rx_r_0_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (timec_rx_r_0_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_029_out_0_data),           //    out_0.data
		.out_0_valid    (avalon_st_adapter_029_out_0_valid),          //         .valid
		.out_0_ready    (avalon_st_adapter_029_out_0_ready),          //         .ready
		.out_0_error    (avalon_st_adapter_029_out_0_error)           //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_030 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),   // in_rst_0.reset
		.in_0_data      (timec_rx_ready_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (timec_rx_ready_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (timec_rx_ready_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_030_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_030_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_030_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_030_out_0_error)             //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_031 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),     // in_rst_0.reset
		.in_0_data      (timec_rx_ready_0_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (timec_rx_ready_0_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (timec_rx_ready_0_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_031_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_031_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_031_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_031_out_0_error)               //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_032 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),   // in_rst_0.reset
		.in_0_data      (timec_tx_ready_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (timec_tx_ready_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (timec_tx_ready_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_032_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_032_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_032_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_032_out_0_error)             //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_033 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),     // in_rst_0.reset
		.in_0_data      (timec_tx_ready_0_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (timec_tx_ready_0_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (timec_tx_ready_0_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_033_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_033_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_033_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_033_out_0_error)               //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_034 (
		.in_clk_0_clk   (clk_0_clk_clk),                               // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),  // in_rst_0.reset
		.in_0_data      (timec_tx_to_w_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (timec_tx_to_w_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (timec_tx_to_w_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_034_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_034_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_034_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_034_out_0_error)            //         .error
	);

	spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_035 (
		.in_clk_0_clk   (clk_0_clk_clk),                                 // in_clk_0.clk
		.in_rst_0_reset (led_fpga_reset_reset_bridge_in_reset_reset),    // in_rst_0.reset
		.in_0_data      (timec_tx_to_w_0_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (timec_tx_to_w_0_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (timec_tx_to_w_0_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_035_out_0_data),              //    out_0.data
		.out_0_valid    (avalon_st_adapter_035_out_0_valid),             //         .valid
		.out_0_ready    (avalon_st_adapter_035_out_0_ready),             //         .ready
		.out_0_error    (avalon_st_adapter_035_out_0_error)              //         .error
	);

endmodule
