
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001028                       # Number of seconds simulated
sim_ticks                                  1028151030                       # Number of ticks simulated
final_tick                               398756502285                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 206139                       # Simulator instruction rate (inst/s)
host_op_rate                                   262031                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  35263                       # Simulator tick rate (ticks/s)
host_mem_usage                               67338176                       # Number of bytes of host memory used
host_seconds                                 29156.58                       # Real time elapsed on the host
sim_insts                                  6010300187                       # Number of instructions simulated
sim_ops                                    7639939509                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         7936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        10496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        10112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         7936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         7936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        12672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        30464                       # Number of bytes read from this memory
system.physmem.bytes_read::total               122496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           24192                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        62592                       # Number of bytes written to this memory
system.physmem.bytes_written::total             62592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           62                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           82                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           79                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           62                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           62                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           99                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          238                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   957                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             489                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  489                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3361374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7718710                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3361374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10208617                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3361374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9835131                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3361374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10457608                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3236879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7718710                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3236879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7718710                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1867430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     12325037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1742935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     29629888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               119142029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3361374                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3361374                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3361374                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3361374                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3236879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3236879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1867430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1742935                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           23529617                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          60878216                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               60878216                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          60878216                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3361374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7718710                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3361374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10208617                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3361374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9835131                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3361374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10457608                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3236879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7718710                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3236879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7718710                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1867430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     12325037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1742935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     29629888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              180020245                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2465591                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          225089                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187384                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21914                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84817                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80071                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23748                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          981                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1946128                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1234438                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             225089                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103819                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               256458                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62034                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         53696                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           122269                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20844                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2296197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.661399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.042170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2039739     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15519      0.68%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19686      0.86%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31365      1.37%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12681      0.55%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16800      0.73%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19558      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9147      0.40%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131702      5.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2296197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091292                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.500666                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1934783                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        66420                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           255163                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          128                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39697                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34115                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1508145                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1283                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39697                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1937197                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5497                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        55121                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252850                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5830                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1498086                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           712                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4099                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2092538                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6961936                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6961936                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          373708                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          356                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          186                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            21105                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141808                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72504                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          785                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        16068                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1460572                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          358                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1389812                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1805                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       197042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       419313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2296197                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.605267                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327542                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1708837     74.42%     74.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266453     11.60%     86.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110146      4.80%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61735      2.69%     93.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82959      3.61%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        26090      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25388      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13464      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1125      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2296197                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9696     78.74%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1359     11.04%     89.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1259     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1170707     84.23%     84.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18844      1.36%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127988      9.21%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72103      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1389812                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.563683                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12314                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008860                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5089940                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1657993                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1351656                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1402126                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          967                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        30100                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1597                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39697                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4139                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          495                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1460931                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1110                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141808                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72504                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          186                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           414                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12181                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12757                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24938                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1364494                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125453                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25318                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197518                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192442                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             72065                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.553415                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1351695                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1351656                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809475                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2175529                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548208                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372082                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232100                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       228817                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21886                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2256500                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.546023                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.365524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1734396     76.86%     76.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       265061     11.75%     88.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        96001      4.25%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47652      2.11%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43687      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18407      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18178      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8714      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24404      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2256500                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232100                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178644                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109197                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24404                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3693000                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2961555                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30975                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 169394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232100                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.465591                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.465591                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.405582                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.405582                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6136661                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1890514                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1393008                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2465591                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          203833                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       166653                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21661                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        85533                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           78320                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20703                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          993                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1959420                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1139093                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             203833                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        99023                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               236469                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          59203                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         41993                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           121387                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21523                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2275178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.960956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2038709     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           10934      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           16933      0.74%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           23078      1.01%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           24125      1.06%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           20807      0.91%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           11306      0.50%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           17648      0.78%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          111638      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2275178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082671                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.461996                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1939663                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        62179                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           235903                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          365                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         37064                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        33478                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1395954                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1273                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         37064                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1945365                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          14365                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        35236                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           230585                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12559                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1394867                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1702                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5492                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1947844                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6483619                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6483619                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1664181                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          283663                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            38797                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       131252                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        69981                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          870                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        33385                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1392464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1316216                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          270                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       166828                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       398534                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2275178                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578511                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.261768                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1705753     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       243990     10.72%     85.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       121420      5.34%     91.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        82269      3.62%     94.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        65895      2.90%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        27783      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17611      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         9238      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1219      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2275178                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            292     12.61%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           833     35.97%     48.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1191     51.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1107639     84.15%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        19471      1.48%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       119252      9.06%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        69691      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1316216                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533834                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2316                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001760                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4910196                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1559642                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1294552                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1318532                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2751                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        23122                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1219                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         37064                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          11438                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1188                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1392807                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       131252                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        69981                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1008                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11779                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12662                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24441                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1296612                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       112135                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        19604                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              181810                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          183963                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             69675                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525883                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1294622                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1294552                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           744128                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2004095                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525047                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371304                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       969919                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1193492                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       199326                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21709                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2238114                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533258                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.360966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1737428     77.63%     77.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       253622     11.33%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        90551      4.05%     93.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        43307      1.93%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        43705      1.95%     96.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        21698      0.97%     97.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        14266      0.64%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8355      0.37%     98.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        25182      1.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2238114                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       969919                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1193492                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                176892                       # Number of memory references committed
system.switch_cpus1.commit.loads               108130                       # Number of loads committed
system.switch_cpus1.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            172094                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1075308                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        24569                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        25182                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3605737                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2822708                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 190413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             969919                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1193492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       969919                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.542059                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.542059                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.393382                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.393382                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5833277                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1805491                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1293907                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2465591                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          204551                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       167282                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21569                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        82818                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           78025                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20681                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          975                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1959591                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1143391                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             204551                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        98706                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               237050                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          59649                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         41372                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           121365                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2275856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.964553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2038806     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10877      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16967      0.75%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           23096      1.01%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           24264      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           20757      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           11115      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           17507      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          112467      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2275856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082962                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463739                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1939832                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        61578                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           236514                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          334                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37594                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        33554                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1400794                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1262                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37594                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1945511                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          13762                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        35357                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           231208                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12420                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1399747                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1590                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5494                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1954852                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6505962                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6505962                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1667122                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          287725                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          339                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          175                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            38828                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       131503                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        70203                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          856                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        33570                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1397324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          341                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1319087                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          286                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       169809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       407973                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2275856                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579600                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.262846                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1705532     74.94%     74.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       244157     10.73%     85.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       121240      5.33%     91.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        83009      3.65%     94.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        66006      2.90%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27709      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17786      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9198      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1219      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2275856                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            287     12.35%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           841     36.20%     48.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1195     51.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1110016     84.15%     84.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        19585      1.48%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       119426      9.05%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        69896      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1319087                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534998                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2323                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001761                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4916639                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1567496                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1297437                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1321410                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2812                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        23193                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1308                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37594                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10891                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1189                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1397671                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       131503                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        70203                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          175                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1006                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11672                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12729                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24401                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1299499                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       112352                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19588                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              182227                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          184280                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             69875                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.527054                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1297522                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1297437                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           745816                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2008090                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.526217                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371406                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       971682                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1195592                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       202060                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21621                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2238261                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534161                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.361982                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1736650     77.59%     77.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       254080     11.35%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        90753      4.05%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        43440      1.94%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        43853      1.96%     96.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21576      0.96%     97.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        14246      0.64%     98.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8386      0.37%     98.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        25277      1.13%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2238261                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       971682                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1195592                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                177205                       # Number of memory references committed
system.switch_cpus2.commit.loads               108310                       # Number of loads committed
system.switch_cpus2.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            172365                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1077248                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        24619                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        25277                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3610623                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2832933                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 189735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             971682                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1195592                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       971682                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.537446                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.537446                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.394097                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.394097                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5846226                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1809455                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1298625                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           332                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2465591                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          204695                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       167471                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21611                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        82036                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           78145                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           20618                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          974                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1958089                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1143967                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             204695                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        98763                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               237155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          59979                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         42175                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           121346                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21507                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2275539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.965214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2038384     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10927      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16900      0.74%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           22985      1.01%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           24562      1.08%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           20707      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           11014      0.48%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           17406      0.76%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          112654      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2275539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.083021                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463973                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1938408                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        62289                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           236582                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          367                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         37889                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33527                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1401498                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1265                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         37889                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1944110                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          14085                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        35647                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           231273                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12531                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1400459                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1618                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5521                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1955256                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6509118                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6509118                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1664552                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          290704                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            39091                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       131593                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        70083                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          844                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        33357                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1397922                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1317881                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          264                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       172150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       416729                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2275539                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579151                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.262762                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1705969     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       243651     10.71%     85.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       121214      5.33%     91.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        82807      3.64%     94.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        65991      2.90%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        27667      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17830      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         9178      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1232      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2275539                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            309     13.02%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           873     36.79%     49.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1191     50.19%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1109103     84.16%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        19605      1.49%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       119208      9.05%     94.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        69802      5.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1317881                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534509                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2373                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001801                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4913938                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1570426                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1296121                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1320254                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2898                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        23439                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1307                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         37889                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          11223                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1174                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1398265                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       131593                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        70083                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12752                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24459                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1298181                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       112059                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        19700                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              181842                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          184139                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             69783                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526519                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1296200                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1296121                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           744828                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2007114                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525684                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371094                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       970130                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1193758                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       204510                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21660                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2237650                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533487                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.361594                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1736888     77.62%     77.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       253716     11.34%     88.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        90603      4.05%     93.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        43185      1.93%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        43857      1.96%     96.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        21475      0.96%     97.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        14311      0.64%     98.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8308      0.37%     98.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        25307      1.13%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2237650                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       970130                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1193758                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                176930                       # Number of memory references committed
system.switch_cpus3.commit.loads               108154                       # Number of loads committed
system.switch_cpus3.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            172137                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1075547                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24576                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        25307                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3610598                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2834431                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 190052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             970130                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1193758                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       970130                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.541506                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.541506                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.393468                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.393468                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5839464                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1807493                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1298813                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2465588                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          225331                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       187616                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21825                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        84755                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           80041                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           23721                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          971                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1946960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1235403                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             225331                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       103762                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               256535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          61695                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         53430                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           122213                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        20755                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2296590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.661546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.042443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2040055     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           15534      0.68%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           19672      0.86%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           31330      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12713      0.55%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           16848      0.73%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           19551      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9062      0.39%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          131825      5.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2296590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.091390                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.501058                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1935604                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        66172                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           255245                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          120                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39443                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34122                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1508680                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1294                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39443                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1938046                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           5454                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        54898                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           252901                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         5843                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1498559                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           694                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4124                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2093928                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6963622                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6963622                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1722823                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          371105                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          356                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          186                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            21224                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       141472                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        72559                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          786                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16067                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1461254                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          358                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1391547                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1747                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       195059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       413183                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2296590                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.605919                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.328095                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1708352     74.39%     74.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       267010     11.63%     86.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       110284      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        61794      2.69%     93.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        82998      3.61%     97.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        26066      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        25451      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        13521      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1114      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2296590                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           9735     79.02%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1329     10.79%     89.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1256     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1172368     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        18889      1.36%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       127974      9.20%     94.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        72146      5.18%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1391547                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.564387                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              12320                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008853                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5093751                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1656692                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1353565                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1403867                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          952                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        29523                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1505                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39443                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4124                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          510                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1461613                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1085                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       141472                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        72559                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          186                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12131                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12808                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24939                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1366289                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       125513                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        25258                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              197623                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          192838                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             72110                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.554143                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1353599                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1353565                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           810717                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2177414                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.548983                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372330                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1002297                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1234920                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       226698                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21793                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2257147                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.547115                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.366582                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1733917     76.82%     76.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       265568     11.77%     88.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        96171      4.26%     92.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        47770      2.12%     94.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        43853      1.94%     96.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        18497      0.82%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        18222      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8721      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24428      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2257147                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1002297                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1234920                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                183003                       # Number of memory references committed
system.switch_cpus4.commit.loads               111949                       # Number of loads committed
system.switch_cpus4.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            179060                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1111716                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25474                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24428                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3694324                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2962685                       # The number of ROB writes
system.switch_cpus4.timesIdled                  30817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 168998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1002297                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1234920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1002297                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.459938                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.459938                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.406514                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.406514                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6144761                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1893638                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1394119                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2465591                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          225144                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       187337                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21860                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        84787                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           80084                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           23768                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          990                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1946551                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1234831                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             225144                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       103852                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               256655                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          61716                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         53653                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           122253                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        20769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2296510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.661490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.042008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2039855     88.82%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           15557      0.68%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19723      0.86%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31455      1.37%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12690      0.55%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           16884      0.74%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           19499      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9200      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          131647      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2296510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.091314                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.500826                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1935177                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        66437                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           255345                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          111                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         39434                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34220                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1508362                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         39434                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1937608                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           5394                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        55252                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           253003                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         5814                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1498041                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           688                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4120                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2092881                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6961966                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6961966                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1721795                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          371074                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            21186                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       141663                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        72546                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          771                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        16096                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1460685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1390781                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1771                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       195107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       414282                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2296510                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.605606                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327597                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1708493     74.40%     74.40% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       266815     11.62%     86.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       110587      4.82%     90.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        61473      2.68%     93.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        83066      3.62%     97.12% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        25992      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        25543      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        13437      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1104      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2296510                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           9743     79.04%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1332     10.81%     89.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1252     10.16%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1171673     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        18879      1.36%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       127901      9.20%     94.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        72158      5.19%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1390781                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.564076                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              12327                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008863                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5092165                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1656169                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1352899                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1403108                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          953                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        29780                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1543                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         39434                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4089                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          489                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1461044                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1163                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       141663                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        72546                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12076                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24825                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1365555                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       125405                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        25221                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              197523                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          192787                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             72118                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.553845                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1352931                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1352899                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           810398                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2176819                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.548712                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372285                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1001694                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1234169                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       226867                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21834                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2257076                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.546800                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.366129                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1734119     76.83%     76.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       265489     11.76%     88.59% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        96004      4.25%     92.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        47823      2.12%     94.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        43811      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        18504      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        18213      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8743      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        24370      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2257076                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1001694                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1234169                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                182883                       # Number of memory references committed
system.switch_cpus5.commit.loads               111880                       # Number of loads committed
system.switch_cpus5.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            178958                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1111036                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25458                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        24370                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3693729                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2961523                       # The number of ROB writes
system.switch_cpus5.timesIdled                  30890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 169081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1001694                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1234169                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1001694                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.461421                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.461421                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406269                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406269                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6141271                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1892308                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1393532                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2465591                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          201285                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       164863                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21523                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        82997                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           76967                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20471                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          952                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1931284                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1150916                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             201285                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        97438                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               251752                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          61627                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         50309                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           120564                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21315                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2273105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.619933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.975598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2021353     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           26513      1.17%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           31039      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           17213      0.76%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           19591      0.86%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           11118      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7614      0.33%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           20007      0.88%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          118657      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2273105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081638                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466791                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1915632                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        66513                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           249685                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1857                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39414                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        32683                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          346                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1404819                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1877                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39414                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1918885                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          13787                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        44127                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           248326                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8562                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1403269                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1939                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4165                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1952429                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6532972                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6532972                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1637751                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          314670                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          361                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            24872                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       134397                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        72135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1672                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        15852                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1400009                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1315226                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1849                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       192215                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       444999                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2273105                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.578603                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270735                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1720428     75.69%     75.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       221800      9.76%     85.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       119181      5.24%     90.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        82423      3.63%     94.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        72667      3.20%     97.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        37290      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         8908      0.39%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6035      0.27%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4373      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2273105                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            343     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1366     45.01%     56.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1326     43.69%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1101625     83.76%     83.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20517      1.56%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          160      0.01%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       121320      9.22%     94.56% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        71604      5.44%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1315226                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533432                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3035                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002308                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4908441                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1592619                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1291586                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1318261                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3351                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        25990                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2000                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39414                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           9745                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1015                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1400371                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       134397                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        72135                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11810                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24324                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1294396                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       113586                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        20830                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              185169                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          180073                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             71583                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524984                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1291660                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1291586                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           769001                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2016157                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523844                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381419                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       961437                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1179642                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       220726                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21499                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2233691                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.528113                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.347237                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1751977     78.43%     78.43% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       223489     10.01%     88.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        93659      4.19%     92.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        55883      2.50%     95.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        38888      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        25213      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13346      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10395      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        20841      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2233691                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       961437                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1179642                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                178538                       # Number of memory references committed
system.switch_cpus6.commit.loads               108403                       # Number of loads committed
system.switch_cpus6.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            168775                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1063585                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        24019                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        20841                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3613218                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2840160                       # The number of ROB writes
system.switch_cpus6.timesIdled                  31572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 192486                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             961437                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1179642                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       961437                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.564485                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.564485                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.389942                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.389942                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5837687                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1795609                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1309007                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2465591                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          193270                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       174115                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        11974                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        73654                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           66944                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           10441                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          541                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2028493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1214088                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             193270                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        77385                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               239155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          38092                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         43242                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           118208                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        11833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2336737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.944886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2097582     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            8419      0.36%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17356      0.74%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            6988      0.30%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           39077      1.67%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           35079      1.50%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            6508      0.28%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           14282      0.61%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          111446      4.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2336737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078387                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.492413                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2017615                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        54565                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           238138                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          772                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         25641                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        16999                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1423037                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1266                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         25641                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2020280                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          36367                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        11214                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           236287                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         6942                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1420927                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          2510                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         2747                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents           36                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1676845                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6687482                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6687482                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1447511                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          229311                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          170                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            19854                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       332054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       166658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1564                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8120                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1415759                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          170                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1348787                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          932                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       132216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       323385                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2336737                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577210                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.375370                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1858203     79.52%     79.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       142706      6.11%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       117759      5.04%     90.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        50884      2.18%     92.85% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        64625      2.77%     95.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        62403      2.67%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        35440      1.52%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         2980      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1737      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2336737                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3444     11.23%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         26418     86.15%     97.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          803      2.62%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       849599     62.99%     62.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        11752      0.87%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           80      0.01%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       321319     23.82%     87.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       166037     12.31%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1348787                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.547044                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              30665                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022735                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5065904                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1548198                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1335017                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1379452                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2324                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        16464                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1589                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          121                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         25641                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          33041                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1734                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1415929                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       332054                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       166658                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           90                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         6148                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7567                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        13715                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1337692                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       320066                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        11091                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              486075                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          174681                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            166009                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.542544                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1335162                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1335017                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           722604                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1428367                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.541459                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.505895                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1074798                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1263099                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       153026                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        11998                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2311096                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.546537                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.368838                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1852790     80.17%     80.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       167342      7.24%     87.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        78446      3.39%     90.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        77588      3.36%     94.16% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        20773      0.90%     95.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        90403      3.91%     98.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7061      0.31%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         4916      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        11777      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2311096                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1074798                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1263099                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                480648                       # Number of memory references committed
system.switch_cpus7.commit.loads               315581                       # Number of loads committed
system.switch_cpus7.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            166702                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1123307                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        12244                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        11777                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3715444                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2857927                       # The number of ROB writes
system.switch_cpus7.timesIdled                  46059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 128854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1074798                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1263099                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1074798                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.294004                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.294004                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.435919                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.435919                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6606191                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1555548                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1685460                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           160                       # number of misc regfile writes
system.l2.replacements                            957                       # number of replacements
system.l2.tagsinuse                      32759.930377                       # Cycle average of tags in use
system.l2.total_refs                          1516201                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33722                       # Sample count of references to valid blocks.
system.l2.avg_refs                          44.961776                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           593.875119                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     17.291589                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     32.169714                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     26.406061                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     45.332490                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     26.434339                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     43.117532                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     26.422944                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     46.536014                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     16.880642                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     32.400583                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     16.882488                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     32.731088                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     14.618782                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     54.179754                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.377857                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    129.985688                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2896.637833                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3851.791264                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3873.996646                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3852.162260                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2930.924671                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2918.335485                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4740.832140                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           6526.607396                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018124                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000528                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.000982                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000807                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001316                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.000989                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.000999                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001653                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000408                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.003967                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.088398                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.117547                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.118225                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.117559                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.089445                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.089061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.144679                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.199176                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999754                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          278                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          320                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          324                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          317                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          277                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          277                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          387                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          539                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2729                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              949                       # number of Writeback hits
system.l2.Writeback_hits::total                   949                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          281                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          323                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          327                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          320                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          280                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          280                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          387                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          539                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2747                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          281                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          323                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          327                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          320                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          280                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          280                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          387                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          539                       # number of overall hits
system.l2.overall_hits::total                    2747                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           62                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           82                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           79                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data           84                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data           62                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data           62                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           99                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          238                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   957                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           62                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           82                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           79                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           84                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           62                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           62                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           99                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          238                       # number of demand (read+write) misses
system.l2.demand_misses::total                    957                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           62                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           82                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           79                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           84                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           62                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           62                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           99                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          238                       # number of overall misses
system.l2.overall_misses::total                   957                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4492398                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data      9152674                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4311971                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     12518603                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4040023                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     12153211                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4143983                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     12796320                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4043962                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data      9304639                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3922588                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data      9510963                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2285418                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     14906671                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2144717                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     36167456                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       145895597                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4492398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data      9152674                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4311971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     12518603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4040023                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     12153211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4143983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     12796320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4043962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data      9304639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3922588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data      9510963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2285418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     14906671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2144717                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     36167456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        145895597                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4492398                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data      9152674                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4311971                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     12518603                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4040023                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     12153211                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4143983                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     12796320                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4043962                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data      9304639                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3922588                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data      9510963                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2285418                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     14906671                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2144717                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     36167456                       # number of overall miss cycles
system.l2.overall_miss_latency::total       145895597                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          402                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          403                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          777                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3686                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          949                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               949                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                18                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          343                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          405                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          406                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          342                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          342                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          486                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          777                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3704                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          343                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          405                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          406                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          342                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          342                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          486                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          777                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3704                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.182353                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.203980                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.196030                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.209476                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.182891                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.182891                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.203704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.306306                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.259631                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.180758                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.202469                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.194581                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.207921                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.181287                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.181287                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.203704                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.306306                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.258369                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.180758                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.202469                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.194581                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.207921                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.181287                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.181287                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.203704                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.306306                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.258369                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 166385.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 147623.774194                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 159702.629630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 152665.890244                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 149630.481481                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 153838.113924                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153480.851852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152337.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst       155537                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150074.822581                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150868.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 153402.629032                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152361.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150572.434343                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 153194.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151964.100840                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 152450.989551                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 166385.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 147623.774194                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 159702.629630                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 152665.890244                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 149630.481481                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 153838.113924                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153480.851852                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 152337.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst       155537                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150074.822581                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150868.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 153402.629032                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152361.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150572.434343                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 153194.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151964.100840                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 152450.989551                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 166385.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 147623.774194                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 159702.629630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 152665.890244                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 149630.481481                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 153838.113924                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153480.851852                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 152337.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst       155537                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150074.822581                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150868.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 153402.629032                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152361.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150572.434343                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 153194.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151964.100840                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 152450.989551                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  489                       # number of writebacks
system.l2.writebacks::total                       489                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           62                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           82                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           79                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data           84                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data           62                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data           62                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           99                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          238                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              957                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           82                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               957                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           82                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              957                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2927177                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      5545005                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2742576                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      7746512                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2470221                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      7552917                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2575542                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      7901597                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2532323                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      5702336                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2410780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      5901085                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1410049                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      9139039                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1329531                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     22302733                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     90189423                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2927177                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      5545005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2742576                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      7746512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2470221                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      7552917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2575542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      7901597                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2532323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      5702336                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2410780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      5901085                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1410049                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      9139039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1329531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     22302733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     90189423                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2927177                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      5545005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2742576                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      7746512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2470221                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      7552917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2575542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      7901597                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2532323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      5702336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2410780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      5901085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1410049                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      9139039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1329531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     22302733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     90189423                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.182353                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.203980                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.196030                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.209476                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.182891                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.182891                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.203704                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.306306                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.259631                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.180758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.202469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.194581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.207921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.181287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.181287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.203704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.306306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.258369                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.180758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.202469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.194581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.207921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.181287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.181287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.203704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.306306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258369                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 108413.962963                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89435.564516                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101576.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94469.658537                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91489.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95606.544304                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95390.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94066.630952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 97397.038462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91973.161290                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92722.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95178.790323                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94003.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92313.525253                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94966.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93708.962185                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 94241.821317                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 108413.962963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 89435.564516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 101576.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 94469.658537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91489.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 95606.544304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95390.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 94066.630952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 97397.038462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91973.161290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92722.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 95178.790323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94003.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92313.525253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94966.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93708.962185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94241.821317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 108413.962963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 89435.564516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 101576.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 94469.658537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91489.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 95606.544304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95390.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 94066.630952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 97397.038462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91973.161290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92722.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 95178.790323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94003.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92313.525253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94966.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93708.962185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94241.821317                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.114890                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130198                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.780992                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.114890                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.029030                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758197                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122231                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122231                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122231                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122231                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122231                       # number of overall hits
system.cpu0.icache.overall_hits::total         122231                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6419516                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6419516                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6419516                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6419516                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6419516                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6419516                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122269                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122269                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122269                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122269                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122269                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122269                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000311                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000311                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 168934.631579                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 168934.631579                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 168934.631579                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 168934.631579                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 168934.631579                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 168934.631579                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5382889                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5382889                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5382889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5382889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5382889                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5382889                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 185616.862069                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 185616.862069                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 185616.862069                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 185616.862069                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 185616.862069                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 185616.862069                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   343                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893461                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   599                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181792.088481                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.154304                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.845696                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.457634                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.542366                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96434                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96434                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70548                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70548                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166982                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166982                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166982                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166982                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          854                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          854                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            8                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          862                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           862                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          862                       # number of overall misses
system.cpu0.dcache.overall_misses::total          862                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     79737479                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     79737479                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       945693                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       945693                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     80683172                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     80683172                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     80683172                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     80683172                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97288                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97288                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167844                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167844                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167844                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167844                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008778                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008778                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000113                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000113                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005136                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005136                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005136                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005136                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 93369.413349                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93369.413349                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 118211.625000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 118211.625000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 93599.967517                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93599.967517                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 93599.967517                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93599.967517                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu0.dcache.writebacks::total               87                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          514                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          514                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          519                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          519                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          519                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          519                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          340                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     28722178                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     28722178                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       273876                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       273876                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     28996054                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     28996054                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     28996054                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     28996054                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002044                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002044                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002044                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002044                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84476.994118                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84476.994118                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        91292                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        91292                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 84536.600583                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84536.600583                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 84536.600583                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84536.600583                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.389267                       # Cycle average of tags in use
system.cpu1.icache.total_refs               746682894                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1484459.033797                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    27.389267                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.043893                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.805111                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       121356                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         121356                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       121356                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          121356                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       121356                       # number of overall hits
system.cpu1.icache.overall_hits::total         121356                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           31                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           31                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           31                       # number of overall misses
system.cpu1.icache.overall_misses::total           31                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6072871                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6072871                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6072871                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6072871                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6072871                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6072871                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       121387                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       121387                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       121387                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       121387                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       121387                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       121387                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000255                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000255                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 195899.064516                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 195899.064516                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 195899.064516                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 195899.064516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 195899.064516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 195899.064516                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5370497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5370497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5370497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5370497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5370497                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5370497                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191803.464286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 191803.464286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 191803.464286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 191803.464286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 191803.464286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 191803.464286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   405                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               112794925                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   661                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              170642.851740                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   159.029782                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    96.970218                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.621210                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.378790                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        82067                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          82067                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        68427                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         68427                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          165                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          164                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       150494                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          150494                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       150494                       # number of overall hits
system.cpu1.dcache.overall_hits::total         150494                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1330                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1330                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1345                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1345                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1345                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1345                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    141811037                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    141811037                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1211060                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1211060                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    143022097                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    143022097                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    143022097                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    143022097                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        83397                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        83397                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        68442                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        68442                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       151839                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       151839                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       151839                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       151839                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015948                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015948                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000219                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000219                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008858                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008858                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008858                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008858                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 106624.839850                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106624.839850                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 80737.333333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80737.333333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 106336.131599                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106336.131599                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 106336.131599                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106336.131599                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu1.dcache.writebacks::total               86                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          928                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          928                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          940                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          940                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          940                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          940                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          402                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          405                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          405                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     35308942                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     35308942                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       196066                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       196066                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     35505008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     35505008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     35505008                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     35505008                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002667                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002667                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002667                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002667                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87833.189055                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87833.189055                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65355.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65355.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87666.686420                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87666.686420                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87666.686420                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87666.686420                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               503.402946                       # Cycle average of tags in use
system.cpu2.icache.total_refs               746682871                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1481513.632937                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    28.402946                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.045518                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.806735                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       121333                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         121333                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       121333                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          121333                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       121333                       # number of overall hits
system.cpu2.icache.overall_hits::total         121333                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.cpu2.icache.overall_misses::total           32                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5547768                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5547768                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5547768                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5547768                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5547768                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5547768                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       121365                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       121365                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       121365                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       121365                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       121365                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       121365                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000264                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000264                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 173367.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 173367.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 173367.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 173367.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 173367.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 173367.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4865014                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4865014                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4865014                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4865014                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4865014                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4865014                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000239                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000239                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000239                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000239                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000239                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000239                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 167759.103448                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 167759.103448                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 167759.103448                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 167759.103448                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 167759.103448                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 167759.103448                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   406                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               112795206                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   662                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              170385.507553                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   158.676440                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    97.323560                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.619830                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.380170                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        82212                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          82212                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        68559                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         68559                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          167                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          167                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          166                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       150771                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          150771                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       150771                       # number of overall hits
system.cpu2.dcache.overall_hits::total         150771                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1323                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1323                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1338                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1338                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1338                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1338                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    139102966                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    139102966                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1187078                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1187078                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    140290044                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    140290044                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    140290044                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    140290044                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        83535                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        83535                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        68574                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        68574                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       152109                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       152109                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       152109                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       152109                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015838                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015838                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000219                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000219                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008796                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008796                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008796                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008796                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 105142.075586                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105142.075586                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 79138.533333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 79138.533333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 104850.556054                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104850.556054                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 104850.556054                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104850.556054                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu2.dcache.writebacks::total               86                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          920                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          920                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          932                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          932                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          932                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          932                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          403                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          403                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          406                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          406                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          406                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          406                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     34892888                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     34892888                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     35085188                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     35085188                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     35085188                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     35085188                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004824                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004824                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002669                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002669                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002669                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002669                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 86582.848635                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86582.848635                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 86416.719212                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86416.719212                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 86416.719212                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86416.719212                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               502.406473                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746682854                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1484458.954274                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    27.406473                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.043921                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.805139                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       121316                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         121316                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       121316                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          121316                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       121316                       # number of overall hits
system.cpu3.icache.overall_hits::total         121316                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           30                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           30                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           30                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            30                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           30                       # number of overall misses
system.cpu3.icache.overall_misses::total           30                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5493608                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5493608                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5493608                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5493608                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5493608                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5493608                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       121346                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       121346                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       121346                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       121346                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       121346                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       121346                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000247                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000247                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000247                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000247                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000247                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000247                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 183120.266667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 183120.266667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 183120.266667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 183120.266667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 183120.266667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 183120.266667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4932004                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4932004                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4932004                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4932004                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4932004                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4932004                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       176143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       176143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       176143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       176143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       176143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       176143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   404                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               112794732                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              170901.109091                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   158.896361                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    97.103639                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.620689                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.379311                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        81860                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          81860                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        68441                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         68441                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          165                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       150301                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          150301                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       150301                       # number of overall hits
system.cpu3.dcache.overall_hits::total         150301                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1305                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1305                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           15                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1320                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1320                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1320                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1320                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    139232292                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    139232292                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1341768                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1341768                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    140574060                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    140574060                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    140574060                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    140574060                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        83165                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        83165                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        68456                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        68456                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       151621                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       151621                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       151621                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       151621                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015692                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015692                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000219                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000219                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008706                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008706                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008706                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008706                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 106691.411494                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106691.411494                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 89451.200000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 89451.200000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106495.500000                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106495.500000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106495.500000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106495.500000                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           85                       # number of writebacks
system.cpu3.dcache.writebacks::total               85                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          904                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          904                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          916                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          916                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          916                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          916                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          401                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          404                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     35127962                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     35127962                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       217068                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       217068                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     35345030                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     35345030                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     35345030                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     35345030                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004822                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004822                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002665                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002665                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002665                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002665                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87600.902743                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87600.902743                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        72356                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        72356                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 87487.698020                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87487.698020                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 87487.698020                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87487.698020                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               472.704073                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750130143                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1553064.478261                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    17.704073                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.028372                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.757539                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       122176                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         122176                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       122176                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          122176                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       122176                       # number of overall hits
system.cpu4.icache.overall_hits::total         122176                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.cpu4.icache.overall_misses::total           37                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6078647                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6078647                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6078647                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6078647                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6078647                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6078647                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       122213                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       122213                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       122213                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       122213                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       122213                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       122213                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000303                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000303                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 164287.756757                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 164287.756757                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 164287.756757                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 164287.756757                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 164287.756757                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 164287.756757                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4937891                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4937891                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4937891                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4937891                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4937891                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4937891                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 176353.250000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 176353.250000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 176353.250000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 176353.250000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 176353.250000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 176353.250000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   342                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               108893621                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   598                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              182096.356187                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   116.971651                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   139.028349                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.456921                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.543079                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        96447                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          96447                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        70695                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         70695                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          177                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          172                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       167142                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          167142                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       167142                       # number of overall hits
system.cpu4.dcache.overall_hits::total         167142                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          848                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          848                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            8                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          856                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           856                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          856                       # number of overall misses
system.cpu4.dcache.overall_misses::total          856                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data     78835521                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     78835521                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       749340                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       749340                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data     79584861                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     79584861                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data     79584861                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     79584861                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        97295                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        97295                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        70703                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        70703                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       167998                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       167998                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       167998                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       167998                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008716                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008716                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000113                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000113                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005095                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005095                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005095                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005095                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 92966.416274                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 92966.416274                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 93667.500000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 93667.500000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 92972.968458                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 92972.968458                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 92972.968458                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 92972.968458                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           84                       # number of writebacks
system.cpu4.dcache.writebacks::total               84                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          509                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          509                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          514                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          514                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          514                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          514                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          339                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          342                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          342                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     28609025                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     28609025                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       208197                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       208197                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     28817222                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     28817222                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     28817222                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     28817222                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003484                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003484                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002036                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002036                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002036                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002036                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 84392.404130                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 84392.404130                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        69399                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        69399                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 84260.883041                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 84260.883041                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 84260.883041                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 84260.883041                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               472.706411                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750130183                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1553064.561077                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    17.706411                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.028376                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.757542                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       122216                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         122216                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       122216                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          122216                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       122216                       # number of overall hits
system.cpu5.icache.overall_hits::total         122216                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.cpu5.icache.overall_misses::total           37                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5969769                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5969769                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5969769                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5969769                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5969769                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5969769                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       122253                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       122253                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       122253                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       122253                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       122253                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       122253                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000303                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000303                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 161345.108108                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 161345.108108                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 161345.108108                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 161345.108108                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 161345.108108                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 161345.108108                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4618566                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4618566                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4618566                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4618566                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4618566                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4618566                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 164948.785714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 164948.785714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 164948.785714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 164948.785714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 164948.785714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 164948.785714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   342                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               108893486                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   598                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              182096.130435                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   116.937743                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   139.062257                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.456788                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.543212                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        96367                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          96367                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        70640                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         70640                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          177                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          172                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       167007                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          167007                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       167007                       # number of overall hits
system.cpu5.dcache.overall_hits::total         167007                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          838                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          838                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           12                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          850                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           850                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          850                       # number of overall misses
system.cpu5.dcache.overall_misses::total          850                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data     78948939                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     78948939                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       993131                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       993131                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data     79942070                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     79942070                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data     79942070                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     79942070                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        97205                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        97205                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        70652                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        70652                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       167857                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       167857                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       167857                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       167857                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008621                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008621                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000170                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005064                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005064                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005064                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005064                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 94211.144391                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 94211.144391                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82760.916667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82760.916667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 94049.494118                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 94049.494118                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 94049.494118                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 94049.494118                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           83                       # number of writebacks
system.cpu5.dcache.writebacks::total               83                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          499                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          499                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          508                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          508                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          508                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          508                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          339                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          342                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          342                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     28793622                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     28793622                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       208791                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       208791                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     29002413                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     29002413                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     29002413                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     29002413                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003487                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003487                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002037                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002037                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002037                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002037                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 84936.938053                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 84936.938053                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        69597                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        69597                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 84802.377193                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 84802.377193                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 84802.377193                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 84802.377193                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               496.617924                       # Cycle average of tags in use
system.cpu6.icache.total_refs               747247822                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1503516.744467                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.617924                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023426                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.795862                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       120545                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         120545                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       120545                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          120545                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       120545                       # number of overall hits
system.cpu6.icache.overall_hits::total         120545                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           19                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           19                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           19                       # number of overall misses
system.cpu6.icache.overall_misses::total           19                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      3081365                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      3081365                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      3081365                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      3081365                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      3081365                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      3081365                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       120564                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       120564                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       120564                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       120564                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       120564                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       120564                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000158                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000158                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 162177.105263                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 162177.105263                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 162177.105263                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 162177.105263                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 162177.105263                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 162177.105263                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            4                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            4                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2416576                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2416576                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2416576                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2416576                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2416576                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2416576                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 161105.066667                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161105.066667                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 161105.066667                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161105.066667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 161105.066667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161105.066667                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   486                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               117749923                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   742                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              158692.618598                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   160.237636                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    95.762364                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.625928                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.374072                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        83146                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          83146                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        69731                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         69731                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          177                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          160                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       152877                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          152877                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       152877                       # number of overall hits
system.cpu6.dcache.overall_hits::total         152877                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1680                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1680                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           68                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1748                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1748                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1748                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1748                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    182594212                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    182594212                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7252775                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7252775                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    189846987                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    189846987                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    189846987                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    189846987                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        84826                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        84826                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        69799                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        69799                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       154625                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       154625                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       154625                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       154625                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019805                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019805                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000974                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000974                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011305                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011305                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011305                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011305                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 108687.030952                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 108687.030952                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 106658.455882                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 106658.455882                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 108608.116133                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 108608.116133                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 108608.116133                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 108608.116133                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          197                       # number of writebacks
system.cpu6.dcache.writebacks::total              197                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1194                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1194                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1262                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1262                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1262                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1262                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          486                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          486                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          486                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     41270456                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     41270456                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     41270456                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     41270456                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     41270456                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     41270456                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005729                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005729                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003143                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003143                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003143                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003143                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 84918.633745                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 84918.633745                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 84918.633745                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 84918.633745                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 84918.633745                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 84918.633745                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               556.377053                       # Cycle average of tags in use
system.cpu7.icache.total_refs               765694208                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1374675.418312                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.377053                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          543                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021438                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.870192                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.891630                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       118191                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         118191                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       118191                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          118191                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       118191                       # number of overall hits
system.cpu7.icache.overall_hits::total         118191                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           17                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           17                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           17                       # number of overall misses
system.cpu7.icache.overall_misses::total           17                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2710699                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2710699                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2710699                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2710699                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2710699                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2710699                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       118208                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       118208                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       118208                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       118208                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       118208                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       118208                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000144                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000144                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 159452.882353                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 159452.882353                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 159452.882353                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 159452.882353                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 159452.882353                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 159452.882353                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2273036                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2273036                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2273036                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2273036                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2273036                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2273036                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000118                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000118                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000118                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000118                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000118                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000118                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 162359.714286                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 162359.714286                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 162359.714286                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 162359.714286                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 162359.714286                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 162359.714286                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   777                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               287986979                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1033                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              278787.007744                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   102.198901                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   153.801099                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.399214                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.600786                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       302240                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         302240                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       164906                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        164906                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           81                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           80                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       467146                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          467146                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       467146                       # number of overall hits
system.cpu7.dcache.overall_hits::total         467146                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2723                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2723                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2723                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2723                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2723                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2723                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    292345349                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    292345349                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    292345349                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    292345349                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    292345349                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    292345349                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       304963                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       304963                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       164906                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       164906                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       469869                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       469869                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       469869                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       469869                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008929                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008929                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005795                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005795                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005795                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005795                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 107361.494308                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 107361.494308                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 107361.494308                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 107361.494308                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 107361.494308                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 107361.494308                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          241                       # number of writebacks
system.cpu7.dcache.writebacks::total              241                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1946                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1946                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1946                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1946                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1946                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1946                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          777                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          777                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          777                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          777                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          777                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          777                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     75691544                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     75691544                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     75691544                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     75691544                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     75691544                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     75691544                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001654                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001654                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001654                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001654                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 97415.114543                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 97415.114543                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 97415.114543                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 97415.114543                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 97415.114543                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 97415.114543                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
