// Seed: 2032177530
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  wor   id_4,
    output logic id_5
);
  always @(posedge -1'd0) begin : LABEL_0
    id_5 = 1;
  end
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wand id_3,
    input wire id_4,
    input tri0 id_5,
    output wor id_6,
    output logic id_7,
    output tri1 id_8,
    input wor id_9,
    input wand id_10,
    output tri1 id_11
);
  wire [-1 : -1] id_13;
  logic id_14 = id_14;
  assign id_3 = 1'd0 ? id_10 - 1 : 1 == -1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5,
      id_9,
      id_5,
      id_7
  );
  wire id_15;
  always @* id_7 = -1;
endmodule
