// Seed: 3465561589
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  assign id_1 = -1 + id_4 && -1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_1[-1] = id_3;
  logic id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4
  );
  always @(1 or negedge 1 & -1 & ~1 & id_3) #1;
endmodule
