intTypesRAND64

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000048                       # Number of seconds simulated
sim_ticks                                    47779000                       # Number of ticks simulated
final_tick                                   47779000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 809788                       # Simulator instruction rate (inst/s)
host_op_rate                                   808603                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3035900369                       # Simulator tick rate (ticks/s)
host_mem_usage                                8485372                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                       12708                       # Number of instructions simulated
sim_ops                                         12708                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED     47779000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               16736                       # Number of hits
system.cache.misses                               498                       # Number of misses
system.cache.missLatency::samples                 498                       # Ticks for misses to the cache
system.cache.missLatency::mean           61335.341365                       # Ticks for misses to the cache
system.cache.missLatency::gmean          59354.100711                       # Ticks for misses to the cache
system.cache.missLatency::stdev          25993.305050                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                   0      0.00%      0.00% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             394     79.12%     79.12% # Ticks for misses to the cache
system.cache.missLatency::65536-98303              99     19.88%     99.00% # Ticks for misses to the cache
system.cache.missLatency::98304-131071              0      0.00%     99.00% # Ticks for misses to the cache
system.cache.missLatency::131072-163839             0      0.00%     99.00% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             0      0.00%     99.00% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             0      0.00%     99.00% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             0      0.00%     99.00% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             3      0.60%     99.60% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             0      0.00%     99.60% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             2      0.40%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                   498                       # Ticks for misses to the cache
system.cache.hitRatio                        0.971104                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port          996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port        31872                       # Cumulative packet size per connected master and slave (bytes)
