

================================================================
== Vitis HLS Report for 'decision_function_27'
================================================================
* Date:           Thu Jan 23 13:48:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read26" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_454 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read25" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read2433 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read24" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read2433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read2332 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read23" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read2332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read2231 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read22" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read2130 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_455 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_456 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_457 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_458 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_459 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read1423 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 30 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 31 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 32 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 33 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 34 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 35 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read1322, i18 154713" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_716 = icmp_slt  i18 %p_read110, i18 182004" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_716' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_717 = icmp_slt  i18 %p_read2433, i18 181139" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_717' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_718 = icmp_slt  i18 %p_read2433, i18 176815" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_718' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_719 = icmp_slt  i18 %p_read615, i18 117" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_719' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_720 = icmp_slt  i18 %p_read2433, i18 173586" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_720' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_721 = icmp_slt  i18 %p_read2130, i18 261" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_721' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_722 = icmp_slt  i18 %p_read514, i18 474" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_722' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_723 = icmp_slt  i18 %p_read716, i18 51" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_723' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_724 = icmp_slt  i18 %p_read1019, i18 233" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_724' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_725 = icmp_slt  i18 %p_read_458, i18 501" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_725' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_726 = icmp_slt  i18 %p_read1423, i18 28473" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_726' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_727 = icmp_slt  i18 %p_read_457, i18 72" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_727' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_728 = icmp_slt  i18 %p_read918, i18 1256" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_728' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_729 = icmp_slt  i18 %p_read, i18 93697" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_729' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_730 = icmp_slt  i18 %p_read_456, i18 27" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_730' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_731 = icmp_slt  i18 %p_read110, i18 176213" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_731' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_732 = icmp_slt  i18 %p_read1120, i18 6" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_732' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_733 = icmp_slt  i18 %p_read_459, i18 2542" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_733' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_734 = icmp_slt  i18 %p_read1221, i18 244" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_734' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_735 = icmp_slt  i18 %p_read_455, i18 72" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_735' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_736 = icmp_slt  i18 %p_read817, i18 69" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_736' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_737 = icmp_slt  i18 %p_read312, i18 28490" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_737' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.13ns)   --->   "%icmp_ln86_738 = icmp_slt  i18 %p_read_454, i18 174002" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_738' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.13ns)   --->   "%icmp_ln86_739 = icmp_slt  i18 %p_read211, i18 25971" [firmware/BDT.h:86]   --->   Operation 60 'icmp' 'icmp_ln86_739' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.13ns)   --->   "%icmp_ln86_740 = icmp_slt  i18 %p_read312, i18 37063" [firmware/BDT.h:86]   --->   Operation 61 'icmp' 'icmp_ln86_740' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (2.13ns)   --->   "%icmp_ln86_741 = icmp_slt  i18 %p_read2231, i18 81" [firmware/BDT.h:86]   --->   Operation 62 'icmp' 'icmp_ln86_741' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (2.13ns)   --->   "%icmp_ln86_742 = icmp_slt  i18 %p_read2029, i18 1219" [firmware/BDT.h:86]   --->   Operation 63 'icmp' 'icmp_ln86_742' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (2.13ns)   --->   "%icmp_ln86_743 = icmp_slt  i18 %p_read413, i18 685" [firmware/BDT.h:86]   --->   Operation 64 'icmp' 'icmp_ln86_743' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (2.13ns)   --->   "%icmp_ln86_744 = icmp_slt  i18 %p_read2332, i18 203" [firmware/BDT.h:86]   --->   Operation 65 'icmp' 'icmp_ln86_744' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_716, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_344 = xor i1 %icmp_ln86_716, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_344" [firmware/BDT.h:104]   --->   Operation 68 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%and_ln102_689 = and i1 %icmp_ln86_718, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_689' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_141)   --->   "%xor_ln104_346 = xor i1 %icmp_ln86_718, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_141 = and i1 %and_ln102, i1 %xor_ln104_346" [firmware/BDT.h:104]   --->   Operation 71 'and' 'and_ln104_141' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln102_690 = and i1 %icmp_ln86_719, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_690' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_142)   --->   "%xor_ln104_347 = xor i1 %icmp_ln86_719, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_142 = and i1 %and_ln104, i1 %xor_ln104_347" [firmware/BDT.h:104]   --->   Operation 74 'and' 'and_ln104_142' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.97ns)   --->   "%and_ln102_693 = and i1 %icmp_ln86_722, i1 %and_ln102_689" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_693' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.97ns)   --->   "%and_ln102_696 = and i1 %icmp_ln86_725, i1 %and_ln104_142" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_696' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_145)   --->   "%xor_ln104_353 = xor i1 %icmp_ln86_725, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_145 = and i1 %and_ln104_142, i1 %xor_ln104_353" [firmware/BDT.h:104]   --->   Operation 78 'and' 'and_ln104_145' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.97ns)   --->   "%or_ln117_655 = or i1 %and_ln102_696, i1 %and_ln102_693" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_655' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 80 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_697)   --->   "%xor_ln104_350 = xor i1 %icmp_ln86_722, i1 1" [firmware/BDT.h:104]   --->   Operation 81 'xor' 'xor_ln104_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%and_ln102_694 = and i1 %icmp_ln86_723, i1 %and_ln104_141" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_694' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns)   --->   "%and_ln102_695 = and i1 %icmp_ln86_724, i1 %and_ln102_690" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_695' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_695)   --->   "%and_ln102_701 = and i1 %icmp_ln86_730, i1 %and_ln102_693" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_701' <Predicate = (or_ln117_655)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_697)   --->   "%and_ln102_716 = and i1 %icmp_ln86_731, i1 %xor_ln104_350" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_697)   --->   "%and_ln102_702 = and i1 %and_ln102_716, i1 %and_ln102_689" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_699)   --->   "%and_ln102_703 = and i1 %icmp_ln86_732, i1 %and_ln102_694" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_695)   --->   "%or_ln117 = or i1 %and_ln102_696, i1 %and_ln102_701" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117' <Predicate = (or_ln117_655)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_695)   --->   "%xor_ln117 = xor i1 %and_ln102_696, i1 1" [firmware/BDT.h:117]   --->   Operation 89 'xor' 'xor_ln117' <Predicate = (or_ln117_655)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_695)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 90 'zext' 'zext_ln117' <Predicate = (or_ln117_655)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_695)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117' <Predicate = (or_ln117_655)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_697)   --->   "%or_ln117_656 = or i1 %or_ln117_655, i1 %and_ln102_702" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_695 = select i1 %or_ln117_655, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_695' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_697)   --->   "%zext_ln117_78 = zext i2 %select_ln117_695" [firmware/BDT.h:117]   --->   Operation 94 'zext' 'zext_ln117_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.97ns)   --->   "%or_ln117_657 = or i1 %and_ln102_696, i1 %and_ln102_689" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_657' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_697)   --->   "%select_ln117_696 = select i1 %or_ln117_656, i3 %zext_ln117_78, i3 4" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_696' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_699)   --->   "%or_ln117_658 = or i1 %or_ln117_657, i1 %and_ln102_703" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_697 = select i1 %or_ln117_657, i3 %select_ln117_696, i3 5" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_697' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln117_659 = or i1 %or_ln117_657, i1 %and_ln102_694" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_659' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_699)   --->   "%select_ln117_698 = select i1 %or_ln117_658, i3 %select_ln117_697, i3 6" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_698' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_699 = select i1 %or_ln117_659, i3 %select_ln117_698, i3 7" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_699' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.97ns)   --->   "%or_ln117_661 = or i1 %and_ln102_696, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_661' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%and_ln102_688 = and i1 %icmp_ln86_717, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_688' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%and_ln102_691 = and i1 %icmp_ln86_720, i1 %and_ln102_688" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_691' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_701)   --->   "%xor_ln104_351 = xor i1 %icmp_ln86_723, i1 1" [firmware/BDT.h:104]   --->   Operation 105 'xor' 'xor_ln104_351' <Predicate = (or_ln117_661)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_705)   --->   "%xor_ln104_352 = xor i1 %icmp_ln86_724, i1 1" [firmware/BDT.h:104]   --->   Operation 106 'xor' 'xor_ln104_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.97ns)   --->   "%and_ln102_697 = and i1 %icmp_ln86_726, i1 %and_ln102_691" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_697' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_701)   --->   "%and_ln102_717 = and i1 %icmp_ln86_733, i1 %xor_ln104_351" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_717' <Predicate = (or_ln117_661)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_701)   --->   "%and_ln102_704 = and i1 %and_ln102_717, i1 %and_ln104_141" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_704' <Predicate = (or_ln117_661)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_703)   --->   "%and_ln102_705 = and i1 %icmp_ln86_734, i1 %and_ln102_695" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_705)   --->   "%and_ln102_718 = and i1 %icmp_ln86_735, i1 %xor_ln104_352" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_705)   --->   "%and_ln102_706 = and i1 %and_ln102_718, i1 %and_ln102_690" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_701)   --->   "%or_ln117_660 = or i1 %or_ln117_659, i1 %and_ln102_704" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_660' <Predicate = (or_ln117_661)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_701)   --->   "%zext_ln117_79 = zext i3 %select_ln117_699" [firmware/BDT.h:117]   --->   Operation 114 'zext' 'zext_ln117_79' <Predicate = (or_ln117_661)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_701)   --->   "%select_ln117_700 = select i1 %or_ln117_660, i4 %zext_ln117_79, i4 8" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_700' <Predicate = (or_ln117_661)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_703)   --->   "%or_ln117_662 = or i1 %or_ln117_661, i1 %and_ln102_705" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_701 = select i1 %or_ln117_661, i4 %select_ln117_700, i4 9" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_701' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.97ns)   --->   "%or_ln117_663 = or i1 %or_ln117_661, i1 %and_ln102_695" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_663' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_703)   --->   "%select_ln117_702 = select i1 %or_ln117_662, i4 %select_ln117_701, i4 10" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_702' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_705)   --->   "%or_ln117_664 = or i1 %or_ln117_663, i1 %and_ln102_706" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_703 = select i1 %or_ln117_663, i4 %select_ln117_702, i4 11" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_703' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.97ns)   --->   "%or_ln117_665 = or i1 %or_ln117_661, i1 %and_ln102_690" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_665' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_705)   --->   "%select_ln117_704 = select i1 %or_ln117_664, i4 %select_ln117_703, i4 12" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_704' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_705 = select i1 %or_ln117_665, i4 %select_ln117_704, i4 13" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_705' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.97ns)   --->   "%or_ln117_667 = or i1 %or_ln117_665, i1 %and_ln104_145" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_667' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_140)   --->   "%xor_ln104_345 = xor i1 %icmp_ln86_717, i1 1" [firmware/BDT.h:104]   --->   Operation 126 'xor' 'xor_ln104_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_140 = and i1 %xor_ln104_345, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 127 'and' 'and_ln104_140' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_143)   --->   "%xor_ln104_348 = xor i1 %icmp_ln86_720, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_143 = and i1 %and_ln102_688, i1 %xor_ln104_348" [firmware/BDT.h:104]   --->   Operation 129 'and' 'and_ln104_143' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%and_ln102_692 = and i1 %icmp_ln86_721, i1 %and_ln104_140" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_692' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_144)   --->   "%xor_ln104_349 = xor i1 %icmp_ln86_721, i1 1" [firmware/BDT.h:104]   --->   Operation 131 'xor' 'xor_ln104_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_144 = and i1 %and_ln104_140, i1 %xor_ln104_349" [firmware/BDT.h:104]   --->   Operation 132 'and' 'and_ln104_144' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_711)   --->   "%xor_ln104_354 = xor i1 %icmp_ln86_726, i1 1" [firmware/BDT.h:104]   --->   Operation 133 'xor' 'xor_ln104_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.97ns)   --->   "%and_ln102_698 = and i1 %icmp_ln86_727, i1 %and_ln104_143" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_698' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_707)   --->   "%and_ln102_707 = and i1 %icmp_ln86_736, i1 %and_ln104_145" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_707' <Predicate = (or_ln117_667)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_709)   --->   "%and_ln102_708 = and i1 %icmp_ln86_737, i1 %and_ln102_697" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_711)   --->   "%and_ln102_719 = and i1 %icmp_ln86_738, i1 %xor_ln104_354" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_711)   --->   "%and_ln102_709 = and i1 %and_ln102_719, i1 %and_ln102_691" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_707)   --->   "%or_ln117_666 = or i1 %or_ln117_665, i1 %and_ln102_707" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_666' <Predicate = (or_ln117_667)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_707)   --->   "%select_ln117_706 = select i1 %or_ln117_666, i4 %select_ln117_705, i4 14" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_706' <Predicate = (or_ln117_667)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_709)   --->   "%or_ln117_668 = or i1 %or_ln117_667, i1 %and_ln102_708" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_707 = select i1 %or_ln117_667, i4 %select_ln117_706, i4 15" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_707' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_709)   --->   "%zext_ln117_80 = zext i4 %select_ln117_707" [firmware/BDT.h:117]   --->   Operation 143 'zext' 'zext_ln117_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.97ns)   --->   "%or_ln117_669 = or i1 %or_ln117_667, i1 %and_ln102_697" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_669' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_709)   --->   "%select_ln117_708 = select i1 %or_ln117_668, i5 %zext_ln117_80, i5 16" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_708' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_711)   --->   "%or_ln117_670 = or i1 %or_ln117_669, i1 %and_ln102_709" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_709 = select i1 %or_ln117_669, i5 %select_ln117_708, i5 17" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_709' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.97ns)   --->   "%or_ln117_671 = or i1 %or_ln117_667, i1 %and_ln102_691" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_671' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_711)   --->   "%select_ln117_710 = select i1 %or_ln117_670, i5 %select_ln117_709, i5 18" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_710' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_711 = select i1 %or_ln117_671, i5 %select_ln117_710, i5 19" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_711' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.97ns)   --->   "%or_ln117_673 = or i1 %or_ln117_671, i1 %and_ln102_698" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_673' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_715)   --->   "%xor_ln104_355 = xor i1 %icmp_ln86_727, i1 1" [firmware/BDT.h:104]   --->   Operation 152 'xor' 'xor_ln104_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.97ns)   --->   "%and_ln102_699 = and i1 %icmp_ln86_728, i1 %and_ln102_692" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_699' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_713)   --->   "%and_ln102_710 = and i1 %icmp_ln86_739, i1 %and_ln102_698" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_710' <Predicate = (or_ln117_673)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_715)   --->   "%and_ln102_720 = and i1 %icmp_ln86_740, i1 %xor_ln104_355" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_715)   --->   "%and_ln102_711 = and i1 %and_ln102_720, i1 %and_ln104_143" [firmware/BDT.h:102]   --->   Operation 156 'and' 'and_ln102_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_717)   --->   "%and_ln102_712 = and i1 %icmp_ln86_741, i1 %and_ln102_699" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_713)   --->   "%or_ln117_672 = or i1 %or_ln117_671, i1 %and_ln102_710" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_672' <Predicate = (or_ln117_673)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_713)   --->   "%select_ln117_712 = select i1 %or_ln117_672, i5 %select_ln117_711, i5 20" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_712' <Predicate = (or_ln117_673)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_715)   --->   "%or_ln117_674 = or i1 %or_ln117_673, i1 %and_ln102_711" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_713 = select i1 %or_ln117_673, i5 %select_ln117_712, i5 21" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_713' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.97ns)   --->   "%or_ln117_675 = or i1 %or_ln117_667, i1 %and_ln102_688" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_675' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_715)   --->   "%select_ln117_714 = select i1 %or_ln117_674, i5 %select_ln117_713, i5 22" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_714' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_717)   --->   "%or_ln117_676 = or i1 %or_ln117_675, i1 %and_ln102_712" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_715 = select i1 %or_ln117_675, i5 %select_ln117_714, i5 23" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_715' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.97ns)   --->   "%or_ln117_677 = or i1 %or_ln117_675, i1 %and_ln102_699" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_677' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_717)   --->   "%select_ln117_716 = select i1 %or_ln117_676, i5 %select_ln117_715, i5 24" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_716' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_717 = select i1 %or_ln117_677, i5 %select_ln117_716, i5 25" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_717' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_719)   --->   "%xor_ln104_356 = xor i1 %icmp_ln86_728, i1 1" [firmware/BDT.h:104]   --->   Operation 169 'xor' 'xor_ln104_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.97ns)   --->   "%and_ln102_700 = and i1 %icmp_ln86_729, i1 %and_ln104_144" [firmware/BDT.h:102]   --->   Operation 170 'and' 'and_ln102_700' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_719)   --->   "%and_ln102_721 = and i1 %icmp_ln86_742, i1 %xor_ln104_356" [firmware/BDT.h:102]   --->   Operation 171 'and' 'and_ln102_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_719)   --->   "%and_ln102_713 = and i1 %and_ln102_721, i1 %and_ln102_692" [firmware/BDT.h:102]   --->   Operation 172 'and' 'and_ln102_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_721)   --->   "%and_ln102_714 = and i1 %icmp_ln86_743, i1 %and_ln102_700" [firmware/BDT.h:102]   --->   Operation 173 'and' 'and_ln102_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_719)   --->   "%or_ln117_678 = or i1 %or_ln117_677, i1 %and_ln102_713" [firmware/BDT.h:117]   --->   Operation 174 'or' 'or_ln117_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.97ns)   --->   "%or_ln117_679 = or i1 %or_ln117_675, i1 %and_ln102_692" [firmware/BDT.h:117]   --->   Operation 175 'or' 'or_ln117_679' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_719)   --->   "%select_ln117_718 = select i1 %or_ln117_678, i5 %select_ln117_717, i5 26" [firmware/BDT.h:117]   --->   Operation 176 'select' 'select_ln117_718' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_721)   --->   "%or_ln117_680 = or i1 %or_ln117_679, i1 %and_ln102_714" [firmware/BDT.h:117]   --->   Operation 177 'or' 'or_ln117_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_719 = select i1 %or_ln117_679, i5 %select_ln117_718, i5 27" [firmware/BDT.h:117]   --->   Operation 178 'select' 'select_ln117_719' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.97ns)   --->   "%or_ln117_681 = or i1 %or_ln117_679, i1 %and_ln102_700" [firmware/BDT.h:117]   --->   Operation 179 'or' 'or_ln117_681' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_721)   --->   "%select_ln117_720 = select i1 %or_ln117_680, i5 %select_ln117_719, i5 28" [firmware/BDT.h:117]   --->   Operation 180 'select' 'select_ln117_720' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_721 = select i1 %or_ln117_681, i5 %select_ln117_720, i5 29" [firmware/BDT.h:117]   --->   Operation 181 'select' 'select_ln117_721' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_357 = xor i1 %icmp_ln86_729, i1 1" [firmware/BDT.h:104]   --->   Operation 182 'xor' 'xor_ln104_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_722 = and i1 %icmp_ln86_744, i1 %xor_ln104_357" [firmware/BDT.h:102]   --->   Operation 183 'and' 'and_ln102_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_715 = and i1 %and_ln102_722, i1 %and_ln104_144" [firmware/BDT.h:102]   --->   Operation 184 'and' 'and_ln102_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_682 = or i1 %or_ln117_681, i1 %and_ln102_715" [firmware/BDT.h:117]   --->   Operation 185 'or' 'or_ln117_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_722 = select i1 %or_ln117_682, i5 %select_ln117_721, i5 30" [firmware/BDT.h:117]   --->   Operation 186 'select' 'select_ln117_722' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i5, i5 0, i13 398, i5 1, i13 8133, i5 2, i13 131, i5 3, i13 10, i5 4, i13 7949, i5 5, i13 131, i5 6, i13 7404, i5 7, i13 341, i5 8, i13 74, i5 9, i13 7941, i5 10, i13 6534, i5 11, i13 8166, i5 12, i13 7542, i5 13, i13 5663, i5 14, i13 7861, i5 15, i13 8081, i5 16, i13 6872, i5 17, i13 466, i5 18, i13 8139, i5 19, i13 6994, i5 20, i13 73, i5 21, i13 367, i5 22, i13 7514, i5 23, i13 8007, i5 24, i13 62, i5 25, i13 7835, i5 26, i13 7, i5 27, i13 490, i5 28, i13 7855, i5 29, i13 7905, i5 30, i13 96, i13 0, i5 %select_ln117_722" [firmware/BDT.h:118]   --->   Operation 187 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 188 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_683 = or i1 %or_ln117_667, i1 %xor_ln104" [firmware/BDT.h:117]   --->   Operation 189 'or' 'or_ln117_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_683, i13 %tmp, i13 0" [firmware/BDT.h:117]   --->   Operation 190 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 191 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read1322', firmware/BDT.h:86) on port 'p_read13' (firmware/BDT.h:86) [41]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [54]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [85]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_689', firmware/BDT.h:102) [91]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_693', firmware/BDT.h:102) [103]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_655', firmware/BDT.h:117) [145]  (0.978 ns)

 <State 3>: 2.953ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_701', firmware/BDT.h:102) [120]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_695', firmware/BDT.h:117) [148]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_696', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_697', firmware/BDT.h:117) [153]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_698', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_699', firmware/BDT.h:117) [157]  (0.980 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_351', firmware/BDT.h:104) [106]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_717', firmware/BDT.h:102) [124]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_704', firmware/BDT.h:102) [125]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_660', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_700', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_701', firmware/BDT.h:117) [162]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_702', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_703', firmware/BDT.h:117) [166]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_704', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_705', firmware/BDT.h:117) [170]  (1.024 ns)

 <State 5>: 3.454ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_707', firmware/BDT.h:102) [129]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_666', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_706', firmware/BDT.h:117) [172]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_707', firmware/BDT.h:117) [174]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_708', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_709', firmware/BDT.h:117) [179]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_710', firmware/BDT.h:117) [181]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_711', firmware/BDT.h:117) [183]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_710', firmware/BDT.h:102) [133]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_672', firmware/BDT.h:117) [182]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_712', firmware/BDT.h:117) [185]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_713', firmware/BDT.h:117) [187]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_714', firmware/BDT.h:117) [189]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_715', firmware/BDT.h:117) [191]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_716', firmware/BDT.h:117) [193]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_717', firmware/BDT.h:117) [195]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_679', firmware/BDT.h:117) [196]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_719', firmware/BDT.h:117) [199]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_720', firmware/BDT.h:117) [201]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_721', firmware/BDT.h:117) [203]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_357', firmware/BDT.h:104) [119]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_722', firmware/BDT.h:102) [140]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_715', firmware/BDT.h:102) [141]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_682', firmware/BDT.h:117) [202]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_722', firmware/BDT.h:117) [205]  (0.000 ns)
	'sparsemux' operation 13 bit ('tmp', firmware/BDT.h:118) [206]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_683', firmware/BDT.h:117) [204]  (0.000 ns)
	'select' operation 13 bit ('agg_result_0', firmware/BDT.h:117) [207]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
