
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005961                       # Number of seconds simulated
sim_ticks                                  5961124500                       # Number of ticks simulated
final_tick                                 5961124500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 245279                       # Simulator instruction rate (inst/s)
host_op_rate                                   245276                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              166080486                       # Simulator tick rate (ticks/s)
host_mem_usage                                 172784                       # Number of bytes of host memory used
host_seconds                                    35.89                       # Real time elapsed on the host
sim_insts                                     8803354                       # Number of instructions simulated
sim_ops                                       8803354                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5961124500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         2976704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           61696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3038400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2976704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2976704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         3456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            46511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               47475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            54                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 54                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          499352765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           10349725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             509702490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     499352765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        499352765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          579756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               579756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          579756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         499352765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          10349725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            510282246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       47476                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46058                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46058                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1967488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1070976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2254656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3038464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2947712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  16734                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10806                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              871                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5961106000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47476                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46058                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   23329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    319.539429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.961159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.109453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2990     22.65%     22.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3834     29.04%     51.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1748     13.24%     64.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1457     11.04%     75.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1138      8.62%     84.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          675      5.11%     89.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          443      3.36%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          376      2.85%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          540      4.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13201                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.308194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.725173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.706463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1402     65.27%     65.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           736     34.26%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             5      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      0.09%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2148                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.400838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.371822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.030029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1788     83.24%     83.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               89      4.14%     87.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              150      6.98%     94.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               50      2.33%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      1.68%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               32      1.49%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2148                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    670000500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1246413000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  153710000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21794.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40544.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       330.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       378.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    509.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    494.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    23207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   29550                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.83                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      63731.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 82774020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 43976460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               201469380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              167431500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         280275840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            516327090                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              7468320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       940635090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        80757600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        618646920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2939762220                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            493.155649                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4809481500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      6669000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     118668000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2536275500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    210285750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1026306000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2062920250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 11573940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6121335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                18028500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               16463880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         251387760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            596020500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             17983680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       533139240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       219452160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        695157120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2365328115                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            396.792269                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4607232000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     33389750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     106418000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2866577000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    571455500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1214077500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1169206750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5961124500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2520130                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1817649                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            229871                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2242407                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1266574                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.482788                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  181599                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           44063                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              20153                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            23910                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          120                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      1509333                       # DTB read hits
system.cpu.dtb.read_misses                       2584                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  1511917                       # DTB read accesses
system.cpu.dtb.write_hits                      821876                       # DTB write hits
system.cpu.dtb.write_misses                        28                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  821904                       # DTB write accesses
system.cpu.dtb.data_hits                      2331209                       # DTB hits
system.cpu.dtb.data_misses                       2612                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  2333821                       # DTB accesses
system.cpu.itb.fetch_hits                     2454147                       # ITB hits
system.cpu.itb.fetch_misses                      4623                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 2458770                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                  5471                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5961124500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         11922250                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3718113                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       17653168                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2520130                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1468326                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5663017                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  464226                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 3137                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         19007                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          298                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2454147                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 89142                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            9635685                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.832062                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.744397                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5812142     60.32%     60.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   442799      4.60%     64.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   466060      4.84%     69.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   536770      5.57%     75.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   748048      7.76%     83.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   264704      2.75%     85.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   178135      1.85%     87.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   212799      2.21%     89.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   974228     10.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9635685                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.211380                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.480691                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2132644                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3833902                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2232922                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1279109                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 157108                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1025564                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 77454                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               12484290                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                219734                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 157108                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2526351                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1614568                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         543703                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2784445                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2009510                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               12093623                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1457521                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                   4028                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  55047                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             9288193                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              17388342                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         17247738                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            124618                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6967320                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2320873                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              43453                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          15625                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3942321                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1642223                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1021368                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             77289                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17656                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   11428287                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               22463                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9556400                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            495573                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2647395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2838022                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7099                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       9635685                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.991772                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.835690                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2299849     23.87%     23.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5862929     60.85%     84.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1002373     10.40%     95.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              273361      2.84%     97.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              117290      1.22%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               79816      0.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  67      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9635685                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6299895     98.91%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   8160      0.13%     99.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4200      0.07%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   539      0.01%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  1474      0.02%     99.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  982      0.02%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                   69      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21156      0.33%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 25612      0.40%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                37      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7295      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2330      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7036491     73.63%     73.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                75319      0.79%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               34002      0.36%     74.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                4700      0.05%     74.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                9105      0.10%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               8576      0.09%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                1468      0.02%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                252      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1527383     15.98%     91.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              821097      8.59%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           17451      0.18%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          18226      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9556400                       # Type of FU issued
system.cpu.iq.rate                           0.801560                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6369419                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.666508                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           35411317                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13992881                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      9210728                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              202160                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             105455                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        92272                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               15815113                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  108376                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            74060                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       421678                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          134                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       255998                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         5983                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 157108                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 13756                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            11674249                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            200002                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1642223                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1021368                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              14632                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 13756                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            196                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          51210                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       114023                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               165233                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9374660                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1511917                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            181740                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        223499                       # number of nop insts executed
system.cpu.iew.exec_refs                      2333821                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1201450                       # Number of branches executed
system.cpu.iew.exec_stores                     821904                       # Number of stores executed
system.cpu.iew.exec_rate                     0.786316                       # Inst execution rate
system.cpu.iew.wb_sent                        9307928                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9303000                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6446260                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9616461                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.780306                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.670336                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2720048                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15364                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            156884                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      9478577                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.944663                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.130291                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3068901     32.38%     32.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5277334     55.68%     88.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       573753      6.05%     94.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       209241      2.21%     96.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       120167      1.27%     97.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       105322      1.11%     98.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        39784      0.42%     99.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        17085      0.18%     99.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        66990      0.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9478577                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              8954060                       # Number of instructions committed
system.cpu.commit.committedOps                8954060                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1985915                       # Number of memory references committed
system.cpu.commit.loads                       1220545                       # Number of loads committed
system.cpu.commit.membars                        4946                       # Number of memory barriers committed
system.cpu.commit.branches                    1156178                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      87943                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8635183                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90993                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       150718      1.68%      1.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6693535     74.75%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           65686      0.73%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          30763      0.34%     77.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           3934      0.04%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           8299      0.09%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          8547      0.10%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           1468      0.02%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           248      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1209033     13.50%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         747145      8.34%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        16458      0.18%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        18226      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8954060                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 66990                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     21084889                       # The number of ROB reads
system.cpu.rob.rob_writes                    23505324                       # The number of ROB writes
system.cpu.timesIdled                           26921                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2286565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     8803354                       # Number of Instructions Simulated
system.cpu.committedOps                       8803354                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.354285                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.354285                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.738397                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.738397                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13772609                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7328589                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    116607                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    62697                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   46734                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9896                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5961124500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               220                       # number of replacements
system.cpu.dcache.tags.tagsinuse           620.052514                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               21971                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               220                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.868182                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            160000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   620.052514                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.605520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.605520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          730                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.725586                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4390247                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4390247                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5961124500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1422986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1422986                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       759443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         759443                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         4944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4944                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         4946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4946                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2182429                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2182429                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2182429                       # number of overall hits
system.cpu.dcache.overall_hits::total         2182429                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1340                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1340                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          981                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          981                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         2321                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2321                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2321                       # number of overall misses
system.cpu.dcache.overall_misses::total          2321                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     94981500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     94981500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     71708000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     71708000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       126000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       126000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    166689500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    166689500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    166689500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    166689500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1424326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1424326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       760424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       760424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2184750                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2184750                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2184750                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2184750                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000941                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001290                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001290                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001062                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001062                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001062                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001062                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70881.716418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70881.716418                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73096.839959                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73096.839959                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        63000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        63000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71817.966394                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71817.966394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71817.966394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71817.966394                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          873                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    79.363636                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           54                       # number of writebacks
system.cpu.dcache.writebacks::total                54                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          636                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          723                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          723                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1359                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1359                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1359                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1359                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          704                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          704                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          258                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          962                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          962                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          962                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          962                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     56335500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     56335500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     20810500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20810500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     77146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     77146000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77146000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000440                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000440                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000440                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000440                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80022.017045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80022.017045                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80660.852713                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80660.852713                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        62000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        62000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80193.347193                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80193.347193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80193.347193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80193.347193                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5961124500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             46004                       # number of replacements
system.cpu.icache.tags.tagsinuse           498.057001                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              849034                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             46004                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.455656                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   498.057001                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.972768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.972768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4954803                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4954803                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5961124500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      2392076                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2392076                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2392076                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2392076                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2392076                       # number of overall hits
system.cpu.icache.overall_hits::total         2392076                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        62070                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         62070                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        62070                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          62070                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        62070                       # number of overall misses
system.cpu.icache.overall_misses::total         62070                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3337852500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3337852500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3337852500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3337852500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3337852500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3337852500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2454146                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2454146                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2454146                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2454146                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2454146                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2454146                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.025292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025292                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.025292                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025292                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.025292                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025292                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53775.616240                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53775.616240                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53775.616240                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53775.616240                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53775.616240                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53775.616240                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4957                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                96                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.635417                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        46004                       # number of writebacks
system.cpu.icache.writebacks::total             46004                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        15558                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15558                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        15558                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15558                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        15558                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15558                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        46512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        46512                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        46512                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        46512                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        46512                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        46512                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2557653000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2557653000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2557653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2557653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2557653000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2557653000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.018952                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018952                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.018952                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018952                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.018952                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018952                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54989.099587                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54989.099587                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54989.099587                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54989.099587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54989.099587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54989.099587                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         93700                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        46225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5961124500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              47216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           54                       # Transaction distribution
system.membus.trans_dist::WritebackClean        46004                       # Transaction distribution
system.membus.trans_dist::CleanEvict              166                       # Transaction distribution
system.membus.trans_dist::ReadExReq               258                       # Transaction distribution
system.membus.trans_dist::ReadExResp              258                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          46512                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           706                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       139027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 141174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5920960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        65088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5986048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47476                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004589                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47475    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               47476                       # Request fanout histogram
system.membus.reqLayer0.occupancy           284445000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          241069246                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5180000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
