[{"DBLP title": "Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators.", "DBLP authors": ["An Zou", "Jingwen Leng", "Yazhou Zu", "Tao Tong", "Vijay Janapa Reddi", "David M. Brooks", "Gu-Yeon Wei", "Xuan Zhang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062268", "OA papers": [{"PaperId": "https://openalex.org/W2624897894", "PaperTitle": "Ivory", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Washington University in St. Louis": 2.0, "Shanghai Jiao Tong University": 1.0, "The University of Texas at Austin": 2.0, "Kolmostar, Inc., Fremont, U.S.": 1.0, "Harvard University Press": 2.0}, "Authors": ["An Zou", "Jingwen Leng", "Yazhou Zu", "Tao Tong", "Vijay Janapa Reddi", "David J. Brooks", "Gu-Yeon Wei", "X. Y. Zhang"]}]}, {"DBLP title": "Age-aware Logic and Memory Co-Placement for RRAM-FPGAs.", "DBLP authors": ["Yuan Xue", "Chengmo Yang", "Jingtong Hu"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062198", "OA papers": [{"PaperId": "https://openalex.org/W2625680561", "PaperTitle": "Age-aware Logic and Memory Co-Placement for RRAM-FPGAs", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Delaware": 2.0, "Oklahoma State University Oklahoma City": 1.0}, "Authors": ["Yuan Xue", "Chengmo Yang", "Jingtong Hu"]}]}, {"DBLP title": "Multi-variable Dynamic Power Management for the GPU Subsystem.", "DBLP authors": ["Pietro Mercati", "Raid Ayoub", "Michael Kishinevsky", "Eric Samson", "Marc Beuchat", "Francesco Paterna", "Tajana Simunic Rosing"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062288", "OA papers": [{"PaperId": "https://openalex.org/W2624879262", "PaperTitle": "Multi-variable Dynamic Power Management for the GPU Subsystem", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"(UCSD, USA)": 2.0, "Intel (United States)": 5.0}, "Authors": ["Pietro Mercati", "Raid Ayoub", "Michael Kishinevsky", "E. Samson", "Marc Beuchat", "Francesco Paterna", "Tajana Rosing"]}]}, {"DBLP title": "Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors.", "DBLP authors": ["Jing Li", "Mengying Zhao", "Lei Ju", "Chun Jason Xue", "Zhiping Jia"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062282", "OA papers": [{"PaperId": "https://openalex.org/W2625639653", "PaperTitle": "Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Shandong University of Science and Technology": 4.0, "City University of Hong Kong": 1.0}, "Authors": ["Jing Li", "Mengying Zhao", "Lei Ju", "Chun Jason Xue", "Zhiping Jia"]}]}, {"DBLP title": "Adaptive Thermal Management for 3D ICs with Stacked DRAM Caches.", "DBLP authors": ["Dawei Li", "Kaicheng Zhang", "Akhil Guliani", "Seda Ogrenci Memik"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062197", "OA papers": [{"PaperId": "https://openalex.org/W2625013937", "PaperTitle": "Adaptive Thermal Management for 3D ICs with Stacked DRAM Caches", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Northwestern University": 4.0}, "Authors": ["Dawei Li", "Kai-Cheng Zhang", "Akhil Guliani", "Gokhan Memik"]}]}, {"DBLP title": "Toss-up Wear Leveling: Protecting Phase-Change Memories from Inconsistent Write Patterns.", "DBLP authors": ["Xian Zhang", "Guangyu Sun"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062329", "OA papers": [{"PaperId": "https://openalex.org/W2626265663", "PaperTitle": "Toss-up Wear Leveling", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Peking University": 2.0}, "Authors": ["Xian Zhang", "Guangyu Sun"]}]}, {"DBLP title": "3 Channel Dependency-Based Power Model for Mobile AMOLED Displays.", "DBLP authors": ["Seongwoo Hong", "Suk-Won Kim", "Young-Jin Kim"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062181", "OA papers": [{"PaperId": "https://openalex.org/W2625383711", "PaperTitle": "3 Channel Dependency-Based Power Model for Mobile AMOLED Displays", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ajou University": 3.0}, "Authors": ["S.R. Hong", "Suk Kim", "Young Ho Kim"]}]}, {"DBLP title": "Exploiting Parallelism for Convolutional Connections in Processing-In-Memory Architecture.", "DBLP authors": ["Yi Wang", "Mingxu Zhang", "Jing Yang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062242", "OA papers": [{"PaperId": "https://openalex.org/W2625998576", "PaperTitle": "Exploiting Parallelism for Convolutional Connections in Processing-In-Memory Architecture", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shenzhen University": 1.0, "College of Computer Science and Software Engineering, Shenzhen University and State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences": 1.0, "Harbin Institute of Technology": 1.0}, "Authors": ["Yi Wang", "Mingxu Zhang", "Jing Yang"]}]}, {"DBLP title": "Leave the Cache Hierarchy Operation as It Is: A New Persistent Memory Accelerating Approach.", "DBLP authors": ["Chun-Hao Lai", "Jishen Zhao", "Chia-Lin Yang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062272", "OA papers": [{"PaperId": "https://openalex.org/W2624772948", "PaperTitle": "Leave the Cache Hierarchy Operation as It Is", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Taiwan University": 1.0, "University of California, Santa Cruz": 1.0, "National Taiwan University and Academia Sinica#TAB#": 1.0}, "Authors": ["Chun-Hao Lai", "Jishen Zhao", "Chia-Lin Yang"]}]}, {"DBLP title": "Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking.", "DBLP authors": ["Andrew Becker", "Wei Hu", "Yu Tai", "Philip Brisk", "Ryan Kastner", "Paolo Ienne"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062203", "OA papers": [{"PaperId": "https://openalex.org/W2626405519", "PaperTitle": "Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "University of California, San Diego": 2.0, "Northwestern Polytechnical University": 1.0, "University of California, Riverside": 1.0}, "Authors": ["Andrew C. Becker", "Wei Hu", "Yu-Tzu Tai", "Philip Brisk", "Ryan Kastner", "Paolo Ienne"]}]}, {"DBLP title": "Secure Information Flow Verification with Mutable Dependent Types.", "DBLP authors": ["Andrew Ferraiuolo", "Weizhe Hua", "Andrew C. Myers", "G. Edward Suh"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062316", "OA papers": [{"PaperId": "https://openalex.org/W2610987005", "PaperTitle": "Secure Information Flow Verification with Mutable Dependent Types", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Cornell University": 4.0}, "Authors": ["Andrew Ferraiuolo", "Weizhe Hua", "Andrew G. Myers", "G. Edward Suh"]}]}, {"DBLP title": "Ultra-Efficient Processing In-Memory for Data Intensive Applications.", "DBLP authors": ["Mohsen Imani", "Saransh Gupta", "Tajana Rosing"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062337", "OA papers": [{"PaperId": "https://openalex.org/W2625133503", "PaperTitle": "Ultra-Efficient Processing In-Memory for Data Intensive Applications", "Year": 2017, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Mohsen Imani", "Saransh Gupta", "Tajana Rosing"]}]}, {"DBLP title": "RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks.", "DBLP authors": ["Mehmet Kayaalp", "Khaled N. Khasawneh", "Hodjat Asghari Esfeden", "Jesse Elwell", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062313", "OA papers": [{"PaperId": "https://openalex.org/W2625850712", "PaperTitle": "RIC", "Year": 2017, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"IBM Research - Austin": 1.0, "University of California, Riverside": 3.0, "Vencore (United States)": 1.0, "Binghamton University": 1.0, "Nvidia (United States)": 1.0}, "Authors": ["Mehmet Kayaalp", "Khaled N. Khasawneh", "Hodjat Asghari Esfeden", "Jesse Elwell", "Nael Abu-Ghazaleh", "Dmitry Ponomarev", "Aamer Jaleel"]}]}, {"DBLP title": "Toggle MUX: How X-Optimism Can Lead to Malicious Hardware.", "DBLP authors": ["Christian Krieg", "Clifford Wolf", "Axel Jantsch", "Tanja Zseby"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062328", "OA papers": [{"PaperId": "https://openalex.org/W2625355922", "PaperTitle": "Toggle MUX", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"TU Wien": 4.0}, "Authors": ["Christian Krieg", "Clifford Wolf", "Axel Jantsch", "Tanja Zseby"]}]}, {"DBLP title": "XFC: A Framework for eXploitable Fault Characterization in Block Ciphers.", "DBLP authors": ["Punit Khanna", "Chester Rebeiro", "Aritra Hazra"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062340", "OA papers": [{"PaperId": "https://openalex.org/W2624902176", "PaperTitle": "XFC", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Indian Institute of Technology Madras": 3.0}, "Authors": ["Punit Kumar Khanna", "Chester Rebeiro", "Aritra Hazra"]}]}, {"DBLP title": "FFD: A Framework for Fake Flash Detection.", "DBLP authors": ["Zimu Guo", "Xiaolin Xu", "Mark M. Tehranipoor", "Domenic Forte"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062249", "OA papers": [{"PaperId": "https://openalex.org/W2626897313", "PaperTitle": "FFD", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Zimu Guo", "Xiaolin Xu", "Mark Tehranipoor", "Domenic Forte"]}]}, {"DBLP title": "Delay Locking: Security Enhancement of Logic Locking against IC Counterfeiting and Overproduction.", "DBLP authors": ["Yang Xie", "Ankur Srivastava"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062226", "OA papers": [{"PaperId": "https://openalex.org/W2626492933", "PaperTitle": "Delay Locking", "Year": 2017, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Yang Xie", "Ankur Srivastava"]}]}, {"DBLP title": "Efficient Hierarchical Performance Modeling for Integrated Circuits via Bayesian Co-Learning.", "DBLP authors": ["Mohamad Baker Alawieh", "Fa Wang", "Xin Li"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062235", "OA papers": [{"PaperId": "https://openalex.org/W2625568424", "PaperTitle": "Efficient Hierarchical Performance Modeling for Integrated Circuits via Bayesian Co-Learning", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Mohamad Alawieh", "Fa Wang", "Xin Li"]}]}, {"DBLP title": "Coupled circuit/EM simulation for radio frequency circuits.", "DBLP authors": ["Kai Bittner", "Hans Georg Brachtendorf", "Wim Schoenmaker", "Pascal Reynier"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062219", "OA papers": [{"PaperId": "https://openalex.org/W2626793008", "PaperTitle": "Coupled circuit/EM simulation for radio frequency circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Applied Sciences, Hagenberg, Austria": 2.0, "Magwel (Belgium)": 1.0, "ACCO semiconductor, Louveciennes, France": 1.0}, "Authors": ["Kai Bittner", "Hans Georg Brachtendorf", "Wim Schoenmaker", "Pascal Reynier"]}]}, {"DBLP title": "Secure and Reliable XOR Arbiter PUF Design: An Experimental Study based on 1 Trillion Challenge Response Pair Measurements.", "DBLP authors": ["Chen Zhou", "Keshab K. Parhi", "Chris H. Kim"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062315", "OA papers": [{"PaperId": "https://openalex.org/W2625230464", "PaperTitle": "Secure and Reliable XOR Arbiter PUF Design", "Year": 2017, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["Chen Zhou", "Keshab K. Parhi", "Chris H. Kim"]}]}, {"DBLP title": "Efficient Bayesian Yield Optimization Approach for Analog and SRAM Circuits.", "DBLP authors": ["Mengshuo Wang", "Fan Yang", "Changhao Yan", "Xuan Zeng", "Xiangdong Hu"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062234", "OA papers": [{"PaperId": "https://openalex.org/W2626010172", "PaperTitle": "Efficient Bayesian Yield Optimization Approach for Analog and SRAM Circuits", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.0, "Fudan University": 2.0, "Shanghai Innovative Research Center of Traditional Chinese Medicine": 1.0}, "Authors": ["Mengshuo Wang", "Fan Yang", "Changhao Yan", "Xuan Zeng", "Xiangdong Hu"]}]}, {"DBLP title": "ASSURE: Authentication Scheme for SecURE Energy Efficient Non-Volatile Memories.", "DBLP authors": ["Joydeep Rakshit", "Kartik Mohanram"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062205", "OA papers": [{"PaperId": "https://openalex.org/W2624758185", "PaperTitle": "ASSURE", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Joydeep Rakshit", "Kartik Mohanram"]}]}, {"DBLP title": "On Mitigation of Side-Channel Attacks in 3D ICs: Decorrelating Thermal Patterns from Power and Activity.", "DBLP authors": ["Johann Knechtel", "Ozgur Sinanoglu"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062293", "OA papers": [{"PaperId": "https://openalex.org/W4297909887", "PaperTitle": "On Mitigation of Side-Channel Attacks in 3D ICs", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"New York University Abu Dhabi": 2.0}, "Authors": ["Knechtel, Johann", "Ozgur Sinanoglu"]}]}, {"DBLP title": "A Scaling Compatible, Synthesis Friendly VCO-based Delta-sigma ADC Design and Synthesis Methodology.", "DBLP authors": ["Biying Xu", "Shaolan Li", "Nan Sun", "David Z. Pan"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062192", "OA papers": [{"PaperId": "https://openalex.org/W2626693725", "PaperTitle": "A Scaling Compatible, Synthesis Friendly VCO-based Delta-sigma ADC Design and Synthesis Methodology", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"The University of Texas at Austin": 4.0}, "Authors": ["Biying Xu", "Shaolan Li", "Nan Sun", "David Z. Pan"]}]}, {"DBLP title": "Cryo-CMOS Electronic Control for Scalable Quantum Computing: Invited.", "DBLP authors": ["Fabio Sebastiano", "Harald Homulle", "Bishnu Patra", "Rosario M. Incandela", "Jeroen P. G. van Dijk", "Lin Song", "Masoud Babaie", "Andrei Vladimirescu", "Edoardo Charbon"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3072948", "OA papers": [{"PaperId": "https://openalex.org/W2625419435", "PaperTitle": "Cryo-CMOS Electronic Control for Scalable Quantum Computing", "Year": 2017, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Delft University of Technology": 7.5, "Tsinghua University": 0.5, "University of California, Berkeley": 0.5, "Intel (United States)": 0.5}, "Authors": ["Fabio Sebastiano", "Harald Homulle", "Bishnu Patra", "Rosario M. Incandela", "Jeroen P. van Dijk", "Lin Song", "Masoud Babaie", "Andrei Vladimirescu", "Edoardo Charbon"]}]}, {"DBLP title": "Extensibility-Driven Automotive In-Vehicle Architecture Design: Invited.", "DBLP authors": ["Qi Zhu", "Hengyi Liang", "Licong Zhang", "Debayan Roy", "Wenchao Li", "Samarjit Chakraborty"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3072956", "OA papers": [{"PaperId": "https://openalex.org/W2625513433", "PaperTitle": "Extensibility-Driven Automotive In-Vehicle Architecture Design", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Riverside": 2.0, "Technical University of Munich": 3.0, "Boston University": 1.0}, "Authors": ["Qi Zhu", "Hengyi Liang", "Licong Zhang", "Debayan Roy", "Wenchao Li", "Samarjit Chakraborty"]}]}, {"DBLP title": "PriSearch: Efficient Search on Private Data.", "DBLP authors": ["M. Sadegh Riazi", "Ebrahim M. Songhori", "Farinaz Koushanfar"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062305", "OA papers": [{"PaperId": "https://openalex.org/W2625989761", "PaperTitle": "PriSearch", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, San Diego": 2.0, "Rice University": 1.0}, "Authors": ["M. Sadegh Riazi", "Ebrahim M. Songhori", "Farinaz Koushanfar"]}]}, {"DBLP title": "Extensibility in Automotive Security: Current Practice and Challenges: Invited.", "DBLP authors": ["Sandip Ray", "Wen Chen", "Jayanta Bhadra", "Mohammad Abdullah Al Faruque"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3072952", "OA papers": [{"PaperId": "https://openalex.org/W2626329331", "PaperTitle": "Extensibility in Automotive Security", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"[NXP Semiconductors, Austin, TX 78735 USA.]": 3.0, "University of California, Irvine": 1.0}, "Authors": ["Sandip Ray", "Wen Chen", "Jayanta Bhadra", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "An Architecture for Learning Stream Distributions with Application to RNG Testing.", "DBLP authors": ["Alric Althoff", "Ryan Kastner"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062199", "OA papers": [{"PaperId": "https://openalex.org/W2625527159", "PaperTitle": "An Architecture for Learning Stream Distributions with Application to RNG Testing", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Alric Althoff", "Ryan Kastner"]}]}, {"DBLP title": "Dynamic Platforms for Uncertainty Management in Future Automotive E/E Architectures: Invited.", "DBLP authors": ["Philipp Mundhenk", "Ghizlane Tibba", "Licong Zhang", "Felix Reimann", "Debayan Roy", "Samarjit Chakraborty"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3072950", "OA papers": [{"PaperId": "https://openalex.org/W2627040435", "PaperTitle": "Dynamic Platforms for Uncertainty Management in Future Automotive E/E Architectures", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Audi Electronics Venture GmbH, Gaimersheim, Germany": 2.0, "Robert Bosch Hospital": 1.0, "Technical University of Munich": 3.0}, "Authors": ["Philipp Mundhenk", "Ghizlane Tibba", "Licong Zhang", "Felix Reimann", "Debayan Roy", "Samarjit Chakraborty"]}]}, {"DBLP title": "Cryptography for Next Generation TLS: Implementing the RFC 7748 Elliptic Curve448 Cryptosystem in Hardware.", "DBLP authors": ["Pascal Sasdrich", "Tim G\u00fcneysu"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062222", "OA papers": [{"PaperId": "https://openalex.org/W2625060774", "PaperTitle": "Cryptography for Next Generation TLS", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Ruhr University Bochum": 1.0, "University of Bremen": 1.0}, "Authors": ["Pascal Sasdrich", "Tim G\u00fcneysu"]}]}, {"DBLP title": "A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited.", "DBLP authors": ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3072942", "OA papers": [{"PaperId": "https://openalex.org/W2626772346", "PaperTitle": "A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Minnesota System": 5.0, "Purdue University System": 3.0, "Notre Dame University": 2.0, " GEORGIA TECHNOLOGY": 1.0, "Johns Hopkins University": 1.0, "Moscow Institute of Thermal Technology": 1.0, "The Ohio State University": 1.0}, "Authors": ["Jian-Ping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "S.J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"]}]}, {"DBLP title": "Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack.", "DBLP authors": ["Meng Li", "Liangzhen Lai", "Vikas Chandra", "David Z. Pan"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062220", "OA papers": [{"PaperId": "https://openalex.org/W2626777508", "PaperTitle": "Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Austin": 2.0, "ARM Research, San Jose, CA, USA": 2.0}, "Authors": ["Lianqing Liu", "Liangzhen Lai", "Vikas Chandra", "David Z. Pan"]}]}, {"DBLP title": "In Quest of the Next Information Processing Substrate: Extended Abstract: Invited.", "DBLP authors": ["Suman Datta", "Alan C. Seabaugh", "Michael T. Niemier", "Arijit Raychowdhury", "Darrell Schlom", "Debdeep Jena", "Huili Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef S. Salahuddin", "Sumeet Kumar Gupta", "Supratik Guha"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3072953", "OA papers": [{"PaperId": "https://openalex.org/W2625591750", "PaperTitle": "In Quest of the Next Information Processing Substrate", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Notre Dame": 3.0, "Georgia Institute of Technology": 1.0, "Cornell University": 3.0, "Stanford University": 2.0, "University of California, Berkeley": 1.0, "Pennsylvania State University": 1.0, "University of Chicago": 1.0}, "Authors": ["Suman Datta", "Alan Seabaugh", "Michael Niemier", "Arijit Raychowdhury", "Darrell G. Schlom", "Debdeep Jena", "Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef Salahuddin", "Sumeet Gupta", "Supratik Guha"]}]}, {"DBLP title": "Streak: Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups.", "DBLP authors": ["Derong Liu", "Vinicius S. Livramento", "Salim Chowdhury", "Duo Ding", "Huy Vo", "Akshay Sharma", "David Z. Pan"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062321", "OA papers": [{"PaperId": "https://openalex.org/W2625704947", "PaperTitle": "Streak", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Austin": 2.0, "Universidade Federal de Santa Catarina": 1.0, "Oracle (United States)": 4.0}, "Authors": ["Derong Liu", "Vinicius Livramento", "Salim A. Chowdhury", "Duo Ding", "Huy T. Vo", "Akshay Sharma", "David Z. Pan"]}]}, {"DBLP title": "TraPL: Track Planning of Local Congestion for Global Routing.", "DBLP authors": ["Daohang Shi", "Azadeh Davoodi"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062335", "OA papers": [{"PaperId": "https://openalex.org/W2624895414", "PaperTitle": "TraPL", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Daohang Shi", "Azadeh Davoodi"]}]}, {"DBLP title": "TrojanGuard: Simple and Effective Hardware Trojan Mitigation Techniques for Pipelined MPSoCs.", "DBLP authors": ["Amin Malekpour", "Roshan G. Ragel", "Aleksandar Ignjatovic", "Sri Parameswaran"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062336", "OA papers": [{"PaperId": "https://openalex.org/W2625280195", "PaperTitle": "TrojanGuard", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"UNSW Sydney": 3.0, "University of Peradeniya": 1.0}, "Authors": ["Amin Malekpour", "Roshan Ragel", "Aleksandar Ignjatovic", "Sri Parameswaran"]}]}, {"DBLP title": "Leveraging Compiler Optimizations to Reduce Runtime Fault Recovery Overhead.", "DBLP authors": ["Fateme S. Hosseini", "Pouya Fotouhi", "Chengmo Yang", "Guang R. Gao"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062273", "OA papers": [{"PaperId": "https://openalex.org/W2626391161", "PaperTitle": "Leveraging Compiler Optimizations to Reduce Runtime Fault Recovery Overhead", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Delaware": 4.0}, "Authors": ["Fateme S. Hosseini", "Pouya Fotouhi", "Chengmo Yang", "Guang R. Gao"]}]}, {"DBLP title": "Concurrent Pin Access Optimization for Unidirectional Routing.", "DBLP authors": ["Xiaoqing Xu", "Yibo Lin", "Vinicius S. Livramento", "David Z. Pan"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062214", "OA papers": [{"PaperId": "https://openalex.org/W2625737522", "PaperTitle": "Concurrent Pin Access Optimization for Unidirectional Routing", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Austin": 3.0, "Universidade Federal de Santa Catarina": 1.0}, "Authors": ["Xiaoqing Xu", "Yibo Lin", "Vinicius Livramento", "David Z. Pan"]}]}, {"DBLP title": "Energy-Aware Standby-Sparing on Heterogeneous Multicore Systems.", "DBLP authors": ["Abhishek Roy", "Hakan Aydin", "Dakai Zhu"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062238", "OA papers": [{"PaperId": "https://openalex.org/W2625325456", "PaperTitle": "Energy-Aware Standby-Sparing on Heterogeneous Multicore Systems", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"George Mason University": 2.0, "The University of Texas at San Antonio": 1.0}, "Authors": ["Abhishek Roy", "Hakan Aydin", "Dakai Zhu"]}]}, {"DBLP title": "Incorporating the Role of Stress on Electromigration in Power Grids with Via Arrays.", "DBLP authors": ["Vivek Mishra", "Palkesh Jain", "Sravan K. Marella", "Sachin S. Sapatnekar"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062266", "OA papers": [{"PaperId": "https://openalex.org/W2626746672", "PaperTitle": "Incorporating the Role of Stress on Electromigration in Power Grids with Via Arrays", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Synopsys (United States)": 1.0, "Qalcomm India Pvt. Ltd., India": 1.0, "University Of Minnesota , USA": 2.0}, "Authors": ["Vivek Mishra", "Palkesh Jain", "Sravan K. Marella", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Deep Reinforcement Learning for Building HVAC Control.", "DBLP authors": ["Tianshu Wei", "Yanzhi Wang", "Qi Zhu"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062224", "OA papers": [{"PaperId": "https://openalex.org/W2625874945", "PaperTitle": "Deep Reinforcement Learning for Building HVAC Control", "Year": 2017, "CitationCount": 191, "EstimatedCitation": 191, "Affiliations": {"University of California, Riverside": 2.0, "Syracuse University": 1.0}, "Authors": ["Tianshu Wei", "Yanzhi Wang", "Qi Zhu"]}]}, {"DBLP title": "SmartSwap: High-Performance and User Experience Friendly Swapping in Mobile Systems.", "DBLP authors": ["Xiao Zhu", "Duo Liu", "Kan Zhong", "Jinting Ren", "Tao Li"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062317", "OA papers": [{"PaperId": "https://openalex.org/W2625865100", "PaperTitle": "SmartSwap", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"College of Computer Science, Chongqing University, China, Key Lab. of Dependable Service Computing in Cyber Physical Society (Chongqing Univ.), Ministry of Education, China#TAB#": 3.0, "College of Computer Science, Chongqing University, China, Key Lab. of Dependable Service Computing in Cyber Physical Society (Chongqing Univ.), Ministry of Education, China and College of Computer Science, Chongqing University, Chongqing, China": 1.0, "University of Florida": 1.0}, "Authors": ["Xiao Xiang Zhu", "Duo Liu", "Kan Zhong", "Jinting Ren", "Tao Li"]}]}, {"DBLP title": "No-Jump-into-Basic-Block: Enforce Basic Block CFI on the Fly for Real-world Binaries.", "DBLP authors": ["Wenjian He", "Sanjeev Das", "Wei Zhang", "Yang Liu"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062291", "OA papers": [{"PaperId": "https://openalex.org/W2626499139", "PaperTitle": "No-Jump-into-Basic-Block", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Hong Kong University of Science and Technology": 2.0, "Nanyang Technological University": 2.0}, "Authors": ["Wenjian He", "Sanjeev Das", "Wei Zhang", "Yang Liu"]}]}, {"DBLP title": "Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement.", "DBLP authors": ["Yajuan Du", "Qiao Li", "Liang Shi", "Deqing Zou", "Hai Jin", "Chun Jason Xue"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062309", "OA papers": [{"PaperId": "https://openalex.org/W2626117432", "PaperTitle": "Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Huazhong University of Science and Technology": 3.0, "Chongqing University": 2.0, "City University of Hong Kong": 1.0}, "Authors": ["Yajuan Du", "Qiao Li", "Liang Shi", "Deqing Zou", "Hai Jin", "Chun Jason Xue"]}]}, {"DBLP title": "Improving Performance and Lifetime of Large-Page NAND Storages Using Erase-Free Subpage Programming.", "DBLP authors": ["Myungsuk Kim", "Jaehoon Lee", "Sungjin Lee", "Jisung Park", "Jihong Kim"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062264", "OA papers": [{"PaperId": "https://openalex.org/W2627051125", "PaperTitle": "Improving Performance and Lifetime of Large-Page NAND Storages Using Erase-Free Subpage Programming", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Seoul National University": 4.0, "Inha University": 1.0}, "Authors": ["Myung-Suk Kim", "Jae-Hoon Lee", "Sungjin Lee", "Jisung Park", "Jihong Kim"]}]}, {"DBLP title": "LO-FAT: Low-Overhead Control Flow ATtestation in Hardware.", "DBLP authors": ["Ghada Dessouky", "Shaza Zeitouni", "Thomas Nyman", "Andrew Paverd", "Lucas Davi", "Patrick Koeberl", "N. Asokan", "Ahmad-Reza Sadeghi"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062276", "OA papers": [{"PaperId": "https://openalex.org/W3103497171", "PaperTitle": "LO-FAT", "Year": 2017, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Technical University of Darmstadt": 3.0, "Aalto University": 3.0, "University of Duisburg-Essen": 1.0, "Intel (Germany)": 1.0}, "Authors": ["Ghada Dessouky", "Shaza Zeitouni", "Thomas Nyman", "Andrew Paverd", "Lucas Davi", "Patrick Koeberl", "Nadarajah Asokan", "Ahmad-Reza Sadeghi"]}]}, {"DBLP title": "VirtualGC: Enabling Erase-free Garbage Collection to Upgrade the Performance of Rewritable SLC NAND Flash Memory.", "DBLP authors": ["Tseng-Yi Chen", "Yuan-Hao Chang", "Yuan-Hung Kuan", "Yu-Ming Chang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062339", "OA papers": [{"PaperId": "https://openalex.org/W2625192173", "PaperTitle": "VirtualGC", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Institute of Information Science, Academia Sinica": 3.0}, "Authors": ["Tseng-Yi Chen", "Yuan-Hao Chang", "Yuan-Hung Kuan"]}]}, {"DBLP title": "Analyzing Hardware Based Malware Detectors.", "DBLP authors": ["Nisarg Patel", "Avesta Sasan", "Houman Homayoun"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062202", "OA papers": [{"PaperId": "https://openalex.org/W2625408821", "PaperTitle": "Analyzing Hardware Based Malware Detectors", "Year": 2017, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"George Mason University": 3.0}, "Authors": ["Nisarg A. Patel", "Avesta Sasan", "Houman Homayoun"]}]}, {"DBLP title": "TIME: A Training-in-memory Architecture for Memristor-based Deep Neural Networks.", "DBLP authors": ["Ming Cheng", "Lixue Xia", "Zhenhua Zhu", "Yi Cai", "Yuan Xie", "Yu Wang", "Huazhong Yang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062326", "OA papers": [{"PaperId": "https://openalex.org/W2627034335", "PaperTitle": "TIME", "Year": 2017, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"Tsinghua University": 6.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Ming Cheng", "Lixue Xia", "Zhenhua Zhu", "Yi Cai", "Yuan Xie", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "Instruction-Level Data Isolation for the Kernel on ARM.", "DBLP authors": ["Yeongpil Cho", "Donghyun Kwon", "Yunheung Paek"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062267", "OA papers": [{"PaperId": "https://openalex.org/W2625409551", "PaperTitle": "Instruction-Level Data Isolation for the Kernel on ARM", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Dept. of Electrical and Computer Engineering and Inter-University Semiconductor Research Center (ISRC), Korea": 3.0}, "Authors": ["Yeongpil Cho", "Donghyun Kwon", "Yunheung Paek"]}]}, {"DBLP title": "FlexCL: An Analytical Performance Model for OpenCL Workloads on Flexible FPGAs.", "DBLP authors": ["Shuo Wang", "Yun Liang", "Wei Zhang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062251", "OA papers": [{"PaperId": "https://openalex.org/W2624868339", "PaperTitle": "FlexCL", "Year": 2017, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Peking University": 2.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Shuo Wang", "Yun Liang", "Wei Zhang"]}]}, {"DBLP title": "RESPARC: A Reconfigurable and Energy-Efficient Architecture with Memristive Crossbars for Deep Spiking Neural Networks.", "DBLP authors": ["Aayush Ankit", "Abhronil Sengupta", "Priyadarshini Panda", "Kaushik Roy"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062311", "OA papers": [{"PaperId": "https://openalex.org/W2591675147", "PaperTitle": "RESPARC", "Year": 2017, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {"School of Electrical and Computer Engineering, Purdue University, United States of America": 4.0}, "Authors": ["Aayush Ankit", "Abhronil Sengupta", "Priyadarshini Panda", "Kaushik Roy"]}]}, {"DBLP title": "Hardware-Software Codesign of Accurate, Multiplier-free Deep Neural Networks.", "DBLP authors": ["Hokchhay Tann", "Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062259", "OA papers": [{"PaperId": "https://openalex.org/W2612864759", "PaperTitle": "Hardware-Software Codesign of Accurate, Multiplier-free Deep Neural Networks", "Year": 2017, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Brown University": 2.0, "Providence College": 2.0}, "Authors": ["Hokchhay Tann", "Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"]}]}, {"DBLP title": "A Comprehensive Framework for Synthesizing Stencil Algorithms on FPGAs using OpenCL Model.", "DBLP authors": ["Shuo Wang", "Yun Liang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062185", "OA papers": [{"PaperId": "https://openalex.org/W2626476365", "PaperTitle": "A Comprehensive Framework for Synthesizing Stencil Algorithms on FPGAs using OpenCL Model", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Peking University": 2.0}, "Authors": ["Shuo Wang", "Yun Liang"]}]}, {"DBLP title": "A New Stochastic Computing Multiplier with Application to Deep Convolutional Neural Networks.", "DBLP authors": ["Hyeon Uk Sim", "Jongeun Lee"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062290", "OA papers": [{"PaperId": "https://openalex.org/W2625226188", "PaperTitle": "A New Stochastic Computing Multiplier with Application to Deep Convolutional Neural Networks", "Year": 2017, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"Ulsan National Institute of Science and Technology": 2.0}, "Authors": ["Hyeonuk Sim", "Jongeun Lee"]}]}, {"DBLP title": "Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs.", "DBLP authors": ["Xuechao Wei", "Cody Hao Yu", "Peng Zhang", "Youxiang Chen", "Yuxin Wang", "Han Hu", "Yun Liang", "Jason Cong"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062207", "OA papers": [{"PaperId": "https://openalex.org/W2625954420", "PaperTitle": "Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs", "Year": 2017, "CitationCount": 265, "EstimatedCitation": 265, "Affiliations": {"Center for Energy-efficient Computing and Applications, School of EECS, Peking University, China and Falcon Computing Solutions, Inc, Los Angeles, CA, USA and Falcon Computing, Solutions Inc.": 1.0, "Computer Science Department, University of California, Los Angeles, CA, USA and Falcon Computing Solutions, Inc, Los Angeles, CA, USA and Falcon Computing, Solutions Inc.#TAB#": 1.0, "Falcon Computing Solutions, Inc, Los Angeles, CA, USA": 4.0, "Peking University": 1.0, "University of California, Los Angeles": 1.0}, "Authors": ["Xuechao Wei", "Cody Hao Yu", "Peng Zhang", "Youxiang Chen", "Yuxin Wang", "Jieshan Qiu", "Yun Liang", "Jason Cong"]}]}, {"DBLP title": "LSC: A Large-Scale Consensus-Based Clustering Algorithm for High-Performance FPGAs.", "DBLP authors": ["Love Singhal", "Mahesh A. Iyer", "Saurabh N. Adya"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062279", "OA papers": [{"PaperId": "https://openalex.org/W2626482350", "PaperTitle": "LSC", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Love Singhal", "Mahesh A. Iyer", "Saurabh Adya"]}]}, {"DBLP title": "Optimized Design of a Human Intranet Network.", "DBLP authors": ["Ali Moin", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli", "Jan M. Rabaey"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062296", "OA papers": [{"PaperId": "https://openalex.org/W2626890939", "PaperTitle": "Optimized Design of a Human Intranet Network", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Berkeley": 3.0, "University of Southern California": 1.0}, "Authors": ["Ali Moin", "Pierluigi Nuzzo", "Alberto Sangiovanni-Vincentelli", "Jan M. Rabaey"]}]}, {"DBLP title": "Linear Periodically Time-Varying (LPTV) Circuits Enable New Radio Architectures for Emerging Wireless Communication Paradigms: Extended Abstract: Invited.", "DBLP authors": ["Negar Reiskarimian", "Linxiao Zhang", "Harish Krishnaswamy"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3072954", "OA papers": [{"PaperId": "https://openalex.org/W2625585255", "PaperTitle": "Linear Periodically Time-Varying (LPTV) Circuits Enable New Radio Architectures for Emerging Wireless Communication Paradigms", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Columbia University": 3.0}, "Authors": ["Negar Reiskarimian", "Linxiao Zhang", "Harish Krishnaswamy"]}]}, {"DBLP title": "ArchEx: An Extensible Framework for the Exploration of Cyber-Physical System Architectures.", "DBLP authors": ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062204", "OA papers": [{"PaperId": "https://openalex.org/W2625717607", "PaperTitle": "ArchEx", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Trento": 2.0, "University of Southern California": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "EDiFy: An Execution time Distribution Finder.", "DBLP authors": ["Boudewijn Braams", "Sebastian Altmeyer", "Andy D. Pimentel"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062233", "OA papers": [{"PaperId": "https://openalex.org/W2625867010", "PaperTitle": "EDiFy", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Amsterdam, NETHERLANDS": 3.0}, "Authors": ["Boudewijn Braams", "Sebastian Altmeyer", "Andy D. Pimentel"]}]}, {"DBLP title": "INVITED Challenges and Potential for Incorporating Model-Based Design in Medical Device Development: Extended Abstract.", "DBLP authors": ["Louis Lintereur"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3072947", "OA papers": [{"PaperId": "https://openalex.org/W2625466279", "PaperTitle": "INVITED Challenges and Potential for Incorporating Model-Based Design in Medical Device Development", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Medtronic (United States)": 1.0}, "Authors": ["Lintereur Louis J"]}]}, {"DBLP title": "Fault-Tolerant Training with On-Line Fault Detection for RRAM-Based Neural Computing Systems.", "DBLP authors": ["Lixue Xia", "Mengyun Liu", "Xuefei Ning", "Krishnendu Chakrabarty", "Yu Wang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062248", "OA papers": [{"PaperId": "https://openalex.org/W2626719825", "PaperTitle": "Fault-Tolerant Training with On-Line Fault Detection for RRAM-Based Neural Computing Systems", "Year": 2017, "CitationCount": 93, "EstimatedCitation": 93, "Affiliations": {"Tsinghua University": 3.0, "Duke University": 2.0}, "Authors": ["Lixue Xia", "Mengyun Liu", "Xuefei Ning", "Krishnendu Chakrabarty", "Yu Wang"]}]}, {"DBLP title": "Real-Time Meets Approximate Computing: An Elastic CNN Inference Accelerator with Adaptive Trade-off between QoS and QoR.", "DBLP authors": ["Ying Wang", "Huawei Li", "Xiaowei Li"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062307", "OA papers": [{"PaperId": "https://openalex.org/W2625222559", "PaperTitle": "Real-Time Meets Approximate Computing", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Chinese Academy of Sciences": 1.5, "Institute of Computing Technology": 1.5}, "Authors": ["Ying Wang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Learning to Produce Direct Tests for Security Verification Using Constrained Process Discovery.", "DBLP authors": ["Kuo-Kai Hsieh", "Li-C. Wang", "Wen Chen", "Jayanta Bhadra"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062271", "OA papers": [{"PaperId": "https://openalex.org/W2625727918", "PaperTitle": "Learning to Produce Direct Tests for Security Verification Using Constrained Process Discovery", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Santa Barbara": 2.0, "NXP Semiconductors, Inc., USA": 2.0}, "Authors": ["Kuo-Kai Hsieh", "Li-C. Wang", "Wen Chen", "Jayanta Bhadra"]}]}, {"DBLP title": "ESL Design in SystemC AMS: Introducing a top-down design methodology for mixed-signal systems: Invited.", "DBLP authors": ["Martin Barnasconi", "Sumit Adhikari"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3072951", "OA papers": [{"PaperId": "https://openalex.org/W2626517562", "PaperTitle": "ESL Design in SystemC AMS", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NXP (Netherlands)": 1.0, "NXP (Germany)": 1.0}, "Authors": ["Martin Barnasconi", "Sumit Adhikari"]}]}, {"DBLP title": "Formal Techniques for Effective Co-verification of Hardware/Software Co-designs.", "DBLP authors": ["Rajdeep Mukherjee", "Mitra Purandare", "Raphael Polig", "Daniel Kroening"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062253", "OA papers": [{"PaperId": "https://openalex.org/W2625396024", "PaperTitle": "Formal Techniques for Effective Co-verification of Hardware/Software Co-designs", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Oxford": 2.0, "IBM Research - Zurich": 2.0}, "Authors": ["Rajdeep Mukherjee", "Mitra Purandare", "Raphael Polig", "Daniel Kroening"]}]}, {"DBLP title": "Dealing with Uncertainties in Analog/Mixed-Signal Systems: Invited.", "DBLP authors": ["Christoph Grimm", "Michael Rathmair"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3072949", "OA papers": [{"PaperId": "https://openalex.org/W2626074700", "PaperTitle": "Dealing with Uncertainties in Analog/Mixed-Signal Systems", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Kaiserslautern": 1.0, "TU Wien": 1.0}, "Authors": ["Christoph Grimm", "Michael Rathmair"]}]}, {"DBLP title": "Template Aware Coverage: Taking Coverage Analysis to the Next Level.", "DBLP authors": ["Raviv Gal", "Einat Kermany", "Bilal Saleh", "Avi Ziv", "Michael L. Behm", "Bryan G. Hickerson"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062324", "OA papers": [{"PaperId": "https://openalex.org/W2625483453", "PaperTitle": "Template Aware Coverage", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"IBM Research - Haifa": 4.0, "IBM (United States)": 2.0}, "Authors": ["Raviv Gal", "Einat Kermany", "Bilal Bou Saleh", "Avi Ziv", "Mike Behm", "Hickerson Bryan G"]}]}, {"DBLP title": "Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems: Invited.", "DBLP authors": ["Vladimir Dubikhin", "Chris J. Myers", "Danil Sokolov", "Ioannis Syranidis", "Alexandre Yakovlev"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3072945", "OA papers": [{"PaperId": "https://openalex.org/W2624718095", "PaperTitle": "Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Newcastle University": 3.0, "University of Utah": 1.0, "Cadence Design Systems (Germany)": 1.0}, "Authors": ["Vladimir Dubikhin", "Xin Li", "Danil Sokolov", "Ioannis Syranidis", "Alex Yakovlev"]}]}, {"DBLP title": "Test Methodology for Dual-rail Asynchronous Circuits.", "DBLP authors": ["Kuan-Yen Huang", "Ting-Yu Shen", "Chien-Mo James Li"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062325", "OA papers": [{"PaperId": "https://openalex.org/W2624668974", "PaperTitle": "Test Methodology for Dual-rail Asynchronous Circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Kuan-Yen Huang", "Ting-Yu Shen", "Chien-Mo Li"]}]}, {"DBLP title": "A-TEAM: Automatic template-based assertion miner.", "DBLP authors": ["Alessandro Danese", "Nicol\u00f2 Dalla Riva", "Graziano Pravadelli"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062206", "OA papers": [{"PaperId": "https://openalex.org/W2626078224", "PaperTitle": "A-TEAM", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Verona": 3.0}, "Authors": ["Alessandro Danese", "Nicolo Riva", "Graziano Pravadelli"]}]}, {"DBLP title": "Path-Specific Functional Timing Verification under Floating and Transition Modes of Operation.", "DBLP authors": ["Chun-Ning Lai", "Jie-Hong R. Jiang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062299", "OA papers": [{"PaperId": "https://openalex.org/W2624843159", "PaperTitle": "Path-Specific Functional Timing Verification under Floating and Transition Modes of Operation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 1.0, "Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan#TAB#": 1.0}, "Authors": ["Chun-ning Lai", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Sneak-Path Based Test and Diagnosis for 1R RRAM Crossbar Using Voltage Bias Technique.", "DBLP authors": ["Tianjian Li", "Xiangyu Bi", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062318", "OA papers": [{"PaperId": "https://openalex.org/W2624863671", "PaperTitle": "Sneak-Path Based Test and Diagnosis for 1R RRAM Crossbar Using Voltage Bias Technique", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Shanghai Jiao Tong University": 5.0}, "Authors": ["Tianjian Li", "Xiangyu Bi", "Naifeng Jing", "Xiaoyao Liang", "Li Jun Jiang"]}]}, {"DBLP title": "Hierarchical Dataflow Modeling of Iterative Applications.", "DBLP authors": ["Hyesun Hong", "Hyunok Oh", "Soonhoi Ha"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062260", "OA papers": [{"PaperId": "https://openalex.org/W2625899533", "PaperTitle": "Hierarchical Dataflow Modeling of Iterative Applications", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Seoul National University": 2.0, "Hanyang University": 1.0}, "Authors": ["Hyesun Hong", "Hyunok Oh", "Soonhoi Ha"]}]}, {"DBLP title": "A New Paradigm for Synthesis of Linear Decompressors.", "DBLP authors": ["Emil Gizdarski", "Peter Wohl", "John A. Waicukauski"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062190", "OA papers": [{"PaperId": "https://openalex.org/W2625004058", "PaperTitle": "A New Paradigm for Synthesis of Linear Decompressors", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Synopsys (United States)": 3.0}, "Authors": ["Emil Gizdarski", "Peter Wohl", "John A. Waicukauski"]}]}, {"DBLP title": "InCheck: An In-application Recovery Scheme for Soft Errors.", "DBLP authors": ["Moslem Didehban", "Sai Ram Dheeraj Lokam", "Aviral Shrivastava"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062265", "OA papers": [{"PaperId": "https://openalex.org/W2626531569", "PaperTitle": "InCheck", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Moslem Didehban", "Sai Ram Dheeraj Lokam", "Aviral Shrivastava"]}]}, {"DBLP title": "Stress-Aware Loops Mapping on CGRAs with Considering NBTI Aging Effect.", "DBLP authors": ["Jiangyuan Gu", "Shouyi Yin", "Shaojun Wei"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062322", "OA papers": [{"PaperId": "https://openalex.org/W2625171516", "PaperTitle": "Stress-Aware Loops Mapping on CGRAs with Considering NBTI Aging Effect", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 1.5, "Institute of Microelectronics": 1.5}, "Authors": ["Gu Jiangyuan", "Shouyi Yin", "Shaojun Wei"]}]}, {"DBLP title": "Towards Aging-Induced Approximations.", "DBLP authors": ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "J\u00f6rg Henkel"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062331", "OA papers": [{"PaperId": "https://openalex.org/W2625439172", "PaperTitle": "Towards Aging-Induced Approximations", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "Sharif University of Technology": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "Jorg Henkel"]}]}, {"DBLP title": "Latency-Aware Packet Processing on CPU-GPU Heterogeneous Systems.", "DBLP authors": ["Arian Maghazeh", "Unmesh D. Bordoloi", "Usman Dastgeer", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062269", "OA papers": [{"PaperId": "https://openalex.org/W2626027379", "PaperTitle": "Latency-Aware Packet Processing on CPU-GPU Heterogeneous Systems", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Link\u00f6ping University": 3.0, "General Motors (United States)": 1.0, "Ericsson (Sweden)": 2.0}, "Authors": ["Arian Maghazeh", "Unmesh D. Bordoloi", "Usman Dastgeer", "Alexandru Andrei", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "QuAd: Design and Analysis of Quality-Area Optimal Low-Latency Approximate Adders.", "DBLP authors": ["Muhammad Abdullah Hanif", "Rehan Hafiz", "Osman Hasan", "Muhammad Shafique"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062306", "OA papers": [{"PaperId": "https://openalex.org/W2626986277", "PaperTitle": "QuAd", "Year": 2017, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Information Technology University": 2.0, "National University of Sciences and Technology": 1.0, "TU Wien": 1.0}, "Authors": ["Ghulam Abbas", "Rehan Hafiz", "Osman Hasan", "Muhammad Shafique"]}]}, {"DBLP title": "Cooperative DVFS for energy-efficient HEVC decoding on embedded CPU-GPU architecture.", "DBLP authors": ["Fan Gong", "Lei Ju", "Deshan Zhang", "Mengying Zhao", "Zhiping Jia"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062216", "OA papers": [{"PaperId": "https://openalex.org/W2626588363", "PaperTitle": "Cooperative DVFS for energy-efficient HEVC decoding on embedded CPU-GPU architecture", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shandong University of Science and Technology": 4.0, "Inspur (China)": 1.0}, "Authors": ["Fan Gong", "Lei Ju", "Deshan Zhang", "Mengying Zhao", "Zhiping Jia"]}]}, {"DBLP title": "Bandwidth Optimization Through On-Chip Memory Restructuring for HLS.", "DBLP authors": ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peipei Zhou"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062208", "OA papers": [{"PaperId": "https://openalex.org/W2626616508", "PaperTitle": "Bandwidth Optimization Through On-Chip Memory Restructuring for HLS", "Year": 2017, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of California Los Angeles,  USA": 4.0}, "Authors": ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peipei Zhou"]}]}, {"DBLP title": "Fast and Energy-Efficient Digital Filters for Signal Conditioning in Low-Power Microcontrollers.", "DBLP authors": ["Carlos Moreno", "Sebastian Fischmeister"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062245", "OA papers": [{"PaperId": "https://openalex.org/W2626967273", "PaperTitle": "Fast and Energy-Efficient Digital Filters for Signal Conditioning in Low-Power Microcontrollers", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Carlos S. Moreno", "Sebastian Fischmeister"]}]}, {"DBLP title": "Enabling Write-Reduction Strategy for Journaling File Systems over Byte-addressable NVRAM.", "DBLP authors": ["Tseng-Yi Chen", "Yuan-Hao Chang", "Shuo-Han Chen", "Chih-Ching Kuo", "Ming-Chang Yang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062236", "OA papers": [{"PaperId": "https://openalex.org/W2626059302", "PaperTitle": "Enabling Write-Reduction Strategy for Journaling File Systems over Byte-addressable NVRAM", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Institute of Information Science, Academia Sinica": 4.0, "National Tsing Hua University": 2.0, "Tamkang University": 1.0}, "Authors": ["Tseng-Yi Chen", "Yuan-Hao Chang", "Shuo-Han Chen", "Chih-Ching Kuo", "Ming-Chang Yang", "Hsin-Wen Wei", "Wei-Kuan Shih"]}]}, {"DBLP title": "Energy-Efficient Execution for Repetitive App Usages on big.LITTLE Architectures.", "DBLP authors": ["Xianfeng Li", "Guikang Chen", "Wen Wen"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062239", "OA papers": [{"PaperId": "https://openalex.org/W2625793927", "PaperTitle": "Energy-Efficient Execution for Repetitive App Usages on big.LITTLE Architectures", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Peking University": 2.0, "Tencent (China)": 1.0}, "Authors": ["Xianfeng Li", "Guikang Chen", "Wen Wen"]}]}, {"DBLP title": "DIMP: A Low-Cost Diversity Metric Based on Circuit Path Analysis.", "DBLP authors": ["Sergi Alcaide", "Carles Hern\u00e1ndez", "Antoni Roca", "Jaume Abella"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062231", "OA papers": [{"PaperId": "https://openalex.org/W2626547758", "PaperTitle": "DIMP", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0, "Barcelona Supercomputing Center": 2.0}, "Authors": ["Sergi Alcaide", "Carles Hernandez", "Antoni Roca", "Jaume Abella"]}]}, {"DBLP title": "HyCUBE: A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect.", "DBLP authors": ["Manupa Karunaratne", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062262", "OA papers": [{"PaperId": "https://openalex.org/W2626186664", "PaperTitle": "HyCUBE", "Year": 2017, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"National University of Singapore": 4.0}, "Authors": ["Manupa Karunaratne", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"]}]}, {"DBLP title": "Phase-driven Learning-based Dynamic Reliability Management For Multi-core Processors.", "DBLP authors": ["Zhiyuan Yang", "Caleb Serafy", "Tiantao Lu", "Ankur Srivastava"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062301", "OA papers": [{"PaperId": "https://openalex.org/W2626634685", "PaperTitle": "Phase-driven Learning-based Dynamic Reliability Management For Multi-core Processors", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Maryland, College Park": 3.0, "Oracle (United States)": 0.5, "Cadence Design Systems (United States)": 0.5}, "Authors": ["Zhiyuan Yang", "Caleb Serafy", "Tiantao Lu", "Ankur Srivastava"]}]}, {"DBLP title": "Estimation of Safe Sensor Measurements of Autonomous System Under Attack.", "DBLP authors": ["Raj Gautam Dutta", "Xiaolong Guo", "Teng Zhang", "Kevin A. Kwiat", "Charles A. Kamhoua", "Laurent Njilla", "Yier Jin"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062241", "OA papers": [{"PaperId": "https://openalex.org/W2625862134", "PaperTitle": "Estimation of Safe Sensor Measurements of Autonomous System Under Attack", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Central Florida": 4.0, "United States Air Force Research Laboratory": 3.0}, "Authors": ["Raj Kumar Dutta", "Xiaolong Guo", "Teng Zhang", "Kevin Kwiat", "Charles A. Kamhoua", "Laurent Njilla", "Yier Jin"]}]}, {"DBLP title": "Modeling the Effects of AUTOSAR Overheads on Application Timing and Schedulability.", "DBLP authors": ["Manish Chauhan", "Rodolfo Pellizzoni", "Krzysztof Czarnecki"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062287", "OA papers": [{"PaperId": "https://openalex.org/W2627060877", "PaperTitle": "Modeling the Effects of AUTOSAR Overheads on Application Timing and Schedulability", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Manish Chauhan", "Rodolfo Pellizzoni", "Krzysztof Czarnecki"]}]}, {"DBLP title": "A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications.", "DBLP authors": ["Sebastian Haas", "Tobias Seifert", "Benedikt N\u00f6then", "Stefan Scholze", "Sebastian H\u00f6ppner", "Andreas Dixius", "Esther P\u00e9rez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Mat\u00fas", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstr\u00f6m", "Dennis Walter", "Stephan Henker", "Stefan H\u00e4nzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Ren\u00e9 Sch\u00fcffny", "Christian Mayr", "Gerhard P. Fettweis"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062188", "OA papers": [{"PaperId": "https://openalex.org/W2626333215", "PaperTitle": "A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"TU Dresden": 25.0, "Racyics GmbH, Dresden, Germany": 1.0, "University of Kaiserslautern": 2.0}, "Authors": ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther P. Adeva", "Thomas Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "E. Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard Fettweis"]}]}, {"DBLP title": "Optimizing Message Routing and Scheduling in Automotive Mixed-Criticality Time-Triggered Networks.", "DBLP authors": ["Fedor Smirnov", "Michael Gla\u00df", "Felix Reimann", "J\u00fcrgen Teich"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062298", "OA papers": [{"PaperId": "https://openalex.org/W2625820481", "PaperTitle": "Optimizing Message Routing and Scheduling in Automotive Mixed-Criticality Time-Triggered Networks", "Year": 2017, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Erlangen-Nuremberg": 2.0, "University of Ulm": 1.0, "Audi Electronics Venture GmbH, Germany#TAB#": 1.0}, "Authors": ["Fedor Smirnov", "Michael J. Glass", "Felix Reimann", "J\u00f6rgen Teich"]}]}, {"DBLP title": "Greybox Design Methodology: A Program Driven Hardware Co-optimization with Ultra-Dynamic Clock Management.", "DBLP authors": ["Tianyu Jia", "Russ Joseph", "Jie Gu"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062255", "OA papers": [{"PaperId": "https://openalex.org/W2625870498", "PaperTitle": "Greybox Design Methodology", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Northwestern University": 3.0}, "Authors": ["Tianyu Jia", "Russ Joseph", "Jie Gu"]}]}, {"DBLP title": "Real-Time Multi-Scale Pedestrian Detection for Driver Assistance Systems.", "DBLP authors": ["Maryam Hemmati", "Morteza Biglari-Abhari", "Sma\u00efl Niar", "Stevan Berber"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062308", "OA papers": [{"PaperId": "https://openalex.org/W2624903463", "PaperTitle": "Real-Time Multi-Scale Pedestrian Detection for Driver Assistance Systems", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Auckland": 3.0, "Polytechnic University of Hauts-de-France": 0.5, "Laboratory of Industrial and Human Automation Control, Mechanical Engineering and Computer Science": 0.5}, "Authors": ["Maryam Hemmati", "Morteza Biglari-Abhari", "Smail Niar", "Stevan M. Berber"]}]}, {"DBLP title": "Transport or Store?: Synthesizing Flow-based Microfluidic Biochips using Distributed Channel Storage.", "DBLP authors": ["Chunfeng Liu", "Bing Li", "Hailong Yao", "Paul Pop", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062334", "OA papers": [{"PaperId": "https://openalex.org/W2615909376", "PaperTitle": "Transport or Store?", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Technical University of Munich": 1.8333333333333333, "Institute for Advanced Study": 0.8333333333333333, "Institute of Automation": 1.0, "Tsinghua University": 1.0, "Technical University of Denmark": 1.0, "National Tsing Hua University": 0.3333333333333333}, "Authors": ["Chun-Feng Liu", "Bing Li", "Hailong Yao", "Paul Pop", "Tsung-Yi Ho", "Ulf Schlichtmann"]}]}, {"DBLP title": "Crossroads: Time-Sensitive Autonomous Intersection Management Technique.", "DBLP authors": ["Edward Andert", "Mohammad Khayatian", "Aviral Shrivastava"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062221", "OA papers": [{"PaperId": "https://openalex.org/W2625711513", "PaperTitle": "Crossroads", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Edward Andert", "Mohammad Khayatian", "Aviral Shrivastava"]}]}, {"DBLP title": "A Discrete Model for Networked Labs-on-Chips: Linking the Physical World to Design Automation.", "DBLP authors": ["Andreas Grimmer", "Werner Haselmayr", "Andreas Springer", "Robert Wille"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062186", "OA papers": [{"PaperId": "https://openalex.org/W2625421536", "PaperTitle": "A Discrete Model for Networked Labs-on-Chips", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Johannes Kepler University of Linz": 4.0}, "Authors": ["Andreas Grimmer", "Werner Haselmayr", "Andreas Springer", "Robert Wille"]}]}, {"DBLP title": "Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes.", "DBLP authors": ["Peter Debacker", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Praveen Raghavan", "Lutong Wang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062338", "OA papers": [{"PaperId": "https://openalex.org/W2625339833", "PaperTitle": "Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Imec": 2.0, "University of California, San Diego": 4.0}, "Authors": ["Peter Debacker", "Kwangsoo Han", "Andrew B. Kahng", "Hye-In Lee", "Praveen Raghavan", "Lutong Wang"]}]}, {"DBLP title": "Component-Oriented High-level Synthesis for Continuous-Flow Microfluidics Considering Hybrid-Scheduling.", "DBLP authors": ["Mengchu Li", "Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062213", "OA papers": [{"PaperId": "https://openalex.org/W2626489545", "PaperTitle": "Component-Oriented High-level Synthesis for Continuous-Flow Microfluidics Considering Hybrid-Scheduling", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Technical University of Munich": 3.8333333333333335, "Ludwig-Maximilians-Universit\u00e4t M\u00fcnchen": 0.5, "National Tsing Hua University": 0.3333333333333333, "Institute for Advanced Study": 0.3333333333333333}, "Authors": ["Mengchu Li", "Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"]}]}, {"DBLP title": "Toward Optimal Legalization for Mixed-Cell-Height Circuit Designs.", "DBLP authors": ["Jianli Chen", "Ziran Zhu", "Wenxing Zhu", "Yao-Wen Chang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062330", "OA papers": [{"PaperId": "https://openalex.org/W2625242388", "PaperTitle": "Toward Optimal Legalization for Mixed-Cell-Height Circuit Designs", "Year": 2017, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, 350108, China": 3.0, "Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan#TAB#": 1.0}, "Authors": ["Jianli Chen", "Ziran Zhu", "Wenxing Zhu", "Yao-Wen Chang"]}]}, {"DBLP title": "On Quality Trade-off Control for Approximate Computing Using Iterative Training.", "DBLP authors": ["Chengwen Xu", "Xiangyu Wu", "Wenqi Yin", "Qiang Xu", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062294", "OA papers": [{"PaperId": "https://openalex.org/W2626872583", "PaperTitle": "On Quality Trade-off Control for Approximate Computing Using Iterative Training", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Shanghai Jiao Tong University": 4.0, "Chinese University of Hong Kong": 1.0, "Dept. of CSE and Brain Science and Technology Research Center and Key Laboratory of Shanghai Education Commission for Intelligent Interaction and Cognitive Engineering, Shanghai Jiao Tong University": 1.0, "Dept. of CSE and Brain Science and Technology Research Center and Key Laboratory of Shanghai Education Commission for Intelligent Interaction and Cognitive Engineering, Shanghai Jiao Tong University and Lynmax Research": 1.0}, "Authors": ["Chengwen Xu", "Xiangyu Wu", "Yin Wenqi", "Qiang Xu", "Naifeng Jing", "Xiaoyao Liang", "Li Jun Jiang"]}]}, {"DBLP title": "On Characterizing Near-Threshold SRAM Failures in FinFET Technology.", "DBLP authors": ["Shrikanth Ganapathy", "John Kalamatianos", "Keith Kasprak", "Steven Raasch"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062292", "OA papers": [{"PaperId": "https://openalex.org/W2626055167", "PaperTitle": "On Characterizing Near-Threshold SRAM Failures in FinFET Technology", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Advanced Micro Devices (Canada)": 4.0}, "Authors": ["Shrikanth Ganapathy", "John Kalamatianos", "Keith Kasprak", "Steven Raasch"]}]}, {"DBLP title": "Fogging Effect Aware Placement in Electron Beam Lithography.", "DBLP authors": ["Yu-Chen Huang", "Yao-Wen Chang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062252", "OA papers": [{"PaperId": "https://openalex.org/W2626813990", "PaperTitle": "Fogging Effect Aware Placement in Electron Beam Lithography", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Taiwan University": 1.0, "Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan#TAB#": 1.0}, "Authors": ["Yu-Chen Huang", "Yao-Wen Chang"]}]}, {"DBLP title": "Correlated Rare Failure Analysis via Asymptotic Probability Evaluation.", "DBLP authors": ["Jun Tao", "Handi Yu", "Dian Zhou", "Yangfeng Su", "Xuan Zeng", "Xin Li"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062217", "OA papers": [{"PaperId": "https://openalex.org/W2625601251", "PaperTitle": "Correlated Rare Failure Analysis via Asymptotic Probability Evaluation", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 1.5, "Fudan University": 3.5, "Duke Kunshan University": 0.5, "Duke University": 0.5}, "Authors": ["Jun Tao", "Handi Yu", "Dian Zhou", "Yangfeng Su", "Xuan Zeng", "Xin Li"]}]}, {"DBLP title": "Pin Accessibility-Driven Cell Layout Redesign and Placement Optimization.", "DBLP authors": ["Jaewoo Seo", "Jinwook Jung", "Sangmin Kim", "Youngsoo Shin"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062302", "OA papers": [{"PaperId": "https://openalex.org/W2626325543", "PaperTitle": "Pin Accessibility-Driven Cell Layout Redesign and Placement Optimization", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Samsung (South Korea)": 0.5, "Korea Advanced Institute of Science and Technology": 3.5}, "Authors": ["Jaewoo Seo", "Jinwook Jung", "Sangmin Kim", "Youngsoo Shin"]}]}, {"DBLP title": "Fast Predictive Useful Skew Methodology for Timing-Driven Placement Optimization.", "DBLP authors": ["Seungwon Kim", "SangGi Do", "Seokhyeong Kang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062247", "OA papers": [{"PaperId": "https://openalex.org/W2625495858", "PaperTitle": "Fast Predictive Useful Skew Methodology for Timing-Driven Placement Optimization", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Ulsan National Institute of Science and Technology": 3.0}, "Authors": ["Seungwon Kim", "SangGi Do", "Seokhyeong Kang"]}]}, {"DBLP title": "Making DRAM Stronger Against Row Hammering.", "DBLP authors": ["Mungyu Son", "Hyunsun Park", "Junwhan Ahn", "Sungjoo Yoo"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062281", "OA papers": [{"PaperId": "https://openalex.org/W2625267941", "PaperTitle": "Making DRAM Stronger Against Row Hammering", "Year": 2017, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Korea Post": 1.0, "Pohang University of Science and Technology": 1.0, "Seoul National University": 2.0}, "Authors": ["Mungyu Son", "Hyunsun Park", "Junwhan Ahn", "Sungjoo Yoo"]}]}, {"DBLP title": "Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs.", "DBLP authors": ["Anshuman Verma", "Huiyang Zhou", "Skip Booth", "Robbie King", "James Coole", "Andy Keep", "John Marshall", "Wu-chun Feng"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062230", "OA papers": [{"PaperId": "https://openalex.org/W2624897816", "PaperTitle": "Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Virginia Tech": 2.0, "North Carolina State University": 1.0, "Cisco Systems (United States)": 5.0}, "Authors": ["Anshuman Verma", "Huiyang Zhou", "Skip Booth", "Robbie King", "James Coole", "Andrew W. Keep", "John Marshall", "Wu-chun Feng"]}]}, {"DBLP title": "Timing Driven Incremental Multi-Bit Register Composition Using a Placement-Aware ILP formulation.", "DBLP authors": ["Ioannis Seitanidis", "Giorgos Dimitrakopoulos", "Pavlos M. Mattheakis", "Laurent Masse-Navette", "David G. Chinnery"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062327", "OA papers": [{"PaperId": "https://openalex.org/W2626142696", "PaperTitle": "Timing Driven Incremental Multi-Bit Register Composition Using a Placement-Aware ILP formulation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Democritus University of Thrace": 2.0, "Siemens (France)": 2.0, "Siemens (United States)": 1.0}, "Authors": ["Ioannis Seitanidis", "Giorgos Dimitrakopoulos", "Pavlos M. Mattheakis", "Laurent Masse-Navette", "David Chinnery"]}]}, {"DBLP title": "A 700fps Optimized Coarse-to-Fine Shape Searching Based Hardware Accelerator for Face Alignment.", "DBLP authors": ["Qiang Wang", "Leibo Liu", "Wenping Zhu", "Huiyu Mo", "Chenchen Deng", "Shaojun Wei"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062182", "OA papers": [{"PaperId": "https://openalex.org/W2625940027", "PaperTitle": "A 700fps Optimized Coarse-to-Fine Shape Searching Based Hardware Accelerator for Face Alignment", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tsinghua University": 2.5, "Institute of Microelectronics": 2.5, "Institute of Semiconductors": 0.5, "University of Chinese Academy of Sciences": 0.5}, "Authors": ["Qiang Wang", "Leibo Liu", "Wenping Zhu", "Huiyu Mo", "Chenchen Deng", "Shaojun Wei"]}]}, {"DBLP title": "An Efficient Memristor-based Distance Accelerator for Time Series Data Mining on Data Centers.", "DBLP authors": ["Xiaowei Xu", "Dewen Zeng", "Wenyao Xu", "Yiyu Shi", "Yu Hu"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062200", "OA papers": [{"PaperId": "https://openalex.org/W2625512076", "PaperTitle": "An Efficient Memristor-based Distance Accelerator for Time Series Data Mining on Data Centers", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Huazhong University of Science and Technology": 3.0, "University at Buffalo, State University of New York": 1.0, "University of Notre Dame": 1.0}, "Authors": ["Xiaowei Xu", "Dewen Zeng", "Wenyao Xu", "Yiyu Shi", "Yu Hu"]}]}, {"DBLP title": "Co-training of Feature Extraction and Classification using Partitioned Convolutional Neural Networks.", "DBLP authors": ["Wei-Yu Tsai", "Jinhang Choi", "Tulika Parija", "Priyanka Gomatam", "Chita R. Das", "John Sampson", "Vijaykrishnan Narayanan"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062218", "OA papers": [{"PaperId": "https://openalex.org/W2626537156", "PaperTitle": "Co-training of Feature Extraction and Classification using Partitioned Convolutional Neural Networks", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pennsylvania State University": 7.0}, "Authors": ["Wei-Yu Tsai", "Jinhang Choi", "Tulika Parija", "Prasanth Gomatam", "Chita R. Das", "John H. Sampson", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Dadu: Accelerating Inverse Kinematics for High-DOF Robots.", "DBLP authors": ["Shiqi Lian", "Yinhe Han", "Ying Wang", "Yungang Bao", "Hang Xiao", "Xiaowei Li", "Ninghui Sun"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062223", "OA papers": [{"PaperId": "https://openalex.org/W2626088079", "PaperTitle": "Dadu", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Institute of Computing Technology": 3.5, "University of Chinese Academy of Sciences": 1.0, "Chinese Academy of Sciences": 2.5}, "Authors": ["Shiqi Lian", "Yinhe Han", "Ying Wang", "Yungang Bao", "David Julian McClements", "Xiaowei Li", "Ninghui Sun"]}]}, {"DBLP title": "Design of an Energy-Efficient Accelerator for Training of Convolutional Neural Networks using Frequency-Domain Computation.", "DBLP authors": ["Jong Hwan Ko", "Burhan Ahmad Mudassar", "Taesik Na", "Saibal Mukhopadhyay"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062228", "OA papers": [{"PaperId": "https://openalex.org/W2626112510", "PaperTitle": "Design of an Energy-Efficient Accelerator for Training of Convolutional Neural Networks using Frequency-Domain Computation", "Year": 2017, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Jong Min Ko", "Burhan Ahmad Mudassar", "Taesik Na", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Towards Design and Automation of Hardware-Friendly NOMA Receiver with Iterative Multi-User Detection.", "DBLP authors": ["Muhammad Adeel Pasha", "Momin Uppal", "Muhammad Hassan Ahmed", "Muhammad Aimal Rehman", "Muhammad Awais Bin Altaf"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062332", "OA papers": [{"PaperId": "https://openalex.org/W2626561419", "PaperTitle": "Towards Design and Automation of Hardware-Friendly NOMA Receiver with Iterative Multi-User Detection", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Lahore University of Management Sciences": 5.0}, "Authors": ["Muhammad Fermi Pasha", "Momin Uppal", "Muhammad Naeem Ahmed", "Muhammad Zia ur Rehman", "Muhammad Altaf"]}]}, {"DBLP title": "A Kernel Decomposition Architecture for Binary-weight Convolutional Neural Networks.", "DBLP authors": ["Hyeonuk Kim", "Jaehyeong Sim", "Yeongjae Choi", "Lee-Sup Kim"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062189", "OA papers": [{"PaperId": "https://openalex.org/W2624696420", "PaperTitle": "A Kernel Decomposition Architecture for Binary-weight Convolutional Neural Networks", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Hyeonuk Kim", "Jaehyeong Sim", "Yeongjae Choi", "Lee-Sup Kim"]}]}, {"DBLP title": "Fixed-Parameter Tractable Algorithms for Optimal Layout Decomposition and Beyond.", "DBLP authors": ["Jian Kuang", "Evangeline F. Y. Young"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062250", "OA papers": [{"PaperId": "https://openalex.org/W2625283761", "PaperTitle": "Fixed-Parameter Tractable Algorithms for Optimal Layout Decomposition and Beyond", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Cadence Design Systems (United States)": 0.5, "Chinese University of Hong Kong": 1.5}, "Authors": ["Jian Kuang", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Deep3: Leveraging Three Levels of Parallelism for Efficient Deep Learning.", "DBLP authors": ["Bita Darvish Rouhani", "Azalia Mirhoseini", "Farinaz Koushanfar"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062225", "OA papers": [{"PaperId": "https://openalex.org/W2625592091", "PaperTitle": "Deep3", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, San Diego": 2.0, "Rice University": 1.0}, "Authors": ["Bita Darvish Rouhani", "Azalia Mirhoseini", "Farinaz Koushanfar"]}]}, {"DBLP title": "Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs.", "DBLP authors": ["Qingcheng Xiao", "Yun Liang", "Liqiang Lu", "Shengen Yan", "Yu-Wing Tai"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062244", "OA papers": [{"PaperId": "https://openalex.org/W2627042741", "PaperTitle": "Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs", "Year": 2017, "CitationCount": 145, "EstimatedCitation": 145, "Affiliations": {"Peking University": 3.0, "Chinese University of Hong Kong": 1.0, "Group Sense (China)": 1.0}, "Authors": ["Qingcheng Xiao", "Yun Liang", "Xi Gao", "Shengen Yan", "Yu-Wing Tai"]}]}, {"DBLP title": "Layout Hotspot Detection with Feature Tensor Generation and Deep Biased Learning.", "DBLP authors": ["Haoyu Yang", "Jing Su", "Yi Zou", "Bei Yu", "Evangeline F. Y. Young"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062270", "OA papers": [{"PaperId": "https://openalex.org/W2625434482", "PaperTitle": "Layout Hotspot Detection with Feature Tensor Generation and Deep Biased Learning", "Year": 2017, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Chinese University of Hong Kong": 3.0, "ASML Brion Inc., CA 95054, USA": 2.0}, "Authors": ["Haoyu Yang", "Jing Su", "Yi Zou", "Bei Yu", "Evangeline F. Y. Young"]}]}, {"DBLP title": "A Fast and Power Efficient Architecture to Parallelize LSTM based RNN for Cognitive Intelligence Applications.", "DBLP authors": ["Peng Ouyang", "Shouyi Yin", "Shaojun Wei"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062187", "OA papers": [{"PaperId": "https://openalex.org/W2625468380", "PaperTitle": "A Fast and Power Efficient Architecture to Parallelize LSTM based RNN for Cognitive Intelligence Applications", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Tsinghua University": 1.5, "Institute of Microelectronics": 1.5}, "Authors": ["Peng Ouyang", "Shouyi Yin", "Shaojun Wei"]}]}, {"DBLP title": "Minimizing Cluster Number with Clip Shifting in Hotspot Pattern Classification.", "DBLP authors": ["Kuan-Jung Chen", "Yu-Kai Chuang", "Bo-Yi Yu", "Shao-Yun Fang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062283", "OA papers": [{"PaperId": "https://openalex.org/W2625105415", "PaperTitle": "Minimizing Cluster Number with Clip Shifting in Hotspot Pattern Classification", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Taiwan University of Science and Technology": 4.0}, "Authors": ["Kuan-Jung Chen", "Yu-Kai Chuang", "Bo-Yi Yu", "Shao-Yun Fang"]}]}, {"DBLP title": "Power and Area Efficient Hold Time Fixing by Free Metal Segment Allocation.", "DBLP authors": ["Wei-Lun Chiu", "Iris Hui-Ru Jiang", "Chien-Pang Lu", "Yu-Tung Chang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062303", "OA papers": [{"PaperId": "https://openalex.org/W2626891962", "PaperTitle": "Power and Area Efficient Hold Time Fixing by Free Metal Segment Allocation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "MediaTek (Taiwan)": 2.0}, "Authors": ["Wei-Lun Chiu", "Iris Hui-Ru Jiang", "Chien-Pang Lu", "Yu-Tung Chang"]}]}, {"DBLP title": "iClaire: A Fast and General Layout Pattern Classification Algorithm.", "DBLP authors": ["Wei-Chun Chang", "Iris Hui-Ru Jiang", "Yen-Ting Yu", "Wei-Fang Liu"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062263", "OA papers": [{"PaperId": "https://openalex.org/W2625784888", "PaperTitle": "iClaire", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "Synopsys, Inc., Chupei 30288, Taiwan": 1.0}, "Authors": ["Wei Chun Chang", "Iris Hui-Ru Jiang", "Yen-Ting Yu", "Weifang Liu"]}]}, {"DBLP title": "Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading.", "DBLP authors": ["Manish Gupta", "Daniel Lowell", "John Kalamatianos", "Steven Raasch", "Vilas Sridharan", "Dean M. Tullsen", "Rajesh K. Gupta"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062212", "OA papers": [{"PaperId": "https://openalex.org/W2625267384", "PaperTitle": "Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, San Diego": 3.0, "Advanced Micro Devices (United States)": 4.0}, "Authors": ["Manish Gupta", "Daniel Lowell", "John Kalamatianos", "Steven Raasch", "Vilas Sridharan", "Dean M. Tullsen", "Rajesh Gupta"]}]}, {"DBLP title": "LibAbs: An Efficient and Accurate Timing Macro-Modeling Algorithm for Large Hierarchical Designs.", "DBLP authors": ["Tin-Yin Lai", "Tsung-Wei Huang", "Martin D. F. Wong"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062274", "OA papers": [{"PaperId": "https://openalex.org/W2624783959", "PaperTitle": "LibAbs", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Dept. of ECE, UIUC, IL, USA#TAB#": 3.0}, "Authors": ["Tin-Yin Lai", "Tsung-Wei Huang", "Martin C.S. Wong"]}]}, {"DBLP title": "Power-aware Performance Tuning of GPU Applications Through Microbenchmarking.", "DBLP authors": ["Nicola Bombieri", "Federico Busato", "Franco Fummi"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062304", "OA papers": [{"PaperId": "https://openalex.org/W2626440223", "PaperTitle": "Power-aware Performance Tuning of GPU Applications Through Microbenchmarking", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Verona": 3.0}, "Authors": ["Nicola Bombieri", "Federico Busato", "Franco Fummi"]}]}, {"DBLP title": "LSTA: Learning-Based Static Timing Analysis for High-Dimensional Correlated On-Chip Variations.", "DBLP authors": ["Song Bian", "Michihiro Shintani", "Masayuki Hiromoto", "Takashi Sato"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062280", "OA papers": [{"PaperId": "https://openalex.org/W2625108149", "PaperTitle": "LSTA", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Kyoto University": 4.0}, "Authors": ["Song Bian", "Masayuki Hiromoto", "Michihiro Shintani", "Takashi Sato"]}]}, {"DBLP title": "A Clock Skewing Strategy to Reduce Power and Area of ASIC Circuits.", "DBLP authors": ["Niranjan Kulkarni", "Aykut Dengi", "Sarma B. K. Vrudhula"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062183", "OA papers": [{"PaperId": "https://openalex.org/W2626552439", "PaperTitle": "A Clock Skewing Strategy to Reduce Power and Area of ASIC Circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Arizona State University": 1.5, "Decision Systems (United States)": 1.5}, "Authors": ["Niranjan Kulkarni", "Aykut Dengi", "Sarma Vrudhula"]}]}, {"DBLP title": "Low-overhead Aging-aware Resource Management on Embedded GPUs.", "DBLP authors": ["Haeseung Lee", "Muhammad Shafique", "Mohammad Abdullah Al Faruque"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062277", "OA papers": [{"PaperId": "https://openalex.org/W2625274966", "PaperTitle": "Low-overhead Aging-aware Resource Management on Embedded GPUs", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Irvine": 2.0, "TU Wien": 1.0}, "Authors": ["Hae-Seung Lee", "Muhammad Shafique", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "Optimizing Memory Efficiency for Convolution Kernels on Kepler GPUs.", "DBLP authors": ["Xiaoming Chen", "Jianxu Chen", "Danny Z. Chen", "Xiaobo Sharon Hu"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062297", "OA papers": [{"PaperId": "https://openalex.org/W2617031569", "PaperTitle": "Optimizing Memory Efficiency for Convolution Kernels on Kepler GPUs", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Notre Dame": 3.0}, "Authors": ["Xiao-Ming Chen", "Jianxu Chen", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "A Spectral Graph Sparsification Approach to Scalable Vectorless Power Grid Integrity Verification.", "DBLP authors": ["Zhiqiang Zhao", "Zhuo Feng"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062193", "OA papers": [{"PaperId": "https://openalex.org/W2624677037", "PaperTitle": "A Spectral Graph Sparsification Approach to Scalable Vectorless Power Grid Integrity Verification", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Michigan Technological University": 2.0}, "Authors": ["Zhiqiang Zhao", "Zhuo Feng"]}]}, {"DBLP title": "Convergence-Boosted Graph Partitioning using Maximum Spanning Trees for Iterative Solution of Large Linear Circuits.", "DBLP authors": ["Ya Wang", "Wenrui Zhang", "Peng Li", "Jian Gong"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062215", "OA papers": [{"PaperId": "https://openalex.org/W2626363895", "PaperTitle": "Convergence-Boosted Graph Partitioning using Maximum Spanning Trees for Iterative Solution of Large Linear Circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas A&M University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Ya Xing Wang", "Wenrui Zhang", "Peng Li", "Jian Ping Gong"]}]}, {"DBLP title": "A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited.", "DBLP authors": ["Aviral Shrivastava", "Mohammadreza Mehrabian", "Mohammad Khayatian", "Patricia Derler", "Hugo A. Andrade", "Kevin B. Stanton", "Ya-Shian Li-Baboud", "Edward R. Griffor", "Marc Weiss", "John C. Eidson"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3072955", "OA papers": [{"PaperId": "https://openalex.org/W2625101315", "PaperTitle": "A Testbed to Verify the Timing Behavior of Cyber-Physical Systems", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Arizona State University": 3.0, "National Instruments (Ireland)": 2.0, "Intel (United States)": 1.0, "National Institute of Standards and Technology": 2.0, "Qulsar": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Aviral Shrivastava", "Mohammadreza Mehrabian", "Mohammad Khayatian", "Patricia Derler", "Hugo A. Andrade", "Kevin Stanton", "Ya-Shian Li-Baboud", "Edward Griffor", "Marc A. Weiss", "John R. Eidson"]}]}, {"DBLP title": "Retiming of Two-Phase Latch-Based Resilient Circuits.", "DBLP authors": ["Hsiao-Lun Wang", "Minghe Zhang", "Peter A. Beerel"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062312", "OA papers": [{"PaperId": "https://openalex.org/W2626091927", "PaperTitle": "Retiming of Two-Phase Latch-Based Resilient Circuits", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Southern California": 2.0, "Tsinghua University": 1.0}, "Authors": ["Hsiao-Lun Wang", "Minghe Zhang", "Peter A. Beerel"]}]}, {"DBLP title": "Minimizing Thermal Gradient and Pumping Power in 3D IC Liquid Cooling Network Design.", "DBLP authors": ["Gengjie Chen", "Jian Kuang", "Zhiliang Zeng", "Hang Zhang", "Evangeline F. Y. Young", "Bei Yu"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062285", "OA papers": [{"PaperId": "https://openalex.org/W2625533263", "PaperTitle": "Minimizing Thermal Gradient and Pumping Power in 3D IC Liquid Cooling Network Design", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Chinese University of Hong Kong": 6.0}, "Authors": ["Gengjie Chen", "Jian Kuang", "Zhiliang Zeng", "Hang Zhang", "Evangeline F. Y. Young", "Bei Yu"]}]}, {"DBLP title": "Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution.", "DBLP authors": ["Yanan Lu", "Leibo Liu", "Yangdong Deng", "Jian Weng", "Zhaoshi Li", "Chenchen Deng", "Shaojun Wei"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062284", "OA papers": [{"PaperId": "https://openalex.org/W2625517949", "PaperTitle": "Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 3.5, "Institute of Microelectronics": 3.5}, "Authors": ["Yanan Lu", "Leibo Liu", "Yangdong Deng", "Jian Weng", "Zhaoshi Li", "Chenchen Deng", "Shaojun Wei"]}]}, {"DBLP title": "Graph-Based Logic Bit Slicing for Datapath-Aware Placement.", "DBLP authors": ["Chau-Chin Huang", "Bo-Qiao Lin", "Hsin-Ying Lee", "Yao-Wen Chang", "Kuo-Sheng Wu", "Jun-Zhi Yang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062254", "OA papers": [{"PaperId": "https://openalex.org/W2624824725", "PaperTitle": "Graph-Based Logic Bit Slicing for Datapath-Aware Placement", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 3.0, "Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan#TAB#": 1.0, "MediaTek (Taiwan)": 2.0}, "Authors": ["Chau-Chin Huang", "Bo-Qiao Lin", "Hsin Ying Lee", "Yao-Wen Chang", "Kuo-Sheng Wu", "Junzhi Yang"]}]}, {"DBLP title": "A Clock Tree Optimization Framework with Predictable Timing Quality.", "DBLP authors": ["Rickard Ewetz"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062184", "OA papers": [{"PaperId": "https://openalex.org/W2626946404", "PaperTitle": "A Clock Tree Optimization Framework with Predictable Timing Quality", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Central Florida": 1.0}, "Authors": ["Rickard Ewetz"]}]}, {"DBLP title": "SABER: Selection of Approximate Bits for the Design of Error Tolerant Circuits.", "DBLP authors": ["Deepashree Sengupta", "Farhana Sharmin Snigdha", "Jiang Hu", "Sachin S. Sapatnekar"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062314", "OA papers": [{"PaperId": "https://openalex.org/W2626550242", "PaperTitle": "SABER", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Minnesota": 3.0, "Texas A&M University": 1.0}, "Authors": ["Deepashree Sengupta", "Farhana Sharmin Snigdha", "Jiang Hu", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Closing the Accuracy Gap of Static Performance Analysis of Asynchronous Circuits.", "DBLP authors": ["Cheng-Yu Shih", "Chun-Hong Shih", "Jie-Hong R. Jiang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062211", "OA papers": [{"PaperId": "https://openalex.org/W2626666596", "PaperTitle": "Closing the Accuracy Gap of Static Performance Analysis of Asynchronous Circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 1.0, "Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan#TAB#": 2.0}, "Authors": ["Cheng-Yu Shih", "Chun-Hong Shih", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Optimal Circuits for Parallel Bit Reversal.", "DBLP authors": ["Ren Chen", "Viktor K. Prasanna"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062295", "OA papers": [{"PaperId": "https://openalex.org/W2626640008", "PaperTitle": "Optimal Circuits for Parallel Bit Reversal", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Ren Chen", "Viktor K. Prasanna"]}]}, {"DBLP title": "LiveSynth: Towards an Interactive Synthesis Flow.", "DBLP authors": ["Rafael Trapani Possignolo", "Jose Renau"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062275", "OA papers": [{"PaperId": "https://openalex.org/W2625627272", "PaperTitle": "LiveSynth", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Santa Cruz": 2.0}, "Authors": ["Rafael Trapani Possignolo", "Jose Renau"]}]}, {"DBLP title": "Towards Full-System Energy-Accuracy Tradeoffs: A Case Study of An Approximate Smart Camera System.", "DBLP authors": ["Arnab Raha", "Vijay Raghunathan"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062333", "OA papers": [{"PaperId": "https://openalex.org/W2625264446", "PaperTitle": "Towards Full-System Energy-Accuracy Tradeoffs", "Year": 2017, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"School of Electrical and Computer Engineering, Purdue University, USA#TAB#": 2.0}, "Authors": ["Arnab Raha", "Vijay Raghunathan"]}]}, {"DBLP title": "Statistical Error Analysis for Low Power Approximate Adders.", "DBLP authors": ["Muhammad Kamran Ayub", "Osman Hasan", "Muhammad Shafique"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062319", "OA papers": [{"PaperId": "https://openalex.org/W2626784759", "PaperTitle": "Statistical Error Analysis for Low Power Approximate Adders", "Year": 2017, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {" School of Electrical Engineering and Computer Science, National University of Sciences and Technology, Islamabad, Pakistan": 2.0, "TU Wien": 1.0}, "Authors": ["Muhammad Ayub", "Osman Hasan", "Muhammad Shafique"]}]}, {"DBLP title": "An Ultra-Low Power Address-Event Sensor Interface for Energy-Proportional Time-to-Information Extraction.", "DBLP authors": ["Alfio Di Mauro", "Francesco Conti", "Luca Benini"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062201", "OA papers": [{"PaperId": "https://openalex.org/W2626901566", "PaperTitle": "An Ultra-Low Power Address-Event Sensor Interface for Energy-Proportional Time-to-Information Extraction", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ETH Zurich": 2.0, "University of Bologna": 1.0}, "Authors": ["Alfio Di Mauro", "Francesco Conti", "Luca Benini"]}]}, {"DBLP title": "CFPU: Configurable Floating Point Multiplier for Energy-Efficient Computing.", "DBLP authors": ["Mohsen Imani", "Daniel Peroni", "Tajana Rosing"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062210", "OA papers": [{"PaperId": "https://openalex.org/W2625483679", "PaperTitle": "CFPU", "Year": 2017, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Mohsen Imani", "Daniel Peroni", "Tajana Rosing"]}]}, {"DBLP title": "Pauli Frames for Quantum Computer Architectures.", "DBLP authors": ["Leon Riesebos", "Xiang Fu", "Savvas Varsamopoulos", "Carmen G. Almud\u00e9ver", "Koen Bertels"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062300", "OA papers": [{"PaperId": "https://openalex.org/W2584669118", "PaperTitle": "Pauli Frames for Quantum Computer Architectures", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Delft University of Technology": 5.0}, "Authors": ["L. Riesebos", "Xiao Fu", "Savvas Varsamopoulos", "Carmen G. Almudever", "Koen Bertels"]}]}, {"DBLP title": "Error Propagation Aware Timing Relaxation For Approximate Near Threshold Computing.", "DBLP authors": ["Anteneh Gebregiorgis", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062240", "OA papers": [{"PaperId": "https://openalex.org/W2625028270", "PaperTitle": "Error Propagation Aware Timing Relaxation For Approximate Near Threshold Computing", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Anteneh Gebregiorgis", "Saman Kiamehr", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Fast Embedding of Constrained Satisfaction Problem to Quantum Annealer with Minimizing Chain Length.", "DBLP authors": ["Juexiao Su", "Lei He"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062246", "OA papers": [{"PaperId": "https://openalex.org/W2624949215", "PaperTitle": "Fast Embedding of Constrained Satisfaction Problem to Quantum Annealer with Minimizing Chain Length", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Juexiao Su", "Lei He"]}]}, {"DBLP title": "Hierarchical Reversible Logic Synthesis Using LUTs.", "DBLP authors": ["Mathias Soeken", "Martin Roetteler", "Nathan Wiebe", "Giovanni De Micheli"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062261", "OA papers": [{"PaperId": "https://openalex.org/W2625327741", "PaperTitle": "Hierarchical Reversible Logic Synthesis Using LUTs", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland#TAB#": 2.0, "Microsoft (United States)": 2.0}, "Authors": ["Mathias Soeken", "Martin Roetteler", "Nathan Wiebe", "Giovanni De Micheli"]}]}, {"DBLP title": "Accurate High-level Modeling and Automated Hardware/Software Co-design for Effective SoC Design Space Exploration.", "DBLP authors": ["Wei Zuo", "Louis-No\u00ebl Pouchet", "Andrey Ayupov", "Taemin Kim", "Chung-Wei Lin", "Shinichi Shiraishi", "Deming Chen"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062195", "OA papers": [{"PaperId": "https://openalex.org/W2625058759", "PaperTitle": "Accurate High-level Modeling and Automated Hardware/Software Co-design for Effective SoC Design Space Exploration", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Colorado State University": 1.0, "Intel (United States)": 2.0, "Toyota InfoTechnology Center, USA": 2.0}, "Authors": ["Wei Zuo", "Louis-No\u00ebl Pouchet", "Andrey Ayupov", "Tae-Min Kim", "Chung-Wei Lin", "Shinichi Shiraishi", "Deming Chen"]}]}, {"DBLP title": "Detailed Placement for Two-Dimensional Directed Self-Assembly Technology.", "DBLP authors": ["Zhi-Wen Lin", "Yao-Wen Chang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062229", "OA papers": [{"PaperId": "https://openalex.org/W2626762097", "PaperTitle": "Detailed Placement for Two-Dimensional Directed Self-Assembly Technology", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 1.0, "Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan#TAB#": 1.0}, "Authors": ["Zhi-Wen Lin", "Yao-Wen Chang"]}]}, {"DBLP title": "Exploiting Thread and Data Level Parallelism for Ultimate Parallel SystemC Simulation.", "DBLP authors": ["Tim Schmidt", "Guantao Liu", "Rainer D\u00f6mer"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062243", "OA papers": [{"PaperId": "https://openalex.org/W2626674670", "PaperTitle": "Exploiting Thread and Data Level Parallelism for Ultimate Parallel SystemC Simulation", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Tim Schmidt", "Guantao Liu", "Rainer D\u00f6mer"]}]}, {"DBLP title": "Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture.", "DBLP authors": ["Qinghang Zhao", "Yongpan Liu", "Wenyu Sun", "Jiaqing Zhao", "Hailong Yao", "Xiaojun Guo", "Huazhong Yang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062227", "OA papers": [{"PaperId": "https://openalex.org/W2625717447", "PaperTitle": "Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 5.0, "Shanghai Jiao Tong University": 2.0}, "Authors": ["Qinghang Zhao", "Yongpan Liu", "Wenyu Sun", "Jiaqing Zhao", "Hailong Yao", "Xiaojun Guo", "Huazhong Yang"]}]}, {"DBLP title": "HALWPE: Hardware-Assisted Light Weight Performance Estimation for GPUs.", "DBLP authors": ["Kenneth O'Neal", "Philip Brisk", "Emily Shriver", "Michael Kishinevsky"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062257", "OA papers": [{"PaperId": "https://openalex.org/W2625697499", "PaperTitle": "HALWPE", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Riverside": 2.0, "Intel (United States)": 2.0}, "Authors": ["Kenneth O'Neal", "Philip Brisk", "Emily Shriver", "Michael Kishinevsky"]}]}, {"DBLP title": "Statistical Pattern Based Modeling of GPU Memory Access Streams.", "DBLP authors": ["Reena Panda", "Xinnian Zheng", "Jiajun Wang", "Andreas Gerstlauer", "Lizy K. John"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062320", "OA papers": [{"PaperId": "https://openalex.org/W2626920052", "PaperTitle": "Statistical Pattern Based Modeling of GPU Memory Access Streams", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at Austin": 5.0}, "Authors": ["Reena Panda", "Xinnian Zheng", "Jiajun Wang", "Andreas Gerstlauer", "Lizy K. John"]}]}, {"DBLP title": "Hardware ODE Solvers using Stochastic Circuits.", "DBLP authors": ["Siting Liu", "Jie Han"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062258", "OA papers": [{"PaperId": "https://openalex.org/W2627020852", "PaperTitle": "Hardware ODE Solvers using Stochastic Circuits", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Alberta": 2.0}, "Authors": ["Siting Liu", "Jie Han"]}]}, {"DBLP title": "A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability.", "DBLP authors": ["Yang Zhang", "Dan Feng", "Jingning Liu", "Wei Tong", "Bing Wu", "Caihua Fang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062191", "OA papers": [{"PaperId": "https://openalex.org/W2625298476", "PaperTitle": "A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 3.0, "Huazhong University of Science and Technology": 3.0}, "Authors": ["Yang Zhang", "Dan Feng", "Jingning Liu", "Wei Tong", "Bing Wu", "Fang Caihua"]}]}, {"DBLP title": "ObfusCADe: Obfuscating Additive Manufacturing CAD Models Against Counterfeiting: Invited.", "DBLP authors": ["Nikhil Gupta", "Fei Chen", "Nektarios Georgios Tsoutsos", "Michail Maniatakos"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3079847", "OA papers": [{"PaperId": "https://openalex.org/W2626746706", "PaperTitle": "ObfusCADe", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"New York University": 4.0}, "Authors": ["Nikhil Gupta", "Fei Chen", "Nektarios Georgios Tsoutsos", "Michail Maniatakos"]}]}, {"DBLP title": "Specification, Verification and Design of Evolving Automotive Software: Invited.", "DBLP authors": ["S. Ramesh", "Birgit Vogel-Heuser", "Wanli Chang", "Debayan Roy", "Licong Zhang", "Samarjit Chakraborty"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3072946", "OA papers": [{"PaperId": "https://openalex.org/W2625065348", "PaperTitle": "Specification, Verification and Design of Evolving Automotive Software", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"General Motors (United States)": 1.0, "Technical University of Munich": 4.0, "Singapore Institute of Technology": 1.0}, "Authors": ["K. P. Ramesh", "Birgit Vogel-Heuser", "Wanli Chang", "Debayan Roy", "Licong Zhang", "Samarjit Chakraborty"]}]}, {"DBLP title": "Boosting the Performance of 3D Charge Trap NAND Flash with Asymmetric Feature Process Size Characteristic.", "DBLP authors": ["Shuo-Han Chen", "Yen-Ting Chen", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062209", "OA papers": [{"PaperId": "https://openalex.org/W2625940868", "PaperTitle": "Boosting the Performance of 3D Charge Trap NAND Flash with Asymmetric Feature Process Size Characteristic", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Tsing Hua University": 3.0, "Tamkang University": 1.0}, "Authors": ["Shuo-Han Chen", "Yen-Ting Chen", "Hsin-Wen Wei", "Wei-Kuan Shih"]}]}, {"DBLP title": "Safety Guard: Runtime Enforcement for Safety-Critical Cyber-Physical Systems: Invited.", "DBLP authors": ["Meng Wu", "Haibo Zeng", "Chao Wang", "Huafeng Yu"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3072957", "OA papers": [{"PaperId": "https://openalex.org/W2625110401", "PaperTitle": "Safety Guard", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Virginia Tech": 2.0, "University of Southern California": 1.0, "Boeing (United States)": 1.0}, "Authors": ["Meng Wu", "Haibo Zeng", "Chao Wang", "Huafeng Yu"]}]}, {"DBLP title": "Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM.", "DBLP authors": ["Shouyi Yin", "Zhicong Xie", "Shaojun Wei"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062232", "OA papers": [{"PaperId": "https://openalex.org/W2624847105", "PaperTitle": "Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Institute of Microelectronics": 1.5, "Tsinghua University": 1.5}, "Authors": ["Shouyi Yin", "Zhicong Xie", "Shaojun Wei"]}]}, {"DBLP title": "Energy and Performance Trade-off in Nanophotonic Interconnects using Coding Techniques.", "DBLP authors": ["C\u00e9dric Killian", "Daniel Chillet", "S\u00e9bastien Le Beux", "Van-Dung Pham", "Olivier Sentieys", "Ian O'Connor"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062237", "OA papers": [{"PaperId": "https://openalex.org/W2610733726", "PaperTitle": "Energy and Performance Trade-off in Nanophotonic Interconnects using Coding Techniques", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 2.0, "University of Rennes": 1.0, "\u00c9cole Centrale de Lyon": 2.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Cedric Killian", "Daniel Chillet", "S\u00e9bastien Le Beux", "Van Cuong Pham", "Olivier Sentieys", "Ian O'Connor"]}]}, {"DBLP title": "Group Scissor: Scaling Neuromorphic Computing Design to Large Neural Networks.", "DBLP authors": ["Yandan Wang", "Wei Wen", "Beiye Liu", "Donald M. Chiarulli", "Hai (Helen) Li"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062256", "OA papers": [{"PaperId": "https://openalex.org/W2593769476", "PaperTitle": "Group Scissor", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Pittsburgh": 4.0, "Duke University": 1.0}, "Authors": ["Yandan Wang", "Wei Wen", "Beiye Liu", "Donald M. Chiarulli", "Hai Li"]}]}, {"DBLP title": "MOCA: an Inter/Intra-Chip Optical Network for Memory.", "DBLP authors": ["Zhehui Wang", "Zhengbin Pang", "Peng Yang", "Jiang Xu", "Xuanqi Chen", "Rafael K. V. Maeda", "Zhifei Wang", "Luan H. K. Duong", "Haoran Li", "Zhe Wang"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062286", "OA papers": [{"PaperId": "https://openalex.org/W2625265593", "PaperTitle": "MOCA", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Hong Kong University of Science and Technology": 9.0, "National University of Defense Technology": 1.0}, "Authors": ["Zhehui Wang", "Zhengbin Pang", "Peng Yang", "Jiang Xu", "Xuanqi Chen", "Rafael K. V. Maeda", "Zhifei Wang", "Luan H.K. Duong", "Haoran Li", "Zhe Wang"]}]}, {"DBLP title": "Adaptation of Enhanced TSV Capacitance as Membrane Property in 3D Brain-inspired Computing System.", "DBLP authors": ["M. Amimul Ehsan", "Hongyu An", "Zhen Zhou", "Yang Yi"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062196", "OA papers": [{"PaperId": "https://openalex.org/W2624891402", "PaperTitle": "Adaptation of Enhanced TSV Capacitance as Membrane Property in 3D Brain-inspired Computing System", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Kansas": 3.0, "Intel (United States)": 1.0}, "Authors": ["M. Amimul Ehsan", "Hongyu An", "Zhen Zhou", "Yang Yi"]}]}, {"DBLP title": "Rescuing Memristor-based Neuromorphic Design with High Defects.", "DBLP authors": ["Chenchen Liu", "Miao Hu", "John Paul Strachan", "Hai (Helen) Li"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062310", "OA papers": [{"PaperId": "https://openalex.org/W2625840880", "PaperTitle": "Rescuing Memristor-based Neuromorphic Design with High Defects", "Year": 2017, "CitationCount": 138, "EstimatedCitation": 138, "Affiliations": {"University of Pittsburgh": 1.0, "Hewlett-Packard (United States)": 2.0, "Duke University": 1.0}, "Authors": ["Chenchen Liu", "Miao Hu", "John Paul Strachan", "Hai Li"]}]}, {"DBLP title": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "DBLP authors": ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062278", "OA papers": [{"PaperId": "https://openalex.org/W2626497741", "PaperTitle": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Massachusetts Institute of Technology": 3.0}, "Authors": ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "Task Mapping on SMART NoC: Contention Matters, Not the Distance.", "DBLP authors": ["Lei Yang", "Weichen Liu", "Peng Chen", "Nan Guan", "Mengquan Li"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062323", "OA papers": [{"PaperId": "https://openalex.org/W2624745627", "PaperTitle": "Task Mapping on SMART NoC", "Year": 2017, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Chongqing University": 4.0, "Hong Kong Polytechnic University": 1.0}, "Authors": ["Lei Yang", "Weichen Liu", "Peng Chen", "Nan Guan", "Mengquan Li"]}]}, {"DBLP title": "Accelerating Graph Community Detection with Approximate Updates via an Energy-Efficient NoC.", "DBLP authors": ["Karthi Duraisamy", "Hao Lu", "Partha Pratim Pande", "Ananth Kalyanaraman"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062194", "OA papers": [{"PaperId": "https://openalex.org/W2626022499", "PaperTitle": "Accelerating Graph Community Detection with Approximate Updates via an Energy-Efficient NoC", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Washington State University": 4.0}, "Authors": ["Karthi Duraisamy", "Hao Lu", "Partha Pratim Pande", "Aananth Kalyanaraman"]}]}, {"DBLP title": "Network Synthesis for Database Processing Units.", "DBLP authors": ["Andrea Lottarini", "Stephen A. Edwards", "Kenneth A. Ross", "Martha A. Kim"], "year": 2017, "doi": "https://doi.org/10.1145/3061639.3062289", "OA papers": [{"PaperId": "https://openalex.org/W2626251785", "PaperTitle": "Network Synthesis for Database Processing Units", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Columbia University": 4.0}, "Authors": ["Andrea Lottarini", "Stephen H. Edwards", "Kenneth A. Ross", "Martha Kim"]}]}]