
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000162  00800100  00002042  000020d6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002042  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000037  00800262  00800262  00002238  2**0
                  ALLOC
  3 .comment      00000011  00000000  00000000  00002238  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000224c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000d8  00000000  00000000  00002288  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003827  00000000  00000000  00002360  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000116a  00000000  00000000  00005b87  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000cda  00000000  00000000  00006cf1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000638  00000000  00000000  000079cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000901  00000000  00000000  00008004  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001928  00000000  00000000  00008905  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  0000a22d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b9 00 	jmp	0x172	; 0x172 <__dtors_end>
       4:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
       8:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
       c:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      10:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      14:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      18:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      1c:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      20:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      24:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      28:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      2c:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      30:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      34:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__vector_13>
      38:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      3c:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      40:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      44:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      48:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      4c:	0c 94 e3 00 	jmp	0x1c6	; 0x1c6 <__vector_19>
      50:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      54:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      58:	0c 94 e1 00 	jmp	0x1c2	; 0x1c2 <__bad_interrupt>
      5c:	54 02       	muls	r21, r20
      5e:	56 02       	muls	r21, r22
      60:	5d 02       	muls	r21, r29
      62:	5f 02       	muls	r21, r31
      64:	6b 02       	muls	r22, r27
      66:	7c 02       	muls	r23, r28
      68:	88 02       	muls	r24, r24
      6a:	8f 02       	muls	r24, r31

0000006c <__trampolines_end>:
      6c:	6e 61       	ori	r22, 0x1E	; 30
      6e:	6e 00       	.word	0x006e	; ????

00000070 <__c.2332>:
      70:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      80:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      90:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      a0:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      b0:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      c0:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      d0:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      e0:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      f0:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     100:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     110:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     120:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     130:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     140:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     150:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     160:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000016e <__ctors_start>:
     16e:	a1 07       	cpc	r26, r17

00000170 <__ctors_end>:
     170:	ba 07       	cpc	r27, r26

00000172 <__dtors_end>:
     172:	11 24       	eor	r1, r1
     174:	1f be       	out	0x3f, r1	; 63
     176:	cf ef       	ldi	r28, 0xFF	; 255
     178:	d4 e0       	ldi	r29, 0x04	; 4
     17a:	de bf       	out	0x3e, r29	; 62
     17c:	cd bf       	out	0x3d, r28	; 61

0000017e <__do_copy_data>:
     17e:	12 e0       	ldi	r17, 0x02	; 2
     180:	a0 e0       	ldi	r26, 0x00	; 0
     182:	b1 e0       	ldi	r27, 0x01	; 1
     184:	e2 e4       	ldi	r30, 0x42	; 66
     186:	f0 e2       	ldi	r31, 0x20	; 32
     188:	02 c0       	rjmp	.+4      	; 0x18e <__do_copy_data+0x10>
     18a:	05 90       	lpm	r0, Z+
     18c:	0d 92       	st	X+, r0
     18e:	a2 36       	cpi	r26, 0x62	; 98
     190:	b1 07       	cpc	r27, r17
     192:	d9 f7       	brne	.-10     	; 0x18a <__do_copy_data+0xc>

00000194 <__do_clear_bss>:
     194:	22 e0       	ldi	r18, 0x02	; 2
     196:	a2 e6       	ldi	r26, 0x62	; 98
     198:	b2 e0       	ldi	r27, 0x02	; 2
     19a:	01 c0       	rjmp	.+2      	; 0x19e <.do_clear_bss_start>

0000019c <.do_clear_bss_loop>:
     19c:	1d 92       	st	X+, r1

0000019e <.do_clear_bss_start>:
     19e:	a9 39       	cpi	r26, 0x99	; 153
     1a0:	b2 07       	cpc	r27, r18
     1a2:	e1 f7       	brne	.-8      	; 0x19c <.do_clear_bss_loop>

000001a4 <__do_global_ctors>:
     1a4:	10 e0       	ldi	r17, 0x00	; 0
     1a6:	c8 eb       	ldi	r28, 0xB8	; 184
     1a8:	d0 e0       	ldi	r29, 0x00	; 0
     1aa:	04 c0       	rjmp	.+8      	; 0x1b4 <__do_global_ctors+0x10>
     1ac:	21 97       	sbiw	r28, 0x01	; 1
     1ae:	fe 01       	movw	r30, r28
     1b0:	0e 94 a5 0c 	call	0x194a	; 0x194a <__tablejump2__>
     1b4:	c7 3b       	cpi	r28, 0xB7	; 183
     1b6:	d1 07       	cpc	r29, r17
     1b8:	c9 f7       	brne	.-14     	; 0x1ac <__do_global_ctors+0x8>
     1ba:	0e 94 91 06 	call	0xd22	; 0xd22 <main>
     1be:	0c 94 14 10 	jmp	0x2028	; 0x2028 <__do_global_dtors>

000001c2 <__bad_interrupt>:
     1c2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c6 <__vector_19>:
}




ISR(ADC_vect){
     1c6:	1f 92       	push	r1
     1c8:	0f 92       	push	r0
     1ca:	0f b6       	in	r0, 0x3f	; 63
     1cc:	0f 92       	push	r0
     1ce:	11 24       	eor	r1, r1
     1d0:	cf 92       	push	r12
     1d2:	df 92       	push	r13
     1d4:	ef 92       	push	r14
     1d6:	ff 92       	push	r15
     1d8:	2f 93       	push	r18
     1da:	3f 93       	push	r19
     1dc:	4f 93       	push	r20
     1de:	5f 93       	push	r21
     1e0:	6f 93       	push	r22
     1e2:	7f 93       	push	r23
     1e4:	8f 93       	push	r24
     1e6:	9f 93       	push	r25
     1e8:	af 93       	push	r26
     1ea:	bf 93       	push	r27
     1ec:	ef 93       	push	r30
     1ee:	ff 93       	push	r31
	uint16_t ADC_val=ADCL;
     1f0:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7fc078>
	ADC_val+=ADCH<<8;
     1f4:	60 91 79 00 	lds	r22, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7fc079>
	//CNT=1.1*1024/Vref
	//Vref=1.1*1024/CNT
	//1.02578
	//1.0127
	//
	uint32_t cnt=(109875.0)/ADC_val;// in tens of mV, i.e. 330=>3.30V
     1f8:	70 e0       	ldi	r23, 0x00	; 0
     1fa:	76 2f       	mov	r23, r22
     1fc:	66 27       	eor	r22, r22
     1fe:	68 0f       	add	r22, r24
     200:	71 1d       	adc	r23, r1
     202:	80 e0       	ldi	r24, 0x00	; 0
     204:	90 e0       	ldi	r25, 0x00	; 0
     206:	0e 94 e8 0b 	call	0x17d0	; 0x17d0 <__floatunsisf>
     20a:	9b 01       	movw	r18, r22
     20c:	ac 01       	movw	r20, r24
     20e:	60 e8       	ldi	r22, 0x80	; 128
     210:	79 e9       	ldi	r23, 0x99	; 153
     212:	86 ed       	ldi	r24, 0xD6	; 214
     214:	97 e4       	ldi	r25, 0x47	; 71
     216:	0e 94 47 0b 	call	0x168e	; 0x168e <__divsf3>
     21a:	0e 94 b9 0b 	call	0x1772	; 0x1772 <__fixunssfsi>
     21e:	6b 01       	movw	r12, r22
     220:	7c 01       	movw	r14, r24
	myLCD.setNb(cnt,3);
     222:	43 e0       	ldi	r20, 0x03	; 3
     224:	0e 94 c3 02 	call	0x586	; 0x586 <_ZN3LCD5setNbElh>
	if(cnt>=BATT_FULL){
     228:	8f e4       	ldi	r24, 0x4F	; 79
     22a:	c8 16       	cp	r12, r24
     22c:	81 e0       	ldi	r24, 0x01	; 1
     22e:	d8 06       	cpc	r13, r24
     230:	e1 04       	cpc	r14, r1
     232:	f1 04       	cpc	r15, r1
     234:	10 f0       	brcs	.+4      	; 0x23a <__EEPROM_REGION_LENGTH__+0x3a>
		myLCD.setBattery(LCD::FULL);
     236:	87 e0       	ldi	r24, 0x07	; 7
     238:	1c c0       	rjmp	.+56     	; 0x272 <__EEPROM_REGION_LENGTH__+0x72>
	}else if(cnt>=BATT_TWOBAR){
     23a:	85 e4       	ldi	r24, 0x45	; 69
     23c:	c8 16       	cp	r12, r24
     23e:	81 e0       	ldi	r24, 0x01	; 1
     240:	d8 06       	cpc	r13, r24
     242:	e1 04       	cpc	r14, r1
     244:	f1 04       	cpc	r15, r1
     246:	10 f0       	brcs	.+4      	; 0x24c <__EEPROM_REGION_LENGTH__+0x4c>
		myLCD.setBattery(LCD::TWOBAR);
     248:	86 e0       	ldi	r24, 0x06	; 6
     24a:	13 c0       	rjmp	.+38     	; 0x272 <__EEPROM_REGION_LENGTH__+0x72>
	}else if(cnt>=BATT_ONEBAR){
     24c:	8b e3       	ldi	r24, 0x3B	; 59
     24e:	c8 16       	cp	r12, r24
     250:	81 e0       	ldi	r24, 0x01	; 1
     252:	d8 06       	cpc	r13, r24
     254:	e1 04       	cpc	r14, r1
     256:	f1 04       	cpc	r15, r1
     258:	10 f0       	brcs	.+4      	; 0x25e <__EEPROM_REGION_LENGTH__+0x5e>
		myLCD.setBattery(LCD::ONEBAR);
     25a:	85 e0       	ldi	r24, 0x05	; 5
     25c:	0a c0       	rjmp	.+20     	; 0x272 <__EEPROM_REGION_LENGTH__+0x72>
	}else if(cnt>=BATT_EMPTY){
     25e:	81 e3       	ldi	r24, 0x31	; 49
     260:	c8 16       	cp	r12, r24
     262:	81 e0       	ldi	r24, 0x01	; 1
     264:	d8 06       	cpc	r13, r24
     266:	e1 04       	cpc	r14, r1
     268:	f1 04       	cpc	r15, r1
     26a:	10 f0       	brcs	.+4      	; 0x270 <__EEPROM_REGION_LENGTH__+0x70>
		myLCD.setBattery(LCD::EMPTY);
     26c:	81 e0       	ldi	r24, 0x01	; 1
     26e:	01 c0       	rjmp	.+2      	; 0x272 <__EEPROM_REGION_LENGTH__+0x72>
	}else{
		myLCD.setBattery(LCD::NONE);
     270:	80 e0       	ldi	r24, 0x00	; 0
     272:	0e 94 48 02 	call	0x490	; 0x490 <_ZN3LCD10setBatteryENS_7BatteryE>
		//we should shutdown here
	}
}
     276:	ff 91       	pop	r31
     278:	ef 91       	pop	r30
     27a:	bf 91       	pop	r27
     27c:	af 91       	pop	r26
     27e:	9f 91       	pop	r25
     280:	8f 91       	pop	r24
     282:	7f 91       	pop	r23
     284:	6f 91       	pop	r22
     286:	5f 91       	pop	r21
     288:	4f 91       	pop	r20
     28a:	3f 91       	pop	r19
     28c:	2f 91       	pop	r18
     28e:	ff 90       	pop	r15
     290:	ef 90       	pop	r14
     292:	df 90       	pop	r13
     294:	cf 90       	pop	r12
     296:	0f 90       	pop	r0
     298:	0f be       	out	0x3f, r0	; 63
     29a:	0f 90       	pop	r0
     29c:	1f 90       	pop	r1
     29e:	18 95       	reti

000002a0 <__vector_13>:

ISR(USART0_RX_vect){
     2a0:	1f 92       	push	r1
     2a2:	0f 92       	push	r0
     2a4:	0f b6       	in	r0, 0x3f	; 63
     2a6:	0f 92       	push	r0
     2a8:	11 24       	eor	r1, r1
     2aa:	2f 93       	push	r18
     2ac:	3f 93       	push	r19
     2ae:	4f 93       	push	r20
     2b0:	5f 93       	push	r21
     2b2:	6f 93       	push	r22
     2b4:	7f 93       	push	r23
     2b6:	8f 93       	push	r24
     2b8:	9f 93       	push	r25
     2ba:	af 93       	push	r26
     2bc:	bf 93       	push	r27
     2be:	ef 93       	push	r30
     2c0:	ff 93       	push	r31
	uart.receive();
     2c2:	81 e8       	ldi	r24, 0x81	; 129
     2c4:	92 e0       	ldi	r25, 0x02	; 2
     2c6:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <_ZN4UART7receiveEv>
}
     2ca:	ff 91       	pop	r31
     2cc:	ef 91       	pop	r30
     2ce:	bf 91       	pop	r27
     2d0:	af 91       	pop	r26
     2d2:	9f 91       	pop	r25
     2d4:	8f 91       	pop	r24
     2d6:	7f 91       	pop	r23
     2d8:	6f 91       	pop	r22
     2da:	5f 91       	pop	r21
     2dc:	4f 91       	pop	r20
     2de:	3f 91       	pop	r19
     2e0:	2f 91       	pop	r18
     2e2:	0f 90       	pop	r0
     2e4:	0f be       	out	0x3f, r0	; 63
     2e6:	0f 90       	pop	r0
     2e8:	1f 90       	pop	r1
     2ea:	18 95       	reti

000002ec <_ZN3LCDC1Eb>:
		{{4,4,4,5,5,5,5},{&LCDDR0,&LCDDR5,&LCDDR10,&LCDDR15,&LCDDR10,&LCDDR0,&LCDDR5}},
		{{2,2,2,3,3,3,3},{&LCDDR0,&LCDDR5,&LCDDR10,&LCDDR15,&LCDDR10,&LCDDR0,&LCDDR5}},
		{{0,0,0,1,1,1,1},{&LCDDR0,&LCDDR5,&LCDDR10,&LCDDR15,&LCDDR10,&LCDDR0,&LCDDR5}}};

LCD::LCD(bool lowP){
	DDRB |= (1 << PB0);
     2ec:	20 9a       	sbi	0x04, 0	; 4
	PORTB |= (1<<PB0);
     2ee:	28 9a       	sbi	0x05, 0	; 5
	LCDCRB|=(1<<LCDMUX1)|(1<<LCDMUX0);
     2f0:	80 91 e5 00 	lds	r24, 0x00E5	; 0x8000e5 <__TEXT_REGION_LENGTH__+0x7fc0e5>
     2f4:	80 63       	ori	r24, 0x30	; 48
     2f6:	80 93 e5 00 	sts	0x00E5, r24	; 0x8000e5 <__TEXT_REGION_LENGTH__+0x7fc0e5>
	
	if(lowP){
		LCDFRR|=(1<<LCDPS2)|(1<<LCDPS1)|(1<<LCDPS0)|(1<<LCDCD2)|(1<<LCDCD1)|(1<<LCDCD0); // prescaler 4096, division factor 32 & K=8 for duty 1/4
     2fa:	80 91 e6 00 	lds	r24, 0x00E6	; 0x8000e6 <__TEXT_REGION_LENGTH__+0x7fc0e6>
LCD::LCD(bool lowP){
	DDRB |= (1 << PB0);
	PORTB |= (1<<PB0);
	LCDCRB|=(1<<LCDMUX1)|(1<<LCDMUX0);
	
	if(lowP){
     2fe:	66 23       	and	r22, r22
     300:	61 f0       	breq	.+24     	; 0x31a <_ZN3LCDC1Eb+0x2e>
		LCDFRR|=(1<<LCDPS2)|(1<<LCDPS1)|(1<<LCDPS0)|(1<<LCDCD2)|(1<<LCDCD1)|(1<<LCDCD0); // prescaler 4096, division factor 32 & K=8 for duty 1/4
     302:	87 67       	ori	r24, 0x77	; 119
     304:	80 93 e6 00 	sts	0x00E6, r24	; 0x8000e6 <__TEXT_REGION_LENGTH__+0x7fc0e6>
		LCDCCR|=(1<<LCDDC0);// 2.6V 70µs
     308:	80 91 e7 00 	lds	r24, 0x00E7	; 0x8000e7 <__TEXT_REGION_LENGTH__+0x7fc0e7>
     30c:	80 62       	ori	r24, 0x20	; 32
     30e:	80 93 e7 00 	sts	0x00E7, r24	; 0x8000e7 <__TEXT_REGION_LENGTH__+0x7fc0e7>
		LCDCRA|=(1<<LCDEN)|(1<<LCDAB);//LCDAB=low power waveform
     312:	80 91 e4 00 	lds	r24, 0x00E4	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7fc0e4>
     316:	80 6c       	ori	r24, 0xC0	; 192
     318:	0b c0       	rjmp	.+22     	; 0x330 <_ZN3LCDC1Eb+0x44>
	}else{
		LCDFRR|=(1<<LCDPS2)|(1<<LCDPS1)|(1<<LCDPS0)|(1<<LCDCD2)|(1<<LCDCD2)|(1<<LCDCD0); // prescaler 4096, division factor 8 & K=8 for duty 1/4
     31a:	85 67       	ori	r24, 0x75	; 117
     31c:	80 93 e6 00 	sts	0x00E6, r24	; 0x8000e6 <__TEXT_REGION_LENGTH__+0x7fc0e6>
		LCDCCR|=(1<<LCDCC1)|(1<<LCDCC2)|(1<<LCDDC1);//2.7V 1150µs
     320:	80 91 e7 00 	lds	r24, 0x00E7	; 0x8000e7 <__TEXT_REGION_LENGTH__+0x7fc0e7>
     324:	86 64       	ori	r24, 0x46	; 70
     326:	80 93 e7 00 	sts	0x00E7, r24	; 0x8000e7 <__TEXT_REGION_LENGTH__+0x7fc0e7>
		LCDCRA|=(1<<LCDEN);
     32a:	80 91 e4 00 	lds	r24, 0x00E4	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7fc0e4>
     32e:	80 68       	ori	r24, 0x80	; 128
     330:	80 93 e4 00 	sts	0x00E4, r24	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7fc0e4>
     334:	08 95       	ret

00000336 <_ZN3LCDD1Ev>:
	}
}

LCD::~LCD() {
	LCDCRA|=(1<<LCDBL);
     336:	e4 ee       	ldi	r30, 0xE4	; 228
     338:	f0 e0       	ldi	r31, 0x00	; 0
     33a:	80 81       	ld	r24, Z
     33c:	81 60       	ori	r24, 0x01	; 1
     33e:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     340:	2f ef       	ldi	r18, 0xFF	; 255
     342:	84 e3       	ldi	r24, 0x34	; 52
     344:	9c e0       	ldi	r25, 0x0C	; 12
     346:	21 50       	subi	r18, 0x01	; 1
     348:	80 40       	sbci	r24, 0x00	; 0
     34a:	90 40       	sbci	r25, 0x00	; 0
     34c:	e1 f7       	brne	.-8      	; 0x346 <_ZN3LCDD1Ev+0x10>
     34e:	00 c0       	rjmp	.+0      	; 0x350 <_ZN3LCDD1Ev+0x1a>
     350:	00 00       	nop
	_delay_ms(500);
	LCDCRA&=~(1<<LCDEN);
     352:	80 81       	ld	r24, Z
     354:	8f 77       	andi	r24, 0x7F	; 127
     356:	80 83       	st	Z, r24
     358:	08 95       	ret

0000035a <_ZN3LCD8setDigitEhh>:
}

void LCD::setDigit(uint8_t dig, uint8_t nb) {
     35a:	cf 92       	push	r12
     35c:	df 92       	push	r13
     35e:	ef 92       	push	r14
     360:	ff 92       	push	r15
     362:	0f 93       	push	r16
     364:	1f 93       	push	r17
     366:	cf 93       	push	r28
     368:	df 93       	push	r29
	for(uint8_t j=0;j<8;j++){
		if(NbMap[nb] & (1<<j)){
     36a:	e6 2f       	mov	r30, r22
     36c:	f0 e0       	ldi	r31, 0x00	; 0
     36e:	e2 58       	subi	r30, 0x82	; 130
     370:	fe 4f       	sbci	r31, 0xFE	; 254
     372:	40 81       	ld	r20, Z
     374:	50 e0       	ldi	r21, 0x00	; 0
     376:	25 e1       	ldi	r18, 0x15	; 21
     378:	82 9f       	mul	r24, r18
     37a:	c0 01       	movw	r24, r0
     37c:	11 24       	eor	r1, r1
     37e:	80 50       	subi	r24, 0x00	; 0
     380:	9f 4f       	sbci	r25, 0xFF	; 255
     382:	fc 01       	movw	r30, r24
     384:	20 e0       	ldi	r18, 0x00	; 0
     386:	30 e0       	ldi	r19, 0x00	; 0
			*(digits[dig].dr[j]) |= (1<<digits[dig].s[j]);
		}else{
			*(digits[dig].dr[j]) &= ~(1<<digits[dig].s[j]);
     388:	c1 e0       	ldi	r28, 0x01	; 1
     38a:	d0 e0       	ldi	r29, 0x00	; 0
     38c:	6c 01       	movw	r12, r24
     38e:	c2 0e       	add	r12, r18
     390:	d3 1e       	adc	r13, r19
	LCDCRA&=~(1<<LCDEN);
}

void LCD::setDigit(uint8_t dig, uint8_t nb) {
	for(uint8_t j=0;j<8;j++){
		if(NbMap[nb] & (1<<j)){
     392:	ba 01       	movw	r22, r20
     394:	02 2e       	mov	r0, r18
     396:	02 c0       	rjmp	.+4      	; 0x39c <_ZN3LCD8setDigitEhh+0x42>
     398:	75 95       	asr	r23
     39a:	67 95       	ror	r22
     39c:	0a 94       	dec	r0
     39e:	e2 f7       	brpl	.-8      	; 0x398 <_ZN3LCD8setDigitEhh+0x3e>
			*(digits[dig].dr[j]) |= (1<<digits[dig].s[j]);
     3a0:	07 81       	ldd	r16, Z+7	; 0x07
     3a2:	10 85       	ldd	r17, Z+8	; 0x08
     3a4:	d8 01       	movw	r26, r16
	LCDCRA&=~(1<<LCDEN);
}

void LCD::setDigit(uint8_t dig, uint8_t nb) {
	for(uint8_t j=0;j<8;j++){
		if(NbMap[nb] & (1<<j)){
     3a6:	60 ff       	sbrs	r22, 0
     3a8:	0b c0       	rjmp	.+22     	; 0x3c0 <_ZN3LCD8setDigitEhh+0x66>
			*(digits[dig].dr[j]) |= (1<<digits[dig].s[j]);
     3aa:	fc 90       	ld	r15, X
     3ac:	be 01       	movw	r22, r28
     3ae:	d6 01       	movw	r26, r12
     3b0:	0c 90       	ld	r0, X
     3b2:	02 c0       	rjmp	.+4      	; 0x3b8 <_ZN3LCD8setDigitEhh+0x5e>
     3b4:	66 0f       	add	r22, r22
     3b6:	77 1f       	adc	r23, r23
     3b8:	0a 94       	dec	r0
     3ba:	e2 f7       	brpl	.-8      	; 0x3b4 <_ZN3LCD8setDigitEhh+0x5a>
     3bc:	6f 29       	or	r22, r15
     3be:	0c c0       	rjmp	.+24     	; 0x3d8 <_ZN3LCD8setDigitEhh+0x7e>
		}else{
			*(digits[dig].dr[j]) &= ~(1<<digits[dig].s[j]);
     3c0:	7c 91       	ld	r23, X
     3c2:	7e 01       	movw	r14, r28
     3c4:	d6 01       	movw	r26, r12
     3c6:	0c 90       	ld	r0, X
     3c8:	02 c0       	rjmp	.+4      	; 0x3ce <_ZN3LCD8setDigitEhh+0x74>
     3ca:	ee 0c       	add	r14, r14
     3cc:	ff 1c       	adc	r15, r15
     3ce:	0a 94       	dec	r0
     3d0:	e2 f7       	brpl	.-8      	; 0x3ca <_ZN3LCD8setDigitEhh+0x70>
     3d2:	6e 2d       	mov	r22, r14
     3d4:	60 95       	com	r22
     3d6:	67 23       	and	r22, r23
     3d8:	d8 01       	movw	r26, r16
     3da:	6c 93       	st	X, r22
     3dc:	2f 5f       	subi	r18, 0xFF	; 255
     3de:	3f 4f       	sbci	r19, 0xFF	; 255
     3e0:	32 96       	adiw	r30, 0x02	; 2
	_delay_ms(500);
	LCDCRA&=~(1<<LCDEN);
}

void LCD::setDigit(uint8_t dig, uint8_t nb) {
	for(uint8_t j=0;j<8;j++){
     3e2:	28 30       	cpi	r18, 0x08	; 8
     3e4:	31 05       	cpc	r19, r1
     3e6:	91 f6       	brne	.-92     	; 0x38c <_ZN3LCD8setDigitEhh+0x32>
			*(digits[dig].dr[j]) |= (1<<digits[dig].s[j]);
		}else{
			*(digits[dig].dr[j]) &= ~(1<<digits[dig].s[j]);
		}	
	}
}
     3e8:	df 91       	pop	r29
     3ea:	cf 91       	pop	r28
     3ec:	1f 91       	pop	r17
     3ee:	0f 91       	pop	r16
     3f0:	ff 90       	pop	r15
     3f2:	ef 90       	pop	r14
     3f4:	df 90       	pop	r13
     3f6:	cf 90       	pop	r12
     3f8:	08 95       	ret

000003fa <_ZN3LCD8setDigitEhNS_6SymbolE>:

void LCD::setDigit(uint8_t dig, Symbol sy) {
     3fa:	cf 92       	push	r12
     3fc:	df 92       	push	r13
     3fe:	ef 92       	push	r14
     400:	ff 92       	push	r15
     402:	0f 93       	push	r16
     404:	1f 93       	push	r17
     406:	cf 93       	push	r28
     408:	df 93       	push	r29
     40a:	25 e1       	ldi	r18, 0x15	; 21
     40c:	82 9f       	mul	r24, r18
     40e:	c0 01       	movw	r24, r0
     410:	11 24       	eor	r1, r1
     412:	80 50       	subi	r24, 0x00	; 0
     414:	9f 4f       	sbci	r25, 0xFF	; 255
     416:	fc 01       	movw	r30, r24
     418:	20 e0       	ldi	r18, 0x00	; 0
     41a:	30 e0       	ldi	r19, 0x00	; 0
	for(uint8_t j=0;j<8;j++){
		if(sy & (1<<j)){
     41c:	70 e0       	ldi	r23, 0x00	; 0
			*(digits[dig].dr[j]) |= (1<<digits[dig].s[j]);
		}else{
			*(digits[dig].dr[j]) &= ~(1<<digits[dig].s[j]);
     41e:	c1 e0       	ldi	r28, 0x01	; 1
     420:	d0 e0       	ldi	r29, 0x00	; 0
     422:	6c 01       	movw	r12, r24
     424:	c2 0e       	add	r12, r18
     426:	d3 1e       	adc	r13, r19
	}
}

void LCD::setDigit(uint8_t dig, Symbol sy) {
	for(uint8_t j=0;j<8;j++){
		if(sy & (1<<j)){
     428:	ab 01       	movw	r20, r22
     42a:	02 2e       	mov	r0, r18
     42c:	02 c0       	rjmp	.+4      	; 0x432 <__DATA_REGION_LENGTH__+0x32>
     42e:	55 95       	asr	r21
     430:	47 95       	ror	r20
     432:	0a 94       	dec	r0
     434:	e2 f7       	brpl	.-8      	; 0x42e <__DATA_REGION_LENGTH__+0x2e>
			*(digits[dig].dr[j]) |= (1<<digits[dig].s[j]);
     436:	07 81       	ldd	r16, Z+7	; 0x07
     438:	10 85       	ldd	r17, Z+8	; 0x08
     43a:	d8 01       	movw	r26, r16
	}
}

void LCD::setDigit(uint8_t dig, Symbol sy) {
	for(uint8_t j=0;j<8;j++){
		if(sy & (1<<j)){
     43c:	40 ff       	sbrs	r20, 0
     43e:	0b c0       	rjmp	.+22     	; 0x456 <__DATA_REGION_LENGTH__+0x56>
			*(digits[dig].dr[j]) |= (1<<digits[dig].s[j]);
     440:	fc 90       	ld	r15, X
     442:	ae 01       	movw	r20, r28
     444:	d6 01       	movw	r26, r12
     446:	0c 90       	ld	r0, X
     448:	02 c0       	rjmp	.+4      	; 0x44e <__DATA_REGION_LENGTH__+0x4e>
     44a:	44 0f       	add	r20, r20
     44c:	55 1f       	adc	r21, r21
     44e:	0a 94       	dec	r0
     450:	e2 f7       	brpl	.-8      	; 0x44a <__DATA_REGION_LENGTH__+0x4a>
     452:	4f 29       	or	r20, r15
     454:	0c c0       	rjmp	.+24     	; 0x46e <__DATA_REGION_LENGTH__+0x6e>
		}else{
			*(digits[dig].dr[j]) &= ~(1<<digits[dig].s[j]);
     456:	5c 91       	ld	r21, X
     458:	7e 01       	movw	r14, r28
     45a:	d6 01       	movw	r26, r12
     45c:	0c 90       	ld	r0, X
     45e:	02 c0       	rjmp	.+4      	; 0x464 <__DATA_REGION_LENGTH__+0x64>
     460:	ee 0c       	add	r14, r14
     462:	ff 1c       	adc	r15, r15
     464:	0a 94       	dec	r0
     466:	e2 f7       	brpl	.-8      	; 0x460 <__DATA_REGION_LENGTH__+0x60>
     468:	4e 2d       	mov	r20, r14
     46a:	40 95       	com	r20
     46c:	45 23       	and	r20, r21
     46e:	d8 01       	movw	r26, r16
     470:	4c 93       	st	X, r20
     472:	2f 5f       	subi	r18, 0xFF	; 255
     474:	3f 4f       	sbci	r19, 0xFF	; 255
     476:	32 96       	adiw	r30, 0x02	; 2
		}	
	}
}

void LCD::setDigit(uint8_t dig, Symbol sy) {
	for(uint8_t j=0;j<8;j++){
     478:	28 30       	cpi	r18, 0x08	; 8
     47a:	31 05       	cpc	r19, r1
     47c:	91 f6       	brne	.-92     	; 0x422 <__DATA_REGION_LENGTH__+0x22>
			*(digits[dig].dr[j]) |= (1<<digits[dig].s[j]);
		}else{
			*(digits[dig].dr[j]) &= ~(1<<digits[dig].s[j]);
		}
	}
}
     47e:	df 91       	pop	r29
     480:	cf 91       	pop	r28
     482:	1f 91       	pop	r17
     484:	0f 91       	pop	r16
     486:	ff 90       	pop	r15
     488:	ef 90       	pop	r14
     48a:	df 90       	pop	r13
     48c:	cf 90       	pop	r12
     48e:	08 95       	ret

00000490 <_ZN3LCD10setBatteryENS_7BatteryE>:

void LCD::setBattery(Battery b) {
	switch(b){
     490:	90 e0       	ldi	r25, 0x00	; 0
     492:	88 30       	cpi	r24, 0x08	; 8
     494:	91 05       	cpc	r25, r1
     496:	08 f0       	brcs	.+2      	; 0x49a <_ZN3LCD10setBatteryENS_7BatteryE+0xa>
     498:	54 c0       	rjmp	.+168    	; 0x542 <__stack+0x43>
     49a:	fc 01       	movw	r30, r24
     49c:	e2 5d       	subi	r30, 0xD2	; 210
     49e:	ff 4f       	sbci	r31, 0xFF	; 255
		LCDDR6 &=~(1<<4);
		LCDDR11 |=(1<<4);
		LCDDR16 |=(1<<4);
		break;
	case FULL:
		LCDDR1 |=(1<<4);
     4a0:	80 91 ed 00 	lds	r24, 0x00ED	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7fc0ed>
		}
	}
}

void LCD::setBattery(Battery b) {
	switch(b){
     4a4:	0c 94 a5 0c 	jmp	0x194a	; 0x194a <__tablejump2__>
	case NONE:
		LCDDR1 &=~(1<<4);
     4a8:	8f 7e       	andi	r24, 0xEF	; 239
     4aa:	01 c0       	rjmp	.+2      	; 0x4ae <_ZN3LCD10setBatteryENS_7BatteryE+0x1e>
		LCDDR6 &=~(1<<4);
		LCDDR11 &=~(1<<4);
		LCDDR16 &=~(1<<4);
		break;
	case EMPTY:
		LCDDR1 |=(1<<4);
     4ac:	80 61       	ori	r24, 0x10	; 16
     4ae:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7fc0ed>
		LCDDR6 &=~(1<<4);
     4b2:	80 91 f2 00 	lds	r24, 0x00F2	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7fc0f2>
     4b6:	8f 7e       	andi	r24, 0xEF	; 239
     4b8:	14 c0       	rjmp	.+40     	; 0x4e2 <_ZN3LCD10setBatteryENS_7BatteryE+0x52>
		LCDDR11 &=~(1<<4);
		LCDDR16 &=~(1<<4);
		break;
	case FIRST:
		LCDDR1 &=~(1<<4);
     4ba:	8f 7e       	andi	r24, 0xEF	; 239
     4bc:	1e c0       	rjmp	.+60     	; 0x4fa <_ZN3LCD10setBatteryENS_7BatteryE+0x6a>
		LCDDR6 &=~(1<<4);
		LCDDR11 &=~(1<<4);
		LCDDR16 |=(1<<4);
		break;
	case SECOND:
		LCDDR1 &=~(1<<4);
     4be:	8f 7e       	andi	r24, 0xEF	; 239
     4c0:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7fc0ed>
		LCDDR6 &=~(1<<4);
     4c4:	80 91 f2 00 	lds	r24, 0x00F2	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7fc0f2>
     4c8:	8f 7e       	andi	r24, 0xEF	; 239
     4ca:	80 93 f2 00 	sts	0x00F2, r24	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7fc0f2>
		LCDDR11 |=(1<<4);
     4ce:	80 91 f7 00 	lds	r24, 0x00F7	; 0x8000f7 <__TEXT_REGION_LENGTH__+0x7fc0f7>
     4d2:	80 61       	ori	r24, 0x10	; 16
     4d4:	0b c0       	rjmp	.+22     	; 0x4ec <_ZN3LCD10setBatteryENS_7BatteryE+0x5c>
		LCDDR16 &=~(1<<4);
		break;
	case THIRD:
		LCDDR1 &=~(1<<4);
     4d6:	8f 7e       	andi	r24, 0xEF	; 239
     4d8:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7fc0ed>
		LCDDR6 |=(1<<4);
     4dc:	80 91 f2 00 	lds	r24, 0x00F2	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7fc0f2>
     4e0:	80 61       	ori	r24, 0x10	; 16
     4e2:	80 93 f2 00 	sts	0x00F2, r24	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7fc0f2>
		LCDDR11 &=~(1<<4);
     4e6:	80 91 f7 00 	lds	r24, 0x00F7	; 0x8000f7 <__TEXT_REGION_LENGTH__+0x7fc0f7>
     4ea:	8f 7e       	andi	r24, 0xEF	; 239
     4ec:	80 93 f7 00 	sts	0x00F7, r24	; 0x8000f7 <__TEXT_REGION_LENGTH__+0x7fc0f7>
		LCDDR16 &=~(1<<4);
     4f0:	80 91 fc 00 	lds	r24, 0x00FC	; 0x8000fc <__TEXT_REGION_LENGTH__+0x7fc0fc>
     4f4:	8f 7e       	andi	r24, 0xEF	; 239
     4f6:	23 c0       	rjmp	.+70     	; 0x53e <__stack+0x3f>
		break;
	case ONEBAR:
		LCDDR1 |=(1<<4);
     4f8:	80 61       	ori	r24, 0x10	; 16
     4fa:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7fc0ed>
		LCDDR6 &=~(1<<4);
     4fe:	80 91 f2 00 	lds	r24, 0x00F2	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7fc0f2>
     502:	8f 7e       	andi	r24, 0xEF	; 239
     504:	80 93 f2 00 	sts	0x00F2, r24	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7fc0f2>
		LCDDR11 &=~(1<<4);
     508:	80 91 f7 00 	lds	r24, 0x00F7	; 0x8000f7 <__TEXT_REGION_LENGTH__+0x7fc0f7>
     50c:	8f 7e       	andi	r24, 0xEF	; 239
     50e:	12 c0       	rjmp	.+36     	; 0x534 <__stack+0x35>
		LCDDR16 |=(1<<4);
		break;
	case TWOBAR:
		LCDDR1 |=(1<<4);
     510:	80 61       	ori	r24, 0x10	; 16
     512:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7fc0ed>
		LCDDR6 &=~(1<<4);
     516:	80 91 f2 00 	lds	r24, 0x00F2	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7fc0f2>
     51a:	8f 7e       	andi	r24, 0xEF	; 239
     51c:	06 c0       	rjmp	.+12     	; 0x52a <__stack+0x2b>
		LCDDR11 |=(1<<4);
		LCDDR16 |=(1<<4);
		break;
	case FULL:
		LCDDR1 |=(1<<4);
     51e:	80 61       	ori	r24, 0x10	; 16
     520:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7fc0ed>
		LCDDR6 |=(1<<4);
     524:	80 91 f2 00 	lds	r24, 0x00F2	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7fc0f2>
     528:	80 61       	ori	r24, 0x10	; 16
     52a:	80 93 f2 00 	sts	0x00F2, r24	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7fc0f2>
		LCDDR11 |=(1<<4);
     52e:	80 91 f7 00 	lds	r24, 0x00F7	; 0x8000f7 <__TEXT_REGION_LENGTH__+0x7fc0f7>
     532:	80 61       	ori	r24, 0x10	; 16
     534:	80 93 f7 00 	sts	0x00F7, r24	; 0x8000f7 <__TEXT_REGION_LENGTH__+0x7fc0f7>
		LCDDR16 |=(1<<4);
     538:	80 91 fc 00 	lds	r24, 0x00FC	; 0x8000fc <__TEXT_REGION_LENGTH__+0x7fc0fc>
     53c:	80 61       	ori	r24, 0x10	; 16
     53e:	80 93 fc 00 	sts	0x00FC, r24	; 0x8000fc <__TEXT_REGION_LENGTH__+0x7fc0fc>
     542:	08 95       	ret

00000544 <_ZN3LCD5setDPEb>:
		break;
	}
}

void LCD::setDP(bool b) {
	if(b){
     544:	88 23       	and	r24, r24
     546:	21 f0       	breq	.+8      	; 0x550 <_ZN3LCD5setDPEb+0xc>
		LCDDR15|=(1<<4);
     548:	80 91 fb 00 	lds	r24, 0x00FB	; 0x8000fb <__TEXT_REGION_LENGTH__+0x7fc0fb>
     54c:	80 61       	ori	r24, 0x10	; 16
     54e:	03 c0       	rjmp	.+6      	; 0x556 <_ZN3LCD5setDPEb+0x12>
	}else{
		LCDDR15&=~(1<<4);
     550:	80 91 fb 00 	lds	r24, 0x00FB	; 0x8000fb <__TEXT_REGION_LENGTH__+0x7fc0fb>
     554:	8f 7e       	andi	r24, 0xEF	; 239
     556:	80 93 fb 00 	sts	0x00FB, r24	; 0x8000fb <__TEXT_REGION_LENGTH__+0x7fc0fb>
     55a:	08 95       	ret

0000055c <_ZN3LCD6setClkEb>:
	}
}

void LCD::setClk(bool b) {
	if(b){
     55c:	88 23       	and	r24, r24
     55e:	21 f0       	breq	.+8      	; 0x568 <_ZN3LCD6setClkEb+0xc>
		LCDDR16|=1;
     560:	80 91 fc 00 	lds	r24, 0x00FC	; 0x8000fc <__TEXT_REGION_LENGTH__+0x7fc0fc>
     564:	81 60       	ori	r24, 0x01	; 1
     566:	03 c0       	rjmp	.+6      	; 0x56e <_ZN3LCD6setClkEb+0x12>
	}else{
		LCDDR16&=~1;
     568:	80 91 fc 00 	lds	r24, 0x00FC	; 0x8000fc <__TEXT_REGION_LENGTH__+0x7fc0fc>
     56c:	8e 7f       	andi	r24, 0xFE	; 254
     56e:	80 93 fc 00 	sts	0x00FC, r24	; 0x8000fc <__TEXT_REGION_LENGTH__+0x7fc0fc>
     572:	08 95       	ret

00000574 <_ZN3LCD5getDPEv>:
	}
}

bool LCD::getDP(void) {
	return (LCDDR15 & (1<<4));
     574:	80 91 fb 00 	lds	r24, 0x00FB	; 0x8000fb <__TEXT_REGION_LENGTH__+0x7fc0fb>
}
     578:	82 95       	swap	r24
     57a:	81 70       	andi	r24, 0x01	; 1
     57c:	08 95       	ret

0000057e <_ZN3LCD6getClkEv>:

bool LCD::getClk(void) {
	return (LCDDR16 & 1);
     57e:	80 91 fc 00 	lds	r24, 0x00FC	; 0x8000fc <__TEXT_REGION_LENGTH__+0x7fc0fc>
}
     582:	81 70       	andi	r24, 0x01	; 1
     584:	08 95       	ret

00000586 <_ZN3LCD5setNbElh>:



uint8_t LCD::setNb(int32_t nb, uint8_t dig) {
     586:	4f 92       	push	r4
     588:	5f 92       	push	r5
     58a:	6f 92       	push	r6
     58c:	7f 92       	push	r7
     58e:	8f 92       	push	r8
     590:	9f 92       	push	r9
     592:	af 92       	push	r10
     594:	bf 92       	push	r11
     596:	cf 92       	push	r12
     598:	df 92       	push	r13
     59a:	ef 92       	push	r14
     59c:	ff 92       	push	r15
     59e:	0f 93       	push	r16
     5a0:	1f 93       	push	r17
     5a2:	cf 93       	push	r28
     5a4:	df 93       	push	r29
     5a6:	6b 01       	movw	r12, r22
     5a8:	7c 01       	movw	r14, r24
     5aa:	c4 2f       	mov	r28, r20
	if(nb>999999 || nb <-99999){
     5ac:	dc 01       	movw	r26, r24
     5ae:	cb 01       	movw	r24, r22
     5b0:	81 56       	subi	r24, 0x61	; 97
     5b2:	99 47       	sbci	r25, 0x79	; 121
     5b4:	ae 4f       	sbci	r26, 0xFE	; 254
     5b6:	bf 4f       	sbci	r27, 0xFF	; 255
     5b8:	8f 3d       	cpi	r24, 0xDF	; 223
     5ba:	98 4c       	sbci	r25, 0xC8	; 200
     5bc:	a0 41       	sbci	r26, 0x10	; 16
     5be:	b1 05       	cpc	r27, r1
     5c0:	08 f0       	brcs	.+2      	; 0x5c4 <_ZN3LCD5setNbElh+0x3e>
     5c2:	42 c0       	rjmp	.+132    	; 0x648 <_ZN3LCD5setNbElh+0xc2>
		return 1;
	}
	int8_t d=5;
	uint8_t min=6-dig;
     5c4:	86 e0       	ldi	r24, 0x06	; 6
     5c6:	84 1b       	sub	r24, r20
	if(nb<0){
     5c8:	f7 fe       	sbrs	r15, 7
     5ca:	0d c0       	rjmp	.+26     	; 0x5e6 <_ZN3LCD5setNbElh+0x60>
		setDigit(min,Minus);
     5cc:	60 e4       	ldi	r22, 0x40	; 64
     5ce:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
		min++;
     5d2:	87 e0       	ldi	r24, 0x07	; 7
     5d4:	8c 1b       	sub	r24, r28
		nb=(~nb)+1;
     5d6:	f0 94       	com	r15
     5d8:	e0 94       	com	r14
     5da:	d0 94       	com	r13
     5dc:	c0 94       	com	r12
     5de:	c1 1c       	adc	r12, r1
     5e0:	d1 1c       	adc	r13, r1
     5e2:	e1 1c       	adc	r14, r1
     5e4:	f1 1c       	adc	r15, r1
	return (LCDDR16 & 1);
}



uint8_t LCD::setNb(int32_t nb, uint8_t dig) {
     5e6:	15 e0       	ldi	r17, 0x05	; 5
	if(nb<0){
		setDigit(min,Minus);
		min++;
		nb=(~nb)+1;
	}
	while(d>=min){
     5e8:	c8 2f       	mov	r28, r24
     5ea:	d0 e0       	ldi	r29, 0x00	; 0
		setDigit(d--,nb%10);
     5ec:	8a e0       	ldi	r24, 0x0A	; 10
     5ee:	48 2e       	mov	r4, r24
     5f0:	51 2c       	mov	r5, r1
     5f2:	61 2c       	mov	r6, r1
     5f4:	71 2c       	mov	r7, r1
	if(nb<0){
		setDigit(min,Minus);
		min++;
		nb=(~nb)+1;
	}
	while(d>=min){
     5f6:	81 2f       	mov	r24, r17
     5f8:	01 2e       	mov	r0, r17
     5fa:	00 0c       	add	r0, r0
     5fc:	99 0b       	sbc	r25, r25
     5fe:	8c 17       	cp	r24, r28
     600:	9d 07       	cpc	r25, r29
     602:	14 f4       	brge	.+4      	; 0x608 <_ZN3LCD5setNbElh+0x82>



uint8_t LCD::setNb(int32_t nb, uint8_t dig) {
	if(nb>999999 || nb <-99999){
		return 1;
     604:	80 e0       	ldi	r24, 0x00	; 0
     606:	21 c0       	rjmp	.+66     	; 0x64a <_ZN3LCD5setNbElh+0xc4>
		setDigit(min,Minus);
		min++;
		nb=(~nb)+1;
	}
	while(d>=min){
		setDigit(d--,nb%10);
     608:	c7 01       	movw	r24, r14
     60a:	b6 01       	movw	r22, r12
     60c:	a3 01       	movw	r20, r6
     60e:	92 01       	movw	r18, r4
     610:	0e 94 86 0c 	call	0x190c	; 0x190c <__divmodsi4>
     614:	49 01       	movw	r8, r18
     616:	5a 01       	movw	r10, r20
     618:	81 2f       	mov	r24, r17
     61a:	11 50       	subi	r17, 0x01	; 1
     61c:	0e 94 ad 01 	call	0x35a	; 0x35a <_ZN3LCD8setDigitEhh>
		nb/=10;
     620:	64 01       	movw	r12, r8
     622:	75 01       	movw	r14, r10
		if(nb==0)break;
     624:	c1 14       	cp	r12, r1
     626:	d1 04       	cpc	r13, r1
     628:	e1 04       	cpc	r14, r1
     62a:	f1 04       	cpc	r15, r1
     62c:	21 f7       	brne	.-56     	; 0x5f6 <_ZN3LCD5setNbElh+0x70>
	}
	while(d>=min)setDigit(d--,Blank);
     62e:	81 2f       	mov	r24, r17
     630:	01 2e       	mov	r0, r17
     632:	00 0c       	add	r0, r0
     634:	99 0b       	sbc	r25, r25
     636:	8c 17       	cp	r24, r28
     638:	9d 07       	cpc	r25, r29
     63a:	24 f3       	brlt	.-56     	; 0x604 <_ZN3LCD5setNbElh+0x7e>
     63c:	81 2f       	mov	r24, r17
     63e:	60 e0       	ldi	r22, 0x00	; 0
     640:	11 50       	subi	r17, 0x01	; 1
     642:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
     646:	f3 cf       	rjmp	.-26     	; 0x62e <_ZN3LCD5setNbElh+0xa8>



uint8_t LCD::setNb(int32_t nb, uint8_t dig) {
	if(nb>999999 || nb <-99999){
		return 1;
     648:	81 e0       	ldi	r24, 0x01	; 1
		nb/=10;
		if(nb==0)break;
	}
	while(d>=min)setDigit(d--,Blank);
	return 0;
}
     64a:	df 91       	pop	r29
     64c:	cf 91       	pop	r28
     64e:	1f 91       	pop	r17
     650:	0f 91       	pop	r16
     652:	ff 90       	pop	r15
     654:	ef 90       	pop	r14
     656:	df 90       	pop	r13
     658:	cf 90       	pop	r12
     65a:	bf 90       	pop	r11
     65c:	af 90       	pop	r10
     65e:	9f 90       	pop	r9
     660:	8f 90       	pop	r8
     662:	7f 90       	pop	r7
     664:	6f 90       	pop	r6
     666:	5f 90       	pop	r5
     668:	4f 90       	pop	r4
     66a:	08 95       	ret

0000066c <_ZN3LCD5setNbEl>:

uint8_t LCD::setNb(int32_t nb) {
	return setNb(nb,6);
     66c:	46 e0       	ldi	r20, 0x06	; 6
     66e:	0c 94 c3 02 	jmp	0x586	; 0x586 <_ZN3LCD5setNbElh>

00000672 <_ZN3LCD5clearEb>:
}

void LCD::clear(void) {
	clear(true);
}
void LCD::clear(bool clearBatt) {
     672:	cf 93       	push	r28
	if(clearBatt)setBattery(NONE);
     674:	88 23       	and	r24, r24
     676:	19 f0       	breq	.+6      	; 0x67e <_ZN3LCD5clearEb+0xc>
     678:	80 e0       	ldi	r24, 0x00	; 0
     67a:	0e 94 48 02 	call	0x490	; 0x490 <_ZN3LCD10setBatteryENS_7BatteryE>
	setClk(false);
     67e:	80 e0       	ldi	r24, 0x00	; 0
     680:	0e 94 ae 02 	call	0x55c	; 0x55c <_ZN3LCD6setClkEb>
	setDP(false);
     684:	80 e0       	ldi	r24, 0x00	; 0
     686:	0e 94 a2 02 	call	0x544	; 0x544 <_ZN3LCD5setDPEb>
	for(int8_t i=5;i>=0;i--)setDigit(i,Blank);
     68a:	c5 e0       	ldi	r28, 0x05	; 5
     68c:	60 e0       	ldi	r22, 0x00	; 0
     68e:	8c 2f       	mov	r24, r28
     690:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
     694:	c1 50       	subi	r28, 0x01	; 1
     696:	d0 f7       	brcc	.-12     	; 0x68c <_ZN3LCD5clearEb+0x1a>
}
     698:	cf 91       	pop	r28
     69a:	08 95       	ret

0000069c <_ZN3LCD5clearEv>:
uint8_t LCD::setNb(int32_t nb) {
	return setNb(nb,6);
}

void LCD::clear(void) {
	clear(true);
     69c:	81 e0       	ldi	r24, 0x01	; 1
     69e:	0c 94 39 03 	jmp	0x672	; 0x672 <_ZN3LCD5clearEb>

000006a2 <_ZN2SMC1EP4UARTP5ScaleP3LCD>:
#include "state_machine.h"

const uint8_t SM::states_duration[] = {0, 40, 30, 0};

SM::SM(UART* u, Scale *s, LCD *l){
     6a2:	fc 01       	movw	r30, r24
     6a4:	cb 01       	movw	r24, r22
	uart=u;
     6a6:	76 83       	std	Z+6, r23	; 0x06
     6a8:	65 83       	std	Z+5, r22	; 0x05
	myScale=s;
     6aa:	51 83       	std	Z+1, r21	; 0x01
     6ac:	40 83       	st	Z, r20
	myLCD=l;
     6ae:	30 87       	std	Z+8, r19	; 0x08
     6b0:	27 83       	std	Z+7, r18	; 0x07
	current_state=STATE_OFF;
     6b2:	12 82       	std	Z+2, r1	; 0x02
	current_duration=1;
     6b4:	21 e0       	ldi	r18, 0x01	; 1
     6b6:	24 83       	std	Z+4, r18	; 0x04
	uart_flags=0;
     6b8:	13 82       	std	Z+3, r1	; 0x03
	uart->sendString("\r\n\nInit\n",true);
     6ba:	41 e0       	ldi	r20, 0x01	; 1
     6bc:	6c e2       	ldi	r22, 0x2C	; 44
     6be:	72 e0       	ldi	r23, 0x02	; 2
     6c0:	0c 94 e7 05 	jmp	0xbce	; 0xbce <_ZN4UART10sendStringEPcb>

000006c4 <_ZN2SMD1Ev>:
}


SM::~SM(void){
     6c4:	08 95       	ret

000006c6 <_ZN2SM6streamEbb>:
}


void SM::stream(bool enable, bool verbose){
	uart_flags=enable | (verbose<<1);
     6c6:	44 0f       	add	r20, r20
     6c8:	64 2b       	or	r22, r20
     6ca:	fc 01       	movw	r30, r24
     6cc:	63 83       	std	Z+3, r22	; 0x03
     6ce:	08 95       	ret

000006d0 <_ZN2SM9nextStateEv>:
			
			break;
	}
}

void SM::nextState(void){
     6d0:	cf 93       	push	r28
     6d2:	df 93       	push	r29
     6d4:	ec 01       	movw	r28, r24
	switch(current_state){
     6d6:	8a 81       	ldd	r24, Y+2	; 0x02
     6d8:	81 30       	cpi	r24, 0x01	; 1
     6da:	09 f4       	brne	.+2      	; 0x6de <_ZN2SM9nextStateEv+0xe>
     6dc:	46 c0       	rjmp	.+140    	; 0x76a <_ZN2SM9nextStateEv+0x9a>
     6de:	48 f1       	brcs	.+82     	; 0x732 <_ZN2SM9nextStateEv+0x62>
     6e0:	82 30       	cpi	r24, 0x02	; 2
     6e2:	09 f4       	brne	.+2      	; 0x6e6 <_ZN2SM9nextStateEv+0x16>
     6e4:	65 c0       	rjmp	.+202    	; 0x7b0 <_ZN2SM9nextStateEv+0xe0>
     6e6:	83 30       	cpi	r24, 0x03	; 3
     6e8:	09 f0       	breq	.+2      	; 0x6ec <_ZN2SM9nextStateEv+0x1c>
     6ea:	7c c0       	rjmp	.+248    	; 0x7e4 <_ZN2SM9nextStateEv+0x114>
			myLCD->clear(false);
			//switch to meas mode with tare offset
			break;
			
		case STATE_IDLE: //goto sleep
			ADCSRA&=~(1<<ADEN);//Disable ADC
     6ec:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7fc07a>
     6f0:	8f 77       	andi	r24, 0x7F	; 127
     6f2:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7fc07a>
			PRR|=(1<<PRTIM1)|(1<<PRSPI)|(1<<PRUSART0)|(1<<PRADC);//Shut down clock to Timer1, SPI, UART, ADC
     6f6:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <__TEXT_REGION_LENGTH__+0x7fc064>
     6fa:	8f 60       	ori	r24, 0x0F	; 15
     6fc:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7fc064>
			
			set_sleep_mode(SLEEP_MODE_PWR_SAVE);
     700:	83 b7       	in	r24, 0x33	; 51
     702:	81 7f       	andi	r24, 0xF1	; 241
     704:	86 60       	ori	r24, 0x06	; 6
     706:	83 bf       	out	0x33, r24	; 51
			//set_sleep_mode(SLEEP_MODE_PWR_DOWN);
			cli();
     708:	f8 94       	cli
			if (1){
				sleep_enable();
     70a:	83 b7       	in	r24, 0x33	; 51
     70c:	81 60       	ori	r24, 0x01	; 1
     70e:	83 bf       	out	0x33, r24	; 51
				sei();
     710:	78 94       	sei
				sleep_cpu();
     712:	88 95       	sleep
				sleep_disable();
     714:	83 b7       	in	r24, 0x33	; 51
     716:	8e 7f       	andi	r24, 0xFE	; 254
     718:	83 bf       	out	0x33, r24	; 51
			}
			PRR&=~(1<<PRADC)|(1<<PRSPI)|(1<<PRUSART0);//Enable power to ADC, UART and SPI  again
     71a:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <__TEXT_REGION_LENGTH__+0x7fc064>
     71e:	8e 7f       	andi	r24, 0xFE	; 254
     720:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7fc064>
			ADCSRA|=(1<<ADEN);//Enable ADC again
     724:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7fc07a>
     728:	80 68       	ori	r24, 0x80	; 128
     72a:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7fc07a>
			sei();
     72e:	78 94       	sei
		break;
     730:	59 c0       	rjmp	.+178    	; 0x7e4 <_ZN2SM9nextStateEv+0x114>
}

void SM::nextState(void){
	switch(current_state){
		case STATE_OFF:
			uart->sendString("SM:Wakeup",true);
     732:	41 e0       	ldi	r20, 0x01	; 1
     734:	65 e3       	ldi	r22, 0x35	; 53
     736:	72 e0       	ldi	r23, 0x02	; 2
     738:	8d 81       	ldd	r24, Y+5	; 0x05
     73a:	9e 81       	ldd	r25, Y+6	; 0x06
     73c:	0e 94 e7 05 	call	0xbce	; 0xbce <_ZN4UART10sendStringEPcb>
			myLCD->setDigit(0,LCD::H);
     740:	66 e7       	ldi	r22, 0x76	; 118
     742:	80 e0       	ldi	r24, 0x00	; 0
     744:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
			myLCD->setDigit(1,LCD::E);
     748:	69 e7       	ldi	r22, 0x79	; 121
     74a:	81 e0       	ldi	r24, 0x01	; 1
     74c:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
			myLCD->setDigit(2,LCD::L);
     750:	68 e3       	ldi	r22, 0x38	; 56
     752:	82 e0       	ldi	r24, 0x02	; 2
     754:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
			myLCD->setDigit(3,LCD::L);
     758:	68 e3       	ldi	r22, 0x38	; 56
     75a:	83 e0       	ldi	r24, 0x03	; 3
     75c:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
			myLCD->setDigit(4,0);
     760:	60 e0       	ldi	r22, 0x00	; 0
     762:	84 e0       	ldi	r24, 0x04	; 4
     764:	0e 94 ad 01 	call	0x35a	; 0x35a <_ZN3LCD8setDigitEhh>
     768:	1e c0       	rjmp	.+60     	; 0x7a6 <_ZN2SM9nextStateEv+0xd6>
			myLCD->setDigit(5,LCD::Blank);
			//show splash screen
			break;
		case STATE_WAKEUP:
			uart->sendString("SM:Tare",true);
     76a:	41 e0       	ldi	r20, 0x01	; 1
     76c:	6f e3       	ldi	r22, 0x3F	; 63
     76e:	72 e0       	ldi	r23, 0x02	; 2
     770:	8d 81       	ldd	r24, Y+5	; 0x05
     772:	9e 81       	ldd	r25, Y+6	; 0x06
     774:	0e 94 e7 05 	call	0xbce	; 0xbce <_ZN4UART10sendStringEPcb>
			myLCD->setDP(false);
     778:	80 e0       	ldi	r24, 0x00	; 0
     77a:	0e 94 a2 02 	call	0x544	; 0x544 <_ZN3LCD5setDPEb>
			myLCD->setDigit(0,LCD::t);
     77e:	68 e7       	ldi	r22, 0x78	; 120
     780:	80 e0       	ldi	r24, 0x00	; 0
     782:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
			myLCD->setDigit(1,LCD::A);
     786:	67 e7       	ldi	r22, 0x77	; 119
     788:	81 e0       	ldi	r24, 0x01	; 1
     78a:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
			myLCD->setDigit(2,LCD::r);
     78e:	60 e5       	ldi	r22, 0x50	; 80
     790:	82 e0       	ldi	r24, 0x02	; 2
     792:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
			myLCD->setDigit(3,LCD::E);
     796:	69 e7       	ldi	r22, 0x79	; 121
     798:	83 e0       	ldi	r24, 0x03	; 3
     79a:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
			myLCD->setDigit(4,LCD::Blank);
     79e:	60 e0       	ldi	r22, 0x00	; 0
     7a0:	84 e0       	ldi	r24, 0x04	; 4
     7a2:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
			myLCD->setDigit(5,LCD::Blank);
     7a6:	60 e0       	ldi	r22, 0x00	; 0
     7a8:	85 e0       	ldi	r24, 0x05	; 5
     7aa:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
			
			//show tare, initialize accumulator
			break;
     7ae:	1a c0       	rjmp	.+52     	; 0x7e4 <_ZN2SM9nextStateEv+0x114>
		case STATE_TARE:
			
			uart->sendString("\tTare completed: ");
     7b0:	67 e4       	ldi	r22, 0x47	; 71
     7b2:	72 e0       	ldi	r23, 0x02	; 2
     7b4:	8d 81       	ldd	r24, Y+5	; 0x05
     7b6:	9e 81       	ldd	r25, Y+6	; 0x06
     7b8:	0e 94 d5 05 	call	0xbaa	; 0xbaa <_ZN4UART10sendStringEPc>
			uart->sendNb(myScale->offset);
     7bc:	e8 81       	ld	r30, Y
     7be:	f9 81       	ldd	r31, Y+1	; 0x01
     7c0:	44 81       	ldd	r20, Z+4	; 0x04
     7c2:	55 81       	ldd	r21, Z+5	; 0x05
     7c4:	66 81       	ldd	r22, Z+6	; 0x06
     7c6:	77 81       	ldd	r23, Z+7	; 0x07
     7c8:	8d 81       	ldd	r24, Y+5	; 0x05
     7ca:	9e 81       	ldd	r25, Y+6	; 0x06
     7cc:	0e 94 34 06 	call	0xc68	; 0xc68 <_ZN4UART6sendNbEl>
			uart->sendString("SM:Idle",true);
     7d0:	41 e0       	ldi	r20, 0x01	; 1
     7d2:	69 e5       	ldi	r22, 0x59	; 89
     7d4:	72 e0       	ldi	r23, 0x02	; 2
     7d6:	8d 81       	ldd	r24, Y+5	; 0x05
     7d8:	9e 81       	ldd	r25, Y+6	; 0x06
     7da:	0e 94 e7 05 	call	0xbce	; 0xbce <_ZN4UART10sendStringEPcb>
			myLCD->clear(false);
     7de:	80 e0       	ldi	r24, 0x00	; 0
     7e0:	0e 94 39 03 	call	0x672	; 0x672 <_ZN3LCD5clearEb>
			ADCSRA|=(1<<ADEN);//Enable ADC again
			sei();
		break;
	}
	
	current_state++;
     7e4:	ea 81       	ldd	r30, Y+2	; 0x02
     7e6:	ef 5f       	subi	r30, 0xFF	; 255
     7e8:	ea 83       	std	Y+2, r30	; 0x02
	current_duration=states_duration[current_state];
     7ea:	f0 e0       	ldi	r31, 0x00	; 0
     7ec:	e8 57       	subi	r30, 0x78	; 120
     7ee:	fe 4f       	sbci	r31, 0xFE	; 254
     7f0:	80 81       	ld	r24, Z
     7f2:	8c 83       	std	Y+4, r24	; 0x04
}
     7f4:	df 91       	pop	r29
     7f6:	cf 91       	pop	r28
     7f8:	08 95       	ret

000007fa <_ZN2SM6updateEv>:

void SM::stream(bool enable, bool verbose){
	uart_flags=enable | (verbose<<1);
}

void SM::update(void){
     7fa:	cf 93       	push	r28
     7fc:	df 93       	push	r29
     7fe:	ec 01       	movw	r28, r24
	if(current_duration!=0){//States with 0 duration stay on indefinitely
     800:	8c 81       	ldd	r24, Y+4	; 0x04
     802:	88 23       	and	r24, r24
     804:	39 f0       	breq	.+14     	; 0x814 <_ZN2SM6updateEv+0x1a>
		if(--current_duration==0){
     806:	81 50       	subi	r24, 0x01	; 1
     808:	8c 83       	std	Y+4, r24	; 0x04
     80a:	81 11       	cpse	r24, r1
     80c:	03 c0       	rjmp	.+6      	; 0x814 <_ZN2SM6updateEv+0x1a>
			nextState();
     80e:	ce 01       	movw	r24, r28
     810:	0e 94 68 03 	call	0x6d0	; 0x6d0 <_ZN2SM9nextStateEv>
		}
	}
	switch(current_state){
     814:	8a 81       	ldd	r24, Y+2	; 0x02
     816:	82 30       	cpi	r24, 0x02	; 2
     818:	09 f4       	brne	.+2      	; 0x81c <_ZN2SM6updateEv+0x22>
     81a:	43 c0       	rjmp	.+134    	; 0x8a2 <_ZN2SM6updateEv+0xa8>
     81c:	83 30       	cpi	r24, 0x03	; 3
     81e:	09 f4       	brne	.+2      	; 0x822 <_ZN2SM6updateEv+0x28>
     820:	56 c0       	rjmp	.+172    	; 0x8ce <_ZN2SM6updateEv+0xd4>
     822:	81 30       	cpi	r24, 0x01	; 1
     824:	09 f0       	breq	.+2      	; 0x828 <_ZN2SM6updateEv+0x2e>
     826:	64 c0       	rjmp	.+200    	; 0x8f0 <_ZN2SM6updateEv+0xf6>
			break;
			
		case STATE_WAKEUP:
			//show some infos?
			//check batt voltage
			if(current_duration==30){
     828:	8c 81       	ldd	r24, Y+4	; 0x04
     82a:	8e 31       	cpi	r24, 0x1E	; 30
     82c:	d1 f4       	brne	.+52     	; 0x862 <_ZN2SM6updateEv+0x68>
				myLCD->setDigit(0,LCD::V);
     82e:	6e e3       	ldi	r22, 0x3E	; 62
     830:	80 e0       	ldi	r24, 0x00	; 0
     832:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
				myLCD->setDigit(1,LCD::Equal);
     836:	68 e4       	ldi	r22, 0x48	; 72
     838:	81 e0       	ldi	r24, 0x01	; 1
     83a:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
				myLCD->setDigit(2,LCD::b);
     83e:	6c e7       	ldi	r22, 0x7C	; 124
     840:	82 e0       	ldi	r24, 0x02	; 2
     842:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
				myLCD->setDigit(3,LCD::A);
     846:	67 e7       	ldi	r22, 0x77	; 119
     848:	83 e0       	ldi	r24, 0x03	; 3
     84a:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
				myLCD->setDigit(4,LCD::t);
     84e:	68 e7       	ldi	r22, 0x78	; 120
     850:	84 e0       	ldi	r24, 0x04	; 4
     852:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
				myLCD->setDigit(5,LCD::t);
     856:	68 e7       	ldi	r22, 0x78	; 120
     858:	85 e0       	ldi	r24, 0x05	; 5
			if(uart_flags & UART_STREAM)
				myScale->showWeight(uart_flags & UART_STREAM_VERBOSE);
			
			break;
	}
}
     85a:	df 91       	pop	r29
     85c:	cf 91       	pop	r28
				myLCD->setDigit(0,LCD::V);
				myLCD->setDigit(1,LCD::Equal);
				myLCD->setDigit(2,LCD::b);
				myLCD->setDigit(3,LCD::A);
				myLCD->setDigit(4,LCD::t);
				myLCD->setDigit(5,LCD::t);
     85e:	0c 94 fd 01 	jmp	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
				
			}else if(current_duration==20){
     862:	84 31       	cpi	r24, 0x14	; 20
     864:	b1 f4       	brne	.+44     	; 0x892 <_ZN2SM6updateEv+0x98>
				ADCSRA|=(1<<ADSC); //Start single ADC conversion
     866:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7fc07a>
     86a:	80 64       	ori	r24, 0x40	; 64
     86c:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7fc07a>
				myLCD->setDigit(0,LCD::V);
     870:	6e e3       	ldi	r22, 0x3E	; 62
     872:	80 e0       	ldi	r24, 0x00	; 0
     874:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
				myLCD->setDigit(1,LCD::Equal);
     878:	68 e4       	ldi	r22, 0x48	; 72
     87a:	81 e0       	ldi	r24, 0x01	; 1
     87c:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
				myLCD->setDigit(2,LCD::Blank);
     880:	60 e0       	ldi	r22, 0x00	; 0
     882:	82 e0       	ldi	r24, 0x02	; 2
     884:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
				myLCD->setDP(true);
     888:	81 e0       	ldi	r24, 0x01	; 1
			if(uart_flags & UART_STREAM)
				myScale->showWeight(uart_flags & UART_STREAM_VERBOSE);
			
			break;
	}
}
     88a:	df 91       	pop	r29
     88c:	cf 91       	pop	r28
			}else if(current_duration==20){
				ADCSRA|=(1<<ADSC); //Start single ADC conversion
				myLCD->setDigit(0,LCD::V);
				myLCD->setDigit(1,LCD::Equal);
				myLCD->setDigit(2,LCD::Blank);
				myLCD->setDP(true);
     88e:	0c 94 a2 02 	jmp	0x544	; 0x544 <_ZN3LCD5setDPEb>
			}else if(current_duration<20){
     892:	84 31       	cpi	r24, 0x14	; 20
     894:	68 f5       	brcc	.+90     	; 0x8f0 <_ZN2SM6updateEv+0xf6>
				ADCSRA|=(1<<ADSC); //Start single ADC conversion
     896:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7fc07a>
     89a:	80 64       	ori	r24, 0x40	; 64
     89c:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7fc07a>
     8a0:	27 c0       	rjmp	.+78     	; 0x8f0 <_ZN2SM6updateEv+0xf6>
			
			break;
			
		case STATE_TARE:
			//measure and accumulate result
			if(current_duration==20){
     8a2:	8c 81       	ldd	r24, Y+4	; 0x04
     8a4:	84 31       	cpi	r24, 0x14	; 20
     8a6:	41 f4       	brne	.+16     	; 0x8b8 <_ZN2SM6updateEv+0xbe>
				myLCD->clear(false);
     8a8:	80 e0       	ldi	r24, 0x00	; 0
     8aa:	0e 94 39 03 	call	0x672	; 0x672 <_ZN3LCD5clearEb>
				myLCD->setDigit(0,LCD::t);
     8ae:	68 e7       	ldi	r22, 0x78	; 120
     8b0:	80 e0       	ldi	r24, 0x00	; 0
     8b2:	0e 94 fd 01 	call	0x3fa	; 0x3fa <_ZN3LCD8setDigitEhNS_6SymbolE>
     8b6:	02 c0       	rjmp	.+4      	; 0x8bc <_ZN2SM6updateEv+0xc2>
				myLCD->setNb(myScale->tare(),5);
			}else if(current_duration<20){
     8b8:	84 31       	cpi	r24, 0x14	; 20
     8ba:	d0 f4       	brcc	.+52     	; 0x8f0 <_ZN2SM6updateEv+0xf6>
				myLCD->setNb(myScale->tare(),5);
     8bc:	88 81       	ld	r24, Y
     8be:	99 81       	ldd	r25, Y+1	; 0x01
     8c0:	0e 94 ad 04 	call	0x95a	; 0x95a <_ZN5Scale4tareEv>
     8c4:	45 e0       	ldi	r20, 0x05	; 5
			if(uart_flags & UART_STREAM)
				myScale->showWeight(uart_flags & UART_STREAM_VERBOSE);
			
			break;
	}
}
     8c6:	df 91       	pop	r29
     8c8:	cf 91       	pop	r28
			if(current_duration==20){
				myLCD->clear(false);
				myLCD->setDigit(0,LCD::t);
				myLCD->setNb(myScale->tare(),5);
			}else if(current_duration<20){
				myLCD->setNb(myScale->tare(),5);
     8ca:	0c 94 c3 02 	jmp	0x586	; 0x586 <_ZN3LCD5setNbElh>
			
			break;
			
		case STATE_IDLE:
			//measure and show result
			myLCD->setNb(myScale->getWeight());
     8ce:	88 81       	ld	r24, Y
     8d0:	99 81       	ldd	r25, Y+1	; 0x01
     8d2:	0e 94 d8 04 	call	0x9b0	; 0x9b0 <_ZN5Scale9getWeightEv>
     8d6:	0e 94 36 03 	call	0x66c	; 0x66c <_ZN3LCD5setNbEl>
			if(uart_flags & UART_STREAM)
     8da:	6b 81       	ldd	r22, Y+3	; 0x03
     8dc:	60 ff       	sbrs	r22, 0
     8de:	08 c0       	rjmp	.+16     	; 0x8f0 <_ZN2SM6updateEv+0xf6>
				myScale->showWeight(uart_flags & UART_STREAM_VERBOSE);
     8e0:	66 95       	lsr	r22
     8e2:	61 70       	andi	r22, 0x01	; 1
     8e4:	88 81       	ld	r24, Y
     8e6:	99 81       	ldd	r25, Y+1	; 0x01
			
			break;
	}
}
     8e8:	df 91       	pop	r29
     8ea:	cf 91       	pop	r28
			
		case STATE_IDLE:
			//measure and show result
			myLCD->setNb(myScale->getWeight());
			if(uart_flags & UART_STREAM)
				myScale->showWeight(uart_flags & UART_STREAM_VERBOSE);
     8ec:	0c 94 07 05 	jmp	0xa0e	; 0xa0e <_ZN5Scale10showWeightEb>
			
			break;
	}
}
     8f0:	df 91       	pop	r29
     8f2:	cf 91       	pop	r28
     8f4:	08 95       	ret

000008f6 <_ZN5ScaleC1EP4UART>:
#include "scale.h"

Scale::Scale(UART* u){
     8f6:	ef 92       	push	r14
     8f8:	ff 92       	push	r15
     8fa:	0f 93       	push	r16
     8fc:	1f 93       	push	r17
     8fe:	cf 93       	push	r28
     900:	df 93       	push	r29
     902:	ec 01       	movw	r28, r24
     904:	7b 01       	movw	r14, r22
     906:	8c 01       	movw	r16, r24
     908:	00 5f       	subi	r16, 0xF0	; 240
     90a:	1f 4f       	sbci	r17, 0xFF	; 255
     90c:	c8 01       	movw	r24, r16
     90e:	0e 94 3d 05 	call	0xa7a	; 0xa7a <_ZN7MCP3462C1Ev>
    uart=u;
     912:	fa 8a       	std	Y+18, r15	; 0x12
     914:	e9 8a       	std	Y+17, r14	; 0x11
    gain=1;
     916:	81 e0       	ldi	r24, 0x01	; 1
     918:	90 e0       	ldi	r25, 0x00	; 0
     91a:	a0 e0       	ldi	r26, 0x00	; 0
     91c:	b0 e0       	ldi	r27, 0x00	; 0
     91e:	88 83       	st	Y, r24
     920:	99 83       	std	Y+1, r25	; 0x01
     922:	aa 83       	std	Y+2, r26	; 0x02
     924:	bb 83       	std	Y+3, r27	; 0x03
    while(DATA_READY){
     926:	67 9b       	sbis	0x0c, 7	; 12
     928:	07 c0       	rjmp	.+14     	; 0x938 <_ZN5ScaleC1EP4UART+0x42>
     92a:	8f ec       	ldi	r24, 0xCF	; 207
     92c:	97 e0       	ldi	r25, 0x07	; 7
     92e:	01 97       	sbiw	r24, 0x01	; 1
     930:	f1 f7       	brne	.-4      	; 0x92e <_ZN5ScaleC1EP4UART+0x38>
     932:	00 c0       	rjmp	.+0      	; 0x934 <_ZN5ScaleC1EP4UART+0x3e>
     934:	00 00       	nop
     936:	f7 cf       	rjmp	.-18     	; 0x926 <_ZN5ScaleC1EP4UART+0x30>
        _delay_ms(1);
    }
    offset=myADC.getDirectData();
     938:	c8 01       	movw	r24, r16
     93a:	0e 94 b4 05 	call	0xb68	; 0xb68 <_ZN7MCP346213getDirectDataEv>
     93e:	6c 83       	std	Y+4, r22	; 0x04
     940:	7d 83       	std	Y+5, r23	; 0x05
     942:	8e 83       	std	Y+6, r24	; 0x06
     944:	9f 83       	std	Y+7, r25	; 0x07
}
     946:	df 91       	pop	r29
     948:	cf 91       	pop	r28
     94a:	1f 91       	pop	r17
     94c:	0f 91       	pop	r16
     94e:	ff 90       	pop	r15
     950:	ef 90       	pop	r14
     952:	08 95       	ret

00000954 <_ZN5ScaleD1Ev>:

Scale::~Scale(void){
     954:	40 96       	adiw	r24, 0x10	; 16
     956:	0c 94 30 05 	jmp	0xa60	; 0xa60 <_ZN7MCP3462D1Ev>

0000095a <_ZN5Scale4tareEv>:
    
}


int32_t Scale::tare(void){
     95a:	0f 93       	push	r16
     95c:	1f 93       	push	r17
     95e:	cf 93       	push	r28
     960:	df 93       	push	r29
     962:	ec 01       	movw	r28, r24
    while(DATA_READY){
     964:	67 9b       	sbis	0x0c, 7	; 12
     966:	07 c0       	rjmp	.+14     	; 0x976 <_ZN5Scale4tareEv+0x1c>
     968:	8f ec       	ldi	r24, 0xCF	; 207
     96a:	97 e0       	ldi	r25, 0x07	; 7
     96c:	01 97       	sbiw	r24, 0x01	; 1
     96e:	f1 f7       	brne	.-4      	; 0x96c <_ZN5Scale4tareEv+0x12>
     970:	00 c0       	rjmp	.+0      	; 0x972 <_ZN5Scale4tareEv+0x18>
     972:	00 00       	nop
     974:	f7 cf       	rjmp	.-18     	; 0x964 <_ZN5Scale4tareEv+0xa>
        _delay_ms(1);
    }
    offset=(myADC.getDirectData()+offset)>>1;
     976:	ce 01       	movw	r24, r28
     978:	40 96       	adiw	r24, 0x10	; 16
     97a:	0e 94 b4 05 	call	0xb68	; 0xb68 <_ZN7MCP346213getDirectDataEv>
     97e:	0c 81       	ldd	r16, Y+4	; 0x04
     980:	1d 81       	ldd	r17, Y+5	; 0x05
     982:	2e 81       	ldd	r18, Y+6	; 0x06
     984:	3f 81       	ldd	r19, Y+7	; 0x07
     986:	dc 01       	movw	r26, r24
     988:	cb 01       	movw	r24, r22
     98a:	80 0f       	add	r24, r16
     98c:	91 1f       	adc	r25, r17
     98e:	a2 1f       	adc	r26, r18
     990:	b3 1f       	adc	r27, r19
     992:	bc 01       	movw	r22, r24
     994:	cd 01       	movw	r24, r26
     996:	95 95       	asr	r25
     998:	87 95       	ror	r24
     99a:	77 95       	ror	r23
     99c:	67 95       	ror	r22
     99e:	6c 83       	std	Y+4, r22	; 0x04
     9a0:	7d 83       	std	Y+5, r23	; 0x05
     9a2:	8e 83       	std	Y+6, r24	; 0x06
     9a4:	9f 83       	std	Y+7, r25	; 0x07
    return offset;
}
     9a6:	df 91       	pop	r29
     9a8:	cf 91       	pop	r28
     9aa:	1f 91       	pop	r17
     9ac:	0f 91       	pop	r16
     9ae:	08 95       	ret

000009b0 <_ZN5Scale9getWeightEv>:


int32_t Scale::getWeight(void){
     9b0:	cf 92       	push	r12
     9b2:	df 92       	push	r13
     9b4:	ef 92       	push	r14
     9b6:	ff 92       	push	r15
     9b8:	0f 93       	push	r16
     9ba:	1f 93       	push	r17
     9bc:	cf 93       	push	r28
     9be:	df 93       	push	r29
     9c0:	ec 01       	movw	r28, r24
    value=myADC.getDirectData();
     9c2:	40 96       	adiw	r24, 0x10	; 16
     9c4:	0e 94 b4 05 	call	0xb68	; 0xb68 <_ZN7MCP346213getDirectDataEv>
     9c8:	68 87       	std	Y+8, r22	; 0x08
     9ca:	79 87       	std	Y+9, r23	; 0x09
     9cc:	8a 87       	std	Y+10, r24	; 0x0a
     9ce:	9b 87       	std	Y+11, r25	; 0x0b
    value_scl=(value-offset)*gain;
     9d0:	0c 81       	ldd	r16, Y+4	; 0x04
     9d2:	1d 81       	ldd	r17, Y+5	; 0x05
     9d4:	2e 81       	ldd	r18, Y+6	; 0x06
     9d6:	3f 81       	ldd	r19, Y+7	; 0x07
     9d8:	6b 01       	movw	r12, r22
     9da:	7c 01       	movw	r14, r24
     9dc:	c0 1a       	sub	r12, r16
     9de:	d1 0a       	sbc	r13, r17
     9e0:	e2 0a       	sbc	r14, r18
     9e2:	f3 0a       	sbc	r15, r19
     9e4:	a7 01       	movw	r20, r14
     9e6:	96 01       	movw	r18, r12
     9e8:	68 81       	ld	r22, Y
     9ea:	79 81       	ldd	r23, Y+1	; 0x01
     9ec:	8a 81       	ldd	r24, Y+2	; 0x02
     9ee:	9b 81       	ldd	r25, Y+3	; 0x03
     9f0:	0e 94 76 0c 	call	0x18ec	; 0x18ec <__mulsi3>
     9f4:	6c 87       	std	Y+12, r22	; 0x0c
     9f6:	7d 87       	std	Y+13, r23	; 0x0d
     9f8:	8e 87       	std	Y+14, r24	; 0x0e
     9fa:	9f 87       	std	Y+15, r25	; 0x0f
 return value_scl;
}
     9fc:	df 91       	pop	r29
     9fe:	cf 91       	pop	r28
     a00:	1f 91       	pop	r17
     a02:	0f 91       	pop	r16
     a04:	ff 90       	pop	r15
     a06:	ef 90       	pop	r14
     a08:	df 90       	pop	r13
     a0a:	cf 90       	pop	r12
     a0c:	08 95       	ret

00000a0e <_ZN5Scale10showWeightEb>:

void Scale::showWeight(bool verbose){
     a0e:	0f 93       	push	r16
     a10:	cf 93       	push	r28
     a12:	df 93       	push	r29
     a14:	ec 01       	movw	r28, r24
     a16:	26 2f       	mov	r18, r22
     a18:	4c 85       	ldd	r20, Y+12	; 0x0c
     a1a:	5d 85       	ldd	r21, Y+13	; 0x0d
     a1c:	6e 85       	ldd	r22, Y+14	; 0x0e
     a1e:	7f 85       	ldd	r23, Y+15	; 0x0f
     a20:	89 89       	ldd	r24, Y+17	; 0x11
     a22:	9a 89       	ldd	r25, Y+18	; 0x12
    
    if(verbose){
     a24:	22 23       	and	r18, r18
     a26:	b9 f0       	breq	.+46     	; 0xa56 <_ZN5Scale10showWeightEb+0x48>
        uart->sendNb(value_scl,10,false);
     a28:	00 e0       	ldi	r16, 0x00	; 0
     a2a:	2a e0       	ldi	r18, 0x0A	; 10
     a2c:	0e 94 0b 06 	call	0xc16	; 0xc16 <_ZN4UART6sendNbElhb>
        uart->sendByte('\t');
     a30:	69 e0       	ldi	r22, 0x09	; 9
     a32:	89 89       	ldd	r24, Y+17	; 0x11
     a34:	9a 89       	ldd	r25, Y+18	; 0x12
     a36:	0e 94 ce 05 	call	0xb9c	; 0xb9c <_ZN4UART8sendByteEc>
        uart->sendNb(value,2,true);
     a3a:	48 85       	ldd	r20, Y+8	; 0x08
     a3c:	59 85       	ldd	r21, Y+9	; 0x09
     a3e:	6a 85       	ldd	r22, Y+10	; 0x0a
     a40:	7b 85       	ldd	r23, Y+11	; 0x0b
     a42:	01 e0       	ldi	r16, 0x01	; 1
     a44:	22 e0       	ldi	r18, 0x02	; 2
     a46:	89 89       	ldd	r24, Y+17	; 0x11
     a48:	9a 89       	ldd	r25, Y+18	; 0x12
     a4a:	0e 94 0b 06 	call	0xc16	; 0xc16 <_ZN4UART6sendNbElhb>
    }else{
        uart->sendNb(value_scl);
    }
}
     a4e:	df 91       	pop	r29
     a50:	cf 91       	pop	r28
     a52:	0f 91       	pop	r16
     a54:	08 95       	ret
     a56:	df 91       	pop	r29
     a58:	cf 91       	pop	r28
     a5a:	0f 91       	pop	r16
    if(verbose){
        uart->sendNb(value_scl,10,false);
        uart->sendByte('\t');
        uart->sendNb(value,2,true);
    }else{
        uart->sendNb(value_scl);
     a5c:	0c 94 34 06 	jmp	0xc68	; 0xc68 <_ZN4UART6sendNbEl>

00000a60 <_ZN7MCP3462D1Ev>:
    transmit(0b00000001);
    
    SPI_CS_PORT |=(1<<SPI_CS_PIN); //set CSB high
    _delay_ms(2);
}
MCP3462::~MCP3462(void){
     a60:	08 95       	ret

00000a62 <_ZN7MCP346211isDataReadyEv>:
    
}

bool MCP3462::isDataReady(void){
    return 0;
}
     a62:	80 e0       	ldi	r24, 0x00	; 0
     a64:	08 95       	ret

00000a66 <_ZN7MCP346213getGainedDataEv>:
    return readADCreg();
}

int32_t MCP3462::getGainedData(void){
    return 0;
}
     a66:	60 e0       	ldi	r22, 0x00	; 0
     a68:	70 e0       	ldi	r23, 0x00	; 0
     a6a:	cb 01       	movw	r24, r22
     a6c:	08 95       	ret

00000a6e <_ZN7MCP34628transmitEh>:
    
}


uint8_t MCP3462::transmit(uint8_t d){
    SPDR = d;
     a6e:	6e bd       	out	0x2e, r22	; 46
    while(!(SPSR & (1<<SPIF)));
     a70:	0d b4       	in	r0, 0x2d	; 45
     a72:	07 fe       	sbrs	r0, 7
     a74:	fd cf       	rjmp	.-6      	; 0xa70 <_ZN7MCP34628transmitEh+0x2>
    return SPDR;
     a76:	8e b5       	in	r24, 0x2e	; 46
}
     a78:	08 95       	ret

00000a7a <_ZN7MCP3462C1Ev>:
#include "ADC.h"


MCP3462::MCP3462(void){
     a7a:	cf 93       	push	r28
     a7c:	df 93       	push	r29
     a7e:	ec 01       	movw	r28, r24
    
    DDRB=0b00000110;//set SCK, MOSI to outputs, MISO to input
     a80:	86 e0       	ldi	r24, 0x06	; 6
     a82:	84 b9       	out	0x04, r24	; 4
    PORTB=1;//MOSI, SCLK low, CSB high
     a84:	81 e0       	ldi	r24, 0x01	; 1
     a86:	85 b9       	out	0x05, r24	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a88:	8a e1       	ldi	r24, 0x1A	; 26
     a8a:	8a 95       	dec	r24
     a8c:	f1 f7       	brne	.-4      	; 0xa8a <_ZN7MCP3462C1Ev+0x10>
     a8e:	00 c0       	rjmp	.+0      	; 0xa90 <_ZN7MCP3462C1Ev+0x16>
    _delay_us(10);
    SPI_CS_DDR |=(1<<SPI_CS_PIN); //set CSB pin as output
     a90:	20 9a       	sbi	0x04, 0	; 4
    SPI_CS_PORT |=(1<<SPI_CS_PIN); //set CSB initial state to high
     a92:	28 9a       	sbi	0x05, 0	; 5
    SPCR = (1<<SPE)|(1<<MSTR);
     a94:	80 e5       	ldi	r24, 0x50	; 80
     a96:	8c bd       	out	0x2c, r24	; 44
    */
    
    //STATUS should be 0b00010111 111=Data Ready / CRC Status / POR Status
    //Active low: 0x16=POR, 0x17=OK, 0x13=Data ready
    
    SPI_CS_PORT &=~(1<<SPI_CS_PIN); //set CSB low
     a98:	28 98       	cbi	0x05, 0	; 5
    transmit(SPI_ADDR|SPI_TYPE_INC_W|REG_CONFIG0);//Incremental write
     a9a:	66 e4       	ldi	r22, 0x46	; 70
     a9c:	ce 01       	movw	r24, r28
     a9e:	0e 94 37 05 	call	0xa6e	; 0xa6e <_ZN7MCP34628transmitEh>
    //W CONFIG0 (0x1): 0b11100011 //sets clock to internal, no current source/sink/ADC in conversion mode
    transmit(0b11100011);
     aa2:	63 ee       	ldi	r22, 0xE3	; 227
     aa4:	ce 01       	movw	r24, r28
     aa6:	0e 94 37 05 	call	0xa6e	; 0xa6e <_ZN7MCP34628transmitEh>
    
    //W CONFIG1 (0x2): (MCP3462_AMCLK_PSC<<6) | (MCP3462_OSR<<2);
    transmit((MCP3462_AMCLK_PSC<<6) | (MCP3462_OSR<<2));
     aaa:	68 e2       	ldi	r22, 0x28	; 40
     aac:	ce 01       	movw	r24, r28
     aae:	0e 94 37 05 	call	0xa6e	; 0xa6e <_ZN7MCP34628transmitEh>
    
    //W CONFIG2 (0x3): (0b10<<6)|(MCP3462_GAIN<<3)|0b111;   //BBOST current x1, Gain, AutoZero enabled
    transmit((0b10<<6)|(MCP3462_GAIN<<3)|0b111);
     ab2:	6f ea       	ldi	r22, 0xAF	; 175
     ab4:	ce 01       	movw	r24, r28
     ab6:	0e 94 37 05 	call	0xa6e	; 0xa6e <_ZN7MCP34628transmitEh>
    
    //W CONFIG3 (0x4): 0b11xx0000 Continuous conversion, no CRC, offset or gain cal. 
        //XX is data format: 00=16 signed bits. 11=32bits total: 4 bits chan ID + 12x sign bit + 16bits data
    transmit(0b11110000);
     aba:	60 ef       	ldi	r22, 0xF0	; 240
     abc:	ce 01       	movw	r24, r28
     abe:	0e 94 37 05 	call	0xa6e	; 0xa6e <_ZN7MCP34628transmitEh>
    
    //W IRQ (0x5): 0bxxxx0111 Interrupt output push pull enabled
    transmit(0b00000111);
     ac2:	67 e0       	ldi	r22, 0x07	; 7
     ac4:	ce 01       	movw	r24, r28
     ac6:	0e 94 37 05 	call	0xa6e	; 0xa6e <_ZN7MCP34628transmitEh>
    transmit(0b00000001);
     aca:	61 e0       	ldi	r22, 0x01	; 1
     acc:	ce 01       	movw	r24, r28
     ace:	0e 94 37 05 	call	0xa6e	; 0xa6e <_ZN7MCP34628transmitEh>
    
    SPI_CS_PORT |=(1<<SPI_CS_PIN); //set CSB high
     ad2:	28 9a       	sbi	0x05, 0	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ad4:	8f e9       	ldi	r24, 0x9F	; 159
     ad6:	9f e0       	ldi	r25, 0x0F	; 15
     ad8:	01 97       	sbiw	r24, 0x01	; 1
     ada:	f1 f7       	brne	.-4      	; 0xad8 <_ZN7MCP3462C1Ev+0x5e>
     adc:	00 c0       	rjmp	.+0      	; 0xade <_ZN7MCP3462C1Ev+0x64>
     ade:	00 00       	nop
    _delay_ms(2);
}
     ae0:	df 91       	pop	r29
     ae2:	cf 91       	pop	r28
     ae4:	08 95       	ret

00000ae6 <_ZN7MCP346210readADCregEv>:

int32_t MCP3462::getGainedData(void){
    return 0;
}

int32_t MCP3462::readADCreg(void){
     ae6:	cf 92       	push	r12
     ae8:	df 92       	push	r13
     aea:	ef 92       	push	r14
     aec:	ff 92       	push	r15
     aee:	cf 93       	push	r28
     af0:	df 93       	push	r29
     af2:	ec 01       	movw	r28, r24
    uint8_t d=0;
    uint16_t ADC_code=0;
    uint32_t data=0;
    uint8_t ch=0;
    bool sign=false;
    SPI_CS_PORT &=~(1<<SPI_CS_PIN); //set CSB low
     af4:	28 98       	cbi	0x05, 0	; 5
    
    uint8_t status=transmit(SPI_ADDR|SPI_TYPE_STATIC_R|REG_ADCDATA);
     af6:	61 e4       	ldi	r22, 0x41	; 65
     af8:	0e 94 37 05 	call	0xa6e	; 0xa6e <_ZN7MCP34628transmitEh>
    if(status!=0x13){
     afc:	83 31       	cpi	r24, 0x13	; 19
     afe:	29 f0       	breq	.+10     	; 0xb0a <_ZN7MCP346210readADCregEv+0x24>
        SPI_CS_PORT |=(1<<SPI_CS_PIN); //set CSB high
     b00:	28 9a       	sbi	0x05, 0	; 5
     b02:	6f ef       	ldi	r22, 0xFF	; 255
     b04:	7f ef       	ldi	r23, 0xFF	; 255
     b06:	cb 01       	movw	r24, r22
     b08:	28 c0       	rjmp	.+80     	; 0xb5a <_ZN7MCP346210readADCregEv+0x74>
        return 0xFFFFFFFF;//Data is not ready of other error (POR)
    }
    
    d=transmit(0); //CH_ID[3:0], SIGN(4 bits)
     b0a:	60 e0       	ldi	r22, 0x00	; 0
     b0c:	ce 01       	movw	r24, r28
     b0e:	0e 94 37 05 	call	0xa6e	; 0xa6e <_ZN7MCP34628transmitEh>
     b12:	c8 2e       	mov	r12, r24
    ch=d>>4;
    sign=d&0x01;
    data=d;
    
    d=transmit(0);//SIGN(8 bits)
     b14:	60 e0       	ldi	r22, 0x00	; 0
     b16:	ce 01       	movw	r24, r28
     b18:	0e 94 37 05 	call	0xa6e	; 0xa6e <_ZN7MCP34628transmitEh>
    data=(data<<8)|d;
     b1c:	d1 2c       	mov	r13, r1
     b1e:	e1 2c       	mov	r14, r1
     b20:	f1 2c       	mov	r15, r1
     b22:	fe 2c       	mov	r15, r14
     b24:	ed 2c       	mov	r14, r13
     b26:	dc 2c       	mov	r13, r12
     b28:	cc 24       	eor	r12, r12
     b2a:	c8 2a       	or	r12, r24
    
    d=transmit(0);//DATA[15:8]
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	ce 01       	movw	r24, r28
     b30:	0e 94 37 05 	call	0xa6e	; 0xa6e <_ZN7MCP34628transmitEh>
    data=(data<<8)|d;
     b34:	fe 2c       	mov	r15, r14
     b36:	ed 2c       	mov	r14, r13
     b38:	dc 2c       	mov	r13, r12
     b3a:	cc 24       	eor	r12, r12
     b3c:	c8 2a       	or	r12, r24
    ADC_code=d;
    
    d=transmit(0);//DATA[7:0]
     b3e:	60 e0       	ldi	r22, 0x00	; 0
     b40:	ce 01       	movw	r24, r28
     b42:	0e 94 37 05 	call	0xa6e	; 0xa6e <_ZN7MCP34628transmitEh>
    data=(data<<8)|d;
     b46:	fe 2c       	mov	r15, r14
     b48:	ed 2c       	mov	r14, r13
     b4a:	dc 2c       	mov	r13, r12
     b4c:	cc 24       	eor	r12, r12
    ADC_code=(ADC_code<<8)|d;;
    
    SPI_CS_PORT |=(1<<SPI_CS_PIN); //set CSB high
     b4e:	28 9a       	sbi	0x05, 0	; 5
    /*if(sign){
        return ((0x0000<<15) | ADC_code);        
    }else{
        return ((0x7000<<15) | ADC_code);
    }*/
    return data;
     b50:	a7 01       	movw	r20, r14
     b52:	96 01       	movw	r18, r12
     b54:	28 2b       	or	r18, r24
     b56:	ca 01       	movw	r24, r20
     b58:	b9 01       	movw	r22, r18
    
}
     b5a:	df 91       	pop	r29
     b5c:	cf 91       	pop	r28
     b5e:	ff 90       	pop	r15
     b60:	ef 90       	pop	r14
     b62:	df 90       	pop	r13
     b64:	cf 90       	pop	r12
     b66:	08 95       	ret

00000b68 <_ZN7MCP346213getDirectDataEv>:
bool MCP3462::isDataReady(void){
    return 0;
}

int32_t MCP3462::getDirectData(void){
    return readADCreg();
     b68:	0c 94 73 05 	jmp	0xae6	; 0xae6 <_ZN7MCP346210readADCregEv>

00000b6c <_ZN4UARTC1Ev>:
#include "UART.h"

UART::UART(void){
     b6c:	dc 01       	movw	r26, r24
    UBRRH = (UART_BAUD>>8);
     b6e:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7fc0c5>
    UBRRL = UART_BAUD;	// set baud rate
     b72:	83 e3       	ldi	r24, 0x33	; 51
     b74:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7fc0c4>
    UCSRB|= (1<<TXEN)|(1<<RXEN);	// enable receiver and transmitter
     b78:	e1 ec       	ldi	r30, 0xC1	; 193
     b7a:	f0 e0       	ldi	r31, 0x00	; 0
     b7c:	90 81       	ld	r25, Z
     b7e:	98 61       	ori	r25, 0x18	; 24
     b80:	90 83       	st	Z, r25
    // Async. mode, 8bit, No parity, 1 stop bit
    UCSRC = (0<<UMSEL)|(0<<UPM0)|(0<<USBS)|(3<<UCSZ0)|(0<<UCPOL);
     b82:	86 e0       	ldi	r24, 0x06	; 6
     b84:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7fc0c2>
    
    dataReady=false;
     b88:	54 96       	adiw	r26, 0x14	; 20
     b8a:	1c 92       	st	X, r1
     b8c:	54 97       	sbiw	r26, 0x14	; 20
    data_len=0;
     b8e:	55 96       	adiw	r26, 0x15	; 21
     b90:	1c 92       	st	X, r1
    
    UCSRB |= (1<<RXCIE);
     b92:	80 81       	ld	r24, Z
     b94:	80 68       	ori	r24, 0x80	; 128
     b96:	80 83       	st	Z, r24
     b98:	08 95       	ret

00000b9a <_ZN4UARTD1Ev>:
}

UART::~UART(void){
     b9a:	08 95       	ret

00000b9c <_ZN4UART8sendByteEc>:
    
}

void UART::sendByte(char b){
    while (!( UCSRA & (1<<UDRE)));	// wait while register is free
     b9c:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7fc0c0>
     ba0:	85 ff       	sbrs	r24, 5
     ba2:	fc cf       	rjmp	.-8      	; 0xb9c <_ZN4UART8sendByteEc>
    UDR = b;	// load data in the register
     ba4:	60 93 c6 00 	sts	0x00C6, r22	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7fc0c6>
     ba8:	08 95       	ret

00000baa <_ZN4UART10sendStringEPc>:
}

void UART::sendString(char* data){
     baa:	0f 93       	push	r16
     bac:	1f 93       	push	r17
     bae:	cf 93       	push	r28
     bb0:	df 93       	push	r29
     bb2:	8c 01       	movw	r16, r24
     bb4:	eb 01       	movw	r28, r22
    while(*data>0){
     bb6:	69 91       	ld	r22, Y+
     bb8:	66 23       	and	r22, r22
     bba:	21 f0       	breq	.+8      	; 0xbc4 <_ZN4UART10sendStringEPc+0x1a>
		sendByte(*data++);
     bbc:	c8 01       	movw	r24, r16
     bbe:	0e 94 ce 05 	call	0xb9c	; 0xb9c <_ZN4UART8sendByteEc>
    while (!( UCSRA & (1<<UDRE)));	// wait while register is free
    UDR = b;	// load data in the register
}

void UART::sendString(char* data){
    while(*data>0){
     bc2:	f9 cf       	rjmp	.-14     	; 0xbb6 <_ZN4UART10sendStringEPc+0xc>
		sendByte(*data++);
	}
}
     bc4:	df 91       	pop	r29
     bc6:	cf 91       	pop	r28
     bc8:	1f 91       	pop	r17
     bca:	0f 91       	pop	r16
     bcc:	08 95       	ret

00000bce <_ZN4UART10sendStringEPcb>:

void UART::sendString(char* data, bool lineReturn){
     bce:	ff 92       	push	r15
     bd0:	0f 93       	push	r16
     bd2:	1f 93       	push	r17
     bd4:	cf 93       	push	r28
     bd6:	df 93       	push	r29
     bd8:	8c 01       	movw	r16, r24
     bda:	f4 2e       	mov	r15, r20
     bdc:	eb 01       	movw	r28, r22
    while(*data>0){
     bde:	69 91       	ld	r22, Y+
     be0:	66 23       	and	r22, r22
     be2:	21 f0       	breq	.+8      	; 0xbec <_ZN4UART10sendStringEPcb+0x1e>
		sendByte(*data++);
     be4:	c8 01       	movw	r24, r16
     be6:	0e 94 ce 05 	call	0xb9c	; 0xb9c <_ZN4UART8sendByteEc>
		sendByte(*data++);
	}
}

void UART::sendString(char* data, bool lineReturn){
    while(*data>0){
     bea:	f9 cf       	rjmp	.-14     	; 0xbde <_ZN4UART10sendStringEPcb+0x10>
		sendByte(*data++);
	}
    if(lineReturn){
     bec:	ff 20       	and	r15, r15
     bee:	69 f0       	breq	.+26     	; 0xc0a <_ZN4UART10sendStringEPcb+0x3c>
        sendByte('\r');
     bf0:	6d e0       	ldi	r22, 0x0D	; 13
     bf2:	c8 01       	movw	r24, r16
     bf4:	0e 94 ce 05 	call	0xb9c	; 0xb9c <_ZN4UART8sendByteEc>
        sendByte('\n');
     bf8:	6a e0       	ldi	r22, 0x0A	; 10
     bfa:	c8 01       	movw	r24, r16
    }
}
     bfc:	df 91       	pop	r29
     bfe:	cf 91       	pop	r28
     c00:	1f 91       	pop	r17
     c02:	0f 91       	pop	r16
     c04:	ff 90       	pop	r15
    while(*data>0){
		sendByte(*data++);
	}
    if(lineReturn){
        sendByte('\r');
        sendByte('\n');
     c06:	0c 94 ce 05 	jmp	0xb9c	; 0xb9c <_ZN4UART8sendByteEc>
    }
}
     c0a:	df 91       	pop	r29
     c0c:	cf 91       	pop	r28
     c0e:	1f 91       	pop	r17
     c10:	0f 91       	pop	r16
     c12:	ff 90       	pop	r15
     c14:	08 95       	ret

00000c16 <_ZN4UART6sendNbElhb>:

void UART::sendNb(int32_t nb,uint8_t base, bool lineReturn){
     c16:	ef 92       	push	r14
     c18:	ff 92       	push	r15
     c1a:	0f 93       	push	r16
     c1c:	cf 93       	push	r28
     c1e:	df 93       	push	r29
     c20:	cd b7       	in	r28, 0x3d	; 61
     c22:	de b7       	in	r29, 0x3e	; 62
     c24:	a3 97       	sbiw	r28, 0x23	; 35
     c26:	0f b6       	in	r0, 0x3f	; 63
     c28:	f8 94       	cli
     c2a:	de bf       	out	0x3e, r29	; 62
     c2c:	0f be       	out	0x3f, r0	; 63
     c2e:	cd bf       	out	0x3d, r28	; 61
     c30:	7c 01       	movw	r14, r24
     c32:	cb 01       	movw	r24, r22
     c34:	ba 01       	movw	r22, r20
extern __inline__ __ATTR_GNU_INLINE__
char *ltoa (long __val, char *__s, int __radix)
{
    if (!__builtin_constant_p (__radix)) {
	extern char *__ltoa (long, char *, int);
	return __ltoa (__val, __s, __radix);
     c36:	30 e0       	ldi	r19, 0x00	; 0
     c38:	ae 01       	movw	r20, r28
     c3a:	4f 5f       	subi	r20, 0xFF	; 255
     c3c:	5f 4f       	sbci	r21, 0xFF	; 255
     c3e:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <ltoa>
    char buffer [35];
    ltoa(nb,buffer,base);
    sendString(buffer,lineReturn);
     c42:	40 2f       	mov	r20, r16
     c44:	be 01       	movw	r22, r28
     c46:	6f 5f       	subi	r22, 0xFF	; 255
     c48:	7f 4f       	sbci	r23, 0xFF	; 255
     c4a:	c7 01       	movw	r24, r14
     c4c:	0e 94 e7 05 	call	0xbce	; 0xbce <_ZN4UART10sendStringEPcb>
}
     c50:	a3 96       	adiw	r28, 0x23	; 35
     c52:	0f b6       	in	r0, 0x3f	; 63
     c54:	f8 94       	cli
     c56:	de bf       	out	0x3e, r29	; 62
     c58:	0f be       	out	0x3f, r0	; 63
     c5a:	cd bf       	out	0x3d, r28	; 61
     c5c:	df 91       	pop	r29
     c5e:	cf 91       	pop	r28
     c60:	0f 91       	pop	r16
     c62:	ff 90       	pop	r15
     c64:	ef 90       	pop	r14
     c66:	08 95       	ret

00000c68 <_ZN4UART6sendNbEl>:

void UART::sendNb(int32_t nb){
     c68:	0f 93       	push	r16
     c6a:	1f 93       	push	r17
     c6c:	cf 93       	push	r28
     c6e:	df 93       	push	r29
     c70:	cd b7       	in	r28, 0x3d	; 61
     c72:	de b7       	in	r29, 0x3e	; 62
     c74:	2c 97       	sbiw	r28, 0x0c	; 12
     c76:	0f b6       	in	r0, 0x3f	; 63
     c78:	f8 94       	cli
     c7a:	de bf       	out	0x3e, r29	; 62
     c7c:	0f be       	out	0x3f, r0	; 63
     c7e:	cd bf       	out	0x3d, r28	; 61
     c80:	8c 01       	movw	r16, r24
     c82:	cb 01       	movw	r24, r22
     c84:	ba 01       	movw	r22, r20
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__ltoa_ncheck (long, char *, unsigned char);
	return __ltoa_ncheck (__val, __s, __radix);
     c86:	2a e0       	ldi	r18, 0x0A	; 10
     c88:	ae 01       	movw	r20, r28
     c8a:	4f 5f       	subi	r20, 0xFF	; 255
     c8c:	5f 4f       	sbci	r21, 0xFF	; 255
     c8e:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <__ltoa_ncheck>
    char buffer [12];//32 bits in decimal is 4milions, 10 digits
    ltoa(nb,buffer,10);
    sendString(buffer);
     c92:	be 01       	movw	r22, r28
     c94:	6f 5f       	subi	r22, 0xFF	; 255
     c96:	7f 4f       	sbci	r23, 0xFF	; 255
     c98:	c8 01       	movw	r24, r16
     c9a:	0e 94 d5 05 	call	0xbaa	; 0xbaa <_ZN4UART10sendStringEPc>
    sendByte('\r');
     c9e:	6d e0       	ldi	r22, 0x0D	; 13
     ca0:	c8 01       	movw	r24, r16
     ca2:	0e 94 ce 05 	call	0xb9c	; 0xb9c <_ZN4UART8sendByteEc>
    sendByte('\n');
     ca6:	6a e0       	ldi	r22, 0x0A	; 10
     ca8:	c8 01       	movw	r24, r16
     caa:	0e 94 ce 05 	call	0xb9c	; 0xb9c <_ZN4UART8sendByteEc>
}
     cae:	2c 96       	adiw	r28, 0x0c	; 12
     cb0:	0f b6       	in	r0, 0x3f	; 63
     cb2:	f8 94       	cli
     cb4:	de bf       	out	0x3e, r29	; 62
     cb6:	0f be       	out	0x3f, r0	; 63
     cb8:	cd bf       	out	0x3d, r28	; 61
     cba:	df 91       	pop	r29
     cbc:	cf 91       	pop	r28
     cbe:	1f 91       	pop	r17
     cc0:	0f 91       	pop	r16
     cc2:	08 95       	ret

00000cc4 <_ZN4UART7getCharEv>:

char UART::getChar(void){
     cc4:	cf 93       	push	r28
    //while(!(UCSRA) & (1<<RXC));	// wait while data is being received
    char d=UDR;
     cc6:	c0 91 c6 00 	lds	r28, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7fc0c6>
#ifdef UART_ECHO
    sendByte(d);
     cca:	6c 2f       	mov	r22, r28
     ccc:	0e 94 ce 05 	call	0xb9c	; 0xb9c <_ZN4UART8sendByteEc>
#endif
    return d;	// return 8-bit data
}
     cd0:	8c 2f       	mov	r24, r28
     cd2:	cf 91       	pop	r28
     cd4:	08 95       	ret

00000cd6 <_ZN4UART7receiveEv>:

void UART::receive(void){
     cd6:	cf 93       	push	r28
     cd8:	df 93       	push	r29
     cda:	ec 01       	movw	r28, r24
    char d=getChar();
     cdc:	0e 94 62 06 	call	0xcc4	; 0xcc4 <_ZN4UART7getCharEv>
    if(d=='\r'){
     ce0:	8d 30       	cpi	r24, 0x0D	; 13
     ce2:	19 f4       	brne	.+6      	; 0xcea <_ZN4UART7receiveEv+0x14>
        dataReady=true;
     ce4:	81 e0       	ldi	r24, 0x01	; 1
     ce6:	8c 8b       	std	Y+20, r24	; 0x14
     ce8:	07 c0       	rjmp	.+14     	; 0xcf8 <_ZN4UART7receiveEv+0x22>
    }else{    
        data[data_len]=d;
     cea:	9d 89       	ldd	r25, Y+21	; 0x15
     cec:	fe 01       	movw	r30, r28
     cee:	e9 0f       	add	r30, r25
     cf0:	f1 1d       	adc	r31, r1
     cf2:	80 83       	st	Z, r24
        data_len++;
     cf4:	9f 5f       	subi	r25, 0xFF	; 255
     cf6:	9d 8b       	std	Y+21, r25	; 0x15
    }
}
     cf8:	df 91       	pop	r29
     cfa:	cf 91       	pop	r28
     cfc:	08 95       	ret

00000cfe <_ZN4UART8retrieveEv>:

char* UART::retrieve(void){
    data[data_len]='\0';
     cfe:	fc 01       	movw	r30, r24
     d00:	25 89       	ldd	r18, Z+21	; 0x15
     d02:	e2 0f       	add	r30, r18
     d04:	f1 1d       	adc	r31, r1
     d06:	10 82       	st	Z, r1
    dataReady=false;
     d08:	fc 01       	movw	r30, r24
     d0a:	14 8a       	std	Z+20, r1	; 0x14
    data_len=0;
     d0c:	15 8a       	std	Z+21, r1	; 0x15
    return data;
}
     d0e:	08 95       	ret

00000d10 <_ZN4UART15isDataAvailableEv>:

bool UART::isDataAvailable(void){
     d10:	fc 01       	movw	r30, r24
    return dataReady & (data_len!=0);
     d12:	91 e0       	ldi	r25, 0x01	; 1
     d14:	85 89       	ldd	r24, Z+21	; 0x15
     d16:	81 11       	cpse	r24, r1
     d18:	01 c0       	rjmp	.+2      	; 0xd1c <_ZN4UART15isDataAvailableEv+0xc>
     d1a:	90 e0       	ldi	r25, 0x00	; 0
     d1c:	84 89       	ldd	r24, Z+20	; 0x14
}
     d1e:	89 23       	and	r24, r25
     d20:	08 95       	ret

00000d22 <main>:
volatile uint8_t loop_cnt=0;
volatile uint8_t btn_state=0;

int main(void){
	
	DDRD=0b11000000; 	//LED0, LED1 as outputs, BTN 0/1 as inputs
     d22:	80 ec       	ldi	r24, 0xC0	; 192
     d24:	8a b9       	out	0x0a, r24	; 10
	PORTD=0b00110000;			//LED initial state:low, enable BTN pullups
     d26:	80 e3       	ldi	r24, 0x30	; 48
     d28:	8b b9       	out	0x0b, r24	; 11
	
	DDRE=0b01100011;//IRQ as input, LoadCell_en/PWR_en as outputs, TX as output, RX as input
     d2a:	83 e6       	ldi	r24, 0x63	; 99
     d2c:	8d b9       	out	0x0d, r24	; 13
	PORTE=0b11100000;//Enable IRQ pullup, set LoadCell_en/PWR_en to 1
     d2e:	80 ee       	ldi	r24, 0xE0	; 224
     d30:	8e b9       	out	0x0e, r24	; 14
	
	LED0_ON;
     d32:	5e 9a       	sbi	0x0b, 6	; 11
	PRR|=(1<<PRTIM1);//Shut down clock to Timer1
     d34:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <__TEXT_REGION_LENGTH__+0x7fc064>
     d38:	88 60       	ori	r24, 0x08	; 8
     d3a:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7fc064>
	
	ADMUX|=(1<<REFS0)|0b11110;//Set AVCC as reference voltage for ADC, ADC MUX input to 1.1V BG
     d3e:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7fc07c>
     d42:	8e 65       	ori	r24, 0x5E	; 94
     d44:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7fc07c>
	ADCSRA|=(1<<ADEN)|(1<<ADIE)|(1<<ADPS1);//Enable conversin complete interrupt, Clock prescaler 12MHz/64=187kHz
     d48:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7fc07a>
     d4c:	8a 68       	ori	r24, 0x8A	; 138
     d4e:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7fc07a>
	sei();
     d52:	78 94       	sei
		}

		if(BTN0!=btn_state){
			btn_state=BTN0;
			if(btn_state){
				LED0_Toggle;
     d54:	00 e4       	ldi	r16, 0x40	; 64
					if(cmd[1]=='?'){
						uart.sendString("Current tare is: ");
						uart.sendNb(mySM.myScale->offset);
					}else{
						uart.sendString("New tare set to: ");
						cmd[0]=' ';
     d56:	10 e2       	ldi	r17, 0x20	; 32
     d58:	8f e1       	ldi	r24, 0x1F	; 31
     d5a:	9e e4       	ldi	r25, 0x4E	; 78
     d5c:	01 97       	sbiw	r24, 0x01	; 1
     d5e:	f1 f7       	brne	.-4      	; 0xd5c <main+0x3a>
     d60:	00 c0       	rjmp	.+0      	; 0xd62 <main+0x40>
     d62:	00 00       	nop
	
	
	while(1){
	
		_delay_ms(10);
		loop_cnt++;
     d64:	80 91 63 02 	lds	r24, 0x0263	; 0x800263 <loop_cnt>
     d68:	8f 5f       	subi	r24, 0xFF	; 255
     d6a:	80 93 63 02 	sts	0x0263, r24	; 0x800263 <loop_cnt>
		if(loop_cnt>9){
     d6e:	80 91 63 02 	lds	r24, 0x0263	; 0x800263 <loop_cnt>
     d72:	8a 30       	cpi	r24, 0x0A	; 10
     d74:	30 f0       	brcs	.+12     	; 0xd82 <main+0x60>
			loop_cnt=0;
     d76:	10 92 63 02 	sts	0x0263, r1	; 0x800263 <loop_cnt>
			mySM.update();
     d7a:	84 e6       	ldi	r24, 0x64	; 100
     d7c:	92 e0       	ldi	r25, 0x02	; 2
     d7e:	0e 94 fd 03 	call	0x7fa	; 0x7fa <_ZN2SM6updateEv>
		}

		if(BTN0!=btn_state){
     d82:	89 b1       	in	r24, 0x09	; 9
     d84:	90 91 62 02 	lds	r25, 0x0262	; 0x800262 <__data_end>
     d88:	80 71       	andi	r24, 0x10	; 16
     d8a:	89 17       	cp	r24, r25
     d8c:	59 f0       	breq	.+22     	; 0xda4 <main+0x82>
			btn_state=BTN0;
     d8e:	89 b1       	in	r24, 0x09	; 9
     d90:	80 71       	andi	r24, 0x10	; 16
     d92:	80 93 62 02 	sts	0x0262, r24	; 0x800262 <__data_end>
			if(btn_state){
     d96:	80 91 62 02 	lds	r24, 0x0262	; 0x800262 <__data_end>
     d9a:	88 23       	and	r24, r24
     d9c:	19 f0       	breq	.+6      	; 0xda4 <main+0x82>
				LED0_Toggle;
     d9e:	8b b1       	in	r24, 0x0b	; 11
     da0:	80 27       	eor	r24, r16
     da2:	8b b9       	out	0x0b, r24	; 11
			}
		}
		if(uart.isDataAvailable()){
     da4:	81 e8       	ldi	r24, 0x81	; 129
     da6:	92 e0       	ldi	r25, 0x02	; 2
     da8:	0e 94 88 06 	call	0xd10	; 0xd10 <_ZN4UART15isDataAvailableEv>
     dac:	88 23       	and	r24, r24
     dae:	a1 f2       	breq	.-88     	; 0xd58 <main+0x36>
			char *cmd=uart.retrieve();
     db0:	81 e8       	ldi	r24, 0x81	; 129
     db2:	92 e0       	ldi	r25, 0x02	; 2
     db4:	0e 94 7f 06 	call	0xcfe	; 0xcfe <_ZN4UART8retrieveEv>
     db8:	ec 01       	movw	r28, r24
			switch(cmd[0]){
     dba:	88 81       	ld	r24, Y
     dbc:	84 35       	cpi	r24, 0x54	; 84
     dbe:	b9 f1       	breq	.+110    	; 0xe2e <main+0x10c>
     dc0:	40 f4       	brcc	.+16     	; 0xdd2 <main+0xb0>
     dc2:	81 35       	cpi	r24, 0x51	; 81
     dc4:	51 f1       	breq	.+84     	; 0xe1a <main+0xf8>
     dc6:	82 35       	cpi	r24, 0x52	; 82
     dc8:	81 f0       	breq	.+32     	; 0xdea <main+0xc8>
     dca:	83 34       	cpi	r24, 0x43	; 67
     dcc:	09 f0       	breq	.+2      	; 0xdd0 <main+0xae>
     dce:	b5 c0       	rjmp	.+362    	; 0xf3a <main+0x218>
     dd0:	6b c0       	rjmp	.+214    	; 0xea8 <main+0x186>
     dd2:	81 37       	cpi	r24, 0x71	; 113
     dd4:	11 f1       	breq	.+68     	; 0xe1a <main+0xf8>
     dd6:	20 f4       	brcc	.+8      	; 0xde0 <main+0xbe>
     dd8:	83 36       	cpi	r24, 0x63	; 99
     dda:	09 f4       	brne	.+2      	; 0xdde <main+0xbc>
     ddc:	65 c0       	rjmp	.+202    	; 0xea8 <main+0x186>
     dde:	ad c0       	rjmp	.+346    	; 0xf3a <main+0x218>
     de0:	82 37       	cpi	r24, 0x72	; 114
     de2:	69 f0       	breq	.+26     	; 0xdfe <main+0xdc>
     de4:	84 37       	cpi	r24, 0x74	; 116
     de6:	19 f1       	breq	.+70     	; 0xe2e <main+0x10c>
     de8:	a8 c0       	rjmp	.+336    	; 0xf3a <main+0x218>
				case 'R':
					mySM.stream(1,1);
     dea:	41 e0       	ldi	r20, 0x01	; 1
     dec:	61 e0       	ldi	r22, 0x01	; 1
     dee:	84 e6       	ldi	r24, 0x64	; 100
     df0:	92 e0       	ldi	r25, 0x02	; 2
     df2:	0e 94 63 03 	call	0x6c6	; 0x6c6 <_ZN2SM6streamEbb>
					uart.sendString("Start verbose streaming",true);
     df6:	41 e0       	ldi	r20, 0x01	; 1
     df8:	6c e8       	ldi	r22, 0x8C	; 140
     dfa:	71 e0       	ldi	r23, 0x01	; 1
     dfc:	09 c0       	rjmp	.+18     	; 0xe10 <main+0xee>
					break;
					
				case 'r':
					mySM.stream(1,0);
     dfe:	40 e0       	ldi	r20, 0x00	; 0
     e00:	61 e0       	ldi	r22, 0x01	; 1
     e02:	84 e6       	ldi	r24, 0x64	; 100
     e04:	92 e0       	ldi	r25, 0x02	; 2
     e06:	0e 94 63 03 	call	0x6c6	; 0x6c6 <_ZN2SM6streamEbb>
					uart.sendString("Start minimal streaming",true);
     e0a:	41 e0       	ldi	r20, 0x01	; 1
     e0c:	64 ea       	ldi	r22, 0xA4	; 164
     e0e:	71 e0       	ldi	r23, 0x01	; 1
     e10:	81 e8       	ldi	r24, 0x81	; 129
     e12:	92 e0       	ldi	r25, 0x02	; 2
     e14:	0e 94 e7 05 	call	0xbce	; 0xbce <_ZN4UART10sendStringEPcb>
					break;
     e18:	9f cf       	rjmp	.-194    	; 0xd58 <main+0x36>
					
				case 'q':
				case 'Q':
					mySM.stream(0,0);
     e1a:	40 e0       	ldi	r20, 0x00	; 0
     e1c:	60 e0       	ldi	r22, 0x00	; 0
     e1e:	84 e6       	ldi	r24, 0x64	; 100
     e20:	92 e0       	ldi	r25, 0x02	; 2
     e22:	0e 94 63 03 	call	0x6c6	; 0x6c6 <_ZN2SM6streamEbb>
					uart.sendString("Stop streaming",true);
     e26:	41 e0       	ldi	r20, 0x01	; 1
     e28:	6c eb       	ldi	r22, 0xBC	; 188
     e2a:	71 e0       	ldi	r23, 0x01	; 1
     e2c:	f1 cf       	rjmp	.-30     	; 0xe10 <main+0xee>
					break;
					
				case 't':
				case 'T':
					if(cmd[1]=='?'){
     e2e:	89 81       	ldd	r24, Y+1	; 0x01
     e30:	8f 33       	cpi	r24, 0x3F	; 63
     e32:	79 f4       	brne	.+30     	; 0xe52 <main+0x130>
						uart.sendString("Current tare is: ");
     e34:	6b ec       	ldi	r22, 0xCB	; 203
     e36:	71 e0       	ldi	r23, 0x01	; 1
     e38:	81 e8       	ldi	r24, 0x81	; 129
     e3a:	92 e0       	ldi	r25, 0x02	; 2
     e3c:	0e 94 d5 05 	call	0xbaa	; 0xbaa <_ZN4UART10sendStringEPc>
						uart.sendNb(mySM.myScale->offset);
     e40:	e0 91 64 02 	lds	r30, 0x0264	; 0x800264 <mySM>
     e44:	f0 91 65 02 	lds	r31, 0x0265	; 0x800265 <mySM+0x1>
     e48:	44 81       	ldd	r20, Z+4	; 0x04
     e4a:	55 81       	ldd	r21, Z+5	; 0x05
     e4c:	66 81       	ldd	r22, Z+6	; 0x06
     e4e:	77 81       	ldd	r23, Z+7	; 0x07
     e50:	3c c0       	rjmp	.+120    	; 0xeca <main+0x1a8>
					}else{
						uart.sendString("New tare set to: ");
     e52:	6d ed       	ldi	r22, 0xDD	; 221
     e54:	71 e0       	ldi	r23, 0x01	; 1
     e56:	81 e8       	ldi	r24, 0x81	; 129
     e58:	92 e0       	ldi	r25, 0x02	; 2
     e5a:	0e 94 d5 05 	call	0xbaa	; 0xbaa <_ZN4UART10sendStringEPc>
						cmd[0]=' ';
     e5e:	18 83       	st	Y, r17
						int32_t tare=strtol(cmd,NULL,10);
     e60:	4a e0       	ldi	r20, 0x0A	; 10
     e62:	50 e0       	ldi	r21, 0x00	; 0
     e64:	60 e0       	ldi	r22, 0x00	; 0
     e66:	70 e0       	ldi	r23, 0x00	; 0
     e68:	ce 01       	movw	r24, r28
     e6a:	0e 94 1e 0d 	call	0x1a3c	; 0x1a3c <strtol>
     e6e:	6b 01       	movw	r12, r22
     e70:	7c 01       	movw	r14, r24
						if(tare==0)tare=mySM.myScale->value;
     e72:	67 2b       	or	r22, r23
     e74:	68 2b       	or	r22, r24
     e76:	69 2b       	or	r22, r25
     e78:	41 f4       	brne	.+16     	; 0xe8a <main+0x168>
     e7a:	e0 91 64 02 	lds	r30, 0x0264	; 0x800264 <mySM>
     e7e:	f0 91 65 02 	lds	r31, 0x0265	; 0x800265 <mySM+0x1>
     e82:	c0 84       	ldd	r12, Z+8	; 0x08
     e84:	d1 84       	ldd	r13, Z+9	; 0x09
     e86:	e2 84       	ldd	r14, Z+10	; 0x0a
     e88:	f3 84       	ldd	r15, Z+11	; 0x0b
						uart.sendNb(tare);
     e8a:	b7 01       	movw	r22, r14
     e8c:	a6 01       	movw	r20, r12
     e8e:	81 e8       	ldi	r24, 0x81	; 129
     e90:	92 e0       	ldi	r25, 0x02	; 2
     e92:	0e 94 34 06 	call	0xc68	; 0xc68 <_ZN4UART6sendNbEl>
						mySM.myScale->offset=tare;
     e96:	e0 91 64 02 	lds	r30, 0x0264	; 0x800264 <mySM>
     e9a:	f0 91 65 02 	lds	r31, 0x0265	; 0x800265 <mySM+0x1>
     e9e:	c4 82       	std	Z+4, r12	; 0x04
     ea0:	d5 82       	std	Z+5, r13	; 0x05
     ea2:	e6 82       	std	Z+6, r14	; 0x06
     ea4:	f7 82       	std	Z+7, r15	; 0x07
     ea6:	58 cf       	rjmp	.-336    	; 0xd58 <main+0x36>
					}
					break;
				
				case 'C':
				case 'c':
					if(cmd[1]=='?'){
     ea8:	89 81       	ldd	r24, Y+1	; 0x01
     eaa:	8f 33       	cpi	r24, 0x3F	; 63
     eac:	99 f4       	brne	.+38     	; 0xed4 <main+0x1b2>
						uart.sendString("Current gain is: ");
     eae:	6f ee       	ldi	r22, 0xEF	; 239
     eb0:	71 e0       	ldi	r23, 0x01	; 1
     eb2:	81 e8       	ldi	r24, 0x81	; 129
     eb4:	92 e0       	ldi	r25, 0x02	; 2
     eb6:	0e 94 d5 05 	call	0xbaa	; 0xbaa <_ZN4UART10sendStringEPc>
						uart.sendNb(mySM.myScale->gain);
     eba:	e0 91 64 02 	lds	r30, 0x0264	; 0x800264 <mySM>
     ebe:	f0 91 65 02 	lds	r31, 0x0265	; 0x800265 <mySM+0x1>
     ec2:	40 81       	ld	r20, Z
     ec4:	51 81       	ldd	r21, Z+1	; 0x01
     ec6:	62 81       	ldd	r22, Z+2	; 0x02
     ec8:	73 81       	ldd	r23, Z+3	; 0x03
     eca:	81 e8       	ldi	r24, 0x81	; 129
     ecc:	92 e0       	ldi	r25, 0x02	; 2
     ece:	0e 94 34 06 	call	0xc68	; 0xc68 <_ZN4UART6sendNbEl>
     ed2:	42 cf       	rjmp	.-380    	; 0xd58 <main+0x36>
					}else{
						uart.sendString("New gain set to: ");
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	72 e0       	ldi	r23, 0x02	; 2
     ed8:	81 e8       	ldi	r24, 0x81	; 129
     eda:	92 e0       	ldi	r25, 0x02	; 2
     edc:	0e 94 d5 05 	call	0xbaa	; 0xbaa <_ZN4UART10sendStringEPc>
						cmd[0]=' ';
     ee0:	18 83       	st	Y, r17
						int32_t gain=strtol(cmd,NULL,10)/(mySM.myScale->value-mySM.myScale->offset);
     ee2:	4a e0       	ldi	r20, 0x0A	; 10
     ee4:	50 e0       	ldi	r21, 0x00	; 0
     ee6:	60 e0       	ldi	r22, 0x00	; 0
     ee8:	70 e0       	ldi	r23, 0x00	; 0
     eea:	ce 01       	movw	r24, r28
     eec:	0e 94 1e 0d 	call	0x1a3c	; 0x1a3c <strtol>
     ef0:	e0 91 64 02 	lds	r30, 0x0264	; 0x800264 <mySM>
     ef4:	f0 91 65 02 	lds	r31, 0x0265	; 0x800265 <mySM+0x1>
     ef8:	80 84       	ldd	r8, Z+8	; 0x08
     efa:	91 84       	ldd	r9, Z+9	; 0x09
     efc:	a2 84       	ldd	r10, Z+10	; 0x0a
     efe:	b3 84       	ldd	r11, Z+11	; 0x0b
     f00:	c4 80       	ldd	r12, Z+4	; 0x04
     f02:	d5 80       	ldd	r13, Z+5	; 0x05
     f04:	e6 80       	ldd	r14, Z+6	; 0x06
     f06:	f7 80       	ldd	r15, Z+7	; 0x07
     f08:	a5 01       	movw	r20, r10
     f0a:	94 01       	movw	r18, r8
     f0c:	2c 19       	sub	r18, r12
     f0e:	3d 09       	sbc	r19, r13
     f10:	4e 09       	sbc	r20, r14
     f12:	5f 09       	sbc	r21, r15
     f14:	0e 94 86 0c 	call	0x190c	; 0x190c <__divmodsi4>
     f18:	69 01       	movw	r12, r18
     f1a:	7a 01       	movw	r14, r20
						uart.sendNb(gain);
     f1c:	ba 01       	movw	r22, r20
     f1e:	a9 01       	movw	r20, r18
     f20:	81 e8       	ldi	r24, 0x81	; 129
     f22:	92 e0       	ldi	r25, 0x02	; 2
     f24:	0e 94 34 06 	call	0xc68	; 0xc68 <_ZN4UART6sendNbEl>
						mySM.myScale->gain=gain;
     f28:	e0 91 64 02 	lds	r30, 0x0264	; 0x800264 <mySM>
     f2c:	f0 91 65 02 	lds	r31, 0x0265	; 0x800265 <mySM+0x1>
     f30:	c0 82       	st	Z, r12
     f32:	d1 82       	std	Z+1, r13	; 0x01
     f34:	e2 82       	std	Z+2, r14	; 0x02
     f36:	f3 82       	std	Z+3, r15	; 0x03
     f38:	0f cf       	rjmp	.-482    	; 0xd58 <main+0x36>
					}
					break;
					
				default:
					uart.sendString("Command not recognized !",true);
     f3a:	41 e0       	ldi	r20, 0x01	; 1
     f3c:	63 e1       	ldi	r22, 0x13	; 19
     f3e:	72 e0       	ldi	r23, 0x02	; 2
     f40:	67 cf       	rjmp	.-306    	; 0xe10 <main+0xee>

00000f42 <_GLOBAL__sub_I_uart>:
#define BATT_EMPTY 305
#define BATT_ONEBAR 315
#define BATT_TWOBAR 325
#define BATT_FULL 335

UART uart;
     f42:	81 e8       	ldi	r24, 0x81	; 129
     f44:	92 e0       	ldi	r25, 0x02	; 2
     f46:	0e 94 b6 05 	call	0xb6c	; 0xb6c <_ZN4UARTC1Ev>
LCD myLCD=LCD(0);//Use 1 for lowest power LCD mode
     f4a:	60 e0       	ldi	r22, 0x00	; 0
     f4c:	80 e8       	ldi	r24, 0x80	; 128
     f4e:	92 e0       	ldi	r25, 0x02	; 2
     f50:	0e 94 76 01 	call	0x2ec	; 0x2ec <_ZN3LCDC1Eb>
Scale myScale=Scale(&uart);
     f54:	61 e8       	ldi	r22, 0x81	; 129
     f56:	72 e0       	ldi	r23, 0x02	; 2
     f58:	8d e6       	ldi	r24, 0x6D	; 109
     f5a:	92 e0       	ldi	r25, 0x02	; 2
     f5c:	0e 94 7b 04 	call	0x8f6	; 0x8f6 <_ZN5ScaleC1EP4UART>
SM mySM(&uart, &myScale,&myLCD);
     f60:	20 e8       	ldi	r18, 0x80	; 128
     f62:	32 e0       	ldi	r19, 0x02	; 2
     f64:	4d e6       	ldi	r20, 0x6D	; 109
     f66:	52 e0       	ldi	r21, 0x02	; 2
     f68:	61 e8       	ldi	r22, 0x81	; 129
     f6a:	72 e0       	ldi	r23, 0x02	; 2
     f6c:	84 e6       	ldi	r24, 0x64	; 100
     f6e:	92 e0       	ldi	r25, 0x02	; 2
     f70:	0c 94 51 03 	jmp	0x6a2	; 0x6a2 <_ZN2SMC1EP4UARTP5ScaleP3LCD>

00000f74 <_GLOBAL__sub_D_uart>:
     f74:	84 e6       	ldi	r24, 0x64	; 100
     f76:	92 e0       	ldi	r25, 0x02	; 2
     f78:	0e 94 62 03 	call	0x6c4	; 0x6c4 <_ZN2SMD1Ev>
#define BATT_TWOBAR 325
#define BATT_FULL 335

UART uart;
LCD myLCD=LCD(0);//Use 1 for lowest power LCD mode
Scale myScale=Scale(&uart);
     f7c:	8d e6       	ldi	r24, 0x6D	; 109
     f7e:	92 e0       	ldi	r25, 0x02	; 2
     f80:	0e 94 aa 04 	call	0x954	; 0x954 <_ZN5ScaleD1Ev>
#define BATT_ONEBAR 315
#define BATT_TWOBAR 325
#define BATT_FULL 335

UART uart;
LCD myLCD=LCD(0);//Use 1 for lowest power LCD mode
     f84:	80 e8       	ldi	r24, 0x80	; 128
     f86:	92 e0       	ldi	r25, 0x02	; 2
     f88:	0e 94 9b 01 	call	0x336	; 0x336 <_ZN3LCDD1Ev>
#define BATT_EMPTY 305
#define BATT_ONEBAR 315
#define BATT_TWOBAR 325
#define BATT_FULL 335

UART uart;
     f8c:	81 e8       	ldi	r24, 0x81	; 129
     f8e:	92 e0       	ldi	r25, 0x02	; 2
     f90:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <_ZN4UARTD1Ev>

00000f94 <vfprintf>:
     f94:	a0 e1       	ldi	r26, 0x10	; 16
     f96:	b0 e0       	ldi	r27, 0x00	; 0
     f98:	e0 ed       	ldi	r30, 0xD0	; 208
     f9a:	f7 e0       	ldi	r31, 0x07	; 7
     f9c:	0c 94 b6 0c 	jmp	0x196c	; 0x196c <__prologue_saves__>
     fa0:	7c 01       	movw	r14, r24
     fa2:	1b 01       	movw	r2, r22
     fa4:	6a 01       	movw	r12, r20
     fa6:	fc 01       	movw	r30, r24
     fa8:	17 82       	std	Z+7, r1	; 0x07
     faa:	16 82       	std	Z+6, r1	; 0x06
     fac:	83 81       	ldd	r24, Z+3	; 0x03
     fae:	81 ff       	sbrs	r24, 1
     fb0:	44 c3       	rjmp	.+1672   	; 0x163a <vfprintf+0x6a6>
     fb2:	9e 01       	movw	r18, r28
     fb4:	2f 5f       	subi	r18, 0xFF	; 255
     fb6:	3f 4f       	sbci	r19, 0xFF	; 255
     fb8:	39 01       	movw	r6, r18
     fba:	f7 01       	movw	r30, r14
     fbc:	93 81       	ldd	r25, Z+3	; 0x03
     fbe:	f1 01       	movw	r30, r2
     fc0:	93 fd       	sbrc	r25, 3
     fc2:	85 91       	lpm	r24, Z+
     fc4:	93 ff       	sbrs	r25, 3
     fc6:	81 91       	ld	r24, Z+
     fc8:	1f 01       	movw	r2, r30
     fca:	88 23       	and	r24, r24
     fcc:	09 f4       	brne	.+2      	; 0xfd0 <vfprintf+0x3c>
     fce:	31 c3       	rjmp	.+1634   	; 0x1632 <vfprintf+0x69e>
     fd0:	85 32       	cpi	r24, 0x25	; 37
     fd2:	39 f4       	brne	.+14     	; 0xfe2 <vfprintf+0x4e>
     fd4:	93 fd       	sbrc	r25, 3
     fd6:	85 91       	lpm	r24, Z+
     fd8:	93 ff       	sbrs	r25, 3
     fda:	81 91       	ld	r24, Z+
     fdc:	1f 01       	movw	r2, r30
     fde:	85 32       	cpi	r24, 0x25	; 37
     fe0:	39 f4       	brne	.+14     	; 0xff0 <vfprintf+0x5c>
     fe2:	b7 01       	movw	r22, r14
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
     fea:	56 01       	movw	r10, r12
     fec:	65 01       	movw	r12, r10
     fee:	e5 cf       	rjmp	.-54     	; 0xfba <vfprintf+0x26>
     ff0:	10 e0       	ldi	r17, 0x00	; 0
     ff2:	51 2c       	mov	r5, r1
     ff4:	91 2c       	mov	r9, r1
     ff6:	ff e1       	ldi	r31, 0x1F	; 31
     ff8:	f9 15       	cp	r31, r9
     ffa:	d8 f0       	brcs	.+54     	; 0x1032 <vfprintf+0x9e>
     ffc:	8b 32       	cpi	r24, 0x2B	; 43
     ffe:	79 f0       	breq	.+30     	; 0x101e <vfprintf+0x8a>
    1000:	38 f4       	brcc	.+14     	; 0x1010 <vfprintf+0x7c>
    1002:	80 32       	cpi	r24, 0x20	; 32
    1004:	79 f0       	breq	.+30     	; 0x1024 <vfprintf+0x90>
    1006:	83 32       	cpi	r24, 0x23	; 35
    1008:	a1 f4       	brne	.+40     	; 0x1032 <vfprintf+0x9e>
    100a:	f9 2d       	mov	r31, r9
    100c:	f0 61       	ori	r31, 0x10	; 16
    100e:	2e c0       	rjmp	.+92     	; 0x106c <vfprintf+0xd8>
    1010:	8d 32       	cpi	r24, 0x2D	; 45
    1012:	61 f0       	breq	.+24     	; 0x102c <vfprintf+0x98>
    1014:	80 33       	cpi	r24, 0x30	; 48
    1016:	69 f4       	brne	.+26     	; 0x1032 <vfprintf+0x9e>
    1018:	29 2d       	mov	r18, r9
    101a:	21 60       	ori	r18, 0x01	; 1
    101c:	2d c0       	rjmp	.+90     	; 0x1078 <vfprintf+0xe4>
    101e:	39 2d       	mov	r19, r9
    1020:	32 60       	ori	r19, 0x02	; 2
    1022:	93 2e       	mov	r9, r19
    1024:	89 2d       	mov	r24, r9
    1026:	84 60       	ori	r24, 0x04	; 4
    1028:	98 2e       	mov	r9, r24
    102a:	2a c0       	rjmp	.+84     	; 0x1080 <vfprintf+0xec>
    102c:	e9 2d       	mov	r30, r9
    102e:	e8 60       	ori	r30, 0x08	; 8
    1030:	15 c0       	rjmp	.+42     	; 0x105c <vfprintf+0xc8>
    1032:	97 fc       	sbrc	r9, 7
    1034:	2d c0       	rjmp	.+90     	; 0x1090 <vfprintf+0xfc>
    1036:	20 ed       	ldi	r18, 0xD0	; 208
    1038:	28 0f       	add	r18, r24
    103a:	2a 30       	cpi	r18, 0x0A	; 10
    103c:	88 f4       	brcc	.+34     	; 0x1060 <vfprintf+0xcc>
    103e:	96 fe       	sbrs	r9, 6
    1040:	06 c0       	rjmp	.+12     	; 0x104e <vfprintf+0xba>
    1042:	3a e0       	ldi	r19, 0x0A	; 10
    1044:	13 9f       	mul	r17, r19
    1046:	20 0d       	add	r18, r0
    1048:	11 24       	eor	r1, r1
    104a:	12 2f       	mov	r17, r18
    104c:	19 c0       	rjmp	.+50     	; 0x1080 <vfprintf+0xec>
    104e:	8a e0       	ldi	r24, 0x0A	; 10
    1050:	58 9e       	mul	r5, r24
    1052:	20 0d       	add	r18, r0
    1054:	11 24       	eor	r1, r1
    1056:	52 2e       	mov	r5, r18
    1058:	e9 2d       	mov	r30, r9
    105a:	e0 62       	ori	r30, 0x20	; 32
    105c:	9e 2e       	mov	r9, r30
    105e:	10 c0       	rjmp	.+32     	; 0x1080 <vfprintf+0xec>
    1060:	8e 32       	cpi	r24, 0x2E	; 46
    1062:	31 f4       	brne	.+12     	; 0x1070 <vfprintf+0xdc>
    1064:	96 fc       	sbrc	r9, 6
    1066:	e5 c2       	rjmp	.+1482   	; 0x1632 <vfprintf+0x69e>
    1068:	f9 2d       	mov	r31, r9
    106a:	f0 64       	ori	r31, 0x40	; 64
    106c:	9f 2e       	mov	r9, r31
    106e:	08 c0       	rjmp	.+16     	; 0x1080 <vfprintf+0xec>
    1070:	8c 36       	cpi	r24, 0x6C	; 108
    1072:	21 f4       	brne	.+8      	; 0x107c <vfprintf+0xe8>
    1074:	29 2d       	mov	r18, r9
    1076:	20 68       	ori	r18, 0x80	; 128
    1078:	92 2e       	mov	r9, r18
    107a:	02 c0       	rjmp	.+4      	; 0x1080 <vfprintf+0xec>
    107c:	88 36       	cpi	r24, 0x68	; 104
    107e:	41 f4       	brne	.+16     	; 0x1090 <vfprintf+0xfc>
    1080:	f1 01       	movw	r30, r2
    1082:	93 fd       	sbrc	r25, 3
    1084:	85 91       	lpm	r24, Z+
    1086:	93 ff       	sbrs	r25, 3
    1088:	81 91       	ld	r24, Z+
    108a:	1f 01       	movw	r2, r30
    108c:	81 11       	cpse	r24, r1
    108e:	b3 cf       	rjmp	.-154    	; 0xff6 <vfprintf+0x62>
    1090:	9b eb       	ldi	r25, 0xBB	; 187
    1092:	98 0f       	add	r25, r24
    1094:	93 30       	cpi	r25, 0x03	; 3
    1096:	20 f4       	brcc	.+8      	; 0x10a0 <vfprintf+0x10c>
    1098:	99 2d       	mov	r25, r9
    109a:	90 61       	ori	r25, 0x10	; 16
    109c:	80 5e       	subi	r24, 0xE0	; 224
    109e:	07 c0       	rjmp	.+14     	; 0x10ae <vfprintf+0x11a>
    10a0:	9b e9       	ldi	r25, 0x9B	; 155
    10a2:	98 0f       	add	r25, r24
    10a4:	93 30       	cpi	r25, 0x03	; 3
    10a6:	08 f0       	brcs	.+2      	; 0x10aa <vfprintf+0x116>
    10a8:	66 c1       	rjmp	.+716    	; 0x1376 <vfprintf+0x3e2>
    10aa:	99 2d       	mov	r25, r9
    10ac:	9f 7e       	andi	r25, 0xEF	; 239
    10ae:	96 ff       	sbrs	r25, 6
    10b0:	16 e0       	ldi	r17, 0x06	; 6
    10b2:	9f 73       	andi	r25, 0x3F	; 63
    10b4:	99 2e       	mov	r9, r25
    10b6:	85 36       	cpi	r24, 0x65	; 101
    10b8:	19 f4       	brne	.+6      	; 0x10c0 <vfprintf+0x12c>
    10ba:	90 64       	ori	r25, 0x40	; 64
    10bc:	99 2e       	mov	r9, r25
    10be:	08 c0       	rjmp	.+16     	; 0x10d0 <vfprintf+0x13c>
    10c0:	86 36       	cpi	r24, 0x66	; 102
    10c2:	21 f4       	brne	.+8      	; 0x10cc <vfprintf+0x138>
    10c4:	39 2f       	mov	r19, r25
    10c6:	30 68       	ori	r19, 0x80	; 128
    10c8:	93 2e       	mov	r9, r19
    10ca:	02 c0       	rjmp	.+4      	; 0x10d0 <vfprintf+0x13c>
    10cc:	11 11       	cpse	r17, r1
    10ce:	11 50       	subi	r17, 0x01	; 1
    10d0:	97 fe       	sbrs	r9, 7
    10d2:	07 c0       	rjmp	.+14     	; 0x10e2 <vfprintf+0x14e>
    10d4:	1c 33       	cpi	r17, 0x3C	; 60
    10d6:	50 f4       	brcc	.+20     	; 0x10ec <vfprintf+0x158>
    10d8:	44 24       	eor	r4, r4
    10da:	43 94       	inc	r4
    10dc:	41 0e       	add	r4, r17
    10de:	27 e0       	ldi	r18, 0x07	; 7
    10e0:	0b c0       	rjmp	.+22     	; 0x10f8 <vfprintf+0x164>
    10e2:	18 30       	cpi	r17, 0x08	; 8
    10e4:	38 f0       	brcs	.+14     	; 0x10f4 <vfprintf+0x160>
    10e6:	27 e0       	ldi	r18, 0x07	; 7
    10e8:	17 e0       	ldi	r17, 0x07	; 7
    10ea:	05 c0       	rjmp	.+10     	; 0x10f6 <vfprintf+0x162>
    10ec:	27 e0       	ldi	r18, 0x07	; 7
    10ee:	9c e3       	ldi	r25, 0x3C	; 60
    10f0:	49 2e       	mov	r4, r25
    10f2:	02 c0       	rjmp	.+4      	; 0x10f8 <vfprintf+0x164>
    10f4:	21 2f       	mov	r18, r17
    10f6:	41 2c       	mov	r4, r1
    10f8:	56 01       	movw	r10, r12
    10fa:	84 e0       	ldi	r24, 0x04	; 4
    10fc:	a8 0e       	add	r10, r24
    10fe:	b1 1c       	adc	r11, r1
    1100:	f6 01       	movw	r30, r12
    1102:	60 81       	ld	r22, Z
    1104:	71 81       	ldd	r23, Z+1	; 0x01
    1106:	82 81       	ldd	r24, Z+2	; 0x02
    1108:	93 81       	ldd	r25, Z+3	; 0x03
    110a:	04 2d       	mov	r16, r4
    110c:	a3 01       	movw	r20, r6
    110e:	0e 94 34 0e 	call	0x1c68	; 0x1c68 <__ftoa_engine>
    1112:	6c 01       	movw	r12, r24
    1114:	f9 81       	ldd	r31, Y+1	; 0x01
    1116:	fc 87       	std	Y+12, r31	; 0x0c
    1118:	f0 ff       	sbrs	r31, 0
    111a:	02 c0       	rjmp	.+4      	; 0x1120 <vfprintf+0x18c>
    111c:	f3 ff       	sbrs	r31, 3
    111e:	06 c0       	rjmp	.+12     	; 0x112c <vfprintf+0x198>
    1120:	91 fc       	sbrc	r9, 1
    1122:	06 c0       	rjmp	.+12     	; 0x1130 <vfprintf+0x19c>
    1124:	92 fe       	sbrs	r9, 2
    1126:	06 c0       	rjmp	.+12     	; 0x1134 <vfprintf+0x1a0>
    1128:	00 e2       	ldi	r16, 0x20	; 32
    112a:	05 c0       	rjmp	.+10     	; 0x1136 <vfprintf+0x1a2>
    112c:	0d e2       	ldi	r16, 0x2D	; 45
    112e:	03 c0       	rjmp	.+6      	; 0x1136 <vfprintf+0x1a2>
    1130:	0b e2       	ldi	r16, 0x2B	; 43
    1132:	01 c0       	rjmp	.+2      	; 0x1136 <vfprintf+0x1a2>
    1134:	00 e0       	ldi	r16, 0x00	; 0
    1136:	8c 85       	ldd	r24, Y+12	; 0x0c
    1138:	8c 70       	andi	r24, 0x0C	; 12
    113a:	19 f0       	breq	.+6      	; 0x1142 <vfprintf+0x1ae>
    113c:	01 11       	cpse	r16, r1
    113e:	5a c2       	rjmp	.+1204   	; 0x15f4 <vfprintf+0x660>
    1140:	9b c2       	rjmp	.+1334   	; 0x1678 <vfprintf+0x6e4>
    1142:	97 fe       	sbrs	r9, 7
    1144:	10 c0       	rjmp	.+32     	; 0x1166 <vfprintf+0x1d2>
    1146:	4c 0c       	add	r4, r12
    1148:	fc 85       	ldd	r31, Y+12	; 0x0c
    114a:	f4 ff       	sbrs	r31, 4
    114c:	04 c0       	rjmp	.+8      	; 0x1156 <vfprintf+0x1c2>
    114e:	8a 81       	ldd	r24, Y+2	; 0x02
    1150:	81 33       	cpi	r24, 0x31	; 49
    1152:	09 f4       	brne	.+2      	; 0x1156 <vfprintf+0x1c2>
    1154:	4a 94       	dec	r4
    1156:	14 14       	cp	r1, r4
    1158:	74 f5       	brge	.+92     	; 0x11b6 <vfprintf+0x222>
    115a:	28 e0       	ldi	r18, 0x08	; 8
    115c:	24 15       	cp	r18, r4
    115e:	78 f5       	brcc	.+94     	; 0x11be <vfprintf+0x22a>
    1160:	88 e0       	ldi	r24, 0x08	; 8
    1162:	48 2e       	mov	r4, r24
    1164:	2c c0       	rjmp	.+88     	; 0x11be <vfprintf+0x22a>
    1166:	96 fc       	sbrc	r9, 6
    1168:	2a c0       	rjmp	.+84     	; 0x11be <vfprintf+0x22a>
    116a:	81 2f       	mov	r24, r17
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	8c 15       	cp	r24, r12
    1170:	9d 05       	cpc	r25, r13
    1172:	9c f0       	brlt	.+38     	; 0x119a <vfprintf+0x206>
    1174:	3c ef       	ldi	r19, 0xFC	; 252
    1176:	c3 16       	cp	r12, r19
    1178:	3f ef       	ldi	r19, 0xFF	; 255
    117a:	d3 06       	cpc	r13, r19
    117c:	74 f0       	brlt	.+28     	; 0x119a <vfprintf+0x206>
    117e:	89 2d       	mov	r24, r9
    1180:	80 68       	ori	r24, 0x80	; 128
    1182:	98 2e       	mov	r9, r24
    1184:	0a c0       	rjmp	.+20     	; 0x119a <vfprintf+0x206>
    1186:	e2 e0       	ldi	r30, 0x02	; 2
    1188:	f0 e0       	ldi	r31, 0x00	; 0
    118a:	ec 0f       	add	r30, r28
    118c:	fd 1f       	adc	r31, r29
    118e:	e1 0f       	add	r30, r17
    1190:	f1 1d       	adc	r31, r1
    1192:	80 81       	ld	r24, Z
    1194:	80 33       	cpi	r24, 0x30	; 48
    1196:	19 f4       	brne	.+6      	; 0x119e <vfprintf+0x20a>
    1198:	11 50       	subi	r17, 0x01	; 1
    119a:	11 11       	cpse	r17, r1
    119c:	f4 cf       	rjmp	.-24     	; 0x1186 <vfprintf+0x1f2>
    119e:	97 fe       	sbrs	r9, 7
    11a0:	0e c0       	rjmp	.+28     	; 0x11be <vfprintf+0x22a>
    11a2:	44 24       	eor	r4, r4
    11a4:	43 94       	inc	r4
    11a6:	41 0e       	add	r4, r17
    11a8:	81 2f       	mov	r24, r17
    11aa:	90 e0       	ldi	r25, 0x00	; 0
    11ac:	c8 16       	cp	r12, r24
    11ae:	d9 06       	cpc	r13, r25
    11b0:	2c f4       	brge	.+10     	; 0x11bc <vfprintf+0x228>
    11b2:	1c 19       	sub	r17, r12
    11b4:	04 c0       	rjmp	.+8      	; 0x11be <vfprintf+0x22a>
    11b6:	44 24       	eor	r4, r4
    11b8:	43 94       	inc	r4
    11ba:	01 c0       	rjmp	.+2      	; 0x11be <vfprintf+0x22a>
    11bc:	10 e0       	ldi	r17, 0x00	; 0
    11be:	97 fe       	sbrs	r9, 7
    11c0:	06 c0       	rjmp	.+12     	; 0x11ce <vfprintf+0x23a>
    11c2:	1c 14       	cp	r1, r12
    11c4:	1d 04       	cpc	r1, r13
    11c6:	34 f4       	brge	.+12     	; 0x11d4 <vfprintf+0x240>
    11c8:	c6 01       	movw	r24, r12
    11ca:	01 96       	adiw	r24, 0x01	; 1
    11cc:	05 c0       	rjmp	.+10     	; 0x11d8 <vfprintf+0x244>
    11ce:	85 e0       	ldi	r24, 0x05	; 5
    11d0:	90 e0       	ldi	r25, 0x00	; 0
    11d2:	02 c0       	rjmp	.+4      	; 0x11d8 <vfprintf+0x244>
    11d4:	81 e0       	ldi	r24, 0x01	; 1
    11d6:	90 e0       	ldi	r25, 0x00	; 0
    11d8:	01 11       	cpse	r16, r1
    11da:	01 96       	adiw	r24, 0x01	; 1
    11dc:	11 23       	and	r17, r17
    11de:	31 f0       	breq	.+12     	; 0x11ec <vfprintf+0x258>
    11e0:	21 2f       	mov	r18, r17
    11e2:	30 e0       	ldi	r19, 0x00	; 0
    11e4:	2f 5f       	subi	r18, 0xFF	; 255
    11e6:	3f 4f       	sbci	r19, 0xFF	; 255
    11e8:	82 0f       	add	r24, r18
    11ea:	93 1f       	adc	r25, r19
    11ec:	25 2d       	mov	r18, r5
    11ee:	30 e0       	ldi	r19, 0x00	; 0
    11f0:	82 17       	cp	r24, r18
    11f2:	93 07       	cpc	r25, r19
    11f4:	14 f4       	brge	.+4      	; 0x11fa <vfprintf+0x266>
    11f6:	58 1a       	sub	r5, r24
    11f8:	01 c0       	rjmp	.+2      	; 0x11fc <vfprintf+0x268>
    11fa:	51 2c       	mov	r5, r1
    11fc:	89 2d       	mov	r24, r9
    11fe:	89 70       	andi	r24, 0x09	; 9
    1200:	49 f4       	brne	.+18     	; 0x1214 <vfprintf+0x280>
    1202:	55 20       	and	r5, r5
    1204:	39 f0       	breq	.+14     	; 0x1214 <vfprintf+0x280>
    1206:	b7 01       	movw	r22, r14
    1208:	80 e2       	ldi	r24, 0x20	; 32
    120a:	90 e0       	ldi	r25, 0x00	; 0
    120c:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    1210:	5a 94       	dec	r5
    1212:	f7 cf       	rjmp	.-18     	; 0x1202 <vfprintf+0x26e>
    1214:	00 23       	and	r16, r16
    1216:	29 f0       	breq	.+10     	; 0x1222 <vfprintf+0x28e>
    1218:	b7 01       	movw	r22, r14
    121a:	80 2f       	mov	r24, r16
    121c:	90 e0       	ldi	r25, 0x00	; 0
    121e:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    1222:	93 fc       	sbrc	r9, 3
    1224:	09 c0       	rjmp	.+18     	; 0x1238 <vfprintf+0x2a4>
    1226:	55 20       	and	r5, r5
    1228:	39 f0       	breq	.+14     	; 0x1238 <vfprintf+0x2a4>
    122a:	b7 01       	movw	r22, r14
    122c:	80 e3       	ldi	r24, 0x30	; 48
    122e:	90 e0       	ldi	r25, 0x00	; 0
    1230:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    1234:	5a 94       	dec	r5
    1236:	f7 cf       	rjmp	.-18     	; 0x1226 <vfprintf+0x292>
    1238:	97 fe       	sbrs	r9, 7
    123a:	4c c0       	rjmp	.+152    	; 0x12d4 <vfprintf+0x340>
    123c:	46 01       	movw	r8, r12
    123e:	d7 fe       	sbrs	r13, 7
    1240:	02 c0       	rjmp	.+4      	; 0x1246 <vfprintf+0x2b2>
    1242:	81 2c       	mov	r8, r1
    1244:	91 2c       	mov	r9, r1
    1246:	c6 01       	movw	r24, r12
    1248:	88 19       	sub	r24, r8
    124a:	99 09       	sbc	r25, r9
    124c:	f3 01       	movw	r30, r6
    124e:	e8 0f       	add	r30, r24
    1250:	f9 1f       	adc	r31, r25
    1252:	fe 87       	std	Y+14, r31	; 0x0e
    1254:	ed 87       	std	Y+13, r30	; 0x0d
    1256:	96 01       	movw	r18, r12
    1258:	24 19       	sub	r18, r4
    125a:	31 09       	sbc	r19, r1
    125c:	38 8b       	std	Y+16, r19	; 0x10
    125e:	2f 87       	std	Y+15, r18	; 0x0f
    1260:	01 2f       	mov	r16, r17
    1262:	10 e0       	ldi	r17, 0x00	; 0
    1264:	11 95       	neg	r17
    1266:	01 95       	neg	r16
    1268:	11 09       	sbc	r17, r1
    126a:	3f ef       	ldi	r19, 0xFF	; 255
    126c:	83 16       	cp	r8, r19
    126e:	93 06       	cpc	r9, r19
    1270:	29 f4       	brne	.+10     	; 0x127c <vfprintf+0x2e8>
    1272:	b7 01       	movw	r22, r14
    1274:	8e e2       	ldi	r24, 0x2E	; 46
    1276:	90 e0       	ldi	r25, 0x00	; 0
    1278:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    127c:	c8 14       	cp	r12, r8
    127e:	d9 04       	cpc	r13, r9
    1280:	4c f0       	brlt	.+18     	; 0x1294 <vfprintf+0x300>
    1282:	8f 85       	ldd	r24, Y+15	; 0x0f
    1284:	98 89       	ldd	r25, Y+16	; 0x10
    1286:	88 15       	cp	r24, r8
    1288:	99 05       	cpc	r25, r9
    128a:	24 f4       	brge	.+8      	; 0x1294 <vfprintf+0x300>
    128c:	ed 85       	ldd	r30, Y+13	; 0x0d
    128e:	fe 85       	ldd	r31, Y+14	; 0x0e
    1290:	81 81       	ldd	r24, Z+1	; 0x01
    1292:	01 c0       	rjmp	.+2      	; 0x1296 <vfprintf+0x302>
    1294:	80 e3       	ldi	r24, 0x30	; 48
    1296:	f1 e0       	ldi	r31, 0x01	; 1
    1298:	8f 1a       	sub	r8, r31
    129a:	91 08       	sbc	r9, r1
    129c:	2d 85       	ldd	r18, Y+13	; 0x0d
    129e:	3e 85       	ldd	r19, Y+14	; 0x0e
    12a0:	2f 5f       	subi	r18, 0xFF	; 255
    12a2:	3f 4f       	sbci	r19, 0xFF	; 255
    12a4:	3e 87       	std	Y+14, r19	; 0x0e
    12a6:	2d 87       	std	Y+13, r18	; 0x0d
    12a8:	80 16       	cp	r8, r16
    12aa:	91 06       	cpc	r9, r17
    12ac:	2c f0       	brlt	.+10     	; 0x12b8 <vfprintf+0x324>
    12ae:	b7 01       	movw	r22, r14
    12b0:	90 e0       	ldi	r25, 0x00	; 0
    12b2:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    12b6:	d9 cf       	rjmp	.-78     	; 0x126a <vfprintf+0x2d6>
    12b8:	c8 14       	cp	r12, r8
    12ba:	d9 04       	cpc	r13, r9
    12bc:	41 f4       	brne	.+16     	; 0x12ce <vfprintf+0x33a>
    12be:	9a 81       	ldd	r25, Y+2	; 0x02
    12c0:	96 33       	cpi	r25, 0x36	; 54
    12c2:	20 f4       	brcc	.+8      	; 0x12cc <vfprintf+0x338>
    12c4:	95 33       	cpi	r25, 0x35	; 53
    12c6:	19 f4       	brne	.+6      	; 0x12ce <vfprintf+0x33a>
    12c8:	3c 85       	ldd	r19, Y+12	; 0x0c
    12ca:	34 ff       	sbrs	r19, 4
    12cc:	81 e3       	ldi	r24, 0x31	; 49
    12ce:	b7 01       	movw	r22, r14
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	4e c0       	rjmp	.+156    	; 0x1370 <vfprintf+0x3dc>
    12d4:	8a 81       	ldd	r24, Y+2	; 0x02
    12d6:	81 33       	cpi	r24, 0x31	; 49
    12d8:	19 f0       	breq	.+6      	; 0x12e0 <vfprintf+0x34c>
    12da:	9c 85       	ldd	r25, Y+12	; 0x0c
    12dc:	9f 7e       	andi	r25, 0xEF	; 239
    12de:	9c 87       	std	Y+12, r25	; 0x0c
    12e0:	b7 01       	movw	r22, r14
    12e2:	90 e0       	ldi	r25, 0x00	; 0
    12e4:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    12e8:	11 11       	cpse	r17, r1
    12ea:	05 c0       	rjmp	.+10     	; 0x12f6 <vfprintf+0x362>
    12ec:	94 fc       	sbrc	r9, 4
    12ee:	18 c0       	rjmp	.+48     	; 0x1320 <vfprintf+0x38c>
    12f0:	85 e6       	ldi	r24, 0x65	; 101
    12f2:	90 e0       	ldi	r25, 0x00	; 0
    12f4:	17 c0       	rjmp	.+46     	; 0x1324 <vfprintf+0x390>
    12f6:	b7 01       	movw	r22, r14
    12f8:	8e e2       	ldi	r24, 0x2E	; 46
    12fa:	90 e0       	ldi	r25, 0x00	; 0
    12fc:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    1300:	1e 5f       	subi	r17, 0xFE	; 254
    1302:	82 e0       	ldi	r24, 0x02	; 2
    1304:	01 e0       	ldi	r16, 0x01	; 1
    1306:	08 0f       	add	r16, r24
    1308:	f3 01       	movw	r30, r6
    130a:	e8 0f       	add	r30, r24
    130c:	f1 1d       	adc	r31, r1
    130e:	80 81       	ld	r24, Z
    1310:	b7 01       	movw	r22, r14
    1312:	90 e0       	ldi	r25, 0x00	; 0
    1314:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    1318:	80 2f       	mov	r24, r16
    131a:	01 13       	cpse	r16, r17
    131c:	f3 cf       	rjmp	.-26     	; 0x1304 <vfprintf+0x370>
    131e:	e6 cf       	rjmp	.-52     	; 0x12ec <vfprintf+0x358>
    1320:	85 e4       	ldi	r24, 0x45	; 69
    1322:	90 e0       	ldi	r25, 0x00	; 0
    1324:	b7 01       	movw	r22, r14
    1326:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    132a:	d7 fc       	sbrc	r13, 7
    132c:	06 c0       	rjmp	.+12     	; 0x133a <vfprintf+0x3a6>
    132e:	c1 14       	cp	r12, r1
    1330:	d1 04       	cpc	r13, r1
    1332:	41 f4       	brne	.+16     	; 0x1344 <vfprintf+0x3b0>
    1334:	ec 85       	ldd	r30, Y+12	; 0x0c
    1336:	e4 ff       	sbrs	r30, 4
    1338:	05 c0       	rjmp	.+10     	; 0x1344 <vfprintf+0x3b0>
    133a:	d1 94       	neg	r13
    133c:	c1 94       	neg	r12
    133e:	d1 08       	sbc	r13, r1
    1340:	8d e2       	ldi	r24, 0x2D	; 45
    1342:	01 c0       	rjmp	.+2      	; 0x1346 <vfprintf+0x3b2>
    1344:	8b e2       	ldi	r24, 0x2B	; 43
    1346:	b7 01       	movw	r22, r14
    1348:	90 e0       	ldi	r25, 0x00	; 0
    134a:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    134e:	80 e3       	ldi	r24, 0x30	; 48
    1350:	2a e0       	ldi	r18, 0x0A	; 10
    1352:	c2 16       	cp	r12, r18
    1354:	d1 04       	cpc	r13, r1
    1356:	2c f0       	brlt	.+10     	; 0x1362 <vfprintf+0x3ce>
    1358:	8f 5f       	subi	r24, 0xFF	; 255
    135a:	fa e0       	ldi	r31, 0x0A	; 10
    135c:	cf 1a       	sub	r12, r31
    135e:	d1 08       	sbc	r13, r1
    1360:	f7 cf       	rjmp	.-18     	; 0x1350 <vfprintf+0x3bc>
    1362:	b7 01       	movw	r22, r14
    1364:	90 e0       	ldi	r25, 0x00	; 0
    1366:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    136a:	b7 01       	movw	r22, r14
    136c:	c6 01       	movw	r24, r12
    136e:	c0 96       	adiw	r24, 0x30	; 48
    1370:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    1374:	54 c1       	rjmp	.+680    	; 0x161e <vfprintf+0x68a>
    1376:	83 36       	cpi	r24, 0x63	; 99
    1378:	31 f0       	breq	.+12     	; 0x1386 <vfprintf+0x3f2>
    137a:	83 37       	cpi	r24, 0x73	; 115
    137c:	79 f0       	breq	.+30     	; 0x139c <vfprintf+0x408>
    137e:	83 35       	cpi	r24, 0x53	; 83
    1380:	09 f0       	breq	.+2      	; 0x1384 <vfprintf+0x3f0>
    1382:	56 c0       	rjmp	.+172    	; 0x1430 <vfprintf+0x49c>
    1384:	20 c0       	rjmp	.+64     	; 0x13c6 <vfprintf+0x432>
    1386:	56 01       	movw	r10, r12
    1388:	32 e0       	ldi	r19, 0x02	; 2
    138a:	a3 0e       	add	r10, r19
    138c:	b1 1c       	adc	r11, r1
    138e:	f6 01       	movw	r30, r12
    1390:	80 81       	ld	r24, Z
    1392:	89 83       	std	Y+1, r24	; 0x01
    1394:	01 e0       	ldi	r16, 0x01	; 1
    1396:	10 e0       	ldi	r17, 0x00	; 0
    1398:	63 01       	movw	r12, r6
    139a:	12 c0       	rjmp	.+36     	; 0x13c0 <vfprintf+0x42c>
    139c:	56 01       	movw	r10, r12
    139e:	f2 e0       	ldi	r31, 0x02	; 2
    13a0:	af 0e       	add	r10, r31
    13a2:	b1 1c       	adc	r11, r1
    13a4:	f6 01       	movw	r30, r12
    13a6:	c0 80       	ld	r12, Z
    13a8:	d1 80       	ldd	r13, Z+1	; 0x01
    13aa:	96 fe       	sbrs	r9, 6
    13ac:	03 c0       	rjmp	.+6      	; 0x13b4 <vfprintf+0x420>
    13ae:	61 2f       	mov	r22, r17
    13b0:	70 e0       	ldi	r23, 0x00	; 0
    13b2:	02 c0       	rjmp	.+4      	; 0x13b8 <vfprintf+0x424>
    13b4:	6f ef       	ldi	r22, 0xFF	; 255
    13b6:	7f ef       	ldi	r23, 0xFF	; 255
    13b8:	c6 01       	movw	r24, r12
    13ba:	0e 94 20 0f 	call	0x1e40	; 0x1e40 <strnlen>
    13be:	8c 01       	movw	r16, r24
    13c0:	f9 2d       	mov	r31, r9
    13c2:	ff 77       	andi	r31, 0x7F	; 127
    13c4:	14 c0       	rjmp	.+40     	; 0x13ee <vfprintf+0x45a>
    13c6:	56 01       	movw	r10, r12
    13c8:	22 e0       	ldi	r18, 0x02	; 2
    13ca:	a2 0e       	add	r10, r18
    13cc:	b1 1c       	adc	r11, r1
    13ce:	f6 01       	movw	r30, r12
    13d0:	c0 80       	ld	r12, Z
    13d2:	d1 80       	ldd	r13, Z+1	; 0x01
    13d4:	96 fe       	sbrs	r9, 6
    13d6:	03 c0       	rjmp	.+6      	; 0x13de <vfprintf+0x44a>
    13d8:	61 2f       	mov	r22, r17
    13da:	70 e0       	ldi	r23, 0x00	; 0
    13dc:	02 c0       	rjmp	.+4      	; 0x13e2 <vfprintf+0x44e>
    13de:	6f ef       	ldi	r22, 0xFF	; 255
    13e0:	7f ef       	ldi	r23, 0xFF	; 255
    13e2:	c6 01       	movw	r24, r12
    13e4:	0e 94 15 0f 	call	0x1e2a	; 0x1e2a <strnlen_P>
    13e8:	8c 01       	movw	r16, r24
    13ea:	f9 2d       	mov	r31, r9
    13ec:	f0 68       	ori	r31, 0x80	; 128
    13ee:	9f 2e       	mov	r9, r31
    13f0:	f3 fd       	sbrc	r31, 3
    13f2:	1a c0       	rjmp	.+52     	; 0x1428 <vfprintf+0x494>
    13f4:	85 2d       	mov	r24, r5
    13f6:	90 e0       	ldi	r25, 0x00	; 0
    13f8:	08 17       	cp	r16, r24
    13fa:	19 07       	cpc	r17, r25
    13fc:	a8 f4       	brcc	.+42     	; 0x1428 <vfprintf+0x494>
    13fe:	b7 01       	movw	r22, r14
    1400:	80 e2       	ldi	r24, 0x20	; 32
    1402:	90 e0       	ldi	r25, 0x00	; 0
    1404:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    1408:	5a 94       	dec	r5
    140a:	f4 cf       	rjmp	.-24     	; 0x13f4 <vfprintf+0x460>
    140c:	f6 01       	movw	r30, r12
    140e:	97 fc       	sbrc	r9, 7
    1410:	85 91       	lpm	r24, Z+
    1412:	97 fe       	sbrs	r9, 7
    1414:	81 91       	ld	r24, Z+
    1416:	6f 01       	movw	r12, r30
    1418:	b7 01       	movw	r22, r14
    141a:	90 e0       	ldi	r25, 0x00	; 0
    141c:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    1420:	51 10       	cpse	r5, r1
    1422:	5a 94       	dec	r5
    1424:	01 50       	subi	r16, 0x01	; 1
    1426:	11 09       	sbc	r17, r1
    1428:	01 15       	cp	r16, r1
    142a:	11 05       	cpc	r17, r1
    142c:	79 f7       	brne	.-34     	; 0x140c <vfprintf+0x478>
    142e:	f7 c0       	rjmp	.+494    	; 0x161e <vfprintf+0x68a>
    1430:	84 36       	cpi	r24, 0x64	; 100
    1432:	11 f0       	breq	.+4      	; 0x1438 <vfprintf+0x4a4>
    1434:	89 36       	cpi	r24, 0x69	; 105
    1436:	61 f5       	brne	.+88     	; 0x1490 <vfprintf+0x4fc>
    1438:	56 01       	movw	r10, r12
    143a:	97 fe       	sbrs	r9, 7
    143c:	09 c0       	rjmp	.+18     	; 0x1450 <vfprintf+0x4bc>
    143e:	24 e0       	ldi	r18, 0x04	; 4
    1440:	a2 0e       	add	r10, r18
    1442:	b1 1c       	adc	r11, r1
    1444:	f6 01       	movw	r30, r12
    1446:	60 81       	ld	r22, Z
    1448:	71 81       	ldd	r23, Z+1	; 0x01
    144a:	82 81       	ldd	r24, Z+2	; 0x02
    144c:	93 81       	ldd	r25, Z+3	; 0x03
    144e:	0a c0       	rjmp	.+20     	; 0x1464 <vfprintf+0x4d0>
    1450:	f2 e0       	ldi	r31, 0x02	; 2
    1452:	af 0e       	add	r10, r31
    1454:	b1 1c       	adc	r11, r1
    1456:	f6 01       	movw	r30, r12
    1458:	60 81       	ld	r22, Z
    145a:	71 81       	ldd	r23, Z+1	; 0x01
    145c:	07 2e       	mov	r0, r23
    145e:	00 0c       	add	r0, r0
    1460:	88 0b       	sbc	r24, r24
    1462:	99 0b       	sbc	r25, r25
    1464:	f9 2d       	mov	r31, r9
    1466:	ff 76       	andi	r31, 0x6F	; 111
    1468:	9f 2e       	mov	r9, r31
    146a:	97 ff       	sbrs	r25, 7
    146c:	09 c0       	rjmp	.+18     	; 0x1480 <vfprintf+0x4ec>
    146e:	90 95       	com	r25
    1470:	80 95       	com	r24
    1472:	70 95       	com	r23
    1474:	61 95       	neg	r22
    1476:	7f 4f       	sbci	r23, 0xFF	; 255
    1478:	8f 4f       	sbci	r24, 0xFF	; 255
    147a:	9f 4f       	sbci	r25, 0xFF	; 255
    147c:	f0 68       	ori	r31, 0x80	; 128
    147e:	9f 2e       	mov	r9, r31
    1480:	2a e0       	ldi	r18, 0x0A	; 10
    1482:	30 e0       	ldi	r19, 0x00	; 0
    1484:	a3 01       	movw	r20, r6
    1486:	0e 94 a3 0f 	call	0x1f46	; 0x1f46 <__ultoa_invert>
    148a:	c8 2e       	mov	r12, r24
    148c:	c6 18       	sub	r12, r6
    148e:	3f c0       	rjmp	.+126    	; 0x150e <vfprintf+0x57a>
    1490:	09 2d       	mov	r16, r9
    1492:	85 37       	cpi	r24, 0x75	; 117
    1494:	21 f4       	brne	.+8      	; 0x149e <vfprintf+0x50a>
    1496:	0f 7e       	andi	r16, 0xEF	; 239
    1498:	2a e0       	ldi	r18, 0x0A	; 10
    149a:	30 e0       	ldi	r19, 0x00	; 0
    149c:	1d c0       	rjmp	.+58     	; 0x14d8 <vfprintf+0x544>
    149e:	09 7f       	andi	r16, 0xF9	; 249
    14a0:	8f 36       	cpi	r24, 0x6F	; 111
    14a2:	91 f0       	breq	.+36     	; 0x14c8 <vfprintf+0x534>
    14a4:	18 f4       	brcc	.+6      	; 0x14ac <vfprintf+0x518>
    14a6:	88 35       	cpi	r24, 0x58	; 88
    14a8:	59 f0       	breq	.+22     	; 0x14c0 <vfprintf+0x52c>
    14aa:	c3 c0       	rjmp	.+390    	; 0x1632 <vfprintf+0x69e>
    14ac:	80 37       	cpi	r24, 0x70	; 112
    14ae:	19 f0       	breq	.+6      	; 0x14b6 <vfprintf+0x522>
    14b0:	88 37       	cpi	r24, 0x78	; 120
    14b2:	11 f0       	breq	.+4      	; 0x14b8 <vfprintf+0x524>
    14b4:	be c0       	rjmp	.+380    	; 0x1632 <vfprintf+0x69e>
    14b6:	00 61       	ori	r16, 0x10	; 16
    14b8:	04 ff       	sbrs	r16, 4
    14ba:	09 c0       	rjmp	.+18     	; 0x14ce <vfprintf+0x53a>
    14bc:	04 60       	ori	r16, 0x04	; 4
    14be:	07 c0       	rjmp	.+14     	; 0x14ce <vfprintf+0x53a>
    14c0:	94 fe       	sbrs	r9, 4
    14c2:	08 c0       	rjmp	.+16     	; 0x14d4 <vfprintf+0x540>
    14c4:	06 60       	ori	r16, 0x06	; 6
    14c6:	06 c0       	rjmp	.+12     	; 0x14d4 <vfprintf+0x540>
    14c8:	28 e0       	ldi	r18, 0x08	; 8
    14ca:	30 e0       	ldi	r19, 0x00	; 0
    14cc:	05 c0       	rjmp	.+10     	; 0x14d8 <vfprintf+0x544>
    14ce:	20 e1       	ldi	r18, 0x10	; 16
    14d0:	30 e0       	ldi	r19, 0x00	; 0
    14d2:	02 c0       	rjmp	.+4      	; 0x14d8 <vfprintf+0x544>
    14d4:	20 e1       	ldi	r18, 0x10	; 16
    14d6:	32 e0       	ldi	r19, 0x02	; 2
    14d8:	56 01       	movw	r10, r12
    14da:	07 ff       	sbrs	r16, 7
    14dc:	09 c0       	rjmp	.+18     	; 0x14f0 <vfprintf+0x55c>
    14de:	84 e0       	ldi	r24, 0x04	; 4
    14e0:	a8 0e       	add	r10, r24
    14e2:	b1 1c       	adc	r11, r1
    14e4:	f6 01       	movw	r30, r12
    14e6:	60 81       	ld	r22, Z
    14e8:	71 81       	ldd	r23, Z+1	; 0x01
    14ea:	82 81       	ldd	r24, Z+2	; 0x02
    14ec:	93 81       	ldd	r25, Z+3	; 0x03
    14ee:	08 c0       	rjmp	.+16     	; 0x1500 <vfprintf+0x56c>
    14f0:	f2 e0       	ldi	r31, 0x02	; 2
    14f2:	af 0e       	add	r10, r31
    14f4:	b1 1c       	adc	r11, r1
    14f6:	f6 01       	movw	r30, r12
    14f8:	60 81       	ld	r22, Z
    14fa:	71 81       	ldd	r23, Z+1	; 0x01
    14fc:	80 e0       	ldi	r24, 0x00	; 0
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	a3 01       	movw	r20, r6
    1502:	0e 94 a3 0f 	call	0x1f46	; 0x1f46 <__ultoa_invert>
    1506:	c8 2e       	mov	r12, r24
    1508:	c6 18       	sub	r12, r6
    150a:	0f 77       	andi	r16, 0x7F	; 127
    150c:	90 2e       	mov	r9, r16
    150e:	96 fe       	sbrs	r9, 6
    1510:	0b c0       	rjmp	.+22     	; 0x1528 <vfprintf+0x594>
    1512:	09 2d       	mov	r16, r9
    1514:	0e 7f       	andi	r16, 0xFE	; 254
    1516:	c1 16       	cp	r12, r17
    1518:	50 f4       	brcc	.+20     	; 0x152e <vfprintf+0x59a>
    151a:	94 fe       	sbrs	r9, 4
    151c:	0a c0       	rjmp	.+20     	; 0x1532 <vfprintf+0x59e>
    151e:	92 fc       	sbrc	r9, 2
    1520:	08 c0       	rjmp	.+16     	; 0x1532 <vfprintf+0x59e>
    1522:	09 2d       	mov	r16, r9
    1524:	0e 7e       	andi	r16, 0xEE	; 238
    1526:	05 c0       	rjmp	.+10     	; 0x1532 <vfprintf+0x59e>
    1528:	dc 2c       	mov	r13, r12
    152a:	09 2d       	mov	r16, r9
    152c:	03 c0       	rjmp	.+6      	; 0x1534 <vfprintf+0x5a0>
    152e:	dc 2c       	mov	r13, r12
    1530:	01 c0       	rjmp	.+2      	; 0x1534 <vfprintf+0x5a0>
    1532:	d1 2e       	mov	r13, r17
    1534:	04 ff       	sbrs	r16, 4
    1536:	0d c0       	rjmp	.+26     	; 0x1552 <vfprintf+0x5be>
    1538:	fe 01       	movw	r30, r28
    153a:	ec 0d       	add	r30, r12
    153c:	f1 1d       	adc	r31, r1
    153e:	80 81       	ld	r24, Z
    1540:	80 33       	cpi	r24, 0x30	; 48
    1542:	11 f4       	brne	.+4      	; 0x1548 <vfprintf+0x5b4>
    1544:	09 7e       	andi	r16, 0xE9	; 233
    1546:	09 c0       	rjmp	.+18     	; 0x155a <vfprintf+0x5c6>
    1548:	02 ff       	sbrs	r16, 2
    154a:	06 c0       	rjmp	.+12     	; 0x1558 <vfprintf+0x5c4>
    154c:	d3 94       	inc	r13
    154e:	d3 94       	inc	r13
    1550:	04 c0       	rjmp	.+8      	; 0x155a <vfprintf+0x5c6>
    1552:	80 2f       	mov	r24, r16
    1554:	86 78       	andi	r24, 0x86	; 134
    1556:	09 f0       	breq	.+2      	; 0x155a <vfprintf+0x5c6>
    1558:	d3 94       	inc	r13
    155a:	03 fd       	sbrc	r16, 3
    155c:	11 c0       	rjmp	.+34     	; 0x1580 <vfprintf+0x5ec>
    155e:	00 ff       	sbrs	r16, 0
    1560:	06 c0       	rjmp	.+12     	; 0x156e <vfprintf+0x5da>
    1562:	1c 2d       	mov	r17, r12
    1564:	d5 14       	cp	r13, r5
    1566:	80 f4       	brcc	.+32     	; 0x1588 <vfprintf+0x5f4>
    1568:	15 0d       	add	r17, r5
    156a:	1d 19       	sub	r17, r13
    156c:	0d c0       	rjmp	.+26     	; 0x1588 <vfprintf+0x5f4>
    156e:	d5 14       	cp	r13, r5
    1570:	58 f4       	brcc	.+22     	; 0x1588 <vfprintf+0x5f4>
    1572:	b7 01       	movw	r22, r14
    1574:	80 e2       	ldi	r24, 0x20	; 32
    1576:	90 e0       	ldi	r25, 0x00	; 0
    1578:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    157c:	d3 94       	inc	r13
    157e:	f7 cf       	rjmp	.-18     	; 0x156e <vfprintf+0x5da>
    1580:	d5 14       	cp	r13, r5
    1582:	10 f4       	brcc	.+4      	; 0x1588 <vfprintf+0x5f4>
    1584:	5d 18       	sub	r5, r13
    1586:	01 c0       	rjmp	.+2      	; 0x158a <vfprintf+0x5f6>
    1588:	51 2c       	mov	r5, r1
    158a:	04 ff       	sbrs	r16, 4
    158c:	10 c0       	rjmp	.+32     	; 0x15ae <vfprintf+0x61a>
    158e:	b7 01       	movw	r22, r14
    1590:	80 e3       	ldi	r24, 0x30	; 48
    1592:	90 e0       	ldi	r25, 0x00	; 0
    1594:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    1598:	02 ff       	sbrs	r16, 2
    159a:	17 c0       	rjmp	.+46     	; 0x15ca <vfprintf+0x636>
    159c:	01 fd       	sbrc	r16, 1
    159e:	03 c0       	rjmp	.+6      	; 0x15a6 <vfprintf+0x612>
    15a0:	88 e7       	ldi	r24, 0x78	; 120
    15a2:	90 e0       	ldi	r25, 0x00	; 0
    15a4:	02 c0       	rjmp	.+4      	; 0x15aa <vfprintf+0x616>
    15a6:	88 e5       	ldi	r24, 0x58	; 88
    15a8:	90 e0       	ldi	r25, 0x00	; 0
    15aa:	b7 01       	movw	r22, r14
    15ac:	0c c0       	rjmp	.+24     	; 0x15c6 <vfprintf+0x632>
    15ae:	80 2f       	mov	r24, r16
    15b0:	86 78       	andi	r24, 0x86	; 134
    15b2:	59 f0       	breq	.+22     	; 0x15ca <vfprintf+0x636>
    15b4:	01 ff       	sbrs	r16, 1
    15b6:	02 c0       	rjmp	.+4      	; 0x15bc <vfprintf+0x628>
    15b8:	8b e2       	ldi	r24, 0x2B	; 43
    15ba:	01 c0       	rjmp	.+2      	; 0x15be <vfprintf+0x62a>
    15bc:	80 e2       	ldi	r24, 0x20	; 32
    15be:	07 fd       	sbrc	r16, 7
    15c0:	8d e2       	ldi	r24, 0x2D	; 45
    15c2:	b7 01       	movw	r22, r14
    15c4:	90 e0       	ldi	r25, 0x00	; 0
    15c6:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    15ca:	c1 16       	cp	r12, r17
    15cc:	38 f4       	brcc	.+14     	; 0x15dc <vfprintf+0x648>
    15ce:	b7 01       	movw	r22, r14
    15d0:	80 e3       	ldi	r24, 0x30	; 48
    15d2:	90 e0       	ldi	r25, 0x00	; 0
    15d4:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    15d8:	11 50       	subi	r17, 0x01	; 1
    15da:	f7 cf       	rjmp	.-18     	; 0x15ca <vfprintf+0x636>
    15dc:	ca 94       	dec	r12
    15de:	f3 01       	movw	r30, r6
    15e0:	ec 0d       	add	r30, r12
    15e2:	f1 1d       	adc	r31, r1
    15e4:	80 81       	ld	r24, Z
    15e6:	b7 01       	movw	r22, r14
    15e8:	90 e0       	ldi	r25, 0x00	; 0
    15ea:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    15ee:	c1 10       	cpse	r12, r1
    15f0:	f5 cf       	rjmp	.-22     	; 0x15dc <vfprintf+0x648>
    15f2:	15 c0       	rjmp	.+42     	; 0x161e <vfprintf+0x68a>
    15f4:	f4 e0       	ldi	r31, 0x04	; 4
    15f6:	f5 15       	cp	r31, r5
    15f8:	60 f5       	brcc	.+88     	; 0x1652 <vfprintf+0x6be>
    15fa:	84 e0       	ldi	r24, 0x04	; 4
    15fc:	58 1a       	sub	r5, r24
    15fe:	93 fe       	sbrs	r9, 3
    1600:	1f c0       	rjmp	.+62     	; 0x1640 <vfprintf+0x6ac>
    1602:	01 11       	cpse	r16, r1
    1604:	27 c0       	rjmp	.+78     	; 0x1654 <vfprintf+0x6c0>
    1606:	2c 85       	ldd	r18, Y+12	; 0x0c
    1608:	23 ff       	sbrs	r18, 3
    160a:	2a c0       	rjmp	.+84     	; 0x1660 <vfprintf+0x6cc>
    160c:	0c e6       	ldi	r16, 0x6C	; 108
    160e:	10 e0       	ldi	r17, 0x00	; 0
    1610:	39 2d       	mov	r19, r9
    1612:	30 71       	andi	r19, 0x10	; 16
    1614:	93 2e       	mov	r9, r19
    1616:	f8 01       	movw	r30, r16
    1618:	84 91       	lpm	r24, Z
    161a:	81 11       	cpse	r24, r1
    161c:	24 c0       	rjmp	.+72     	; 0x1666 <vfprintf+0x6d2>
    161e:	55 20       	and	r5, r5
    1620:	09 f4       	brne	.+2      	; 0x1624 <vfprintf+0x690>
    1622:	e4 cc       	rjmp	.-1592   	; 0xfec <vfprintf+0x58>
    1624:	b7 01       	movw	r22, r14
    1626:	80 e2       	ldi	r24, 0x20	; 32
    1628:	90 e0       	ldi	r25, 0x00	; 0
    162a:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    162e:	5a 94       	dec	r5
    1630:	f6 cf       	rjmp	.-20     	; 0x161e <vfprintf+0x68a>
    1632:	f7 01       	movw	r30, r14
    1634:	86 81       	ldd	r24, Z+6	; 0x06
    1636:	97 81       	ldd	r25, Z+7	; 0x07
    1638:	26 c0       	rjmp	.+76     	; 0x1686 <vfprintf+0x6f2>
    163a:	8f ef       	ldi	r24, 0xFF	; 255
    163c:	9f ef       	ldi	r25, 0xFF	; 255
    163e:	23 c0       	rjmp	.+70     	; 0x1686 <vfprintf+0x6f2>
    1640:	b7 01       	movw	r22, r14
    1642:	80 e2       	ldi	r24, 0x20	; 32
    1644:	90 e0       	ldi	r25, 0x00	; 0
    1646:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    164a:	5a 94       	dec	r5
    164c:	51 10       	cpse	r5, r1
    164e:	f8 cf       	rjmp	.-16     	; 0x1640 <vfprintf+0x6ac>
    1650:	d8 cf       	rjmp	.-80     	; 0x1602 <vfprintf+0x66e>
    1652:	51 2c       	mov	r5, r1
    1654:	b7 01       	movw	r22, r14
    1656:	80 2f       	mov	r24, r16
    1658:	90 e0       	ldi	r25, 0x00	; 0
    165a:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    165e:	d3 cf       	rjmp	.-90     	; 0x1606 <vfprintf+0x672>
    1660:	00 e7       	ldi	r16, 0x70	; 112
    1662:	10 e0       	ldi	r17, 0x00	; 0
    1664:	d5 cf       	rjmp	.-86     	; 0x1610 <vfprintf+0x67c>
    1666:	91 10       	cpse	r9, r1
    1668:	80 52       	subi	r24, 0x20	; 32
    166a:	b7 01       	movw	r22, r14
    166c:	90 e0       	ldi	r25, 0x00	; 0
    166e:	0e 94 67 0f 	call	0x1ece	; 0x1ece <fputc>
    1672:	0f 5f       	subi	r16, 0xFF	; 255
    1674:	1f 4f       	sbci	r17, 0xFF	; 255
    1676:	cf cf       	rjmp	.-98     	; 0x1616 <vfprintf+0x682>
    1678:	23 e0       	ldi	r18, 0x03	; 3
    167a:	25 15       	cp	r18, r5
    167c:	10 f4       	brcc	.+4      	; 0x1682 <vfprintf+0x6ee>
    167e:	83 e0       	ldi	r24, 0x03	; 3
    1680:	bd cf       	rjmp	.-134    	; 0x15fc <vfprintf+0x668>
    1682:	51 2c       	mov	r5, r1
    1684:	c0 cf       	rjmp	.-128    	; 0x1606 <vfprintf+0x672>
    1686:	60 96       	adiw	r28, 0x10	; 16
    1688:	e2 e1       	ldi	r30, 0x12	; 18
    168a:	0c 94 d2 0c 	jmp	0x19a4	; 0x19a4 <__epilogue_restores__>

0000168e <__divsf3>:
    168e:	0e 94 5b 0b 	call	0x16b6	; 0x16b6 <__divsf3x>
    1692:	0c 94 3c 0c 	jmp	0x1878	; 0x1878 <__fp_round>
    1696:	0e 94 35 0c 	call	0x186a	; 0x186a <__fp_pscB>
    169a:	58 f0       	brcs	.+22     	; 0x16b2 <__divsf3+0x24>
    169c:	0e 94 2e 0c 	call	0x185c	; 0x185c <__fp_pscA>
    16a0:	40 f0       	brcs	.+16     	; 0x16b2 <__divsf3+0x24>
    16a2:	29 f4       	brne	.+10     	; 0x16ae <__divsf3+0x20>
    16a4:	5f 3f       	cpi	r21, 0xFF	; 255
    16a6:	29 f0       	breq	.+10     	; 0x16b2 <__divsf3+0x24>
    16a8:	0c 94 25 0c 	jmp	0x184a	; 0x184a <__fp_inf>
    16ac:	51 11       	cpse	r21, r1
    16ae:	0c 94 70 0c 	jmp	0x18e0	; 0x18e0 <__fp_szero>
    16b2:	0c 94 2b 0c 	jmp	0x1856	; 0x1856 <__fp_nan>

000016b6 <__divsf3x>:
    16b6:	0e 94 4d 0c 	call	0x189a	; 0x189a <__fp_split3>
    16ba:	68 f3       	brcs	.-38     	; 0x1696 <__divsf3+0x8>

000016bc <__divsf3_pse>:
    16bc:	99 23       	and	r25, r25
    16be:	b1 f3       	breq	.-20     	; 0x16ac <__divsf3+0x1e>
    16c0:	55 23       	and	r21, r21
    16c2:	91 f3       	breq	.-28     	; 0x16a8 <__divsf3+0x1a>
    16c4:	95 1b       	sub	r25, r21
    16c6:	55 0b       	sbc	r21, r21
    16c8:	bb 27       	eor	r27, r27
    16ca:	aa 27       	eor	r26, r26
    16cc:	62 17       	cp	r22, r18
    16ce:	73 07       	cpc	r23, r19
    16d0:	84 07       	cpc	r24, r20
    16d2:	38 f0       	brcs	.+14     	; 0x16e2 <__divsf3_pse+0x26>
    16d4:	9f 5f       	subi	r25, 0xFF	; 255
    16d6:	5f 4f       	sbci	r21, 0xFF	; 255
    16d8:	22 0f       	add	r18, r18
    16da:	33 1f       	adc	r19, r19
    16dc:	44 1f       	adc	r20, r20
    16de:	aa 1f       	adc	r26, r26
    16e0:	a9 f3       	breq	.-22     	; 0x16cc <__divsf3_pse+0x10>
    16e2:	35 d0       	rcall	.+106    	; 0x174e <__divsf3_pse+0x92>
    16e4:	0e 2e       	mov	r0, r30
    16e6:	3a f0       	brmi	.+14     	; 0x16f6 <__divsf3_pse+0x3a>
    16e8:	e0 e8       	ldi	r30, 0x80	; 128
    16ea:	32 d0       	rcall	.+100    	; 0x1750 <__divsf3_pse+0x94>
    16ec:	91 50       	subi	r25, 0x01	; 1
    16ee:	50 40       	sbci	r21, 0x00	; 0
    16f0:	e6 95       	lsr	r30
    16f2:	00 1c       	adc	r0, r0
    16f4:	ca f7       	brpl	.-14     	; 0x16e8 <__divsf3_pse+0x2c>
    16f6:	2b d0       	rcall	.+86     	; 0x174e <__divsf3_pse+0x92>
    16f8:	fe 2f       	mov	r31, r30
    16fa:	29 d0       	rcall	.+82     	; 0x174e <__divsf3_pse+0x92>
    16fc:	66 0f       	add	r22, r22
    16fe:	77 1f       	adc	r23, r23
    1700:	88 1f       	adc	r24, r24
    1702:	bb 1f       	adc	r27, r27
    1704:	26 17       	cp	r18, r22
    1706:	37 07       	cpc	r19, r23
    1708:	48 07       	cpc	r20, r24
    170a:	ab 07       	cpc	r26, r27
    170c:	b0 e8       	ldi	r27, 0x80	; 128
    170e:	09 f0       	breq	.+2      	; 0x1712 <__divsf3_pse+0x56>
    1710:	bb 0b       	sbc	r27, r27
    1712:	80 2d       	mov	r24, r0
    1714:	bf 01       	movw	r22, r30
    1716:	ff 27       	eor	r31, r31
    1718:	93 58       	subi	r25, 0x83	; 131
    171a:	5f 4f       	sbci	r21, 0xFF	; 255
    171c:	3a f0       	brmi	.+14     	; 0x172c <__divsf3_pse+0x70>
    171e:	9e 3f       	cpi	r25, 0xFE	; 254
    1720:	51 05       	cpc	r21, r1
    1722:	78 f0       	brcs	.+30     	; 0x1742 <__divsf3_pse+0x86>
    1724:	0c 94 25 0c 	jmp	0x184a	; 0x184a <__fp_inf>
    1728:	0c 94 70 0c 	jmp	0x18e0	; 0x18e0 <__fp_szero>
    172c:	5f 3f       	cpi	r21, 0xFF	; 255
    172e:	e4 f3       	brlt	.-8      	; 0x1728 <__divsf3_pse+0x6c>
    1730:	98 3e       	cpi	r25, 0xE8	; 232
    1732:	d4 f3       	brlt	.-12     	; 0x1728 <__divsf3_pse+0x6c>
    1734:	86 95       	lsr	r24
    1736:	77 95       	ror	r23
    1738:	67 95       	ror	r22
    173a:	b7 95       	ror	r27
    173c:	f7 95       	ror	r31
    173e:	9f 5f       	subi	r25, 0xFF	; 255
    1740:	c9 f7       	brne	.-14     	; 0x1734 <__divsf3_pse+0x78>
    1742:	88 0f       	add	r24, r24
    1744:	91 1d       	adc	r25, r1
    1746:	96 95       	lsr	r25
    1748:	87 95       	ror	r24
    174a:	97 f9       	bld	r25, 7
    174c:	08 95       	ret
    174e:	e1 e0       	ldi	r30, 0x01	; 1
    1750:	66 0f       	add	r22, r22
    1752:	77 1f       	adc	r23, r23
    1754:	88 1f       	adc	r24, r24
    1756:	bb 1f       	adc	r27, r27
    1758:	62 17       	cp	r22, r18
    175a:	73 07       	cpc	r23, r19
    175c:	84 07       	cpc	r24, r20
    175e:	ba 07       	cpc	r27, r26
    1760:	20 f0       	brcs	.+8      	; 0x176a <__divsf3_pse+0xae>
    1762:	62 1b       	sub	r22, r18
    1764:	73 0b       	sbc	r23, r19
    1766:	84 0b       	sbc	r24, r20
    1768:	ba 0b       	sbc	r27, r26
    176a:	ee 1f       	adc	r30, r30
    176c:	88 f7       	brcc	.-30     	; 0x1750 <__divsf3_pse+0x94>
    176e:	e0 95       	com	r30
    1770:	08 95       	ret

00001772 <__fixunssfsi>:
    1772:	0e 94 55 0c 	call	0x18aa	; 0x18aa <__fp_splitA>
    1776:	88 f0       	brcs	.+34     	; 0x179a <__fixunssfsi+0x28>
    1778:	9f 57       	subi	r25, 0x7F	; 127
    177a:	98 f0       	brcs	.+38     	; 0x17a2 <__fixunssfsi+0x30>
    177c:	b9 2f       	mov	r27, r25
    177e:	99 27       	eor	r25, r25
    1780:	b7 51       	subi	r27, 0x17	; 23
    1782:	b0 f0       	brcs	.+44     	; 0x17b0 <__fixunssfsi+0x3e>
    1784:	e1 f0       	breq	.+56     	; 0x17be <__fixunssfsi+0x4c>
    1786:	66 0f       	add	r22, r22
    1788:	77 1f       	adc	r23, r23
    178a:	88 1f       	adc	r24, r24
    178c:	99 1f       	adc	r25, r25
    178e:	1a f0       	brmi	.+6      	; 0x1796 <__fixunssfsi+0x24>
    1790:	ba 95       	dec	r27
    1792:	c9 f7       	brne	.-14     	; 0x1786 <__fixunssfsi+0x14>
    1794:	14 c0       	rjmp	.+40     	; 0x17be <__fixunssfsi+0x4c>
    1796:	b1 30       	cpi	r27, 0x01	; 1
    1798:	91 f0       	breq	.+36     	; 0x17be <__fixunssfsi+0x4c>
    179a:	0e 94 6f 0c 	call	0x18de	; 0x18de <__fp_zero>
    179e:	b1 e0       	ldi	r27, 0x01	; 1
    17a0:	08 95       	ret
    17a2:	0c 94 6f 0c 	jmp	0x18de	; 0x18de <__fp_zero>
    17a6:	67 2f       	mov	r22, r23
    17a8:	78 2f       	mov	r23, r24
    17aa:	88 27       	eor	r24, r24
    17ac:	b8 5f       	subi	r27, 0xF8	; 248
    17ae:	39 f0       	breq	.+14     	; 0x17be <__fixunssfsi+0x4c>
    17b0:	b9 3f       	cpi	r27, 0xF9	; 249
    17b2:	cc f3       	brlt	.-14     	; 0x17a6 <__fixunssfsi+0x34>
    17b4:	86 95       	lsr	r24
    17b6:	77 95       	ror	r23
    17b8:	67 95       	ror	r22
    17ba:	b3 95       	inc	r27
    17bc:	d9 f7       	brne	.-10     	; 0x17b4 <__fixunssfsi+0x42>
    17be:	3e f4       	brtc	.+14     	; 0x17ce <__fixunssfsi+0x5c>
    17c0:	90 95       	com	r25
    17c2:	80 95       	com	r24
    17c4:	70 95       	com	r23
    17c6:	61 95       	neg	r22
    17c8:	7f 4f       	sbci	r23, 0xFF	; 255
    17ca:	8f 4f       	sbci	r24, 0xFF	; 255
    17cc:	9f 4f       	sbci	r25, 0xFF	; 255
    17ce:	08 95       	ret

000017d0 <__floatunsisf>:
    17d0:	e8 94       	clt
    17d2:	09 c0       	rjmp	.+18     	; 0x17e6 <__floatsisf+0x12>

000017d4 <__floatsisf>:
    17d4:	97 fb       	bst	r25, 7
    17d6:	3e f4       	brtc	.+14     	; 0x17e6 <__floatsisf+0x12>
    17d8:	90 95       	com	r25
    17da:	80 95       	com	r24
    17dc:	70 95       	com	r23
    17de:	61 95       	neg	r22
    17e0:	7f 4f       	sbci	r23, 0xFF	; 255
    17e2:	8f 4f       	sbci	r24, 0xFF	; 255
    17e4:	9f 4f       	sbci	r25, 0xFF	; 255
    17e6:	99 23       	and	r25, r25
    17e8:	a9 f0       	breq	.+42     	; 0x1814 <__floatsisf+0x40>
    17ea:	f9 2f       	mov	r31, r25
    17ec:	96 e9       	ldi	r25, 0x96	; 150
    17ee:	bb 27       	eor	r27, r27
    17f0:	93 95       	inc	r25
    17f2:	f6 95       	lsr	r31
    17f4:	87 95       	ror	r24
    17f6:	77 95       	ror	r23
    17f8:	67 95       	ror	r22
    17fa:	b7 95       	ror	r27
    17fc:	f1 11       	cpse	r31, r1
    17fe:	f8 cf       	rjmp	.-16     	; 0x17f0 <__floatsisf+0x1c>
    1800:	fa f4       	brpl	.+62     	; 0x1840 <__floatsisf+0x6c>
    1802:	bb 0f       	add	r27, r27
    1804:	11 f4       	brne	.+4      	; 0x180a <__floatsisf+0x36>
    1806:	60 ff       	sbrs	r22, 0
    1808:	1b c0       	rjmp	.+54     	; 0x1840 <__floatsisf+0x6c>
    180a:	6f 5f       	subi	r22, 0xFF	; 255
    180c:	7f 4f       	sbci	r23, 0xFF	; 255
    180e:	8f 4f       	sbci	r24, 0xFF	; 255
    1810:	9f 4f       	sbci	r25, 0xFF	; 255
    1812:	16 c0       	rjmp	.+44     	; 0x1840 <__floatsisf+0x6c>
    1814:	88 23       	and	r24, r24
    1816:	11 f0       	breq	.+4      	; 0x181c <__floatsisf+0x48>
    1818:	96 e9       	ldi	r25, 0x96	; 150
    181a:	11 c0       	rjmp	.+34     	; 0x183e <__floatsisf+0x6a>
    181c:	77 23       	and	r23, r23
    181e:	21 f0       	breq	.+8      	; 0x1828 <__floatsisf+0x54>
    1820:	9e e8       	ldi	r25, 0x8E	; 142
    1822:	87 2f       	mov	r24, r23
    1824:	76 2f       	mov	r23, r22
    1826:	05 c0       	rjmp	.+10     	; 0x1832 <__floatsisf+0x5e>
    1828:	66 23       	and	r22, r22
    182a:	71 f0       	breq	.+28     	; 0x1848 <__floatsisf+0x74>
    182c:	96 e8       	ldi	r25, 0x86	; 134
    182e:	86 2f       	mov	r24, r22
    1830:	70 e0       	ldi	r23, 0x00	; 0
    1832:	60 e0       	ldi	r22, 0x00	; 0
    1834:	2a f0       	brmi	.+10     	; 0x1840 <__floatsisf+0x6c>
    1836:	9a 95       	dec	r25
    1838:	66 0f       	add	r22, r22
    183a:	77 1f       	adc	r23, r23
    183c:	88 1f       	adc	r24, r24
    183e:	da f7       	brpl	.-10     	; 0x1836 <__floatsisf+0x62>
    1840:	88 0f       	add	r24, r24
    1842:	96 95       	lsr	r25
    1844:	87 95       	ror	r24
    1846:	97 f9       	bld	r25, 7
    1848:	08 95       	ret

0000184a <__fp_inf>:
    184a:	97 f9       	bld	r25, 7
    184c:	9f 67       	ori	r25, 0x7F	; 127
    184e:	80 e8       	ldi	r24, 0x80	; 128
    1850:	70 e0       	ldi	r23, 0x00	; 0
    1852:	60 e0       	ldi	r22, 0x00	; 0
    1854:	08 95       	ret

00001856 <__fp_nan>:
    1856:	9f ef       	ldi	r25, 0xFF	; 255
    1858:	80 ec       	ldi	r24, 0xC0	; 192
    185a:	08 95       	ret

0000185c <__fp_pscA>:
    185c:	00 24       	eor	r0, r0
    185e:	0a 94       	dec	r0
    1860:	16 16       	cp	r1, r22
    1862:	17 06       	cpc	r1, r23
    1864:	18 06       	cpc	r1, r24
    1866:	09 06       	cpc	r0, r25
    1868:	08 95       	ret

0000186a <__fp_pscB>:
    186a:	00 24       	eor	r0, r0
    186c:	0a 94       	dec	r0
    186e:	12 16       	cp	r1, r18
    1870:	13 06       	cpc	r1, r19
    1872:	14 06       	cpc	r1, r20
    1874:	05 06       	cpc	r0, r21
    1876:	08 95       	ret

00001878 <__fp_round>:
    1878:	09 2e       	mov	r0, r25
    187a:	03 94       	inc	r0
    187c:	00 0c       	add	r0, r0
    187e:	11 f4       	brne	.+4      	; 0x1884 <__fp_round+0xc>
    1880:	88 23       	and	r24, r24
    1882:	52 f0       	brmi	.+20     	; 0x1898 <__fp_round+0x20>
    1884:	bb 0f       	add	r27, r27
    1886:	40 f4       	brcc	.+16     	; 0x1898 <__fp_round+0x20>
    1888:	bf 2b       	or	r27, r31
    188a:	11 f4       	brne	.+4      	; 0x1890 <__fp_round+0x18>
    188c:	60 ff       	sbrs	r22, 0
    188e:	04 c0       	rjmp	.+8      	; 0x1898 <__fp_round+0x20>
    1890:	6f 5f       	subi	r22, 0xFF	; 255
    1892:	7f 4f       	sbci	r23, 0xFF	; 255
    1894:	8f 4f       	sbci	r24, 0xFF	; 255
    1896:	9f 4f       	sbci	r25, 0xFF	; 255
    1898:	08 95       	ret

0000189a <__fp_split3>:
    189a:	57 fd       	sbrc	r21, 7
    189c:	90 58       	subi	r25, 0x80	; 128
    189e:	44 0f       	add	r20, r20
    18a0:	55 1f       	adc	r21, r21
    18a2:	59 f0       	breq	.+22     	; 0x18ba <__fp_splitA+0x10>
    18a4:	5f 3f       	cpi	r21, 0xFF	; 255
    18a6:	71 f0       	breq	.+28     	; 0x18c4 <__fp_splitA+0x1a>
    18a8:	47 95       	ror	r20

000018aa <__fp_splitA>:
    18aa:	88 0f       	add	r24, r24
    18ac:	97 fb       	bst	r25, 7
    18ae:	99 1f       	adc	r25, r25
    18b0:	61 f0       	breq	.+24     	; 0x18ca <__fp_splitA+0x20>
    18b2:	9f 3f       	cpi	r25, 0xFF	; 255
    18b4:	79 f0       	breq	.+30     	; 0x18d4 <__fp_splitA+0x2a>
    18b6:	87 95       	ror	r24
    18b8:	08 95       	ret
    18ba:	12 16       	cp	r1, r18
    18bc:	13 06       	cpc	r1, r19
    18be:	14 06       	cpc	r1, r20
    18c0:	55 1f       	adc	r21, r21
    18c2:	f2 cf       	rjmp	.-28     	; 0x18a8 <__fp_split3+0xe>
    18c4:	46 95       	lsr	r20
    18c6:	f1 df       	rcall	.-30     	; 0x18aa <__fp_splitA>
    18c8:	08 c0       	rjmp	.+16     	; 0x18da <__fp_splitA+0x30>
    18ca:	16 16       	cp	r1, r22
    18cc:	17 06       	cpc	r1, r23
    18ce:	18 06       	cpc	r1, r24
    18d0:	99 1f       	adc	r25, r25
    18d2:	f1 cf       	rjmp	.-30     	; 0x18b6 <__fp_splitA+0xc>
    18d4:	86 95       	lsr	r24
    18d6:	71 05       	cpc	r23, r1
    18d8:	61 05       	cpc	r22, r1
    18da:	08 94       	sec
    18dc:	08 95       	ret

000018de <__fp_zero>:
    18de:	e8 94       	clt

000018e0 <__fp_szero>:
    18e0:	bb 27       	eor	r27, r27
    18e2:	66 27       	eor	r22, r22
    18e4:	77 27       	eor	r23, r23
    18e6:	cb 01       	movw	r24, r22
    18e8:	97 f9       	bld	r25, 7
    18ea:	08 95       	ret

000018ec <__mulsi3>:
    18ec:	db 01       	movw	r26, r22
    18ee:	8f 93       	push	r24
    18f0:	9f 93       	push	r25
    18f2:	0e 94 ab 0c 	call	0x1956	; 0x1956 <__muluhisi3>
    18f6:	bf 91       	pop	r27
    18f8:	af 91       	pop	r26
    18fa:	a2 9f       	mul	r26, r18
    18fc:	80 0d       	add	r24, r0
    18fe:	91 1d       	adc	r25, r1
    1900:	a3 9f       	mul	r26, r19
    1902:	90 0d       	add	r25, r0
    1904:	b2 9f       	mul	r27, r18
    1906:	90 0d       	add	r25, r0
    1908:	11 24       	eor	r1, r1
    190a:	08 95       	ret

0000190c <__divmodsi4>:
    190c:	05 2e       	mov	r0, r21
    190e:	97 fb       	bst	r25, 7
    1910:	1e f4       	brtc	.+6      	; 0x1918 <__divmodsi4+0xc>
    1912:	00 94       	com	r0
    1914:	0e 94 9d 0c 	call	0x193a	; 0x193a <__negsi2>
    1918:	57 fd       	sbrc	r21, 7
    191a:	07 d0       	rcall	.+14     	; 0x192a <__divmodsi4_neg2>
    191c:	0e 94 ed 0c 	call	0x19da	; 0x19da <__udivmodsi4>
    1920:	07 fc       	sbrc	r0, 7
    1922:	03 d0       	rcall	.+6      	; 0x192a <__divmodsi4_neg2>
    1924:	4e f4       	brtc	.+18     	; 0x1938 <__divmodsi4_exit>
    1926:	0c 94 9d 0c 	jmp	0x193a	; 0x193a <__negsi2>

0000192a <__divmodsi4_neg2>:
    192a:	50 95       	com	r21
    192c:	40 95       	com	r20
    192e:	30 95       	com	r19
    1930:	21 95       	neg	r18
    1932:	3f 4f       	sbci	r19, 0xFF	; 255
    1934:	4f 4f       	sbci	r20, 0xFF	; 255
    1936:	5f 4f       	sbci	r21, 0xFF	; 255

00001938 <__divmodsi4_exit>:
    1938:	08 95       	ret

0000193a <__negsi2>:
    193a:	90 95       	com	r25
    193c:	80 95       	com	r24
    193e:	70 95       	com	r23
    1940:	61 95       	neg	r22
    1942:	7f 4f       	sbci	r23, 0xFF	; 255
    1944:	8f 4f       	sbci	r24, 0xFF	; 255
    1946:	9f 4f       	sbci	r25, 0xFF	; 255
    1948:	08 95       	ret

0000194a <__tablejump2__>:
    194a:	ee 0f       	add	r30, r30
    194c:	ff 1f       	adc	r31, r31
    194e:	05 90       	lpm	r0, Z+
    1950:	f4 91       	lpm	r31, Z
    1952:	e0 2d       	mov	r30, r0
    1954:	09 94       	ijmp

00001956 <__muluhisi3>:
    1956:	0e 94 0f 0d 	call	0x1a1e	; 0x1a1e <__umulhisi3>
    195a:	a5 9f       	mul	r26, r21
    195c:	90 0d       	add	r25, r0
    195e:	b4 9f       	mul	r27, r20
    1960:	90 0d       	add	r25, r0
    1962:	a4 9f       	mul	r26, r20
    1964:	80 0d       	add	r24, r0
    1966:	91 1d       	adc	r25, r1
    1968:	11 24       	eor	r1, r1
    196a:	08 95       	ret

0000196c <__prologue_saves__>:
    196c:	2f 92       	push	r2
    196e:	3f 92       	push	r3
    1970:	4f 92       	push	r4
    1972:	5f 92       	push	r5
    1974:	6f 92       	push	r6
    1976:	7f 92       	push	r7
    1978:	8f 92       	push	r8
    197a:	9f 92       	push	r9
    197c:	af 92       	push	r10
    197e:	bf 92       	push	r11
    1980:	cf 92       	push	r12
    1982:	df 92       	push	r13
    1984:	ef 92       	push	r14
    1986:	ff 92       	push	r15
    1988:	0f 93       	push	r16
    198a:	1f 93       	push	r17
    198c:	cf 93       	push	r28
    198e:	df 93       	push	r29
    1990:	cd b7       	in	r28, 0x3d	; 61
    1992:	de b7       	in	r29, 0x3e	; 62
    1994:	ca 1b       	sub	r28, r26
    1996:	db 0b       	sbc	r29, r27
    1998:	0f b6       	in	r0, 0x3f	; 63
    199a:	f8 94       	cli
    199c:	de bf       	out	0x3e, r29	; 62
    199e:	0f be       	out	0x3f, r0	; 63
    19a0:	cd bf       	out	0x3d, r28	; 61
    19a2:	09 94       	ijmp

000019a4 <__epilogue_restores__>:
    19a4:	2a 88       	ldd	r2, Y+18	; 0x12
    19a6:	39 88       	ldd	r3, Y+17	; 0x11
    19a8:	48 88       	ldd	r4, Y+16	; 0x10
    19aa:	5f 84       	ldd	r5, Y+15	; 0x0f
    19ac:	6e 84       	ldd	r6, Y+14	; 0x0e
    19ae:	7d 84       	ldd	r7, Y+13	; 0x0d
    19b0:	8c 84       	ldd	r8, Y+12	; 0x0c
    19b2:	9b 84       	ldd	r9, Y+11	; 0x0b
    19b4:	aa 84       	ldd	r10, Y+10	; 0x0a
    19b6:	b9 84       	ldd	r11, Y+9	; 0x09
    19b8:	c8 84       	ldd	r12, Y+8	; 0x08
    19ba:	df 80       	ldd	r13, Y+7	; 0x07
    19bc:	ee 80       	ldd	r14, Y+6	; 0x06
    19be:	fd 80       	ldd	r15, Y+5	; 0x05
    19c0:	0c 81       	ldd	r16, Y+4	; 0x04
    19c2:	1b 81       	ldd	r17, Y+3	; 0x03
    19c4:	aa 81       	ldd	r26, Y+2	; 0x02
    19c6:	b9 81       	ldd	r27, Y+1	; 0x01
    19c8:	ce 0f       	add	r28, r30
    19ca:	d1 1d       	adc	r29, r1
    19cc:	0f b6       	in	r0, 0x3f	; 63
    19ce:	f8 94       	cli
    19d0:	de bf       	out	0x3e, r29	; 62
    19d2:	0f be       	out	0x3f, r0	; 63
    19d4:	cd bf       	out	0x3d, r28	; 61
    19d6:	ed 01       	movw	r28, r26
    19d8:	08 95       	ret

000019da <__udivmodsi4>:
    19da:	a1 e2       	ldi	r26, 0x21	; 33
    19dc:	1a 2e       	mov	r1, r26
    19de:	aa 1b       	sub	r26, r26
    19e0:	bb 1b       	sub	r27, r27
    19e2:	fd 01       	movw	r30, r26
    19e4:	0d c0       	rjmp	.+26     	; 0x1a00 <__udivmodsi4_ep>

000019e6 <__udivmodsi4_loop>:
    19e6:	aa 1f       	adc	r26, r26
    19e8:	bb 1f       	adc	r27, r27
    19ea:	ee 1f       	adc	r30, r30
    19ec:	ff 1f       	adc	r31, r31
    19ee:	a2 17       	cp	r26, r18
    19f0:	b3 07       	cpc	r27, r19
    19f2:	e4 07       	cpc	r30, r20
    19f4:	f5 07       	cpc	r31, r21
    19f6:	20 f0       	brcs	.+8      	; 0x1a00 <__udivmodsi4_ep>
    19f8:	a2 1b       	sub	r26, r18
    19fa:	b3 0b       	sbc	r27, r19
    19fc:	e4 0b       	sbc	r30, r20
    19fe:	f5 0b       	sbc	r31, r21

00001a00 <__udivmodsi4_ep>:
    1a00:	66 1f       	adc	r22, r22
    1a02:	77 1f       	adc	r23, r23
    1a04:	88 1f       	adc	r24, r24
    1a06:	99 1f       	adc	r25, r25
    1a08:	1a 94       	dec	r1
    1a0a:	69 f7       	brne	.-38     	; 0x19e6 <__udivmodsi4_loop>
    1a0c:	60 95       	com	r22
    1a0e:	70 95       	com	r23
    1a10:	80 95       	com	r24
    1a12:	90 95       	com	r25
    1a14:	9b 01       	movw	r18, r22
    1a16:	ac 01       	movw	r20, r24
    1a18:	bd 01       	movw	r22, r26
    1a1a:	cf 01       	movw	r24, r30
    1a1c:	08 95       	ret

00001a1e <__umulhisi3>:
    1a1e:	a2 9f       	mul	r26, r18
    1a20:	b0 01       	movw	r22, r0
    1a22:	b3 9f       	mul	r27, r19
    1a24:	c0 01       	movw	r24, r0
    1a26:	a3 9f       	mul	r26, r19
    1a28:	70 0d       	add	r23, r0
    1a2a:	81 1d       	adc	r24, r1
    1a2c:	11 24       	eor	r1, r1
    1a2e:	91 1d       	adc	r25, r1
    1a30:	b2 9f       	mul	r27, r18
    1a32:	70 0d       	add	r23, r0
    1a34:	81 1d       	adc	r24, r1
    1a36:	11 24       	eor	r1, r1
    1a38:	91 1d       	adc	r25, r1
    1a3a:	08 95       	ret

00001a3c <strtol>:
    1a3c:	a0 e0       	ldi	r26, 0x00	; 0
    1a3e:	b0 e0       	ldi	r27, 0x00	; 0
    1a40:	e4 e2       	ldi	r30, 0x24	; 36
    1a42:	fd e0       	ldi	r31, 0x0D	; 13
    1a44:	0c 94 b7 0c 	jmp	0x196e	; 0x196e <__prologue_saves__+0x2>
    1a48:	5c 01       	movw	r10, r24
    1a4a:	6b 01       	movw	r12, r22
    1a4c:	7a 01       	movw	r14, r20
    1a4e:	61 15       	cp	r22, r1
    1a50:	71 05       	cpc	r23, r1
    1a52:	19 f0       	breq	.+6      	; 0x1a5a <strtol+0x1e>
    1a54:	fb 01       	movw	r30, r22
    1a56:	91 83       	std	Z+1, r25	; 0x01
    1a58:	80 83       	st	Z, r24
    1a5a:	e1 14       	cp	r14, r1
    1a5c:	f1 04       	cpc	r15, r1
    1a5e:	29 f0       	breq	.+10     	; 0x1a6a <strtol+0x2e>
    1a60:	c7 01       	movw	r24, r14
    1a62:	02 97       	sbiw	r24, 0x02	; 2
    1a64:	83 97       	sbiw	r24, 0x23	; 35
    1a66:	08 f0       	brcs	.+2      	; 0x1a6a <strtol+0x2e>
    1a68:	e5 c0       	rjmp	.+458    	; 0x1c34 <strtol+0x1f8>
    1a6a:	e5 01       	movw	r28, r10
    1a6c:	21 96       	adiw	r28, 0x01	; 1
    1a6e:	f5 01       	movw	r30, r10
    1a70:	10 81       	ld	r17, Z
    1a72:	81 2f       	mov	r24, r17
    1a74:	90 e0       	ldi	r25, 0x00	; 0
    1a76:	0e 94 0c 0f 	call	0x1e18	; 0x1e18 <isspace>
    1a7a:	89 2b       	or	r24, r25
    1a7c:	11 f0       	breq	.+4      	; 0x1a82 <strtol+0x46>
    1a7e:	5e 01       	movw	r10, r28
    1a80:	f4 cf       	rjmp	.-24     	; 0x1a6a <strtol+0x2e>
    1a82:	1d 32       	cpi	r17, 0x2D	; 45
    1a84:	29 f4       	brne	.+10     	; 0x1a90 <strtol+0x54>
    1a86:	21 96       	adiw	r28, 0x01	; 1
    1a88:	f5 01       	movw	r30, r10
    1a8a:	11 81       	ldd	r17, Z+1	; 0x01
    1a8c:	01 e0       	ldi	r16, 0x01	; 1
    1a8e:	07 c0       	rjmp	.+14     	; 0x1a9e <strtol+0x62>
    1a90:	1b 32       	cpi	r17, 0x2B	; 43
    1a92:	21 f4       	brne	.+8      	; 0x1a9c <strtol+0x60>
    1a94:	e5 01       	movw	r28, r10
    1a96:	22 96       	adiw	r28, 0x02	; 2
    1a98:	f5 01       	movw	r30, r10
    1a9a:	11 81       	ldd	r17, Z+1	; 0x01
    1a9c:	00 e0       	ldi	r16, 0x00	; 0
    1a9e:	e1 14       	cp	r14, r1
    1aa0:	f1 04       	cpc	r15, r1
    1aa2:	09 f1       	breq	.+66     	; 0x1ae6 <strtol+0xaa>
    1aa4:	f0 e1       	ldi	r31, 0x10	; 16
    1aa6:	ef 16       	cp	r14, r31
    1aa8:	f1 04       	cpc	r15, r1
    1aaa:	29 f4       	brne	.+10     	; 0x1ab6 <strtol+0x7a>
    1aac:	3f c0       	rjmp	.+126    	; 0x1b2c <strtol+0xf0>
    1aae:	10 e3       	ldi	r17, 0x30	; 48
    1ab0:	e1 14       	cp	r14, r1
    1ab2:	f1 04       	cpc	r15, r1
    1ab4:	21 f1       	breq	.+72     	; 0x1afe <strtol+0xc2>
    1ab6:	28 e0       	ldi	r18, 0x08	; 8
    1ab8:	e2 16       	cp	r14, r18
    1aba:	f1 04       	cpc	r15, r1
    1abc:	01 f1       	breq	.+64     	; 0x1afe <strtol+0xc2>
    1abe:	54 f4       	brge	.+20     	; 0x1ad4 <strtol+0x98>
    1ac0:	e2 e0       	ldi	r30, 0x02	; 2
    1ac2:	ee 16       	cp	r14, r30
    1ac4:	f1 04       	cpc	r15, r1
    1ac6:	21 f5       	brne	.+72     	; 0x1b10 <strtol+0xd4>
    1ac8:	81 2c       	mov	r8, r1
    1aca:	91 2c       	mov	r9, r1
    1acc:	a1 2c       	mov	r10, r1
    1ace:	b0 e4       	ldi	r27, 0x40	; 64
    1ad0:	bb 2e       	mov	r11, r27
    1ad2:	3e c0       	rjmp	.+124    	; 0x1b50 <strtol+0x114>
    1ad4:	fa e0       	ldi	r31, 0x0A	; 10
    1ad6:	ef 16       	cp	r14, r31
    1ad8:	f1 04       	cpc	r15, r1
    1ada:	39 f0       	breq	.+14     	; 0x1aea <strtol+0xae>
    1adc:	20 e1       	ldi	r18, 0x10	; 16
    1ade:	e2 16       	cp	r14, r18
    1ae0:	f1 04       	cpc	r15, r1
    1ae2:	b1 f4       	brne	.+44     	; 0x1b10 <strtol+0xd4>
    1ae4:	30 c0       	rjmp	.+96     	; 0x1b46 <strtol+0x10a>
    1ae6:	10 33       	cpi	r17, 0x30	; 48
    1ae8:	19 f1       	breq	.+70     	; 0x1b30 <strtol+0xf4>
    1aea:	fa e0       	ldi	r31, 0x0A	; 10
    1aec:	ef 2e       	mov	r14, r31
    1aee:	f1 2c       	mov	r15, r1
    1af0:	ac ec       	ldi	r26, 0xCC	; 204
    1af2:	8a 2e       	mov	r8, r26
    1af4:	98 2c       	mov	r9, r8
    1af6:	a8 2c       	mov	r10, r8
    1af8:	ac e0       	ldi	r26, 0x0C	; 12
    1afa:	ba 2e       	mov	r11, r26
    1afc:	29 c0       	rjmp	.+82     	; 0x1b50 <strtol+0x114>
    1afe:	78 e0       	ldi	r23, 0x08	; 8
    1b00:	e7 2e       	mov	r14, r23
    1b02:	f1 2c       	mov	r15, r1
    1b04:	81 2c       	mov	r8, r1
    1b06:	91 2c       	mov	r9, r1
    1b08:	a1 2c       	mov	r10, r1
    1b0a:	e0 e1       	ldi	r30, 0x10	; 16
    1b0c:	be 2e       	mov	r11, r30
    1b0e:	20 c0       	rjmp	.+64     	; 0x1b50 <strtol+0x114>
    1b10:	60 e0       	ldi	r22, 0x00	; 0
    1b12:	70 e0       	ldi	r23, 0x00	; 0
    1b14:	80 e0       	ldi	r24, 0x00	; 0
    1b16:	90 e8       	ldi	r25, 0x80	; 128
    1b18:	97 01       	movw	r18, r14
    1b1a:	0f 2c       	mov	r0, r15
    1b1c:	00 0c       	add	r0, r0
    1b1e:	44 0b       	sbc	r20, r20
    1b20:	55 0b       	sbc	r21, r21
    1b22:	0e 94 ed 0c 	call	0x19da	; 0x19da <__udivmodsi4>
    1b26:	49 01       	movw	r8, r18
    1b28:	5a 01       	movw	r10, r20
    1b2a:	12 c0       	rjmp	.+36     	; 0x1b50 <strtol+0x114>
    1b2c:	10 33       	cpi	r17, 0x30	; 48
    1b2e:	59 f4       	brne	.+22     	; 0x1b46 <strtol+0x10a>
    1b30:	88 81       	ld	r24, Y
    1b32:	8f 7d       	andi	r24, 0xDF	; 223
    1b34:	88 35       	cpi	r24, 0x58	; 88
    1b36:	09 f0       	breq	.+2      	; 0x1b3a <strtol+0xfe>
    1b38:	ba cf       	rjmp	.-140    	; 0x1aae <strtol+0x72>
    1b3a:	19 81       	ldd	r17, Y+1	; 0x01
    1b3c:	22 96       	adiw	r28, 0x02	; 2
    1b3e:	02 60       	ori	r16, 0x02	; 2
    1b40:	80 e1       	ldi	r24, 0x10	; 16
    1b42:	e8 2e       	mov	r14, r24
    1b44:	f1 2c       	mov	r15, r1
    1b46:	81 2c       	mov	r8, r1
    1b48:	91 2c       	mov	r9, r1
    1b4a:	a1 2c       	mov	r10, r1
    1b4c:	68 e0       	ldi	r22, 0x08	; 8
    1b4e:	b6 2e       	mov	r11, r22
    1b50:	40 e0       	ldi	r20, 0x00	; 0
    1b52:	60 e0       	ldi	r22, 0x00	; 0
    1b54:	70 e0       	ldi	r23, 0x00	; 0
    1b56:	cb 01       	movw	r24, r22
    1b58:	27 01       	movw	r4, r14
    1b5a:	0f 2c       	mov	r0, r15
    1b5c:	00 0c       	add	r0, r0
    1b5e:	66 08       	sbc	r6, r6
    1b60:	77 08       	sbc	r7, r7
    1b62:	fe 01       	movw	r30, r28
    1b64:	50 ed       	ldi	r21, 0xD0	; 208
    1b66:	35 2e       	mov	r3, r21
    1b68:	31 0e       	add	r3, r17
    1b6a:	29 e0       	ldi	r18, 0x09	; 9
    1b6c:	23 15       	cp	r18, r3
    1b6e:	70 f4       	brcc	.+28     	; 0x1b8c <strtol+0x150>
    1b70:	2f eb       	ldi	r18, 0xBF	; 191
    1b72:	21 0f       	add	r18, r17
    1b74:	2a 31       	cpi	r18, 0x1A	; 26
    1b76:	18 f4       	brcc	.+6      	; 0x1b7e <strtol+0x142>
    1b78:	39 ec       	ldi	r19, 0xC9	; 201
    1b7a:	33 2e       	mov	r3, r19
    1b7c:	06 c0       	rjmp	.+12     	; 0x1b8a <strtol+0x14e>
    1b7e:	2f e9       	ldi	r18, 0x9F	; 159
    1b80:	21 0f       	add	r18, r17
    1b82:	2a 31       	cpi	r18, 0x1A	; 26
    1b84:	18 f5       	brcc	.+70     	; 0x1bcc <strtol+0x190>
    1b86:	29 ea       	ldi	r18, 0xA9	; 169
    1b88:	32 2e       	mov	r3, r18
    1b8a:	31 0e       	add	r3, r17
    1b8c:	23 2d       	mov	r18, r3
    1b8e:	30 e0       	ldi	r19, 0x00	; 0
    1b90:	2e 15       	cp	r18, r14
    1b92:	3f 05       	cpc	r19, r15
    1b94:	dc f4       	brge	.+54     	; 0x1bcc <strtol+0x190>
    1b96:	47 fd       	sbrc	r20, 7
    1b98:	16 c0       	rjmp	.+44     	; 0x1bc6 <strtol+0x18a>
    1b9a:	86 16       	cp	r8, r22
    1b9c:	97 06       	cpc	r9, r23
    1b9e:	a8 06       	cpc	r10, r24
    1ba0:	b9 06       	cpc	r11, r25
    1ba2:	70 f0       	brcs	.+28     	; 0x1bc0 <strtol+0x184>
    1ba4:	a3 01       	movw	r20, r6
    1ba6:	92 01       	movw	r18, r4
    1ba8:	0e 94 76 0c 	call	0x18ec	; 0x18ec <__mulsi3>
    1bac:	63 0d       	add	r22, r3
    1bae:	71 1d       	adc	r23, r1
    1bb0:	81 1d       	adc	r24, r1
    1bb2:	91 1d       	adc	r25, r1
    1bb4:	61 30       	cpi	r22, 0x01	; 1
    1bb6:	71 05       	cpc	r23, r1
    1bb8:	81 05       	cpc	r24, r1
    1bba:	20 e8       	ldi	r18, 0x80	; 128
    1bbc:	92 07       	cpc	r25, r18
    1bbe:	10 f0       	brcs	.+4      	; 0x1bc4 <strtol+0x188>
    1bc0:	4f ef       	ldi	r20, 0xFF	; 255
    1bc2:	01 c0       	rjmp	.+2      	; 0x1bc6 <strtol+0x18a>
    1bc4:	41 e0       	ldi	r20, 0x01	; 1
    1bc6:	21 96       	adiw	r28, 0x01	; 1
    1bc8:	10 81       	ld	r17, Z
    1bca:	cb cf       	rjmp	.-106    	; 0x1b62 <strtol+0x126>
    1bcc:	20 2f       	mov	r18, r16
    1bce:	21 70       	andi	r18, 0x01	; 1
    1bd0:	c1 14       	cp	r12, r1
    1bd2:	d1 04       	cpc	r13, r1
    1bd4:	71 f0       	breq	.+28     	; 0x1bf2 <strtol+0x1b6>
    1bd6:	44 23       	and	r20, r20
    1bd8:	29 f0       	breq	.+10     	; 0x1be4 <strtol+0x1a8>
    1bda:	21 97       	sbiw	r28, 0x01	; 1
    1bdc:	f6 01       	movw	r30, r12
    1bde:	d1 83       	std	Z+1, r29	; 0x01
    1be0:	c0 83       	st	Z, r28
    1be2:	07 c0       	rjmp	.+14     	; 0x1bf2 <strtol+0x1b6>
    1be4:	01 ff       	sbrs	r16, 1
    1be6:	19 c0       	rjmp	.+50     	; 0x1c1a <strtol+0x1de>
    1be8:	22 97       	sbiw	r28, 0x02	; 2
    1bea:	f6 01       	movw	r30, r12
    1bec:	d1 83       	std	Z+1, r29	; 0x01
    1bee:	c0 83       	st	Z, r28
    1bf0:	14 c0       	rjmp	.+40     	; 0x1c1a <strtol+0x1de>
    1bf2:	47 ff       	sbrs	r20, 7
    1bf4:	12 c0       	rjmp	.+36     	; 0x1c1a <strtol+0x1de>
    1bf6:	22 23       	and	r18, r18
    1bf8:	29 f0       	breq	.+10     	; 0x1c04 <strtol+0x1c8>
    1bfa:	60 e0       	ldi	r22, 0x00	; 0
    1bfc:	70 e0       	ldi	r23, 0x00	; 0
    1bfe:	80 e0       	ldi	r24, 0x00	; 0
    1c00:	90 e8       	ldi	r25, 0x80	; 128
    1c02:	04 c0       	rjmp	.+8      	; 0x1c0c <strtol+0x1d0>
    1c04:	6f ef       	ldi	r22, 0xFF	; 255
    1c06:	7f ef       	ldi	r23, 0xFF	; 255
    1c08:	8f ef       	ldi	r24, 0xFF	; 255
    1c0a:	9f e7       	ldi	r25, 0x7F	; 127
    1c0c:	22 e2       	ldi	r18, 0x22	; 34
    1c0e:	30 e0       	ldi	r19, 0x00	; 0
    1c10:	30 93 98 02 	sts	0x0298, r19	; 0x800298 <errno+0x1>
    1c14:	20 93 97 02 	sts	0x0297, r18	; 0x800297 <errno>
    1c18:	09 c0       	rjmp	.+18     	; 0x1c2c <strtol+0x1f0>
    1c1a:	22 23       	and	r18, r18
    1c1c:	81 f0       	breq	.+32     	; 0x1c3e <strtol+0x202>
    1c1e:	90 95       	com	r25
    1c20:	80 95       	com	r24
    1c22:	70 95       	com	r23
    1c24:	61 95       	neg	r22
    1c26:	7f 4f       	sbci	r23, 0xFF	; 255
    1c28:	8f 4f       	sbci	r24, 0xFF	; 255
    1c2a:	9f 4f       	sbci	r25, 0xFF	; 255
    1c2c:	46 2f       	mov	r20, r22
    1c2e:	37 2f       	mov	r19, r23
    1c30:	28 2f       	mov	r18, r24
    1c32:	12 c0       	rjmp	.+36     	; 0x1c58 <strtol+0x21c>
    1c34:	40 e0       	ldi	r20, 0x00	; 0
    1c36:	30 e0       	ldi	r19, 0x00	; 0
    1c38:	20 e0       	ldi	r18, 0x00	; 0
    1c3a:	90 e0       	ldi	r25, 0x00	; 0
    1c3c:	0d c0       	rjmp	.+26     	; 0x1c58 <strtol+0x21c>
    1c3e:	97 ff       	sbrs	r25, 7
    1c40:	f5 cf       	rjmp	.-22     	; 0x1c2c <strtol+0x1f0>
    1c42:	82 e2       	ldi	r24, 0x22	; 34
    1c44:	90 e0       	ldi	r25, 0x00	; 0
    1c46:	90 93 98 02 	sts	0x0298, r25	; 0x800298 <errno+0x1>
    1c4a:	80 93 97 02 	sts	0x0297, r24	; 0x800297 <errno>
    1c4e:	6f ef       	ldi	r22, 0xFF	; 255
    1c50:	7f ef       	ldi	r23, 0xFF	; 255
    1c52:	8f ef       	ldi	r24, 0xFF	; 255
    1c54:	9f e7       	ldi	r25, 0x7F	; 127
    1c56:	ea cf       	rjmp	.-44     	; 0x1c2c <strtol+0x1f0>
    1c58:	64 2f       	mov	r22, r20
    1c5a:	73 2f       	mov	r23, r19
    1c5c:	82 2f       	mov	r24, r18
    1c5e:	cd b7       	in	r28, 0x3d	; 61
    1c60:	de b7       	in	r29, 0x3e	; 62
    1c62:	e1 e1       	ldi	r30, 0x11	; 17
    1c64:	0c 94 d3 0c 	jmp	0x19a6	; 0x19a6 <__epilogue_restores__+0x2>

00001c68 <__ftoa_engine>:
    1c68:	28 30       	cpi	r18, 0x08	; 8
    1c6a:	08 f0       	brcs	.+2      	; 0x1c6e <__ftoa_engine+0x6>
    1c6c:	27 e0       	ldi	r18, 0x07	; 7
    1c6e:	33 27       	eor	r19, r19
    1c70:	da 01       	movw	r26, r20
    1c72:	99 0f       	add	r25, r25
    1c74:	31 1d       	adc	r19, r1
    1c76:	87 fd       	sbrc	r24, 7
    1c78:	91 60       	ori	r25, 0x01	; 1
    1c7a:	00 96       	adiw	r24, 0x00	; 0
    1c7c:	61 05       	cpc	r22, r1
    1c7e:	71 05       	cpc	r23, r1
    1c80:	39 f4       	brne	.+14     	; 0x1c90 <__ftoa_engine+0x28>
    1c82:	32 60       	ori	r19, 0x02	; 2
    1c84:	2e 5f       	subi	r18, 0xFE	; 254
    1c86:	3d 93       	st	X+, r19
    1c88:	30 e3       	ldi	r19, 0x30	; 48
    1c8a:	2a 95       	dec	r18
    1c8c:	e1 f7       	brne	.-8      	; 0x1c86 <__ftoa_engine+0x1e>
    1c8e:	08 95       	ret
    1c90:	9f 3f       	cpi	r25, 0xFF	; 255
    1c92:	30 f0       	brcs	.+12     	; 0x1ca0 <__ftoa_engine+0x38>
    1c94:	80 38       	cpi	r24, 0x80	; 128
    1c96:	71 05       	cpc	r23, r1
    1c98:	61 05       	cpc	r22, r1
    1c9a:	09 f0       	breq	.+2      	; 0x1c9e <__ftoa_engine+0x36>
    1c9c:	3c 5f       	subi	r19, 0xFC	; 252
    1c9e:	3c 5f       	subi	r19, 0xFC	; 252
    1ca0:	3d 93       	st	X+, r19
    1ca2:	91 30       	cpi	r25, 0x01	; 1
    1ca4:	08 f0       	brcs	.+2      	; 0x1ca8 <__ftoa_engine+0x40>
    1ca6:	80 68       	ori	r24, 0x80	; 128
    1ca8:	91 1d       	adc	r25, r1
    1caa:	df 93       	push	r29
    1cac:	cf 93       	push	r28
    1cae:	1f 93       	push	r17
    1cb0:	0f 93       	push	r16
    1cb2:	ff 92       	push	r15
    1cb4:	ef 92       	push	r14
    1cb6:	19 2f       	mov	r17, r25
    1cb8:	98 7f       	andi	r25, 0xF8	; 248
    1cba:	96 95       	lsr	r25
    1cbc:	e9 2f       	mov	r30, r25
    1cbe:	96 95       	lsr	r25
    1cc0:	96 95       	lsr	r25
    1cc2:	e9 0f       	add	r30, r25
    1cc4:	ff 27       	eor	r31, r31
    1cc6:	e2 53       	subi	r30, 0x32	; 50
    1cc8:	ff 4f       	sbci	r31, 0xFF	; 255
    1cca:	99 27       	eor	r25, r25
    1ccc:	33 27       	eor	r19, r19
    1cce:	ee 24       	eor	r14, r14
    1cd0:	ff 24       	eor	r15, r15
    1cd2:	a7 01       	movw	r20, r14
    1cd4:	e7 01       	movw	r28, r14
    1cd6:	05 90       	lpm	r0, Z+
    1cd8:	08 94       	sec
    1cda:	07 94       	ror	r0
    1cdc:	28 f4       	brcc	.+10     	; 0x1ce8 <__ftoa_engine+0x80>
    1cde:	36 0f       	add	r19, r22
    1ce0:	e7 1e       	adc	r14, r23
    1ce2:	f8 1e       	adc	r15, r24
    1ce4:	49 1f       	adc	r20, r25
    1ce6:	51 1d       	adc	r21, r1
    1ce8:	66 0f       	add	r22, r22
    1cea:	77 1f       	adc	r23, r23
    1cec:	88 1f       	adc	r24, r24
    1cee:	99 1f       	adc	r25, r25
    1cf0:	06 94       	lsr	r0
    1cf2:	a1 f7       	brne	.-24     	; 0x1cdc <__ftoa_engine+0x74>
    1cf4:	05 90       	lpm	r0, Z+
    1cf6:	07 94       	ror	r0
    1cf8:	28 f4       	brcc	.+10     	; 0x1d04 <__ftoa_engine+0x9c>
    1cfa:	e7 0e       	add	r14, r23
    1cfc:	f8 1e       	adc	r15, r24
    1cfe:	49 1f       	adc	r20, r25
    1d00:	56 1f       	adc	r21, r22
    1d02:	c1 1d       	adc	r28, r1
    1d04:	77 0f       	add	r23, r23
    1d06:	88 1f       	adc	r24, r24
    1d08:	99 1f       	adc	r25, r25
    1d0a:	66 1f       	adc	r22, r22
    1d0c:	06 94       	lsr	r0
    1d0e:	a1 f7       	brne	.-24     	; 0x1cf8 <__ftoa_engine+0x90>
    1d10:	05 90       	lpm	r0, Z+
    1d12:	07 94       	ror	r0
    1d14:	28 f4       	brcc	.+10     	; 0x1d20 <__ftoa_engine+0xb8>
    1d16:	f8 0e       	add	r15, r24
    1d18:	49 1f       	adc	r20, r25
    1d1a:	56 1f       	adc	r21, r22
    1d1c:	c7 1f       	adc	r28, r23
    1d1e:	d1 1d       	adc	r29, r1
    1d20:	88 0f       	add	r24, r24
    1d22:	99 1f       	adc	r25, r25
    1d24:	66 1f       	adc	r22, r22
    1d26:	77 1f       	adc	r23, r23
    1d28:	06 94       	lsr	r0
    1d2a:	a1 f7       	brne	.-24     	; 0x1d14 <__ftoa_engine+0xac>
    1d2c:	05 90       	lpm	r0, Z+
    1d2e:	07 94       	ror	r0
    1d30:	20 f4       	brcc	.+8      	; 0x1d3a <__ftoa_engine+0xd2>
    1d32:	49 0f       	add	r20, r25
    1d34:	56 1f       	adc	r21, r22
    1d36:	c7 1f       	adc	r28, r23
    1d38:	d8 1f       	adc	r29, r24
    1d3a:	99 0f       	add	r25, r25
    1d3c:	66 1f       	adc	r22, r22
    1d3e:	77 1f       	adc	r23, r23
    1d40:	88 1f       	adc	r24, r24
    1d42:	06 94       	lsr	r0
    1d44:	a9 f7       	brne	.-22     	; 0x1d30 <__ftoa_engine+0xc8>
    1d46:	84 91       	lpm	r24, Z
    1d48:	10 95       	com	r17
    1d4a:	17 70       	andi	r17, 0x07	; 7
    1d4c:	41 f0       	breq	.+16     	; 0x1d5e <__ftoa_engine+0xf6>
    1d4e:	d6 95       	lsr	r29
    1d50:	c7 95       	ror	r28
    1d52:	57 95       	ror	r21
    1d54:	47 95       	ror	r20
    1d56:	f7 94       	ror	r15
    1d58:	e7 94       	ror	r14
    1d5a:	1a 95       	dec	r17
    1d5c:	c1 f7       	brne	.-16     	; 0x1d4e <__ftoa_engine+0xe6>
    1d5e:	e4 e7       	ldi	r30, 0x74	; 116
    1d60:	f0 e0       	ldi	r31, 0x00	; 0
    1d62:	68 94       	set
    1d64:	15 90       	lpm	r1, Z+
    1d66:	15 91       	lpm	r17, Z+
    1d68:	35 91       	lpm	r19, Z+
    1d6a:	65 91       	lpm	r22, Z+
    1d6c:	95 91       	lpm	r25, Z+
    1d6e:	05 90       	lpm	r0, Z+
    1d70:	7f e2       	ldi	r23, 0x2F	; 47
    1d72:	73 95       	inc	r23
    1d74:	e1 18       	sub	r14, r1
    1d76:	f1 0a       	sbc	r15, r17
    1d78:	43 0b       	sbc	r20, r19
    1d7a:	56 0b       	sbc	r21, r22
    1d7c:	c9 0b       	sbc	r28, r25
    1d7e:	d0 09       	sbc	r29, r0
    1d80:	c0 f7       	brcc	.-16     	; 0x1d72 <__ftoa_engine+0x10a>
    1d82:	e1 0c       	add	r14, r1
    1d84:	f1 1e       	adc	r15, r17
    1d86:	43 1f       	adc	r20, r19
    1d88:	56 1f       	adc	r21, r22
    1d8a:	c9 1f       	adc	r28, r25
    1d8c:	d0 1d       	adc	r29, r0
    1d8e:	7e f4       	brtc	.+30     	; 0x1dae <__ftoa_engine+0x146>
    1d90:	70 33       	cpi	r23, 0x30	; 48
    1d92:	11 f4       	brne	.+4      	; 0x1d98 <__ftoa_engine+0x130>
    1d94:	8a 95       	dec	r24
    1d96:	e6 cf       	rjmp	.-52     	; 0x1d64 <__ftoa_engine+0xfc>
    1d98:	e8 94       	clt
    1d9a:	01 50       	subi	r16, 0x01	; 1
    1d9c:	30 f0       	brcs	.+12     	; 0x1daa <__ftoa_engine+0x142>
    1d9e:	08 0f       	add	r16, r24
    1da0:	0a f4       	brpl	.+2      	; 0x1da4 <__ftoa_engine+0x13c>
    1da2:	00 27       	eor	r16, r16
    1da4:	02 17       	cp	r16, r18
    1da6:	08 f4       	brcc	.+2      	; 0x1daa <__ftoa_engine+0x142>
    1da8:	20 2f       	mov	r18, r16
    1daa:	23 95       	inc	r18
    1dac:	02 2f       	mov	r16, r18
    1dae:	7a 33       	cpi	r23, 0x3A	; 58
    1db0:	28 f0       	brcs	.+10     	; 0x1dbc <__ftoa_engine+0x154>
    1db2:	79 e3       	ldi	r23, 0x39	; 57
    1db4:	7d 93       	st	X+, r23
    1db6:	2a 95       	dec	r18
    1db8:	e9 f7       	brne	.-6      	; 0x1db4 <__ftoa_engine+0x14c>
    1dba:	10 c0       	rjmp	.+32     	; 0x1ddc <__ftoa_engine+0x174>
    1dbc:	7d 93       	st	X+, r23
    1dbe:	2a 95       	dec	r18
    1dc0:	89 f6       	brne	.-94     	; 0x1d64 <__ftoa_engine+0xfc>
    1dc2:	06 94       	lsr	r0
    1dc4:	97 95       	ror	r25
    1dc6:	67 95       	ror	r22
    1dc8:	37 95       	ror	r19
    1dca:	17 95       	ror	r17
    1dcc:	17 94       	ror	r1
    1dce:	e1 18       	sub	r14, r1
    1dd0:	f1 0a       	sbc	r15, r17
    1dd2:	43 0b       	sbc	r20, r19
    1dd4:	56 0b       	sbc	r21, r22
    1dd6:	c9 0b       	sbc	r28, r25
    1dd8:	d0 09       	sbc	r29, r0
    1dda:	98 f0       	brcs	.+38     	; 0x1e02 <__ftoa_engine+0x19a>
    1ddc:	23 95       	inc	r18
    1dde:	7e 91       	ld	r23, -X
    1de0:	73 95       	inc	r23
    1de2:	7a 33       	cpi	r23, 0x3A	; 58
    1de4:	08 f0       	brcs	.+2      	; 0x1de8 <__ftoa_engine+0x180>
    1de6:	70 e3       	ldi	r23, 0x30	; 48
    1de8:	7c 93       	st	X, r23
    1dea:	20 13       	cpse	r18, r16
    1dec:	b8 f7       	brcc	.-18     	; 0x1ddc <__ftoa_engine+0x174>
    1dee:	7e 91       	ld	r23, -X
    1df0:	70 61       	ori	r23, 0x10	; 16
    1df2:	7d 93       	st	X+, r23
    1df4:	30 f0       	brcs	.+12     	; 0x1e02 <__ftoa_engine+0x19a>
    1df6:	83 95       	inc	r24
    1df8:	71 e3       	ldi	r23, 0x31	; 49
    1dfa:	7d 93       	st	X+, r23
    1dfc:	70 e3       	ldi	r23, 0x30	; 48
    1dfe:	2a 95       	dec	r18
    1e00:	e1 f7       	brne	.-8      	; 0x1dfa <__ftoa_engine+0x192>
    1e02:	11 24       	eor	r1, r1
    1e04:	ef 90       	pop	r14
    1e06:	ff 90       	pop	r15
    1e08:	0f 91       	pop	r16
    1e0a:	1f 91       	pop	r17
    1e0c:	cf 91       	pop	r28
    1e0e:	df 91       	pop	r29
    1e10:	99 27       	eor	r25, r25
    1e12:	87 fd       	sbrc	r24, 7
    1e14:	90 95       	com	r25
    1e16:	08 95       	ret

00001e18 <isspace>:
    1e18:	91 11       	cpse	r25, r1
    1e1a:	0c 94 01 10 	jmp	0x2002	; 0x2002 <__ctype_isfalse>
    1e1e:	80 32       	cpi	r24, 0x20	; 32
    1e20:	19 f0       	breq	.+6      	; 0x1e28 <isspace+0x10>
    1e22:	89 50       	subi	r24, 0x09	; 9
    1e24:	85 50       	subi	r24, 0x05	; 5
    1e26:	c8 f7       	brcc	.-14     	; 0x1e1a <isspace+0x2>
    1e28:	08 95       	ret

00001e2a <strnlen_P>:
    1e2a:	fc 01       	movw	r30, r24
    1e2c:	05 90       	lpm	r0, Z+
    1e2e:	61 50       	subi	r22, 0x01	; 1
    1e30:	70 40       	sbci	r23, 0x00	; 0
    1e32:	01 10       	cpse	r0, r1
    1e34:	d8 f7       	brcc	.-10     	; 0x1e2c <strnlen_P+0x2>
    1e36:	80 95       	com	r24
    1e38:	90 95       	com	r25
    1e3a:	8e 0f       	add	r24, r30
    1e3c:	9f 1f       	adc	r25, r31
    1e3e:	08 95       	ret

00001e40 <strnlen>:
    1e40:	fc 01       	movw	r30, r24
    1e42:	61 50       	subi	r22, 0x01	; 1
    1e44:	70 40       	sbci	r23, 0x00	; 0
    1e46:	01 90       	ld	r0, Z+
    1e48:	01 10       	cpse	r0, r1
    1e4a:	d8 f7       	brcc	.-10     	; 0x1e42 <strnlen+0x2>
    1e4c:	80 95       	com	r24
    1e4e:	90 95       	com	r25
    1e50:	8e 0f       	add	r24, r30
    1e52:	9f 1f       	adc	r25, r31
    1e54:	08 95       	ret

00001e56 <ltoa>:
    1e56:	25 32       	cpi	r18, 0x25	; 37
    1e58:	31 05       	cpc	r19, r1
    1e5a:	20 f4       	brcc	.+8      	; 0x1e64 <ltoa+0xe>
    1e5c:	22 30       	cpi	r18, 0x02	; 2
    1e5e:	10 f0       	brcs	.+4      	; 0x1e64 <ltoa+0xe>
    1e60:	0c 94 36 0f 	jmp	0x1e6c	; 0x1e6c <__ltoa_ncheck>
    1e64:	fa 01       	movw	r30, r20
    1e66:	10 82       	st	Z, r1
    1e68:	ca 01       	movw	r24, r20
    1e6a:	08 95       	ret

00001e6c <__ltoa_ncheck>:
    1e6c:	bb 27       	eor	r27, r27
    1e6e:	2a 30       	cpi	r18, 0x0A	; 10
    1e70:	51 f4       	brne	.+20     	; 0x1e86 <__ltoa_ncheck+0x1a>
    1e72:	99 23       	and	r25, r25
    1e74:	42 f4       	brpl	.+16     	; 0x1e86 <__ltoa_ncheck+0x1a>
    1e76:	bd e2       	ldi	r27, 0x2D	; 45
    1e78:	90 95       	com	r25
    1e7a:	80 95       	com	r24
    1e7c:	70 95       	com	r23
    1e7e:	61 95       	neg	r22
    1e80:	7f 4f       	sbci	r23, 0xFF	; 255
    1e82:	8f 4f       	sbci	r24, 0xFF	; 255
    1e84:	9f 4f       	sbci	r25, 0xFF	; 255
    1e86:	0c 94 46 0f 	jmp	0x1e8c	; 0x1e8c <__ultoa_common>

00001e8a <__ultoa_ncheck>:
    1e8a:	bb 27       	eor	r27, r27

00001e8c <__ultoa_common>:
    1e8c:	fa 01       	movw	r30, r20
    1e8e:	a6 2f       	mov	r26, r22
    1e90:	62 17       	cp	r22, r18
    1e92:	71 05       	cpc	r23, r1
    1e94:	81 05       	cpc	r24, r1
    1e96:	91 05       	cpc	r25, r1
    1e98:	33 0b       	sbc	r19, r19
    1e9a:	30 fb       	bst	r19, 0
    1e9c:	66 f0       	brts	.+24     	; 0x1eb6 <__ultoa_common+0x2a>
    1e9e:	aa 27       	eor	r26, r26
    1ea0:	66 0f       	add	r22, r22
    1ea2:	77 1f       	adc	r23, r23
    1ea4:	88 1f       	adc	r24, r24
    1ea6:	99 1f       	adc	r25, r25
    1ea8:	aa 1f       	adc	r26, r26
    1eaa:	a2 17       	cp	r26, r18
    1eac:	10 f0       	brcs	.+4      	; 0x1eb2 <__ultoa_common+0x26>
    1eae:	a2 1b       	sub	r26, r18
    1eb0:	63 95       	inc	r22
    1eb2:	38 50       	subi	r19, 0x08	; 8
    1eb4:	a9 f7       	brne	.-22     	; 0x1ea0 <__ultoa_common+0x14>
    1eb6:	a0 5d       	subi	r26, 0xD0	; 208
    1eb8:	aa 33       	cpi	r26, 0x3A	; 58
    1eba:	08 f0       	brcs	.+2      	; 0x1ebe <__ultoa_common+0x32>
    1ebc:	a9 5d       	subi	r26, 0xD9	; 217
    1ebe:	a1 93       	st	Z+, r26
    1ec0:	36 f7       	brtc	.-52     	; 0x1e8e <__ultoa_common+0x2>
    1ec2:	b1 11       	cpse	r27, r1
    1ec4:	b1 93       	st	Z+, r27
    1ec6:	10 82       	st	Z, r1
    1ec8:	ca 01       	movw	r24, r20
    1eca:	0c 94 04 10 	jmp	0x2008	; 0x2008 <strrev>

00001ece <fputc>:
    1ece:	0f 93       	push	r16
    1ed0:	1f 93       	push	r17
    1ed2:	cf 93       	push	r28
    1ed4:	df 93       	push	r29
    1ed6:	fb 01       	movw	r30, r22
    1ed8:	23 81       	ldd	r18, Z+3	; 0x03
    1eda:	21 fd       	sbrc	r18, 1
    1edc:	03 c0       	rjmp	.+6      	; 0x1ee4 <fputc+0x16>
    1ede:	8f ef       	ldi	r24, 0xFF	; 255
    1ee0:	9f ef       	ldi	r25, 0xFF	; 255
    1ee2:	2c c0       	rjmp	.+88     	; 0x1f3c <fputc+0x6e>
    1ee4:	22 ff       	sbrs	r18, 2
    1ee6:	16 c0       	rjmp	.+44     	; 0x1f14 <fputc+0x46>
    1ee8:	46 81       	ldd	r20, Z+6	; 0x06
    1eea:	57 81       	ldd	r21, Z+7	; 0x07
    1eec:	24 81       	ldd	r18, Z+4	; 0x04
    1eee:	35 81       	ldd	r19, Z+5	; 0x05
    1ef0:	42 17       	cp	r20, r18
    1ef2:	53 07       	cpc	r21, r19
    1ef4:	44 f4       	brge	.+16     	; 0x1f06 <fputc+0x38>
    1ef6:	a0 81       	ld	r26, Z
    1ef8:	b1 81       	ldd	r27, Z+1	; 0x01
    1efa:	9d 01       	movw	r18, r26
    1efc:	2f 5f       	subi	r18, 0xFF	; 255
    1efe:	3f 4f       	sbci	r19, 0xFF	; 255
    1f00:	31 83       	std	Z+1, r19	; 0x01
    1f02:	20 83       	st	Z, r18
    1f04:	8c 93       	st	X, r24
    1f06:	26 81       	ldd	r18, Z+6	; 0x06
    1f08:	37 81       	ldd	r19, Z+7	; 0x07
    1f0a:	2f 5f       	subi	r18, 0xFF	; 255
    1f0c:	3f 4f       	sbci	r19, 0xFF	; 255
    1f0e:	37 83       	std	Z+7, r19	; 0x07
    1f10:	26 83       	std	Z+6, r18	; 0x06
    1f12:	14 c0       	rjmp	.+40     	; 0x1f3c <fputc+0x6e>
    1f14:	8b 01       	movw	r16, r22
    1f16:	ec 01       	movw	r28, r24
    1f18:	fb 01       	movw	r30, r22
    1f1a:	00 84       	ldd	r0, Z+8	; 0x08
    1f1c:	f1 85       	ldd	r31, Z+9	; 0x09
    1f1e:	e0 2d       	mov	r30, r0
    1f20:	09 95       	icall
    1f22:	89 2b       	or	r24, r25
    1f24:	e1 f6       	brne	.-72     	; 0x1ede <fputc+0x10>
    1f26:	d8 01       	movw	r26, r16
    1f28:	16 96       	adiw	r26, 0x06	; 6
    1f2a:	8d 91       	ld	r24, X+
    1f2c:	9c 91       	ld	r25, X
    1f2e:	17 97       	sbiw	r26, 0x07	; 7
    1f30:	01 96       	adiw	r24, 0x01	; 1
    1f32:	17 96       	adiw	r26, 0x07	; 7
    1f34:	9c 93       	st	X, r25
    1f36:	8e 93       	st	-X, r24
    1f38:	16 97       	sbiw	r26, 0x06	; 6
    1f3a:	ce 01       	movw	r24, r28
    1f3c:	df 91       	pop	r29
    1f3e:	cf 91       	pop	r28
    1f40:	1f 91       	pop	r17
    1f42:	0f 91       	pop	r16
    1f44:	08 95       	ret

00001f46 <__ultoa_invert>:
    1f46:	fa 01       	movw	r30, r20
    1f48:	aa 27       	eor	r26, r26
    1f4a:	28 30       	cpi	r18, 0x08	; 8
    1f4c:	51 f1       	breq	.+84     	; 0x1fa2 <__ultoa_invert+0x5c>
    1f4e:	20 31       	cpi	r18, 0x10	; 16
    1f50:	81 f1       	breq	.+96     	; 0x1fb2 <__ultoa_invert+0x6c>
    1f52:	e8 94       	clt
    1f54:	6f 93       	push	r22
    1f56:	6e 7f       	andi	r22, 0xFE	; 254
    1f58:	6e 5f       	subi	r22, 0xFE	; 254
    1f5a:	7f 4f       	sbci	r23, 0xFF	; 255
    1f5c:	8f 4f       	sbci	r24, 0xFF	; 255
    1f5e:	9f 4f       	sbci	r25, 0xFF	; 255
    1f60:	af 4f       	sbci	r26, 0xFF	; 255
    1f62:	b1 e0       	ldi	r27, 0x01	; 1
    1f64:	3e d0       	rcall	.+124    	; 0x1fe2 <__ultoa_invert+0x9c>
    1f66:	b4 e0       	ldi	r27, 0x04	; 4
    1f68:	3c d0       	rcall	.+120    	; 0x1fe2 <__ultoa_invert+0x9c>
    1f6a:	67 0f       	add	r22, r23
    1f6c:	78 1f       	adc	r23, r24
    1f6e:	89 1f       	adc	r24, r25
    1f70:	9a 1f       	adc	r25, r26
    1f72:	a1 1d       	adc	r26, r1
    1f74:	68 0f       	add	r22, r24
    1f76:	79 1f       	adc	r23, r25
    1f78:	8a 1f       	adc	r24, r26
    1f7a:	91 1d       	adc	r25, r1
    1f7c:	a1 1d       	adc	r26, r1
    1f7e:	6a 0f       	add	r22, r26
    1f80:	71 1d       	adc	r23, r1
    1f82:	81 1d       	adc	r24, r1
    1f84:	91 1d       	adc	r25, r1
    1f86:	a1 1d       	adc	r26, r1
    1f88:	20 d0       	rcall	.+64     	; 0x1fca <__ultoa_invert+0x84>
    1f8a:	09 f4       	brne	.+2      	; 0x1f8e <__ultoa_invert+0x48>
    1f8c:	68 94       	set
    1f8e:	3f 91       	pop	r19
    1f90:	2a e0       	ldi	r18, 0x0A	; 10
    1f92:	26 9f       	mul	r18, r22
    1f94:	11 24       	eor	r1, r1
    1f96:	30 19       	sub	r19, r0
    1f98:	30 5d       	subi	r19, 0xD0	; 208
    1f9a:	31 93       	st	Z+, r19
    1f9c:	de f6       	brtc	.-74     	; 0x1f54 <__ultoa_invert+0xe>
    1f9e:	cf 01       	movw	r24, r30
    1fa0:	08 95       	ret
    1fa2:	46 2f       	mov	r20, r22
    1fa4:	47 70       	andi	r20, 0x07	; 7
    1fa6:	40 5d       	subi	r20, 0xD0	; 208
    1fa8:	41 93       	st	Z+, r20
    1faa:	b3 e0       	ldi	r27, 0x03	; 3
    1fac:	0f d0       	rcall	.+30     	; 0x1fcc <__ultoa_invert+0x86>
    1fae:	c9 f7       	brne	.-14     	; 0x1fa2 <__ultoa_invert+0x5c>
    1fb0:	f6 cf       	rjmp	.-20     	; 0x1f9e <__ultoa_invert+0x58>
    1fb2:	46 2f       	mov	r20, r22
    1fb4:	4f 70       	andi	r20, 0x0F	; 15
    1fb6:	40 5d       	subi	r20, 0xD0	; 208
    1fb8:	4a 33       	cpi	r20, 0x3A	; 58
    1fba:	18 f0       	brcs	.+6      	; 0x1fc2 <__ultoa_invert+0x7c>
    1fbc:	49 5d       	subi	r20, 0xD9	; 217
    1fbe:	31 fd       	sbrc	r19, 1
    1fc0:	40 52       	subi	r20, 0x20	; 32
    1fc2:	41 93       	st	Z+, r20
    1fc4:	02 d0       	rcall	.+4      	; 0x1fca <__ultoa_invert+0x84>
    1fc6:	a9 f7       	brne	.-22     	; 0x1fb2 <__ultoa_invert+0x6c>
    1fc8:	ea cf       	rjmp	.-44     	; 0x1f9e <__ultoa_invert+0x58>
    1fca:	b4 e0       	ldi	r27, 0x04	; 4
    1fcc:	a6 95       	lsr	r26
    1fce:	97 95       	ror	r25
    1fd0:	87 95       	ror	r24
    1fd2:	77 95       	ror	r23
    1fd4:	67 95       	ror	r22
    1fd6:	ba 95       	dec	r27
    1fd8:	c9 f7       	brne	.-14     	; 0x1fcc <__ultoa_invert+0x86>
    1fda:	00 97       	sbiw	r24, 0x00	; 0
    1fdc:	61 05       	cpc	r22, r1
    1fde:	71 05       	cpc	r23, r1
    1fe0:	08 95       	ret
    1fe2:	9b 01       	movw	r18, r22
    1fe4:	ac 01       	movw	r20, r24
    1fe6:	0a 2e       	mov	r0, r26
    1fe8:	06 94       	lsr	r0
    1fea:	57 95       	ror	r21
    1fec:	47 95       	ror	r20
    1fee:	37 95       	ror	r19
    1ff0:	27 95       	ror	r18
    1ff2:	ba 95       	dec	r27
    1ff4:	c9 f7       	brne	.-14     	; 0x1fe8 <__ultoa_invert+0xa2>
    1ff6:	62 0f       	add	r22, r18
    1ff8:	73 1f       	adc	r23, r19
    1ffa:	84 1f       	adc	r24, r20
    1ffc:	95 1f       	adc	r25, r21
    1ffe:	a0 1d       	adc	r26, r0
    2000:	08 95       	ret

00002002 <__ctype_isfalse>:
    2002:	99 27       	eor	r25, r25
    2004:	88 27       	eor	r24, r24

00002006 <__ctype_istrue>:
    2006:	08 95       	ret

00002008 <strrev>:
    2008:	dc 01       	movw	r26, r24
    200a:	fc 01       	movw	r30, r24
    200c:	67 2f       	mov	r22, r23
    200e:	71 91       	ld	r23, Z+
    2010:	77 23       	and	r23, r23
    2012:	e1 f7       	brne	.-8      	; 0x200c <strrev+0x4>
    2014:	32 97       	sbiw	r30, 0x02	; 2
    2016:	04 c0       	rjmp	.+8      	; 0x2020 <strrev+0x18>
    2018:	7c 91       	ld	r23, X
    201a:	6d 93       	st	X+, r22
    201c:	70 83       	st	Z, r23
    201e:	62 91       	ld	r22, -Z
    2020:	ae 17       	cp	r26, r30
    2022:	bf 07       	cpc	r27, r31
    2024:	c8 f3       	brcs	.-14     	; 0x2018 <strrev+0x10>
    2026:	08 95       	ret

00002028 <__do_global_dtors>:
    2028:	10 e0       	ldi	r17, 0x00	; 0
    202a:	c8 eb       	ldi	r28, 0xB8	; 184
    202c:	d0 e0       	ldi	r29, 0x00	; 0
    202e:	04 c0       	rjmp	.+8      	; 0x2038 <__do_global_dtors+0x10>
    2030:	fe 01       	movw	r30, r28
    2032:	0e 94 a5 0c 	call	0x194a	; 0x194a <__tablejump2__>
    2036:	21 96       	adiw	r28, 0x01	; 1
    2038:	c9 3b       	cpi	r28, 0xB9	; 185
    203a:	d1 07       	cpc	r29, r17
    203c:	c9 f7       	brne	.-14     	; 0x2030 <__do_global_dtors+0x8>
    203e:	f8 94       	cli

00002040 <__stop_program>:
    2040:	ff cf       	rjmp	.-2      	; 0x2040 <__stop_program>
