# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1.dp6 SJ Full Version
# Date created = 16:03:02  May 15, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		u16_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22E22C7
set_global_assignment -name TOP_LEVEL_ENTITY zx
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1.DP6"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:03:02  MAY 15, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1.DP6"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_25 -to CLK_50MHZ
set_location_assignment PIN_71 -to DAC_OUT_L
set_location_assignment PIN_72 -to DAC_OUT_R
set_location_assignment PIN_113 -to HDMI_CLK
set_location_assignment PIN_133 -to HDMI_D0
set_location_assignment PIN_144 -to HDMI_D1
set_location_assignment PIN_143 -to HDMI_D1N
set_location_assignment PIN_10 -to HDMI_D2
set_location_assignment PIN_32 -to USB_NRESET
set_location_assignment PIN_53 -to USB_TX
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to HDMI_CLK
set_location_assignment PIN_112 -to "HDMI_CLK(n)"
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to HDMI_D0
set_location_assignment PIN_132 -to "HDMI_D0(n)"
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to HDMI_D2
set_location_assignment PIN_11 -to "HDMI_D2(n)"
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
set_global_assignment -name SYNCHRONIZER_IDENTIFICATION OFF
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL ON
set_location_assignment PIN_68 -to DRAM_A[12]
set_location_assignment PIN_69 -to DRAM_A[11]
set_location_assignment PIN_99 -to DRAM_A[10]
set_location_assignment PIN_67 -to DRAM_A[9]
set_location_assignment PIN_85 -to DRAM_A[8]
set_location_assignment PIN_83 -to DRAM_A[7]
set_location_assignment PIN_80 -to DRAM_A[6]
set_location_assignment PIN_77 -to DRAM_A[5]
set_location_assignment PIN_76 -to DRAM_A[4]
set_location_assignment PIN_105 -to DRAM_A[3]
set_location_assignment PIN_87 -to DRAM_A[2]
set_location_assignment PIN_86 -to DRAM_A[1]
set_location_assignment PIN_98 -to DRAM_A[0]
set_location_assignment PIN_100 -to DRAM_BA[1]
set_location_assignment PIN_101 -to DRAM_BA[0]
set_location_assignment PIN_43 -to DRAM_CLK
set_location_assignment PIN_58 -to DRAM_DQ[15]
set_location_assignment PIN_42 -to DRAM_DQ[14]
set_location_assignment PIN_59 -to DRAM_DQ[13]
set_location_assignment PIN_44 -to DRAM_DQ[12]
set_location_assignment PIN_46 -to DRAM_DQ[11]
set_location_assignment PIN_60 -to DRAM_DQ[10]
set_location_assignment PIN_64 -to DRAM_DQ[9]
set_location_assignment PIN_65 -to DRAM_DQ[8]
set_location_assignment PIN_120 -to DRAM_DQ[7]
set_location_assignment PIN_121 -to DRAM_DQ[6]
set_location_assignment PIN_125 -to DRAM_DQ[5]
set_location_assignment PIN_135 -to DRAM_DQ[4]
set_location_assignment PIN_136 -to DRAM_DQ[3]
set_location_assignment PIN_137 -to DRAM_DQ[2]
set_location_assignment PIN_141 -to DRAM_DQ[1]
set_location_assignment PIN_142 -to DRAM_DQ[0]
set_location_assignment PIN_66 -to DRAM_DQM[1]
set_location_assignment PIN_119 -to DRAM_DQM[0]
set_location_assignment PIN_106 -to DRAM_NCAS
set_location_assignment PIN_103 -to DRAM_NRAS
set_location_assignment PIN_104 -to DRAM_NWE
set_location_assignment PIN_110 -to SD_CLK
set_location_assignment PIN_114 -to SD_NCS
set_location_assignment PIN_111 -to SD_SI
set_location_assignment PIN_126 -to SD_SO
set_global_assignment -name VHDL_FILE ../rtl/ssg/ay8910.vhd
set_global_assignment -name VHDL_FILE ../rtl/divmmc/divmmc.vhd
set_global_assignment -name VHDL_FILE ../rtl/ram/rom0.vhd
set_global_assignment -name VHDL_FILE ../rtl/zx.vhd
set_global_assignment -name VHDL_FILE ../rtl/dac/dac.vhd
set_global_assignment -name VHDL_FILE ../rtl/hdmi/serializer.vhd
set_global_assignment -name VHDL_FILE ../rtl/hdmi/hdmi.vhd
set_global_assignment -name VHDL_FILE ../rtl/hdmi/encoder.vhd
set_global_assignment -name VHDL_FILE ../rtl/keyboard/receiver.vhd
set_global_assignment -name VHDL_FILE ../rtl/keyboard/keyboard.vhd
set_global_assignment -name VHDL_FILE ../rtl/pll/altpll1.vhd
set_global_assignment -name VHDL_FILE ../rtl/pll/altpll0.vhd
set_global_assignment -name VHDL_FILE ../rtl/ram/ram.vhd
set_global_assignment -name VHDL_FILE ../rtl/sdram/sdram.vhd
set_global_assignment -name VHDL_FILE ../rtl/t80/T80CPU.vhd
set_global_assignment -name VHDL_FILE ../rtl/t80/T80_Reg.vhd
set_global_assignment -name VHDL_FILE ../rtl/t80/T80_Pack.vhd
set_global_assignment -name VHDL_FILE ../rtl/t80/T80_MCode.vhd
set_global_assignment -name VHDL_FILE ../rtl/t80/T80_ALU.vhd
set_global_assignment -name VHDL_FILE ../rtl/t80/T80.vhd
set_global_assignment -name VHDL_FILE ../rtl/video/vga.vhd
set_global_assignment -name QIP_FILE ../rtl/ram/rom1.qip
set_global_assignment -name VHDL_FILE ../rtl/ram/rom1.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top