// Seed: 3212955624
module module_0;
  tri id_1;
  module_2 modCall_1 ();
  always @(posedge 1'b0 or posedge 1) $display(1'd0 - id_1, id_1, id_1);
endmodule
module module_1 (
    output logic   id_0,
    input  logic   id_1,
    input  supply1 id_2
);
  always id_0 = #(id_1) id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 ();
  wor  id_2;
  wire id_3;
  tri0 id_4 = 1;
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  wire id_27 = id_7;
endmodule
