Info: Generated by version: 21.3 build 170
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Documents\Projects\Learning\SFP_test\ip\system_design\init_mac.ip --block-symbol-file --output-directory=D:\Documents\Projects\Learning\SFP_test\ip\system_design\init_mac --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Documents\Projects\Learning\SFP_test\ip\system_design\init_mac.ip --synthesis=VERILOG --output-directory=D:\Documents\Projects\Learning\SFP_test\ip\system_design\init_mac --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: init_mac: "Transforming system: init_mac"
Info: init_mac: "Naming system components in system: init_mac"
Info: init_mac: "Processing generation queue"
Info: init_mac: "Generating: init_mac"
Info: init_mac: "Generating: mac_init_top"
Info: init_mac: Done "init_mac" with 2 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
