# UVM Verification Environment (ALU)
Complete UVM testbench for an Arithmetic Logic Unit.
Components:
- Sequence/Sequencer: Random constrained generation.
- Driver: Driving signals to DUT.
- Monitor: Passive signal observation.
- Scoreboard: Automatic checking of results.
- Coverage: Functional coverage bins.
