Classic Timing Analyzer report for slowDown
Mon Dec 23 16:03:09 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+-----------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From      ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------+--------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.816 ns                         ; dout~reg0 ; dout   ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 324.25 MHz ( period = 3.084 ns ) ; cnt[0]    ; cnt[4] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;           ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 324.25 MHz ( period = 3.084 ns )               ; cnt[0]    ; cnt[4]    ; clk        ; clk      ; None                        ; None                      ; 2.820 ns                ;
; N/A   ; 337.50 MHz ( period = 2.963 ns )               ; cnt[1]    ; cnt[4]    ; clk        ; clk      ; None                        ; None                      ; 2.699 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[2]    ; cnt[4]    ; clk        ; clk      ; None                        ; None                      ; 2.620 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[3]    ; cnt[4]    ; clk        ; clk      ; None                        ; None                      ; 2.518 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]    ; cnt[3]    ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]    ; cnt[0]    ; clk        ; clk      ; None                        ; None                      ; 2.514 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[1]    ; cnt[3]    ; clk        ; clk      ; None                        ; None                      ; 2.323 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[2]    ; cnt[3]    ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]    ; dout~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.122 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[5]    ; cnt[3]    ; clk        ; clk      ; None                        ; None                      ; 2.068 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[5]    ; cnt[4]    ; clk        ; clk      ; None                        ; None                      ; 2.067 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[5]    ; cnt[0]    ; clk        ; clk      ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[1]    ; cnt[0]    ; clk        ; clk      ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]    ; cnt[5]    ; clk        ; clk      ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[4]    ; cnt[4]    ; clk        ; clk      ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[1]    ; cnt[5]    ; clk        ; clk      ; None                        ; None                      ; 1.923 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[2]    ; cnt[5]    ; clk        ; clk      ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]    ; cnt[2]    ; clk        ; clk      ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[3]    ; cnt[3]    ; clk        ; clk      ; None                        ; None                      ; 1.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[3]    ; cnt[5]    ; clk        ; clk      ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[3]    ; cnt[0]    ; clk        ; clk      ; None                        ; None                      ; 1.737 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]    ; cnt[1]    ; clk        ; clk      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[5]    ; dout~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.673 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[1]    ; cnt[2]    ; clk        ; clk      ; None                        ; None                      ; 1.665 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[4]    ; cnt[5]    ; clk        ; clk      ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[1]    ; dout~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[4]    ; dout~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[4]    ; cnt[3]    ; clk        ; clk      ; None                        ; None                      ; 1.511 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[4]    ; cnt[0]    ; clk        ; clk      ; None                        ; None                      ; 1.509 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[3]    ; dout~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.345 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[2]    ; dout~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[2]    ; cnt[2]    ; clk        ; clk      ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[1]    ; cnt[1]    ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[2]    ; cnt[0]    ; clk        ; clk      ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[5]    ; cnt[5]    ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; dout~reg0 ; dout~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 6.816 ns   ; dout~reg0 ; dout ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 23 16:03:09 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off slowDown -c slowDown --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 324.25 MHz between source register "cnt[0]" and destination register "cnt[4]" (period= 3.084 ns)
    Info: + Longest register to register delay is 2.820 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N25; Fanout = 3; REG Node = 'cnt[0]'
        Info: 2: + IC(0.465 ns) + CELL(0.621 ns) = 1.086 ns; Loc. = LCCOMB_X1_Y2_N0; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.172 ns; Loc. = LCCOMB_X1_Y2_N2; Fanout = 2; COMB Node = 'Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.258 ns; Loc. = LCCOMB_X1_Y2_N4; Fanout = 2; COMB Node = 'Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.344 ns; Loc. = LCCOMB_X1_Y2_N6; Fanout = 2; COMB Node = 'Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.850 ns; Loc. = LCCOMB_X1_Y2_N8; Fanout = 1; COMB Node = 'Add0~8'
        Info: 7: + IC(0.656 ns) + CELL(0.206 ns) = 2.712 ns; Loc. = LCCOMB_X1_Y2_N28; Fanout = 1; COMB Node = 'cnt~14'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 2.820 ns; Loc. = LCFF_X1_Y2_N29; Fanout = 6; REG Node = 'cnt[4]'
        Info: Total cell delay = 1.699 ns ( 60.25 % )
        Info: Total interconnect delay = 1.121 ns ( 39.75 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.742 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X1_Y2_N29; Fanout = 6; REG Node = 'cnt[4]'
            Info: Total cell delay = 1.766 ns ( 64.41 % )
            Info: Total interconnect delay = 0.976 ns ( 35.59 % )
        Info: - Longest clock path from clock "clk" to source register is 2.742 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X1_Y2_N25; Fanout = 3; REG Node = 'cnt[0]'
            Info: Total cell delay = 1.766 ns ( 64.41 % )
            Info: Total interconnect delay = 0.976 ns ( 35.59 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "clk" to destination pin "dout" through register "dout~reg0" is 6.816 ns
    Info: + Longest clock path from clock "clk" to source register is 2.742 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X1_Y2_N21; Fanout = 2; REG Node = 'dout~reg0'
        Info: Total cell delay = 1.766 ns ( 64.41 % )
        Info: Total interconnect delay = 0.976 ns ( 35.59 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 3.770 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N21; Fanout = 2; REG Node = 'dout~reg0'
        Info: 2: + IC(0.704 ns) + CELL(3.066 ns) = 3.770 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'dout'
        Info: Total cell delay = 3.066 ns ( 81.33 % )
        Info: Total interconnect delay = 0.704 ns ( 18.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Mon Dec 23 16:03:09 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


