$date
	Sun Jan  5 01:01:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MUX $end
$var wire 4 ! i_a [3:0] $end
$var wire 4 " i_b [3:0] $end
$var wire 4 # i_c [3:0] $end
$var wire 4 $ i_d [3:0] $end
$var wire 2 % i_sel [1:0] $end
$var reg 4 & o_y [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 &
b0 %
b100 $
b101 #
b1100 "
b100 !
$end
#1000
b1101 &
b10 %
b101 $
b1101 #
b1 !
#2000
b10 &
b0 %
b0 $
b100 #
b1110 "
b10 !
#3000
b101 &
b111 $
b1 "
b101 !
#4000
b0 &
b11 %
b0 $
b11 #
b100 "
b10 !
#5001
