Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,12
design__inferred_latch__count,0
design__instance__count,15484
design__instance__area,137612
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,114
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,99
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.0035188596230000257
power__switching__total,0.0012759901583194733
power__leakage__total,1.3837596668508922E-7
power__total,0.004794988315552473
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.37985191067722607
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3899854716210889
timing__hold__ws__corner:nom_tt_025C_1v80,0.30393299848265815
timing__setup__ws__corner:nom_tt_025C_1v80,5.68529595049471
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.303933
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,5.685296
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,597
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,99
design__max_cap_violation__count__corner:nom_ss_100C_1v60,4
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.45680568953789075
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.47081762043894
timing__hold__ws__corner:nom_ss_100C_1v60,0.8429879255471096
timing__setup__ws__corner:nom_ss_100C_1v60,-9.482306763734208
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-791.8975139774308
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-9.482306763734208
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.842988
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,339
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-9.482306
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,339
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,18
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,99
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3501445621441249
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.35941681204112397
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10602086175735653
timing__setup__ws__corner:nom_ff_n40C_1v95,11.362457962791762
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.106021
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,11.362458
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,788
design__max_fanout_violation__count,99
design__max_cap_violation__count,6
clock__skew__worst_hold,-0.33004641620552627
clock__skew__worst_setup,0.33765100005007104
timing__hold__ws,0.10518031188164045
timing__setup__ws,-10.409996714849978
timing__hold__tns,0.0
timing__setup__tns,-1066.4381608533351
timing__hold__wns,0
timing__setup__wns,-10.409996714849978
timing__hold_vio__count,0
timing__hold_r2r__ws,0.105180
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1019
timing__setup_r2r__ws,-10.409997
timing__setup_r2r_vio__count,1019
design__die__bbox,0.0 0.0 1030.4 225.76
design__core__bbox,2.76 2.72 1027.64 223.04
design__io,45
design__die__area,232623
design__core__area,225802
design__instance__count__stdcell,15483
design__instance__area__stdcell,121868
design__instance__count__macros,1
design__instance__area__macros,15744.4
design__instance__utilization,0.60944
design__instance__utilization__stdcell,0.580166
design__instance__count__class:macro,1
design__instance__count__class:buffer,7
design__instance__count__class:inverter,316
design__instance__count__class:sequential_cell,1636
design__instance__count__class:multi_input_combinational_cell,8180
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,12509
design__instance__count__class:tap_cell,3071
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,491108
design__violations,0
design__instance__count__class:timing_repair_buffer,1757
design__instance__count__class:clock_buffer,96
design__instance__count__class:clock_inverter,28
design__instance__count__setup_buffer,25
design__instance__count__hold_buffer,683
antenna__violating__nets,63
antenna__violating__pins,83
route__antenna_violation__count,63
antenna_diodes_count,392
design__instance__count__class:antenna_cell,392
route__net,12066
route__net__special,2
route__drc_errors__iter:1,13539
route__wirelength__iter:1,594504
route__drc_errors__iter:2,8554
route__wirelength__iter:2,589537
route__drc_errors__iter:3,7682
route__wirelength__iter:3,586729
route__drc_errors__iter:4,2223
route__wirelength__iter:4,586674
route__drc_errors__iter:5,819
route__wirelength__iter:5,586816
route__drc_errors__iter:6,430
route__wirelength__iter:6,586811
route__drc_errors__iter:7,209
route__wirelength__iter:7,586711
route__drc_errors__iter:8,94
route__wirelength__iter:8,586718
route__drc_errors__iter:9,34
route__wirelength__iter:9,586726
route__drc_errors__iter:10,22
route__wirelength__iter:10,586762
route__drc_errors__iter:11,0
route__wirelength__iter:11,586788
route__drc_errors,0
route__wirelength,586788
route__vias,107761
route__vias__singlecut,107761
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1440.4
timing__unannotated_net__count__corner:nom_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,39
design__max_fanout_violation__count__corner:min_tt_025C_1v80,99
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.35560963513740507
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.36393097898691923
timing__hold__ws__corner:min_tt_025C_1v80,0.3001197153521311
timing__setup__ws__corner:min_tt_025C_1v80,6.178917108415169
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.300120
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,6.178917
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,371
design__max_fanout_violation__count__corner:min_ss_100C_1v60,99
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.41936807991030284
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.43153901118427607
timing__hold__ws__corner:min_ss_100C_1v60,0.8350538274995367
timing__setup__ws__corner:min_ss_100C_1v60,-8.43482818576563
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-550.5097120647606
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-8.43482818576563
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.835054
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,259
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-8.434828
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,259
timing__unannotated_net__count__corner:min_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,17
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,99
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.33004641620552627
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.33765100005007104
timing__hold__ws__corner:min_ff_n40C_1v95,0.10518031188164045
timing__setup__ws__corner:min_ff_n40C_1v95,11.653096595290057
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.105180
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,11.653096
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,132
design__max_fanout_violation__count__corner:max_tt_025C_1v80,99
design__max_cap_violation__count__corner:max_tt_025C_1v80,3
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.4095041921467484
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.42318735824533243
timing__hold__ws__corner:max_tt_025C_1v80,0.30788550358441064
timing__setup__ws__corner:max_tt_025C_1v80,5.273902352995643
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.307885
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,5.273902
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,788
design__max_fanout_violation__count__corner:max_ss_100C_1v60,99
design__max_cap_violation__count__corner:max_ss_100C_1v60,6
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.49489014287349486
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5125608971224017
timing__hold__ws__corner:max_ss_100C_1v60,0.8512475409947088
timing__setup__ws__corner:max_ss_100C_1v60,-10.409996714849978
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1066.4381608533351
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-10.409996714849978
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.851248
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,421
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-10.409997
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,421
timing__unannotated_net__count__corner:max_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,35
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,99
design__max_cap_violation__count__corner:max_ff_n40C_1v95,3
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.37707357747952497
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3870447127902914
timing__hold__ws__corner:max_ff_n40C_1v95,0.10922463243012617
timing__setup__ws__corner:max_ff_n40C_1v95,11.08913880996745
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.109225
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,11.089139
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,46
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000510627
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000530207
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000663657
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000530207
design_powergrid__voltage__worst,0.0000530207
design_powergrid__voltage__worst__net:VPWR,1.79995
design_powergrid__drop__worst,0.0000530207
design_powergrid__drop__worst__net:VPWR,0.0000510627
design_powergrid__voltage__worst__net:VGND,0.0000530207
design_powergrid__drop__worst__net:VGND,0.0000530207
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000006729999999999999938976764923825868436324526555836200714111328125
ir__drop__worst,0.0000511000000000000020286723689810770565600250847637653350830078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
