// Seed: 1455251457
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always id_1 = 1;
endmodule
module module_1 (
    output wand  id_0,
    input  logic id_1,
    output tri   id_2,
    input  wire  id_3,
    output tri0  id_4,
    input  tri   id_5,
    input  tri1  id_6,
    output wand  id_7,
    id_12,
    output tri0  id_8,
    input  logic id_9,
    output logic id_10
);
  initial id_10 <= -1;
  tri0 id_13, id_14;
  assign id_10 = 1;
  wire id_15, id_16, id_17, id_18;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_15
  );
  assign modCall_1.id_1 = 0;
  parameter id_19 = id_14;
endmodule
