// Seed: 2364597934
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    $unsigned(48);
    ;
  end
endmodule
module module_2 #(
    parameter id_4 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  inout wire id_5;
  input wire _id_4;
  module_0 modCall_1 ();
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = 1 == id_5 ? id_4 : id_4;
  wire id_6;
  logic [id_4 : 1 'b0] id_7;
  ;
  logic [-1 : ""] id_8 = "";
endmodule
