Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Oct 27 20:14:03 2016
| Host         : DESKTOP-3ER398C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx
| Design       : Top
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 360 register/latch pins with no clock driven by root clock pin: ARM_BCLK_in (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Config_Scrub/FRAME_ECCE2_inst/SYNDROMEVALID (HIGH)

 There are 4243 register/latch pins with no clock driven by root clock pin: Memory/SD/Interface/ClockGen/clock25m_reg/Q (HIGH)

 There are 4243 register/latch pins with no clock driven by root clock pin: Memory/SD/Interface/ClockGen/clock400k_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9334 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.397        0.000                      0                74881        0.096        0.000                      0                74863        0.000        0.000                       0                 22790  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clock_200MHz_p                   {0.000 2.500}        5.000           200.000         
  clk_out1_Master_Clock_Divider  {0.000 10.000}       20.000          50.000          
  clk_out2_Master_Clock_Divider  {0.000 5.000}        10.000          100.000         
  clkfbout_Master_Clock_Divider  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_200MHz_p                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_Master_Clock_Divider        4.073        0.000                      0                73759        0.107        0.000                      0                73759        9.232        0.000                       0                 22436  
  clk_out2_Master_Clock_Divider        3.397        0.000                      0                  912        0.096        0.000                      0                  912        0.000        0.000                       0                   350  
  clkfbout_Master_Clock_Divider                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_Master_Clock_Divider  clk_out1_Master_Clock_Divider       17.920        0.000                      0                  192        0.344        0.000                      0                  192  
**default**                    clk_out1_Master_Clock_Divider                                      19.184        0.000                      0                   18                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_200MHz_p
  To Clock:  clock_200MHz_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_200MHz_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_200MHz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Master_Clock_Divider
  To Clock:  clk_out1_Master_Clock_Divider

Setup :            0  Failing Endpoints,  Worst Slack        4.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        15.620ns  (logic 7.674ns (49.130%)  route 7.946ns (50.870%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=4 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 18.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.565    -1.705    ITMR_MIPS32/Processors[2].MIPS32/IDEX/clock
    SLICE_X60Y93         FDRE                                         r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.204    -1.501 r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/Q
                         net (fo=3, routed)           0.875    -0.627    ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/Vote_2_in[146]
    SLICE_X46Y104        LUT3 (Prop_lut3_I1_O)        0.126    -0.501 r  ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/True0_inferred__145/i_/O
                         net (fo=5, routed)           0.930     0.430    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Vote_in[11]
    SLICE_X71Y103        LUT6 (Prop_lut6_I5_O)        0.043     0.473 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76/O
                         net (fo=2, routed)           0.374     0.847    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76_n_0
    SLICE_X70Y101        LUT5 (Prop_lut5_I4_O)        0.043     0.890 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_5/O
                         net (fo=2, routed)           0.242     1.132    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/p_4_in
    SLICE_X69Y101        LUT4 (Prop_lut4_I1_O)        0.043     1.175 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_3/O
                         net (fo=32, routed)          1.060     2.234    ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_EX_Link_reg
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.043     2.277 r  ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_M_ReadData2[14]_i_2/O
                         net (fo=2, routed)           0.741     3.018    ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/EX_ReadData2_Fwd[14]
    SLICE_X74Y95         LUT3 (Prop_lut3_I1_O)        0.043     3.061 r  ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/Signed_Multiplier_i_50/O
                         net (fo=33, routed)          1.569     4.630    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.749     7.379 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.379    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     8.598 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.598    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.817 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.817    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    10.894 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=3, routed)           0.624    11.518    ITMR_MIPS32/Processors[1].MIPS32/ALU/Mult_Result[37]
    SLICE_X123Y96        LUT6 (Prop_lut6_I1_O)        0.043    11.561 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6/O
                         net (fo=2, routed)           0.494    12.054    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6_n_0
    SLICE_X121Y96        LUT5 (Prop_lut5_I0_O)        0.043    12.097 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10/O
                         net (fo=1, routed)           0.000    12.097    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10_n_0
    SLICE_X121Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.292 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.292    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4_n_0
    SLICE_X121Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.345 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.345    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4_n_0
    SLICE_X121Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.398 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.398    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4_n_0
    SLICE_X121Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.451 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.452    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4_n_0
    SLICE_X121Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.505    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[55]_i_4_n_0
    SLICE_X121Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.558 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.558    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[59]_i_4_n_0
    SLICE_X121Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.669 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[63]_i_7/O[2]
                         net (fo=1, routed)           0.304    12.973    ITMR_MIPS32/Processors[1].MIPS32/ALU/data2[62]
    SLICE_X121Y104       LUT5 (Prop_lut5_I0_O)        0.122    13.095 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[62]_i_3/O
                         net (fo=1, routed)           0.283    13.378    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_0
    SLICE_X118Y106       LUT6 (Prop_lut6_I5_O)        0.043    13.421 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[62]_i_2/O
                         net (fo=1, routed)           0.451    13.872    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[62]_i_2_n_0
    SLICE_X109Y107       LUT6 (Prop_lut6_I3_O)        0.043    13.915 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[62]_i_1/O
                         net (fo=1, routed)           0.000    13.915    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_div_fsm_reg_2[62]
    SLICE_X109Y107       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.283    18.681    ITMR_MIPS32/Processors[1].MIPS32/ALU/clock
    SLICE_X109Y107       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[62]/C
                         clock pessimism             -0.654    18.028    
                         clock uncertainty           -0.074    17.954    
    SLICE_X109Y107       FDRE (Setup_fdre_C_D)        0.033    17.987    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[62]
  -------------------------------------------------------------------
                         required time                         17.987    
                         arrival time                         -13.915    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        15.609ns  (logic 7.462ns (47.806%)  route 8.147ns (52.194%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=4 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.565    -1.705    ITMR_MIPS32/Processors[2].MIPS32/IDEX/clock
    SLICE_X60Y93         FDRE                                         r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.204    -1.501 r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/Q
                         net (fo=3, routed)           0.875    -0.627    ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/Vote_2_in[146]
    SLICE_X46Y104        LUT3 (Prop_lut3_I1_O)        0.126    -0.501 r  ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/True0_inferred__145/i_/O
                         net (fo=5, routed)           0.930     0.430    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Vote_in[11]
    SLICE_X71Y103        LUT6 (Prop_lut6_I5_O)        0.043     0.473 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76/O
                         net (fo=2, routed)           0.374     0.847    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76_n_0
    SLICE_X70Y101        LUT5 (Prop_lut5_I4_O)        0.043     0.890 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_5/O
                         net (fo=2, routed)           0.242     1.132    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/p_4_in
    SLICE_X69Y101        LUT4 (Prop_lut4_I1_O)        0.043     1.175 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_3/O
                         net (fo=32, routed)          1.060     2.234    ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_EX_Link_reg
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.043     2.277 r  ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_M_ReadData2[14]_i_2/O
                         net (fo=2, routed)           0.741     3.018    ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/EX_ReadData2_Fwd[14]
    SLICE_X74Y95         LUT3 (Prop_lut3_I1_O)        0.043     3.061 r  ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/Signed_Multiplier_i_50/O
                         net (fo=33, routed)          1.569     4.630    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.749     7.379 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.379    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     8.598 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.598    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.817 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.817    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    10.894 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=3, routed)           0.624    11.518    ITMR_MIPS32/Processors[1].MIPS32/ALU/Mult_Result[37]
    SLICE_X123Y96        LUT6 (Prop_lut6_I1_O)        0.043    11.561 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6/O
                         net (fo=2, routed)           0.494    12.054    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6_n_0
    SLICE_X121Y96        LUT5 (Prop_lut5_I0_O)        0.043    12.097 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10/O
                         net (fo=1, routed)           0.000    12.097    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10_n_0
    SLICE_X121Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.292 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.292    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4_n_0
    SLICE_X121Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.345 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.345    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4_n_0
    SLICE_X121Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.456 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4/O[2]
                         net (fo=1, routed)           0.414    12.870    ITMR_MIPS32/Processors[1].MIPS32/ALU/data2[46]
    SLICE_X122Y98        LUT5 (Prop_lut5_I0_O)        0.122    12.992 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[46]_i_3/O
                         net (fo=1, routed)           0.594    13.586    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_16
    SLICE_X113Y105       LUT6 (Prop_lut6_I5_O)        0.043    13.629 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[46]_i_2/O
                         net (fo=1, routed)           0.231    13.861    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[46]_i_2_n_0
    SLICE_X113Y105       LUT6 (Prop_lut6_I3_O)        0.043    13.904 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[46]_i_1/O
                         net (fo=1, routed)           0.000    13.904    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_div_fsm_reg_2[46]
    SLICE_X113Y105       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.285    18.683    ITMR_MIPS32/Processors[1].MIPS32/ALU/clock
    SLICE_X113Y105       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[46]/C
                         clock pessimism             -0.654    18.030    
                         clock uncertainty           -0.074    17.956    
    SLICE_X113Y105       FDRE (Setup_fdre_C_D)        0.034    17.990    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[46]
  -------------------------------------------------------------------
                         required time                         17.990    
                         arrival time                         -13.904    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        15.594ns  (logic 7.730ns (49.570%)  route 7.864ns (50.430%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=4 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 18.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.565    -1.705    ITMR_MIPS32/Processors[2].MIPS32/IDEX/clock
    SLICE_X60Y93         FDRE                                         r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.204    -1.501 r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/Q
                         net (fo=3, routed)           0.875    -0.627    ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/Vote_2_in[146]
    SLICE_X46Y104        LUT3 (Prop_lut3_I1_O)        0.126    -0.501 r  ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/True0_inferred__145/i_/O
                         net (fo=5, routed)           0.930     0.430    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Vote_in[11]
    SLICE_X71Y103        LUT6 (Prop_lut6_I5_O)        0.043     0.473 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76/O
                         net (fo=2, routed)           0.374     0.847    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76_n_0
    SLICE_X70Y101        LUT5 (Prop_lut5_I4_O)        0.043     0.890 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_5/O
                         net (fo=2, routed)           0.242     1.132    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/p_4_in
    SLICE_X69Y101        LUT4 (Prop_lut4_I1_O)        0.043     1.175 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_3/O
                         net (fo=32, routed)          1.060     2.234    ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_EX_Link_reg
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.043     2.277 r  ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_M_ReadData2[14]_i_2/O
                         net (fo=2, routed)           0.741     3.018    ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/EX_ReadData2_Fwd[14]
    SLICE_X74Y95         LUT3 (Prop_lut3_I1_O)        0.043     3.061 r  ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/Signed_Multiplier_i_50/O
                         net (fo=33, routed)          1.569     4.630    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.749     7.379 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.379    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     8.598 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.598    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.817 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.817    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    10.894 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=3, routed)           0.624    11.518    ITMR_MIPS32/Processors[1].MIPS32/ALU/Mult_Result[37]
    SLICE_X123Y96        LUT6 (Prop_lut6_I1_O)        0.043    11.561 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6/O
                         net (fo=2, routed)           0.494    12.054    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6_n_0
    SLICE_X121Y96        LUT5 (Prop_lut5_I0_O)        0.043    12.097 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10/O
                         net (fo=1, routed)           0.000    12.097    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10_n_0
    SLICE_X121Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.292 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.292    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4_n_0
    SLICE_X121Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.345 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.345    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4_n_0
    SLICE_X121Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.398 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.398    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4_n_0
    SLICE_X121Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.451 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.452    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4_n_0
    SLICE_X121Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.505    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[55]_i_4_n_0
    SLICE_X121Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.558 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.558    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[59]_i_4_n_0
    SLICE_X121Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.724 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[63]_i_7/O[1]
                         net (fo=1, routed)           0.335    13.059    ITMR_MIPS32/Processors[1].MIPS32/ALU/data2[61]
    SLICE_X119Y105       LUT5 (Prop_lut5_I0_O)        0.123    13.182 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[61]_i_3/O
                         net (fo=1, routed)           0.178    13.361    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_1
    SLICE_X119Y106       LUT6 (Prop_lut6_I5_O)        0.043    13.404 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[61]_i_2/O
                         net (fo=1, routed)           0.442    13.846    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[61]_i_2_n_0
    SLICE_X109Y107       LUT6 (Prop_lut6_I3_O)        0.043    13.889 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[61]_i_1/O
                         net (fo=1, routed)           0.000    13.889    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_div_fsm_reg_2[61]
    SLICE_X109Y107       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.283    18.681    ITMR_MIPS32/Processors[1].MIPS32/ALU/clock
    SLICE_X109Y107       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[61]/C
                         clock pessimism             -0.654    18.028    
                         clock uncertainty           -0.074    17.954    
    SLICE_X109Y107       FDRE (Setup_fdre_C_D)        0.034    17.988    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[61]
  -------------------------------------------------------------------
                         required time                         17.988    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        15.566ns  (logic 7.568ns (48.620%)  route 7.998ns (51.380%))
  Logic Levels:           20  (CARRY4=5 DSP48E1=4 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 18.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.565    -1.705    ITMR_MIPS32/Processors[2].MIPS32/IDEX/clock
    SLICE_X60Y93         FDRE                                         r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.204    -1.501 r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/Q
                         net (fo=3, routed)           0.875    -0.627    ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/Vote_2_in[146]
    SLICE_X46Y104        LUT3 (Prop_lut3_I1_O)        0.126    -0.501 r  ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/True0_inferred__145/i_/O
                         net (fo=5, routed)           0.930     0.430    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Vote_in[11]
    SLICE_X71Y103        LUT6 (Prop_lut6_I5_O)        0.043     0.473 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76/O
                         net (fo=2, routed)           0.374     0.847    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76_n_0
    SLICE_X70Y101        LUT5 (Prop_lut5_I4_O)        0.043     0.890 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_5/O
                         net (fo=2, routed)           0.242     1.132    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/p_4_in
    SLICE_X69Y101        LUT4 (Prop_lut4_I1_O)        0.043     1.175 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_3/O
                         net (fo=32, routed)          1.060     2.234    ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_EX_Link_reg
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.043     2.277 r  ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_M_ReadData2[14]_i_2/O
                         net (fo=2, routed)           0.741     3.018    ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/EX_ReadData2_Fwd[14]
    SLICE_X74Y95         LUT3 (Prop_lut3_I1_O)        0.043     3.061 r  ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/Signed_Multiplier_i_50/O
                         net (fo=33, routed)          1.569     4.630    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.749     7.379 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.379    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     8.598 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.598    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.817 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.817    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    10.894 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=3, routed)           0.624    11.518    ITMR_MIPS32/Processors[1].MIPS32/ALU/Mult_Result[37]
    SLICE_X123Y96        LUT6 (Prop_lut6_I1_O)        0.043    11.561 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6/O
                         net (fo=2, routed)           0.494    12.054    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6_n_0
    SLICE_X121Y96        LUT5 (Prop_lut5_I0_O)        0.043    12.097 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10/O
                         net (fo=1, routed)           0.000    12.097    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10_n_0
    SLICE_X121Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.292 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.292    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4_n_0
    SLICE_X121Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.345 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.345    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4_n_0
    SLICE_X121Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.398 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.398    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4_n_0
    SLICE_X121Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.451 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.452    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4_n_0
    SLICE_X121Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.563 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[55]_i_4/O[2]
                         net (fo=1, routed)           0.316    12.879    ITMR_MIPS32/Processors[1].MIPS32/ALU/data2[54]
    SLICE_X119Y100       LUT5 (Prop_lut5_I0_O)        0.122    13.001 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[54]_i_3/O
                         net (fo=1, routed)           0.502    13.503    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_8
    SLICE_X112Y105       LUT6 (Prop_lut6_I5_O)        0.043    13.546 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[54]_i_2/O
                         net (fo=1, routed)           0.272    13.818    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[54]_i_2_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I3_O)        0.043    13.861 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[54]_i_1/O
                         net (fo=1, routed)           0.000    13.861    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_div_fsm_reg_2[54]
    SLICE_X111Y105       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.284    18.682    ITMR_MIPS32/Processors[1].MIPS32/ALU/clock
    SLICE_X111Y105       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[54]/C
                         clock pessimism             -0.654    18.029    
                         clock uncertainty           -0.074    17.955    
    SLICE_X111Y105       FDRE (Setup_fdre_C_D)        0.034    17.989    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[54]
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        15.558ns  (logic 7.676ns (49.338%)  route 7.882ns (50.662%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=4 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 18.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.565    -1.705    ITMR_MIPS32/Processors[2].MIPS32/IDEX/clock
    SLICE_X60Y93         FDRE                                         r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.204    -1.501 r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/Q
                         net (fo=3, routed)           0.875    -0.627    ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/Vote_2_in[146]
    SLICE_X46Y104        LUT3 (Prop_lut3_I1_O)        0.126    -0.501 r  ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/True0_inferred__145/i_/O
                         net (fo=5, routed)           0.930     0.430    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Vote_in[11]
    SLICE_X71Y103        LUT6 (Prop_lut6_I5_O)        0.043     0.473 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76/O
                         net (fo=2, routed)           0.374     0.847    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76_n_0
    SLICE_X70Y101        LUT5 (Prop_lut5_I4_O)        0.043     0.890 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_5/O
                         net (fo=2, routed)           0.242     1.132    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/p_4_in
    SLICE_X69Y101        LUT4 (Prop_lut4_I1_O)        0.043     1.175 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_3/O
                         net (fo=32, routed)          1.060     2.234    ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_EX_Link_reg
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.043     2.277 r  ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_M_ReadData2[14]_i_2/O
                         net (fo=2, routed)           0.741     3.018    ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/EX_ReadData2_Fwd[14]
    SLICE_X74Y95         LUT3 (Prop_lut3_I1_O)        0.043     3.061 r  ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/Signed_Multiplier_i_50/O
                         net (fo=33, routed)          1.569     4.630    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.749     7.379 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.379    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     8.598 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.598    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.817 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.817    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    10.894 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=3, routed)           0.624    11.518    ITMR_MIPS32/Processors[1].MIPS32/ALU/Mult_Result[37]
    SLICE_X123Y96        LUT6 (Prop_lut6_I1_O)        0.043    11.561 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6/O
                         net (fo=2, routed)           0.494    12.054    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6_n_0
    SLICE_X121Y96        LUT5 (Prop_lut5_I0_O)        0.043    12.097 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10/O
                         net (fo=1, routed)           0.000    12.097    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10_n_0
    SLICE_X121Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.292 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.292    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4_n_0
    SLICE_X121Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.345 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.345    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4_n_0
    SLICE_X121Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.398 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.398    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4_n_0
    SLICE_X121Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.451 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.452    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4_n_0
    SLICE_X121Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.505    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[55]_i_4_n_0
    SLICE_X121Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.558 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.558    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[59]_i_4_n_0
    SLICE_X121Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.669 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[63]_i_7/O[0]
                         net (fo=1, routed)           0.193    12.862    ITMR_MIPS32/Processors[1].MIPS32/ALU/data2[60]
    SLICE_X121Y104       LUT5 (Prop_lut5_I0_O)        0.124    12.986 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[60]_i_3/O
                         net (fo=1, routed)           0.272    13.258    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_2
    SLICE_X118Y105       LUT6 (Prop_lut6_I5_O)        0.043    13.301 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[60]_i_2/O
                         net (fo=1, routed)           0.509    13.810    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[60]_i_2_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I3_O)        0.043    13.853 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[60]_i_1/O
                         net (fo=1, routed)           0.000    13.853    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_div_fsm_reg_2[60]
    SLICE_X111Y106       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.283    18.681    ITMR_MIPS32/Processors[1].MIPS32/ALU/clock
    SLICE_X111Y106       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[60]/C
                         clock pessimism             -0.654    18.028    
                         clock uncertainty           -0.074    17.954    
    SLICE_X111Y106       FDRE (Setup_fdre_C_D)        0.034    17.988    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[60]
  -------------------------------------------------------------------
                         required time                         17.988    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        15.547ns  (logic 7.657ns (49.249%)  route 7.890ns (50.751%))
  Logic Levels:           21  (CARRY4=6 DSP48E1=4 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 18.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.565    -1.705    ITMR_MIPS32/Processors[2].MIPS32/IDEX/clock
    SLICE_X60Y93         FDRE                                         r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.204    -1.501 r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/Q
                         net (fo=3, routed)           0.875    -0.627    ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/Vote_2_in[146]
    SLICE_X46Y104        LUT3 (Prop_lut3_I1_O)        0.126    -0.501 r  ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/True0_inferred__145/i_/O
                         net (fo=5, routed)           0.930     0.430    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Vote_in[11]
    SLICE_X71Y103        LUT6 (Prop_lut6_I5_O)        0.043     0.473 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76/O
                         net (fo=2, routed)           0.374     0.847    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76_n_0
    SLICE_X70Y101        LUT5 (Prop_lut5_I4_O)        0.043     0.890 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_5/O
                         net (fo=2, routed)           0.242     1.132    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/p_4_in
    SLICE_X69Y101        LUT4 (Prop_lut4_I1_O)        0.043     1.175 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_3/O
                         net (fo=32, routed)          1.060     2.234    ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_EX_Link_reg
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.043     2.277 r  ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_M_ReadData2[14]_i_2/O
                         net (fo=2, routed)           0.741     3.018    ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/EX_ReadData2_Fwd[14]
    SLICE_X74Y95         LUT3 (Prop_lut3_I1_O)        0.043     3.061 r  ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/Signed_Multiplier_i_50/O
                         net (fo=33, routed)          1.569     4.630    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.749     7.379 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.379    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     8.598 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.598    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.817 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.817    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    10.894 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=3, routed)           0.624    11.518    ITMR_MIPS32/Processors[1].MIPS32/ALU/Mult_Result[37]
    SLICE_X123Y96        LUT6 (Prop_lut6_I1_O)        0.043    11.561 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6/O
                         net (fo=2, routed)           0.494    12.054    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6_n_0
    SLICE_X121Y96        LUT5 (Prop_lut5_I0_O)        0.043    12.097 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10/O
                         net (fo=1, routed)           0.000    12.097    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10_n_0
    SLICE_X121Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.292 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.292    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4_n_0
    SLICE_X121Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.345 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.345    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4_n_0
    SLICE_X121Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.398 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.398    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4_n_0
    SLICE_X121Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.451 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.452    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4_n_0
    SLICE_X121Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.505    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[55]_i_4_n_0
    SLICE_X121Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.654 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[59]_i_4/O[3]
                         net (fo=1, routed)           0.368    13.022    ITMR_MIPS32/Processors[1].MIPS32/ALU/data2[59]
    SLICE_X119Y105       LUT5 (Prop_lut5_I0_O)        0.120    13.142 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[59]_i_3/O
                         net (fo=1, routed)           0.207    13.349    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_3
    SLICE_X116Y105       LUT6 (Prop_lut6_I5_O)        0.043    13.392 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[59]_i_2/O
                         net (fo=1, routed)           0.407    13.799    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[59]_i_2_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I3_O)        0.043    13.842 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[59]_i_1/O
                         net (fo=1, routed)           0.000    13.842    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_div_fsm_reg_2[59]
    SLICE_X111Y107       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.283    18.681    ITMR_MIPS32/Processors[1].MIPS32/ALU/clock
    SLICE_X111Y107       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[59]/C
                         clock pessimism             -0.654    18.028    
                         clock uncertainty           -0.074    17.954    
    SLICE_X111Y107       FDRE (Setup_fdre_C_D)        0.033    17.987    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[59]
  -------------------------------------------------------------------
                         required time                         17.987    
                         arrival time                         -13.842    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        15.501ns  (logic 7.710ns (49.739%)  route 7.791ns (50.261%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=4 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.565    -1.705    ITMR_MIPS32/Processors[2].MIPS32/IDEX/clock
    SLICE_X60Y93         FDRE                                         r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.204    -1.501 r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/Q
                         net (fo=3, routed)           0.875    -0.627    ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/Vote_2_in[146]
    SLICE_X46Y104        LUT3 (Prop_lut3_I1_O)        0.126    -0.501 r  ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/True0_inferred__145/i_/O
                         net (fo=5, routed)           0.930     0.430    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Vote_in[11]
    SLICE_X71Y103        LUT6 (Prop_lut6_I5_O)        0.043     0.473 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76/O
                         net (fo=2, routed)           0.374     0.847    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76_n_0
    SLICE_X70Y101        LUT5 (Prop_lut5_I4_O)        0.043     0.890 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_5/O
                         net (fo=2, routed)           0.242     1.132    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/p_4_in
    SLICE_X69Y101        LUT4 (Prop_lut4_I1_O)        0.043     1.175 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_3/O
                         net (fo=32, routed)          1.060     2.234    ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_EX_Link_reg
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.043     2.277 r  ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_M_ReadData2[14]_i_2/O
                         net (fo=2, routed)           0.741     3.018    ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/EX_ReadData2_Fwd[14]
    SLICE_X74Y95         LUT3 (Prop_lut3_I1_O)        0.043     3.061 r  ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/Signed_Multiplier_i_50/O
                         net (fo=33, routed)          1.569     4.630    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.749     7.379 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.379    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     8.598 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.598    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.817 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.817    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    10.894 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=3, routed)           0.624    11.518    ITMR_MIPS32/Processors[1].MIPS32/ALU/Mult_Result[37]
    SLICE_X123Y96        LUT6 (Prop_lut6_I1_O)        0.043    11.561 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6/O
                         net (fo=2, routed)           0.494    12.054    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6_n_0
    SLICE_X121Y96        LUT5 (Prop_lut5_I0_O)        0.043    12.097 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10/O
                         net (fo=1, routed)           0.000    12.097    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10_n_0
    SLICE_X121Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.292 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.292    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4_n_0
    SLICE_X121Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.345 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.345    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4_n_0
    SLICE_X121Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.398 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.398    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4_n_0
    SLICE_X121Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.451 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.452    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4_n_0
    SLICE_X121Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.505    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[55]_i_4_n_0
    SLICE_X121Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.558 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.558    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[59]_i_4_n_0
    SLICE_X121Y102       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.707 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[63]_i_7/O[3]
                         net (fo=1, routed)           0.184    12.891    ITMR_MIPS32/Processors[1].MIPS32/ALU/data2[63]
    SLICE_X121Y103       LUT5 (Prop_lut5_I0_O)        0.120    13.011 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[63]_i_6/O
                         net (fo=1, routed)           0.369    13.380    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X117Y105       LUT6 (Prop_lut6_I5_O)        0.043    13.423 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[63]_i_2/O
                         net (fo=1, routed)           0.329    13.753    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[63]_i_2_n_0
    SLICE_X113Y105       LUT6 (Prop_lut6_I3_O)        0.043    13.796 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[63]_i_1/O
                         net (fo=1, routed)           0.000    13.796    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_div_fsm_reg_2[63]
    SLICE_X113Y105       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.285    18.683    ITMR_MIPS32/Processors[1].MIPS32/ALU/clock
    SLICE_X113Y105       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[63]/C
                         clock pessimism             -0.654    18.030    
                         clock uncertainty           -0.074    17.956    
    SLICE_X113Y105       FDRE (Setup_fdre_C_D)        0.034    17.990    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[63]
  -------------------------------------------------------------------
                         required time                         17.990    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        15.477ns  (logic 7.793ns (50.353%)  route 7.684ns (49.647%))
  Logic Levels:           21  (CARRY4=6 DSP48E1=4 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 18.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.565    -1.705    ITMR_MIPS32/Processors[2].MIPS32/IDEX/clock
    SLICE_X60Y93         FDRE                                         r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.204    -1.501 r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/Q
                         net (fo=3, routed)           0.736    -0.766    ITMR_MIPS32/Processors[2].Processor_Voter/IDEX_VOTER/Vote_2_in[146]
    SLICE_X46Y104        LUT3 (Prop_lut3_I1_O)        0.126    -0.640 r  ITMR_MIPS32/Processors[2].Processor_Voter/IDEX_VOTER/True0_inferred__145/i_/O
                         net (fo=5, routed)           0.835     0.195    ITMR_MIPS32/Processors[2].MIPS32/EXMEM/Vote_in[11]
    SLICE_X66Y99         LUT6 (Prop_lut6_I5_O)        0.043     0.238 r  ITMR_MIPS32/Processors[2].MIPS32/EXMEM/Signed_Multiplier_i_75/O
                         net (fo=2, routed)           0.261     0.499    ITMR_MIPS32/Processors[2].MIPS32/EXMEM/Signed_Multiplier_i_75_n_0
    SLICE_X64Y98         LUT5 (Prop_lut5_I4_O)        0.043     0.542 r  ITMR_MIPS32/Processors[2].MIPS32/EXMEM/vote_M_ReadData2[31]_i_5/O
                         net (fo=2, routed)           0.317     0.860    ITMR_MIPS32/Processors[2].MIPS32/EXMEM/p_4_in
    SLICE_X65Y97         LUT4 (Prop_lut4_I1_O)        0.055     0.915 r  ITMR_MIPS32/Processors[2].MIPS32/EXMEM/vote_M_ReadData2[31]_i_3/O
                         net (fo=32, routed)          0.959     1.874    ITMR_MIPS32/Processors[2].MIPS32/EXRtFwdLnk_Mux/vote_EX_Link_reg
    SLICE_X49Y92         LUT5 (Prop_lut5_I4_O)        0.137     2.011 r  ITMR_MIPS32/Processors[2].MIPS32/EXRtFwdLnk_Mux/vote_M_ReadData2[4]_i_2/O
                         net (fo=2, routed)           0.507     2.518    ITMR_MIPS32/Processors[2].MIPS32/EXALUImm_Mux/EX_ReadData2_Fwd[4]
    SLICE_X56Y92         LUT3 (Prop_lut3_I1_O)        0.043     2.561 r  ITMR_MIPS32/Processors[2].MIPS32/EXALUImm_Mux/Signed_Multiplier_i_60/O
                         net (fo=31, routed)          1.836     4.398    ITMR_MIPS32/Processors[2].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/B[4]
    DSP48_X4Y32          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      2.749     7.147 r  ITMR_MIPS32/Processors[2].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.147    ITMR_MIPS32/Processors[2].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     8.366 r  ITMR_MIPS32/Processors[2].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.366    ITMR_MIPS32/Processors[2].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.585 r  ITMR_MIPS32/Processors[2].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.585    ITMR_MIPS32/Processors[2].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077    10.662 r  ITMR_MIPS32/Processors[2].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=3, routed)           0.565    11.226    ITMR_MIPS32/Processors[2].MIPS32/ALU/Mult_Result[35]
    SLICE_X113Y87        LUT6 (Prop_lut6_I1_O)        0.043    11.269 r  ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO[39]_i_8/O
                         net (fo=2, routed)           0.450    11.719    ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO[39]_i_8_n_0
    SLICE_X111Y89        LUT5 (Prop_lut5_I0_O)        0.043    11.762 r  ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO[39]_i_12/O
                         net (fo=1, routed)           0.000    11.762    ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO[39]_i_12_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.021 r  ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.021    ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[39]_i_4_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.074 r  ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.074    ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[43]_i_4_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.127 r  ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.127    ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[47]_i_4_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.180 r  ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.180    ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[51]_i_4_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.233 r  ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.233    ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[55]_i_4_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.344 r  ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[59]_i_4/O[0]
                         net (fo=1, routed)           0.335    12.679    ITMR_MIPS32/Processors[2].MIPS32/ALU/data2[56]
    SLICE_X112Y94        LUT5 (Prop_lut5_I0_O)        0.124    12.803 r  ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO[56]_i_3/O
                         net (fo=1, routed)           0.394    13.197    ITMR_MIPS32/Processors[2].MIPS32/WBMemtoReg_Mux/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_6
    SLICE_X111Y98        LUT6 (Prop_lut6_I5_O)        0.043    13.240 r  ITMR_MIPS32/Processors[2].MIPS32/WBMemtoReg_Mux/vote_HILO[56]_i_2/O
                         net (fo=1, routed)           0.489    13.728    ITMR_MIPS32/Processors[2].MIPS32/WBMemtoReg_Mux/vote_HILO[56]_i_2_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I3_O)        0.043    13.771 r  ITMR_MIPS32/Processors[2].MIPS32/WBMemtoReg_Mux/vote_HILO[56]_i_1/O
                         net (fo=1, routed)           0.000    13.771    ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_div_fsm_reg_2[56]
    SLICE_X111Y104       FDRE                                         r  ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.284    18.682    ITMR_MIPS32/Processors[2].MIPS32/ALU/clock
    SLICE_X111Y104       FDRE                                         r  ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[56]/C
                         clock pessimism             -0.654    18.029    
                         clock uncertainty           -0.074    17.955    
    SLICE_X111Y104       FDRE (Setup_fdre_C_D)        0.033    17.988    ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[56]
  -------------------------------------------------------------------
                         required time                         17.988    
                         arrival time                         -13.771    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        15.478ns  (logic 7.621ns (49.239%)  route 7.857ns (50.761%))
  Logic Levels:           21  (CARRY4=6 DSP48E1=4 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.565    -1.705    ITMR_MIPS32/Processors[2].MIPS32/IDEX/clock
    SLICE_X60Y93         FDRE                                         r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.204    -1.501 r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/Q
                         net (fo=3, routed)           0.875    -0.627    ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/Vote_2_in[146]
    SLICE_X46Y104        LUT3 (Prop_lut3_I1_O)        0.126    -0.501 r  ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/True0_inferred__145/i_/O
                         net (fo=5, routed)           0.930     0.430    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Vote_in[11]
    SLICE_X71Y103        LUT6 (Prop_lut6_I5_O)        0.043     0.473 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76/O
                         net (fo=2, routed)           0.374     0.847    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76_n_0
    SLICE_X70Y101        LUT5 (Prop_lut5_I4_O)        0.043     0.890 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_5/O
                         net (fo=2, routed)           0.242     1.132    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/p_4_in
    SLICE_X69Y101        LUT4 (Prop_lut4_I1_O)        0.043     1.175 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_3/O
                         net (fo=32, routed)          1.060     2.234    ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_EX_Link_reg
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.043     2.277 r  ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_M_ReadData2[14]_i_2/O
                         net (fo=2, routed)           0.741     3.018    ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/EX_ReadData2_Fwd[14]
    SLICE_X74Y95         LUT3 (Prop_lut3_I1_O)        0.043     3.061 r  ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/Signed_Multiplier_i_50/O
                         net (fo=33, routed)          1.569     4.630    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.749     7.379 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.379    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     8.598 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.598    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.817 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.817    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    10.894 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=3, routed)           0.624    11.518    ITMR_MIPS32/Processors[1].MIPS32/ALU/Mult_Result[37]
    SLICE_X123Y96        LUT6 (Prop_lut6_I1_O)        0.043    11.561 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6/O
                         net (fo=2, routed)           0.494    12.054    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6_n_0
    SLICE_X121Y96        LUT5 (Prop_lut5_I0_O)        0.043    12.097 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10/O
                         net (fo=1, routed)           0.000    12.097    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10_n_0
    SLICE_X121Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.292 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.292    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4_n_0
    SLICE_X121Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.345 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.345    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4_n_0
    SLICE_X121Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.398 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.398    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4_n_0
    SLICE_X121Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.451 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.452    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4_n_0
    SLICE_X121Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.505    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[55]_i_4_n_0
    SLICE_X121Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.616 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[59]_i_4/O[2]
                         net (fo=1, routed)           0.329    12.945    ITMR_MIPS32/Processors[1].MIPS32/ALU/data2[58]
    SLICE_X119Y103       LUT5 (Prop_lut5_I0_O)        0.122    13.067 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[58]_i_3/O
                         net (fo=1, routed)           0.340    13.407    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_4
    SLICE_X116Y104       LUT6 (Prop_lut6_I5_O)        0.043    13.450 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[58]_i_2/O
                         net (fo=1, routed)           0.280    13.729    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[58]_i_2_n_0
    SLICE_X112Y104       LUT6 (Prop_lut6_I3_O)        0.043    13.772 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[58]_i_1/O
                         net (fo=1, routed)           0.000    13.772    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_div_fsm_reg_2[58]
    SLICE_X112Y104       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.285    18.683    ITMR_MIPS32/Processors[1].MIPS32/ALU/clock
    SLICE_X112Y104       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[58]/C
                         clock pessimism             -0.654    18.030    
                         clock uncertainty           -0.074    17.956    
    SLICE_X112Y104       FDRE (Setup_fdre_C_D)        0.033    17.989    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[58]
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -13.772    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        15.473ns  (logic 7.551ns (48.802%)  route 7.922ns (51.198%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=4 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.565    -1.705    ITMR_MIPS32/Processors[2].MIPS32/IDEX/clock
    SLICE_X60Y93         FDRE                                         r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.204    -1.501 r  ITMR_MIPS32/Processors[2].MIPS32/IDEX/vote_EX_Rt_reg[2]/Q
                         net (fo=3, routed)           0.875    -0.627    ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/Vote_2_in[146]
    SLICE_X46Y104        LUT3 (Prop_lut3_I1_O)        0.126    -0.501 r  ITMR_MIPS32/Processors[1].Processor_Voter/IDEX_VOTER/True0_inferred__145/i_/O
                         net (fo=5, routed)           0.930     0.430    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Vote_in[11]
    SLICE_X71Y103        LUT6 (Prop_lut6_I5_O)        0.043     0.473 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76/O
                         net (fo=2, routed)           0.374     0.847    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/Signed_Multiplier_i_76_n_0
    SLICE_X70Y101        LUT5 (Prop_lut5_I4_O)        0.043     0.890 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_5/O
                         net (fo=2, routed)           0.242     1.132    ITMR_MIPS32/Processors[1].MIPS32/EXMEM/p_4_in
    SLICE_X69Y101        LUT4 (Prop_lut4_I1_O)        0.043     1.175 r  ITMR_MIPS32/Processors[1].MIPS32/EXMEM/vote_M_ReadData2[31]_i_3/O
                         net (fo=32, routed)          1.060     2.234    ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_EX_Link_reg
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.043     2.277 r  ITMR_MIPS32/Processors[1].MIPS32/EXRtFwdLnk_Mux/vote_M_ReadData2[14]_i_2/O
                         net (fo=2, routed)           0.741     3.018    ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/EX_ReadData2_Fwd[14]
    SLICE_X74Y95         LUT3 (Prop_lut3_I1_O)        0.043     3.061 r  ITMR_MIPS32/Processors[1].MIPS32/EXALUImm_Mux/Signed_Multiplier_i_50/O
                         net (fo=33, routed)          1.569     4.630    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.749     7.379 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.379    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     8.598 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.598    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.817 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.817    ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077    10.894 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/Signed_Multiplier/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=3, routed)           0.624    11.518    ITMR_MIPS32/Processors[1].MIPS32/ALU/Mult_Result[37]
    SLICE_X123Y96        LUT6 (Prop_lut6_I1_O)        0.043    11.561 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6/O
                         net (fo=2, routed)           0.494    12.054    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_6_n_0
    SLICE_X121Y96        LUT5 (Prop_lut5_I0_O)        0.043    12.097 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10/O
                         net (fo=1, routed)           0.000    12.097    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[39]_i_10_n_0
    SLICE_X121Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.292 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.292    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[39]_i_4_n_0
    SLICE_X121Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.345 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.345    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[43]_i_4_n_0
    SLICE_X121Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.398 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.398    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[47]_i_4_n_0
    SLICE_X121Y99        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.547 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]_i_4/O[3]
                         net (fo=1, routed)           0.366    12.913    ITMR_MIPS32/Processors[1].MIPS32/ALU/data2[51]
    SLICE_X118Y100       LUT5 (Prop_lut5_I0_O)        0.120    13.033 r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO[51]_i_3/O
                         net (fo=1, routed)           0.405    13.438    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_11
    SLICE_X117Y105       LUT6 (Prop_lut6_I5_O)        0.043    13.481 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[51]_i_2/O
                         net (fo=1, routed)           0.243    13.724    ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[51]_i_2_n_0
    SLICE_X113Y105       LUT6 (Prop_lut6_I3_O)        0.043    13.767 r  ITMR_MIPS32/Processors[1].MIPS32/WBMemtoReg_Mux/vote_HILO[51]_i_1/O
                         net (fo=1, routed)           0.000    13.767    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_div_fsm_reg_2[51]
    SLICE_X113Y105       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.285    18.683    ITMR_MIPS32/Processors[1].MIPS32/ALU/clock
    SLICE_X113Y105       FDRE                                         r  ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]/C
                         clock pessimism             -0.654    18.030    
                         clock uncertainty           -0.074    17.956    
    SLICE_X113Y105       FDRE (Setup_fdre_C_D)        0.033    17.989    ITMR_MIPS32/Processors[1].MIPS32/ALU/vote_HILO_reg[51]
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                  4.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ITMR_MIPS32/Processors[0].MIPS32/ALU/vote_HILO_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.156ns (36.036%)  route 0.277ns (63.964%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.610    -0.384    ITMR_MIPS32/Processors[0].MIPS32/ALU/clock
    SLICE_X111Y100       FDRE                                         r  ITMR_MIPS32/Processors[0].MIPS32/ALU/vote_HILO_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.100    -0.284 r  ITMR_MIPS32/Processors[0].MIPS32/ALU/vote_HILO_reg[50]/Q
                         net (fo=3, routed)           0.134    -0.150    ITMR_MIPS32/Processors[2].Processor_Voter/ALU_VOTER/Vote_0_in[50]
    SLICE_X113Y99        LUT3 (Prop_lut3_I2_O)        0.028    -0.122 r  ITMR_MIPS32/Processors[2].Processor_Voter/ALU_VOTER/True0_inferred__49/i_/O
                         net (fo=5, routed)           0.143     0.021    ITMR_MIPS32/Processors[2].MIPS32/WBMemtoReg_Mux/Vote_in[462]
    SLICE_X112Y99        LUT6 (Prop_lut6_I5_O)        0.028     0.049 r  ITMR_MIPS32/Processors[2].MIPS32/WBMemtoReg_Mux/vote_HILO[50]_i_1/O
                         net (fo=1, routed)           0.000     0.049    ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_div_fsm_reg_2[50]
    SLICE_X112Y99        FDRE                                         r  ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.903    -0.305    ITMR_MIPS32/Processors[2].MIPS32/ALU/clock
    SLICE_X112Y99        FDRE                                         r  ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[50]/C
                         clock pessimism              0.187    -0.119    
    SLICE_X112Y99        FDRE (Hold_fdre_C_D)         0.061    -0.058    ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_HILO_reg[50]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.224ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.770    -0.224    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X7Y20          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.100    -0.124 r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.069    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]_0[6]
    SLICE_X7Y20          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.028    -0.180    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X7Y20          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.043    -0.224    
    SLICE_X7Y20          FDCE (Hold_fdce_C_D)         0.047    -0.177    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.686    -0.308    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y71         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.208 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.153    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]_0[3]
    SLICE_X11Y71         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.924    -0.284    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y71         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.023    -0.308    
    SLICE_X11Y71         FDCE (Hold_fdce_C_D)         0.047    -0.261    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.688    -0.306    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y69         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.100    -0.206 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.151    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]_0[5]
    SLICE_X11Y69         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.926    -0.282    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y69         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.023    -0.306    
    SLICE_X11Y69         FDCE (Hold_fdce_C_D)         0.047    -0.259    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.683    -0.311    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X13Y73         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDCE (Prop_fdce_C_Q)         0.100    -0.211 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.156    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]_0[6]
    SLICE_X13Y73         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.921    -0.287    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X13Y73         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.023    -0.311    
    SLICE_X13Y73         FDCE (Hold_fdce_C_D)         0.047    -0.264    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.684    -0.310    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y76          FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.100    -0.210 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.155    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]_0[8]
    SLICE_X9Y76          FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.921    -0.287    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y76          FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.022    -0.310    
    SLICE_X9Y76          FDCE (Hold_fdce_C_D)         0.047    -0.263    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.686    -0.308    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y79         FDPE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y79         FDPE (Prop_fdpe_C_Q)         0.100    -0.208 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.153    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X17Y79         FDPE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.924    -0.284    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y79         FDPE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.023    -0.308    
    SLICE_X17Y79         FDPE (Hold_fdpe_C_D)         0.047    -0.261    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.685    -0.309    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y72          FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.100    -0.209 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055    -0.154    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]_0[7]
    SLICE_X9Y72          FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.923    -0.285    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y72          FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.023    -0.309    
    SLICE_X9Y72          FDCE (Hold_fdce_C_D)         0.047    -0.262    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.685    -0.309    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y77         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.100    -0.209 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.154    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]_0[9]
    SLICE_X11Y77         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.923    -0.285    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y77         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.023    -0.309    
    SLICE_X11Y77         FDCE (Hold_fdce_C_D)         0.047    -0.262    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.250ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.744    -0.250    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X9Y15          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.100    -0.150 r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.095    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]_0[1]
    SLICE_X9Y15          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.002    -0.206    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X9Y15          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.043    -0.250    
    SLICE_X9Y15          FDCE (Hold_fdce_C_D)         0.047    -0.203    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Master_Clock_Divider
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clock_Generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB18_X0Y30     PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB18_X0Y10     PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y1    Clock_Generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X105Y106   ITMR_MIPS32/Processors[2].MIPS32/ALU/vote_div_fsm_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X26Y86     ITMR_MIPS32/Processors[2].MIPS32/CP0/vote_Cause_IP_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X19Y75     ITMR_MIPS32/Processors[0].MIPS32/CP0/vote_Cause_IP_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X13Y79     ITMR_MIPS32/Processors[0].MIPS32/CP0/vote_Cause_IP_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X21Y82     ITMR_MIPS32/Processors[0].MIPS32/CP0/vote_Cause_IP_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X19Y87     ITMR_MIPS32/Processors[0].MIPS32/CP0/vote_Cause_IP_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X90Y30     Memory/DCache/DATA_RAM/DATA_RAM[16].DATA_RAM_3/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X116Y35    Memory/DCache/DATA_RAM/DATA_RAM[16].DATA_RAM_3/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X136Y61    Memory/DCache/DATA_RAM/DATA_RAM[16].DATA_RAM_3/RAM_reg_0_15_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X78Y9      Memory/ICache/DATA_RAM/DATA_RAM[90].DATA_RAM_2/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X52Y14     Memory/ICache/DATA_RAM/DATA_RAM[90].DATA_RAM_2/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X52Y5      Memory/ICache/DATA_RAM/DATA_RAM[90].DATA_RAM_2/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X120Y18    Memory/ICache/DATA_RAM/DATA_RAM[90].DATA_RAM_2/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X120Y38    Memory/ICache/DATA_RAM/DATA_RAM[90].DATA_RAM_2/RAM_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X104Y42    Memory/DCache/DATA_RAM/DATA_RAM[16].DATA_RAM_3/RAM_reg_0_15_7_7/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X102Y28    Memory/DCache/DATA_RAM/DATA_RAM[17].DATA_RAM_0/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X134Y72    Memory/DCache/DATA_RAM/DATA_RAM[16].DATA_RAM_2/RAM_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X136Y73    Memory/DCache/DATA_RAM/DATA_RAM[16].DATA_RAM_2/RAM_reg_0_15_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X98Y44     Memory/DCache/DATA_RAM/DATA_RAM[16].DATA_RAM_2/RAM_reg_0_15_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X136Y72    Memory/DCache/DATA_RAM/DATA_RAM[16].DATA_RAM_3/RAM_reg_0_15_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X136Y72    Memory/DCache/DATA_RAM/DATA_RAM[16].DATA_RAM_3/RAM_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X114Y90    Memory/DCache/DATA_RAM/DATA_RAM[16].DATA_RAM_3/RAM_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X116Y51    Memory/ICache/DATA_RAM/DATA_RAM[90].DATA_RAM_1/RAM_reg_0_15_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X120Y18    Memory/ICache/DATA_RAM/DATA_RAM[90].DATA_RAM_2/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X90Y84     Memory/DCache/DATA_RAM/DATA_RAM[17].DATA_RAM_0/RAM_reg_0_15_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X126Y0     Memory/DCache/DATA_RAM/DATA_RAM[17].DATA_RAM_1/RAM_reg_0_15_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Master_Clock_Divider
  To Clock:  clk_out2_Master_Clock_Divider

Setup :            0  Failing Endpoints,  Worst Slack        3.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/ICAPE2_inst/CSIB
                            (rising edge-triggered cell ICAPE2 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Master_Clock_Divider rise@10.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 1.843ns (61.901%)  route 1.134ns (38.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 8.751 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.781ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.490    -1.781    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_clk
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPBDOP[1])
                                                      1.800     0.019 r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DOPBDOP[1]
                         net (fo=1, routed)           0.480     0.499    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/doutb[35]
    SLICE_X23Y132        LUT3 (Prop_lut3_I1_O)        0.043     0.542 r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_csib_INST_0/O
                         net (fo=1, routed)           0.654     1.197    Config_Scrub/CSIB
    ICAP_X0Y1            ICAPE2                                       r  Config_Scrub/ICAPE2_inst/CSIB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    10.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    12.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387     5.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674     7.315    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.398 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.352     8.751    Config_Scrub/clk_out2
    ICAP_X0Y1            ICAPE2                                       r  Config_Scrub/ICAPE2_inst/CLK
                         clock pessimism             -0.581     8.170    
                         clock uncertainty           -0.066     8.104    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_CSIB)
                                                     -3.510     4.594    Config_Scrub/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 Config_Scrub/ICAPE2_inst/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Master_Clock_Divider rise@10.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 4.723ns (78.093%)  route 1.325ns (21.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 8.753 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.784ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.486    -1.784    Config_Scrub/clk_out2
    ICAP_X0Y1            ICAPE2                                       r  Config_Scrub/ICAPE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[22])
                                                      4.680     2.896 r  Config_Scrub/ICAPE2_inst/O[22]
                         net (fo=1, routed)           0.672     3.568    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_o[22]
    SLICE_X36Y129        LUT3 (Prop_lut3_I0_O)        0.043     3.611 r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage_i_41/O
                         net (fo=1, routed)           0.653     4.264    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/dina[19]
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    10.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    12.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387     5.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674     7.315    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.398 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.355     8.753    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_clk
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKBWRCLK
                         clock pessimism             -0.581     8.172    
                         clock uncertainty           -0.066     8.106    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.182     7.924    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 Config_Scrub/ICAPE2_inst/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Master_Clock_Divider rise@10.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 4.723ns (78.236%)  route 1.314ns (21.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 8.753 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.784ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.486    -1.784    Config_Scrub/clk_out2
    ICAP_X0Y1            ICAPE2                                       r  Config_Scrub/ICAPE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[26])
                                                      4.680     2.896 r  Config_Scrub/ICAPE2_inst/O[26]
                         net (fo=1, routed)           0.699     3.595    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_o[26]
    SLICE_X38Y130        LUT3 (Prop_lut3_I0_O)        0.043     3.638 r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage_i_29/O
                         net (fo=1, routed)           0.615     4.253    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/dina[32]
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    10.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    12.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387     5.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674     7.315    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.398 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.355     8.753    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_clk
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKBWRCLK
                         clock pessimism             -0.581     8.172    
                         clock uncertainty           -0.066     8.106    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.182     7.924    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/doutb_opt_rdwrb_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/ICAPE2_inst/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Master_Clock_Divider rise@10.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.223ns (25.525%)  route 0.651ns (74.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 8.751 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.812ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.458    -1.812    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_clk
    SLICE_X19Y129        FDSE                                         r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/doutb_opt_rdwrb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y129        FDSE (Prop_fdse_C_Q)         0.223    -1.589 r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/doutb_opt_rdwrb_reg/Q
                         net (fo=1, routed)           0.651    -0.939    Config_Scrub/RDWRB
    ICAP_X0Y1            ICAPE2                                       r  Config_Scrub/ICAPE2_inst/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    10.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    12.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387     5.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674     7.315    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.398 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.352     8.751    Config_Scrub/clk_out2
    ICAP_X0Y1            ICAPE2                                       r  Config_Scrub/ICAPE2_inst/CLK
                         clock pessimism             -0.581     8.170    
                         clock uncertainty           -0.066     8.104    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -5.356     2.748    Config_Scrub/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          2.748    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 Config_Scrub/ICAPE2_inst/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Master_Clock_Divider rise@10.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 4.723ns (78.978%)  route 1.257ns (21.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 8.753 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.784ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.486    -1.784    Config_Scrub/clk_out2
    ICAP_X0Y1            ICAPE2                                       r  Config_Scrub/ICAPE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[21])
                                                      4.680     2.896 r  Config_Scrub/ICAPE2_inst/O[21]
                         net (fo=1, routed)           0.892     3.789    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_o[21]
    SLICE_X23Y132        LUT3 (Prop_lut3_I0_O)        0.043     3.832 r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage_i_40/O
                         net (fo=1, routed)           0.365     4.196    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/dina[20]
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    10.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    12.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387     5.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674     7.315    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.398 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.355     8.753    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_clk
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKBWRCLK
                         clock pessimism             -0.581     8.172    
                         clock uncertainty           -0.066     8.106    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.182     7.924    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 Config_Scrub/ICAPE2_inst/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Master_Clock_Divider rise@10.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 4.723ns (78.983%)  route 1.257ns (21.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 8.753 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.784ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.486    -1.784    Config_Scrub/clk_out2
    ICAP_X0Y1            ICAPE2                                       r  Config_Scrub/ICAPE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[12])
                                                      4.680     2.896 r  Config_Scrub/ICAPE2_inst/O[12]
                         net (fo=1, routed)           0.625     3.522    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_o[12]
    SLICE_X36Y130        LUT3 (Prop_lut3_I0_O)        0.043     3.565 r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage_i_15/O
                         net (fo=1, routed)           0.631     4.196    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/dina[12]
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    10.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    12.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387     5.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674     7.315    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.398 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.355     8.753    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_clk
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKBWRCLK
                         clock pessimism             -0.581     8.172    
                         clock uncertainty           -0.066     8.106    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[11])
                                                     -0.182     7.924    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 Config_Scrub/ICAPE2_inst/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Master_Clock_Divider rise@10.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 4.723ns (79.005%)  route 1.255ns (20.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 8.753 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.784ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.486    -1.784    Config_Scrub/clk_out2
    ICAP_X0Y1            ICAPE2                                       r  Config_Scrub/ICAPE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[1])
                                                      4.680     2.896 r  Config_Scrub/ICAPE2_inst/O[1]
                         net (fo=1, routed)           0.546     3.442    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_o[1]
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.043     3.485 r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage_i_20/O
                         net (fo=1, routed)           0.709     4.194    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/dina[6]
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    10.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    12.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387     5.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674     7.315    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.398 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.355     8.753    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_clk
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKBWRCLK
                         clock pessimism             -0.581     8.172    
                         clock uncertainty           -0.066     8.106    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.182     7.924    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 Config_Scrub/ICAPE2_inst/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Master_Clock_Divider rise@10.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 4.723ns (79.260%)  route 1.236ns (20.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 8.753 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.784ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.486    -1.784    Config_Scrub/clk_out2
    ICAP_X0Y1            ICAPE2                                       r  Config_Scrub/ICAPE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[14])
                                                      4.680     2.896 r  Config_Scrub/ICAPE2_inst/O[14]
                         net (fo=1, routed)           0.583     3.479    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_o[14]
    SLICE_X36Y129        LUT3 (Prop_lut3_I0_O)        0.043     3.522 r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage_i_17/O
                         net (fo=1, routed)           0.653     4.175    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/dina[10]
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    10.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    12.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387     5.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674     7.315    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.398 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.355     8.753    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_clk
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKBWRCLK
                         clock pessimism             -0.581     8.172    
                         clock uncertainty           -0.066     8.106    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.182     7.924    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 Config_Scrub/ICAPE2_inst/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Master_Clock_Divider rise@10.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 4.723ns (79.728%)  route 1.201ns (20.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 8.753 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.784ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.486    -1.784    Config_Scrub/clk_out2
    ICAP_X0Y1            ICAPE2                                       r  Config_Scrub/ICAPE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[31])
                                                      4.680     2.896 r  Config_Scrub/ICAPE2_inst/O[31]
                         net (fo=1, routed)           0.667     3.563    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_o[31]
    SLICE_X37Y130        LUT3 (Prop_lut3_I0_O)        0.043     3.606 r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage_i_34/O
                         net (fo=1, routed)           0.534     4.140    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/dina[27]
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    10.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    12.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387     5.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674     7.315    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.398 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.355     8.753    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_clk
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKBWRCLK
                         clock pessimism             -0.581     8.172    
                         clock uncertainty           -0.066     8.106    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.182     7.924    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -4.140    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 Config_Scrub/ICAPE2_inst/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Master_Clock_Divider rise@10.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 4.723ns (79.742%)  route 1.200ns (20.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 8.753 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.784ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.486    -1.784    Config_Scrub/clk_out2
    ICAP_X0Y1            ICAPE2                                       r  Config_Scrub/ICAPE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[13])
                                                      4.680     2.896 r  Config_Scrub/ICAPE2_inst/O[13]
                         net (fo=1, routed)           0.923     3.819    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_o[13]
    SLICE_X22Y130        LUT3 (Prop_lut3_I0_O)        0.043     3.862 r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage_i_16/O
                         net (fo=1, routed)           0.277     4.139    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/dina[11]
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    10.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    12.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387     5.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674     7.315    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.398 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         1.355     8.753    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/icap_clk
    RAMB18_X1Y52         RAMB18E1                                     r  Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKBWRCLK
                         clock pessimism             -0.581     8.172    
                         clock uncertainty           -0.066     8.106    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.182     7.924    Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  3.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Master_Clock_Divider rise@0.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.071%)  route 0.117ns (53.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.631    -0.363    Config_Scrub/SEM/inst/controller_kcpsm3/icap_clk
    SLICE_X9Y126         FDRE                                         r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.100    -0.263 r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_0/Q
                         net (fo=5, routed)           0.117    -0.146    Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_0/D
    SLICE_X8Y126         RAMS32                                       r  Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.849    -0.359    Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_0/WCLK
    SLICE_X8Y126         RAMS32                                       r  Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_0/SP/CLK
                         clock pessimism              0.008    -0.352    
    SLICE_X8Y126         RAMS32 (Hold_rams32_CLK_I)
                                                      0.110    -0.242    Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_0/SP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Master_Clock_Divider rise@0.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.570%)  route 0.124ns (55.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.631    -0.363    Config_Scrub/SEM/inst/controller_kcpsm3/icap_clk
    SLICE_X9Y126         FDRE                                         r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.100    -0.263 r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_1/Q
                         net (fo=5, routed)           0.124    -0.138    Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_1/D
    SLICE_X8Y126         RAMS32                                       r  Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.849    -0.359    Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_1/WCLK
    SLICE_X8Y126         RAMS32                                       r  Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_1/SP/CLK
                         clock pessimism              0.008    -0.352    
    SLICE_X8Y126         RAMS32 (Hold_rams32_CLK_I)
                                                      0.108    -0.244    Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_1/SP
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Master_Clock_Divider rise@0.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.570%)  route 0.124ns (55.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.631    -0.363    Config_Scrub/SEM/inst/controller_kcpsm3/icap_clk
    SLICE_X9Y126         FDRE                                         r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.100    -0.263 r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_3/Q
                         net (fo=5, routed)           0.124    -0.138    Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_3/D
    SLICE_X8Y126         RAMS32                                       r  Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.849    -0.359    Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_3/WCLK
    SLICE_X8Y126         RAMS32                                       r  Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_3/SP/CLK
                         clock pessimism              0.008    -0.352    
    SLICE_X8Y126         RAMS32 (Hold_rams32_CLK_I)
                                                      0.106    -0.246    Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_3/SP
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Config_Scrub/SEM/inst/orig.controller_instrom/init_sync_a/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/orig.controller_instrom/init_sync_b/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Master_Clock_Divider rise@0.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.663    -0.331    Config_Scrub/SEM/inst/orig.controller_instrom/icap_clk
    SLICE_X7Y127         FDPE                                         r  Config_Scrub/SEM/inst/orig.controller_instrom/init_sync_a/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDPE (Prop_fdpe_C_Q)         0.100    -0.231 r  Config_Scrub/SEM/inst/orig.controller_instrom/init_sync_a/Q
                         net (fo=1, routed)           0.055    -0.176    Config_Scrub/SEM/inst/orig.controller_instrom/ssi_init_a
    SLICE_X7Y127         FDPE                                         r  Config_Scrub/SEM/inst/orig.controller_instrom/init_sync_b/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.882    -0.326    Config_Scrub/SEM/inst/orig.controller_instrom/icap_clk
    SLICE_X7Y127         FDPE                                         r  Config_Scrub/SEM/inst/orig.controller_instrom/init_sync_b/C
                         clock pessimism             -0.004    -0.331    
    SLICE_X7Y127         FDPE (Hold_fdpe_C_D)         0.047    -0.284    Config_Scrub/SEM/inst/orig.controller_instrom/init_sync_b
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/orig.controller_instrom/fw0/fw0_1024x18/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Master_Clock_Divider rise@0.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.118ns (34.198%)  route 0.227ns (65.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.633    -0.361    Config_Scrub/SEM/inst/controller_kcpsm3/icap_clk
    SLICE_X8Y128         FDRE                                         r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y128         FDRE (Prop_fdre_C_Q)         0.118    -0.243 r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_9/Q
                         net (fo=5, routed)           0.227    -0.016    Config_Scrub/SEM/inst/orig.controller_instrom/fw0/address[9]
    RAMB18_X0Y50         RAMB18E1                                     r  Config_Scrub/SEM/inst/orig.controller_instrom/fw0/fw0_1024x18/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.879    -0.330    Config_Scrub/SEM/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X0Y50         RAMB18E1                                     r  Config_Scrub/SEM/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                         clock pessimism              0.008    -0.322    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.139    Config_Scrub/SEM/inst/orig.controller_instrom/fw0/fw0_1024x18
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/orig.controller_instrom/fw1/fw1_1024x18/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Master_Clock_Divider rise@0.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.118ns (34.198%)  route 0.227ns (65.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.633    -0.361    Config_Scrub/SEM/inst/controller_kcpsm3/icap_clk
    SLICE_X8Y128         FDRE                                         r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y128         FDRE (Prop_fdre_C_Q)         0.118    -0.243 r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_9/Q
                         net (fo=5, routed)           0.227    -0.016    Config_Scrub/SEM/inst/orig.controller_instrom/fw1/address[9]
    RAMB18_X0Y51         RAMB18E1                                     r  Config_Scrub/SEM/inst/orig.controller_instrom/fw1/fw1_1024x18/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.879    -0.330    Config_Scrub/SEM/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X0Y51         RAMB18E1                                     r  Config_Scrub/SEM/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                         clock pessimism              0.008    -0.322    
    RAMB18_X0Y51         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.139    Config_Scrub/SEM/inst/orig.controller_instrom/fw1/fw1_1024x18
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/orig.controller_instrom/fw0/fw0_1024x18/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Master_Clock_Divider rise@0.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (28.043%)  route 0.257ns (71.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.631    -0.363    Config_Scrub/SEM/inst/controller_kcpsm3/icap_clk
    SLICE_X9Y126         FDRE                                         r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.100    -0.263 r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_0/Q
                         net (fo=5, routed)           0.257    -0.006    Config_Scrub/SEM/inst/orig.controller_instrom/fw0/address[0]
    RAMB18_X0Y50         RAMB18E1                                     r  Config_Scrub/SEM/inst/orig.controller_instrom/fw0/fw0_1024x18/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.879    -0.330    Config_Scrub/SEM/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X0Y50         RAMB18E1                                     r  Config_Scrub/SEM/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                         clock pessimism              0.008    -0.322    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.139    Config_Scrub/SEM/inst/orig.controller_instrom/fw0/fw0_1024x18
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/orig.controller_instrom/fw1/fw1_1024x18/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Master_Clock_Divider rise@0.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (28.043%)  route 0.257ns (71.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.631    -0.363    Config_Scrub/SEM/inst/controller_kcpsm3/icap_clk
    SLICE_X9Y126         FDRE                                         r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.100    -0.263 r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_0/Q
                         net (fo=5, routed)           0.257    -0.006    Config_Scrub/SEM/inst/orig.controller_instrom/fw1/address[0]
    RAMB18_X0Y51         RAMB18E1                                     r  Config_Scrub/SEM/inst/orig.controller_instrom/fw1/fw1_1024x18/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.879    -0.330    Config_Scrub/SEM/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X0Y51         RAMB18E1                                     r  Config_Scrub/SEM/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                         clock pessimism              0.008    -0.322    
    RAMB18_X0Y51         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.139    Config_Scrub/SEM/inst/orig.controller_instrom/fw1/fw1_1024x18
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Config_Scrub/SEM/inst/controller_dbuffer/out_port_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/controller_dbuffer/end_ptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Master_Clock_Divider rise@0.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.971%)  route 0.061ns (40.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.635    -0.359    Config_Scrub/SEM/inst/controller_dbuffer/icap_clk
    SLICE_X19Y131        FDRE                                         r  Config_Scrub/SEM/inst/controller_dbuffer/out_port_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y131        FDRE (Prop_fdre_C_Q)         0.091    -0.268 r  Config_Scrub/SEM/inst/controller_dbuffer/out_port_reg_reg[5]/Q
                         net (fo=7, routed)           0.061    -0.207    Config_Scrub/SEM/inst/controller_dbuffer/out_port_reg_reg_n_0_[5]
    SLICE_X18Y131        FDRE                                         r  Config_Scrub/SEM/inst/controller_dbuffer/end_ptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.854    -0.354    Config_Scrub/SEM/inst/controller_dbuffer/icap_clk
    SLICE_X18Y131        FDRE                                         r  Config_Scrub/SEM/inst/controller_dbuffer/end_ptr_reg[5]/C
                         clock pessimism              0.007    -0.348    
    SLICE_X18Y131        FDRE (Hold_fdre_C_D)         0.002    -0.346    Config_Scrub/SEM/inst/controller_dbuffer/end_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_Master_Clock_Divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Master_Clock_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Master_Clock_Divider rise@0.000ns - clk_out2_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.618%)  route 0.159ns (61.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.632    -0.362    Config_Scrub/SEM/inst/controller_kcpsm3/icap_clk
    SLICE_X9Y127         FDRE                                         r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.100    -0.262 r  Config_Scrub/SEM/inst/controller_kcpsm3/pc_loop_register_bit_4/Q
                         net (fo=5, routed)           0.159    -0.103    Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_4/D
    SLICE_X8Y125         RAMS32                                       r  Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out2_Master_Clock_Divider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout2_buf/O
                         net (fo=348, routed)         0.848    -0.360    Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_4/WCLK
    SLICE_X8Y125         RAMS32                                       r  Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_4/SP/CLK
                         clock pessimism              0.008    -0.353    
    SLICE_X8Y125         RAMS32 (Hold_rams32_CLK_I)
                                                      0.110    -0.243    Config_Scrub/SEM/inst/controller_kcpsm3/stack_bit_4/SP
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Master_Clock_Divider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock_Generator/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        10.000      0.000      ICAP_X0Y1        Config_Scrub/ICAPE2_inst/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X1Y52     Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X1Y52     Config_Scrub/SEM/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y50     Config_Scrub/SEM/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y50     Config_Scrub/SEM/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y51     Config_Scrub/SEM/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y51     Config_Scrub/SEM/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3    Clock_Generator/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X17Y130    Config_Scrub/SEM/inst/controller_dbuffer/end_ptr_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y130     Config_Scrub/SEM/inst/controller_kcpsm3/reg_loop_register_bit_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y130     Config_Scrub/SEM/inst/controller_kcpsm3/reg_loop_register_bit_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y130     Config_Scrub/SEM/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y130     Config_Scrub/SEM/inst/controller_kcpsm3/reg_loop_register_bit_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y130     Config_Scrub/SEM/inst/controller_kcpsm3/reg_loop_register_bit_2/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y130     Config_Scrub/SEM/inst/controller_kcpsm3/reg_loop_register_bit_2/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y130     Config_Scrub/SEM/inst/controller_kcpsm3/reg_loop_register_bit_3/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y130     Config_Scrub/SEM/inst/controller_kcpsm3/reg_loop_register_bit_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         5.000       4.232      SLICE_X12Y133    Config_Scrub/SEM/inst/controller_kcpsm3/memory_bit_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         5.000       4.232      SLICE_X12Y133    Config_Scrub/SEM/inst/controller_kcpsm3/memory_bit_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y132    Config_Scrub/SEM/inst/controller_kcpsm3/memory_bit_4/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y132    Config_Scrub/SEM/inst/controller_kcpsm3/memory_bit_5/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y132    Config_Scrub/SEM/inst/controller_kcpsm3/memory_bit_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y132    Config_Scrub/SEM/inst/controller_kcpsm3/memory_bit_7/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y130     Config_Scrub/SEM/inst/controller_kcpsm3/reg_loop_register_bit_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y130     Config_Scrub/SEM/inst/controller_kcpsm3/reg_loop_register_bit_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y130     Config_Scrub/SEM/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y130     Config_Scrub/SEM/inst/controller_kcpsm3/reg_loop_register_bit_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y130     Config_Scrub/SEM/inst/controller_kcpsm3/reg_loop_register_bit_2/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y130     Config_Scrub/SEM/inst/controller_kcpsm3/reg_loop_register_bit_2/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Master_Clock_Divider
  To Clock:  clkfbout_Master_Clock_Divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Master_Clock_Divider
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Clock_Generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    Clock_Generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Master_Clock_Divider
  To Clock:  clk_out1_Master_Clock_Divider

Setup :            0  Failing Endpoints,  Worst Slack       17.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.920ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.204ns (12.208%)  route 1.467ns (87.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 18.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.639ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.631    -1.639    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X9Y79          FDRE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.204    -1.435 f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=119, routed)         1.467     0.032    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/SS[0]
    SLICE_X11Y69         FDCE                                         f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.498    18.896    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y69         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.579    18.318    
                         clock uncertainty           -0.074    18.244    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.292    17.952    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.952    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                 17.920    

Slack (MET) :             17.920ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.204ns (12.208%)  route 1.467ns (87.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 18.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.639ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.631    -1.639    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X9Y79          FDRE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.204    -1.435 f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=119, routed)         1.467     0.032    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/SS[0]
    SLICE_X11Y69         FDCE                                         f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.498    18.896    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y69         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.579    18.318    
                         clock uncertainty           -0.074    18.244    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.292    17.952    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.952    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                 17.920    

Slack (MET) :             17.920ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.204ns (12.208%)  route 1.467ns (87.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 18.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.639ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.631    -1.639    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X9Y79          FDRE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.204    -1.435 f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=119, routed)         1.467     0.032    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/SS[0]
    SLICE_X11Y69         FDCE                                         f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.498    18.896    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/rd_clk
    SLICE_X11Y69         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.579    18.318    
                         clock uncertainty           -0.074    18.244    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.292    17.952    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.952    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                 17.920    

Slack (MET) :             17.920ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.204ns (12.208%)  route 1.467ns (87.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 18.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.639ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.631    -1.639    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X9Y79          FDRE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.204    -1.435 f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=119, routed)         1.467     0.032    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].rd_stg_inst/SS[0]
    SLICE_X11Y69         FDCE                                         f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.498    18.896    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].rd_stg_inst/rd_clk
    SLICE_X11Y69         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.579    18.318    
                         clock uncertainty           -0.074    18.244    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.292    17.952    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.952    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                 17.920    

Slack (MET) :             17.920ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.204ns (12.208%)  route 1.467ns (87.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 18.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.639ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.631    -1.639    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X9Y79          FDRE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.204    -1.435 f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=119, routed)         1.467     0.032    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].rd_stg_inst/SS[0]
    SLICE_X11Y69         FDCE                                         f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.498    18.896    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].rd_stg_inst/rd_clk
    SLICE_X11Y69         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.579    18.318    
                         clock uncertainty           -0.074    18.244    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.292    17.952    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.952    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                 17.920    

Slack (MET) :             17.920ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[6].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.204ns (12.208%)  route 1.467ns (87.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 18.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.639ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.631    -1.639    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X9Y79          FDRE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.204    -1.435 f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=119, routed)         1.467     0.032    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[6].rd_stg_inst/SS[0]
    SLICE_X11Y69         FDCE                                         f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[6].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.498    18.896    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[6].rd_stg_inst/rd_clk
    SLICE_X11Y69         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[6].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.579    18.318    
                         clock uncertainty           -0.074    18.244    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.292    17.952    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[6].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.952    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                 17.920    

Slack (MET) :             17.920ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[7].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.204ns (12.208%)  route 1.467ns (87.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 18.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.639ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.631    -1.639    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X9Y79          FDRE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.204    -1.435 f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=119, routed)         1.467     0.032    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[7].rd_stg_inst/SS[0]
    SLICE_X11Y69         FDCE                                         f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[7].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.498    18.896    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[7].rd_stg_inst/rd_clk
    SLICE_X11Y69         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[7].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.579    18.318    
                         clock uncertainty           -0.074    18.244    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.292    17.952    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[7].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.952    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                 17.920    

Slack (MET) :             17.920ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[8].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.204ns (12.208%)  route 1.467ns (87.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 18.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.639ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.631    -1.639    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X9Y79          FDRE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.204    -1.435 f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=119, routed)         1.467     0.032    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[8].rd_stg_inst/SS[0]
    SLICE_X11Y69         FDCE                                         f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[8].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.498    18.896    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[8].rd_stg_inst/rd_clk
    SLICE_X11Y69         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[8].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.579    18.318    
                         clock uncertainty           -0.074    18.244    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.292    17.952    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[8].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.952    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                 17.920    

Slack (MET) :             18.000ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.204ns (12.830%)  route 1.386ns (87.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.105ns = ( 18.895 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.639ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.631    -1.639    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X9Y79          FDRE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.204    -1.435 f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=119, routed)         1.386    -0.049    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/SS[0]
    SLICE_X11Y70         FDCE                                         f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.497    18.895    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y70         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.579    18.317    
                         clock uncertainty           -0.074    18.243    
    SLICE_X11Y70         FDCE (Recov_fdce_C_CLR)     -0.292    17.951    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.951    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                 18.000    

Slack (MET) :             18.000ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Master_Clock_Divider rise@20.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.204ns (12.830%)  route 1.386ns (87.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.105ns = ( 18.895 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.639ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.335     2.258    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.154 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.363    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.270 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.631    -1.639    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X9Y79          FDRE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.204    -1.435 f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=119, routed)         1.386    -0.049    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/SS[0]
    SLICE_X11Y70         FDCE                                         f  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                     20.000    20.000 r  
    AC18                                              0.000    20.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    20.820 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.208    22.028    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.641 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.315    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    17.398 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       1.497    18.895    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y70         FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.579    18.317    
                         clock uncertainty           -0.074    18.243    
    SLICE_X11Y70         FDCE (Recov_fdce_C_CLR)     -0.292    17.951    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.951    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                 18.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.091ns (36.623%)  route 0.157ns (63.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.256ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.738    -0.256    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y20         FDPE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDPE (Prop_fdpe_C_Q)         0.091    -0.165 f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.157    -0.007    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X13Y18         FDPE                                         f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.999    -0.209    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X13Y18         FDPE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.032    -0.242    
    SLICE_X13Y18         FDPE (Remov_fdpe_C_PRE)     -0.110    -0.352    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.100ns (31.001%)  route 0.223ns (68.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.257ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.737    -0.257    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y21         FDRE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.100    -0.157 f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=119, routed)         0.223     0.066    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X9Y21          FDCE                                         f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.996    -0.212    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X9Y21          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.013    -0.226    
    SLICE_X9Y21          FDCE (Remov_fdce_C_CLR)     -0.069    -0.295    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.100ns (31.001%)  route 0.223ns (68.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.257ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.737    -0.257    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y21         FDRE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.100    -0.157 f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=119, routed)         0.223     0.066    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X9Y21          FDCE                                         f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.996    -0.212    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X9Y21          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.013    -0.226    
    SLICE_X9Y21          FDCE (Remov_fdce_C_CLR)     -0.069    -0.295    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.100ns (31.001%)  route 0.223ns (68.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.257ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.737    -0.257    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y21         FDRE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.100    -0.157 f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=119, routed)         0.223     0.066    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/AR[0]
    SLICE_X9Y21          FDCE                                         f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.996    -0.212    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/wr_clk
    SLICE_X9Y21          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.013    -0.226    
    SLICE_X9Y21          FDCE (Remov_fdce_C_CLR)     -0.069    -0.295    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.100ns (31.001%)  route 0.223ns (68.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.257ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.737    -0.257    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y21         FDRE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.100    -0.157 f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=119, routed)         0.223     0.066    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].wr_stg_inst/AR[0]
    SLICE_X9Y21          FDCE                                         f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.996    -0.212    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].wr_stg_inst/wr_clk
    SLICE_X9Y21          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.013    -0.226    
    SLICE_X9Y21          FDCE (Remov_fdce_C_CLR)     -0.069    -0.295    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.100ns (31.001%)  route 0.223ns (68.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.257ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.737    -0.257    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y21         FDRE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.100    -0.157 f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=119, routed)         0.223     0.066    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/AR[0]
    SLICE_X9Y21          FDCE                                         f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.996    -0.212    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/wr_clk
    SLICE_X9Y21          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.013    -0.226    
    SLICE_X9Y21          FDCE (Remov_fdce_C_CLR)     -0.069    -0.295    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[6].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.100ns (31.001%)  route 0.223ns (68.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.257ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.737    -0.257    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y21         FDRE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.100    -0.157 f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=119, routed)         0.223     0.066    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[6].wr_stg_inst/AR[0]
    SLICE_X9Y21          FDCE                                         f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[6].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.996    -0.212    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[6].wr_stg_inst/wr_clk
    SLICE_X9Y21          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[6].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.013    -0.226    
    SLICE_X9Y21          FDCE (Remov_fdce_C_CLR)     -0.069    -0.295    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[6].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[7].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.100ns (31.001%)  route 0.223ns (68.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.257ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.737    -0.257    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y21         FDRE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.100    -0.157 f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=119, routed)         0.223     0.066    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[7].wr_stg_inst/AR[0]
    SLICE_X9Y21          FDCE                                         f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[7].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.996    -0.212    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[7].wr_stg_inst/wr_clk
    SLICE_X9Y21          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[7].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.013    -0.226    
    SLICE_X9Y21          FDCE (Remov_fdce_C_CLR)     -0.069    -0.295    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[7].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[8].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.100ns (31.001%)  route 0.223ns (68.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.257ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.737    -0.257    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y21         FDRE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.100    -0.157 f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=119, routed)         0.223     0.066    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[8].wr_stg_inst/AR[0]
    SLICE_X9Y21          FDCE                                         f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[8].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.996    -0.212    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[8].wr_stg_inst/wr_clk
    SLICE_X9Y21          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[8].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.013    -0.226    
    SLICE_X9Y21          FDCE (Remov_fdce_C_CLR)     -0.069    -0.295    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[8].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Master_Clock_Divider rise@0.000ns - clk_out1_Master_Clock_Divider rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.180%)  route 0.211ns (67.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.257ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.648     1.053    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.773 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.020    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.994 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.737    -0.257    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y21         FDPE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDPE (Prop_fdpe_C_Q)         0.100    -0.157 f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.211     0.054    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y20         FDPE                                         f  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Master_Clock_Divider rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clock_200MHz_p (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1_p
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  Clock_Generator/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.719     1.206    Clock_Generator/inst/clk_in1_Master_Clock_Divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.056 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.238    Clock_Generator/inst/clk_out1_Master_Clock_Divider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.208 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=22434, routed)       0.997    -0.211    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y20         FDPE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.032    -0.244    
    SLICE_X13Y20         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.316    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.370    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_Master_Clock_Divider
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       19.184ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.184ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.726ns  (logic 0.204ns (28.111%)  route 0.522ns (71.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75                                       0.000     0.000 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.204     0.204 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.522     0.726    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X9Y70          FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y70          FDCE (Setup_fdce_C_D)       -0.090    19.910    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         19.910    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 19.184    

Slack (MET) :             19.218ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.690ns  (logic 0.204ns (29.545%)  route 0.486ns (70.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75                                       0.000     0.000 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.204     0.204 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.486     0.690    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X7Y72          FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y72          FDCE (Setup_fdce_C_D)       -0.092    19.908    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.908    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                 19.218    

Slack (MET) :             19.260ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.731ns  (logic 0.223ns (30.517%)  route 0.508ns (69.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75                                       0.000     0.000 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.508     0.731    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X7Y71          FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y71          FDCE (Setup_fdce_C_D)       -0.009    19.991    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 19.260    

Slack (MET) :             19.260ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.731ns  (logic 0.223ns (30.525%)  route 0.508ns (69.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75                                       0.000     0.000 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.508     0.731    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X4Y73          FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)       -0.009    19.991    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 19.260    

Slack (MET) :             19.282ns  (required time - arrival time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.626ns  (logic 0.204ns (32.601%)  route 0.422ns (67.399%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22                                       0.000     0.000 r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.204     0.204 r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.422     0.626    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X3Y23          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)       -0.092    19.908    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.908    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                 19.282    

Slack (MET) :             19.295ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.124%)  route 0.412ns (66.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75                                       0.000     0.000 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.204     0.204 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.412     0.616    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X5Y74          FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X5Y74          FDCE (Setup_fdce_C_D)       -0.089    19.911    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                 19.295    

Slack (MET) :             19.304ns  (required time - arrival time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.605ns  (logic 0.204ns (33.728%)  route 0.401ns (66.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22                                       0.000     0.000 r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.204     0.204 r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.401     0.605    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X5Y21          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X5Y21          FDCE (Setup_fdce_C_D)       -0.091    19.909    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                 19.304    

Slack (MET) :             19.312ns  (required time - arrival time)
  Source:                 PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.679ns  (logic 0.223ns (32.819%)  route 0.456ns (67.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75                                       0.000     0.000 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.456     0.679    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X5Y73          FDCE                                         r  PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X5Y73          FDCE (Setup_fdce_C_D)       -0.009    19.991    PC104/INCOMING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                 19.312    

Slack (MET) :             19.347ns  (required time - arrival time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.644ns  (logic 0.223ns (34.624%)  route 0.421ns (65.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22                                       0.000     0.000 r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.421     0.644    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X9Y26          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y26          FDCE (Setup_fdce_C_D)       -0.009    19.991    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                 19.347    

Slack (MET) :             19.351ns  (required time - arrival time)
  Source:                 PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Master_Clock_Divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.640ns  (logic 0.223ns (34.837%)  route 0.417ns (65.163%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22                                       0.000     0.000 r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.417     0.640    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X4Y22          FDCE                                         r  PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X4Y22          FDCE (Setup_fdce_C_D)       -0.009    19.991    PC104/OUTGOING/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                 19.351    





