$comment
	File created using the following command:
		vcd file ALU1.msim.vcd -direction
$end
$date
	Thu Dec 12 12:03:46 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module latch1_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 1 # Q [7] $end
$var wire 1 $ Q [6] $end
$var wire 1 % Q [5] $end
$var wire 1 & Q [4] $end
$var wire 1 ' Q [3] $end
$var wire 1 ( Q [2] $end
$var wire 1 ) Q [1] $end
$var wire 1 * Q [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 clk~combout $end
$var wire 1 3 clk~clkctrl_outclk $end
$var wire 1 4 Q[0]~reg0feeder_combout $end
$var wire 1 5 reset~combout $end
$var wire 1 6 reset~clkctrl_outclk $end
$var wire 1 7 Q[0]~reg0_regout $end
$var wire 1 8 Q[3]~reg0feeder_combout $end
$var wire 1 9 Q[3]~reg0_regout $end
$var wire 1 : Q[4]~reg0feeder_combout $end
$var wire 1 ; Q[4]~reg0_regout $end
$var wire 1 < Q[6]~reg0feeder_combout $end
$var wire 1 = Q[6]~reg0_regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0*
0)
0(
0'
0&
0%
0$
0#
x+
0,
1-
x.
1/
10
11
02
03
14
15
16
07
18
09
1:
0;
1<
0=
$end
#40000
1!
12
13
0+
1=
1;
19
17
1$
1&
1'
1*
#80000
0!
02
03
1+
#120000
1!
12
13
0+
#160000
0!
02
03
1+
#200000
1!
12
13
0+
#240000
0!
02
03
1+
#280000
1!
12
13
0+
#320000
0!
02
03
1+
#360000
1!
12
13
0+
#400000
0!
02
03
1+
#440000
1!
12
13
0+
#480000
0!
02
03
1+
#520000
1!
12
13
0+
#560000
0!
02
03
1+
#600000
1!
12
13
0+
#640000
0!
02
03
1+
#680000
1!
12
13
0+
#720000
0!
02
03
1+
#760000
1!
12
13
0+
#800000
0!
02
03
1+
#840000
1!
12
13
0+
#880000
0!
02
03
1+
#920000
1!
12
13
0+
#960000
0!
02
03
1+
#1000000
