// Seed: 818929235
program module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
  assign id_1 = id_1;
  wire id_3;
  generate
    wire id_4;
  endgenerate
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input wor id_3,
    input wire id_4,
    output uwire id_5,
    input wand id_6,
    input wand id_7,
    output tri id_8,
    input wand id_9,
    input wand id_10,
    input uwire id_11,
    input tri0 id_12,
    id_37,
    inout tri0 id_13,
    output tri id_14,
    id_38,
    input wor id_15,
    input wor id_16,
    input uwire id_17,
    input wand id_18,
    input supply1 id_19,
    input uwire id_20,
    input uwire id_21,
    input tri0 id_22,
    input wand id_23,
    input wire id_24,
    input tri id_25,
    input supply1 id_26,
    output tri id_27,
    input tri id_28,
    output uwire id_29,
    input supply1 id_30,
    output supply1 id_31,
    output tri1 id_32,
    output tri id_33,
    input supply0 id_34,
    input wor id_35
);
  wire id_39;
  wire id_40;
  wire id_41;
  always @(1) id_5 = -1;
  module_0 modCall_1 (
      id_41,
      id_40
  );
  assign modCall_1.id_2 = 0;
endmodule
