Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov  7 16:43:25 2016
| Host         : eecs-digital-02 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file Oscilloscope_v1_control_sets_placed.rpt
| Design       : Oscilloscope_v1
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             106 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |           10 |
| Yes          | No                    | No                     |             109 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------+---------------------+------------------+----------------+
|         Clock Signal        |           Enable Signal          |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------+---------------------+------------------+----------------+
|  ClockDivider/inst/clk_out2 |                                  | myCurve/SR[0]       |                2 |              5 |
|  ClockDivider/inst/clk_out2 |                                  | myCurve/curveBlank  |                2 |              5 |
|  ClockDivider/inst/clk_out2 | Trigger/sel                      | Trigger/isTriggered |                1 |              5 |
|  ClockDivider/inst/clk_out2 |                                  | myXVGA/hreset       |                6 |             11 |
|  ClockDivider/inst/clk_out2 | myXVGA/hreset                    | myXVGA/displayY0    |                4 |             11 |
|  ClockDivider/inst/clk_out2 | XLXI_7/eoc_out                   |                     |                3 |             12 |
|  ClockDivider/inst/clk_out2 | adcc/ram0_we                     |                     |                3 |             12 |
|  ClockDivider/inst/clk_out2 | adcc/pointer1                    |                     |                3 |             12 |
|  ClockDivider/inst/clk_out2 | myGrid/E[0]                      |                     |                2 |             12 |
|  ClockDivider/inst/clk_out2 | Trigger/trigger_address1         |                     |                2 |             12 |
|  ClockDivider/inst/clk_out2 | Trigger/trigger_address0_reg[11] |                     |                3 |             12 |
|  ClockDivider/inst/clk_out2 | adcc/adcc_ready                  |                     |               10 |             37 |
|  ClockDivider/inst/clk_out2 |                                  |                     |               38 |            109 |
+-----------------------------+----------------------------------+---------------------+------------------+----------------+


