-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Fri Dec 16 17:12:24 2022
-- Host        : DESKTOP-CQ69JDQ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ SGMII_S_axi_ethernet_sim_netlist.vhdl
-- Design      : SGMII_S_axi_ethernet
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffg676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_0_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_0_0 : entity is "bd_1953_xlconstant_0_0,xlconstant_v1_1_5_xlconstant,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_0_0 : entity is "xlconstant_v1_1_5_xlconstant,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_0_0 is
  signal \<const1>\ : STD_LOGIC;
begin
  dout(0) <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_config_val_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_config_val_0 : entity is "bd_1953_xlconstant_config_val_0,xlconstant_v1_1_5_xlconstant,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_config_val_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_config_val_0 : entity is "xlconstant_v1_1_5_xlconstant,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_config_val_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_config_val_0 is
  signal \<const1>\ : STD_LOGIC;
begin
  dout(0) <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_config_vec_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_config_vec_0 : entity is "bd_1953_xlconstant_config_vec_0,xlconstant_v1_1_5_xlconstant,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_config_vec_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_config_vec_0 : entity is "xlconstant_v1_1_5_xlconstant,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_config_vec_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_config_vec_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  dout(4) <= \<const1>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_phyadd_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_phyadd_0 : entity is "bd_1953_xlconstant_phyadd_0,xlconstant_v1_1_5_xlconstant,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_phyadd_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_phyadd_0 : entity is "xlconstant_v1_1_5_xlconstant,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_phyadd_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_phyadd_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const1>\;
  dout(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953 is
  port (
    clk104 : in STD_LOGIC;
    clk125m : in STD_LOGIC;
    clk208 : in STD_LOGIC;
    clk625 : in STD_LOGIC;
    glbl_rst : in STD_LOGIC;
    m_axis_rx_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rx_tlast : out STD_LOGIC;
    m_axis_rx_tuser : out STD_LOGIC;
    m_axis_rx_tvalid : out STD_LOGIC;
    mac_irq : out STD_LOGIC;
    mdio_mdc : out STD_LOGIC;
    mdio_mdio_i : in STD_LOGIC;
    mdio_mdio_o : out STD_LOGIC;
    mdio_mdio_t : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    phy_rst_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_125 : in STD_LOGIC;
    rx_mac_aclk : out STD_LOGIC;
    rx_reset : out STD_LOGIC;
    rx_statistics_statistics_data : out STD_LOGIC_VECTOR ( 27 downto 0 );
    rx_statistics_statistics_valid : out STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_lite_clk : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_pause_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_pause_tvalid : in STD_LOGIC;
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tx_tlast : in STD_LOGIC;
    s_axis_tx_tready : out STD_LOGIC;
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tx_tvalid : in STD_LOGIC;
    sgmii_rxn : in STD_LOGIC;
    sgmii_rxp : in STD_LOGIC;
    sgmii_txn : out STD_LOGIC;
    sgmii_txp : out STD_LOGIC;
    signal_detect : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_ifg_delay : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_mac_aclk : out STD_LOGIC;
    tx_reset : out STD_LOGIC;
    tx_statistics_statistics_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_statistics_statistics_valid : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953 : entity is "SGMII_S_axi_ethernet.hwdef";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_c_counter_binary_0_0 is
  port (
    CLK : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_c_counter_binary_0_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_c_shift_ram_0_0 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_c_shift_ram_0_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_mac_0 is
  port (
    gtx_clk : in STD_LOGIC;
    glbl_rstn : in STD_LOGIC;
    rx_axi_rstn : in STD_LOGIC;
    tx_axi_rstn : in STD_LOGIC;
    rx_statistics_vector : out STD_LOGIC_VECTOR ( 27 downto 0 );
    rx_statistics_valid : out STD_LOGIC;
    rx_mac_aclk : out STD_LOGIC;
    rx_reset : out STD_LOGIC;
    rx_axis_mac_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_axis_mac_tvalid : out STD_LOGIC;
    rx_axis_mac_tlast : out STD_LOGIC;
    rx_axis_mac_tuser : out STD_LOGIC;
    rx_axis_filter_tuser : out STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_ifg_delay : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_statistics_vector : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_statistics_valid : out STD_LOGIC;
    tx_mac_aclk : out STD_LOGIC;
    tx_reset : out STD_LOGIC;
    tx_axis_mac_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_mac_tvalid : in STD_LOGIC;
    tx_axis_mac_tlast : in STD_LOGIC;
    tx_axis_mac_tuser : in STD_LOGIC;
    tx_axis_mac_tready : out STD_LOGIC;
    pause_req : in STD_LOGIC;
    pause_val : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_enable : in STD_LOGIC;
    speedis100 : out STD_LOGIC;
    speedis10100 : out STD_LOGIC;
    gmii_txd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    gmii_rxd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    mdio_i : in STD_LOGIC;
    mdio_o : out STD_LOGIC;
    mdio_t : out STD_LOGIC;
    mdc : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_resetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    mac_irq : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_mac_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_pcs_pma_0 is
  port (
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    clk125m : in STD_LOGIC;
    clk625 : in STD_LOGIC;
    clk208 : in STD_LOGIC;
    clk104 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    ext_mdc : out STD_LOGIC;
    ext_mdio_i : in STD_LOGIC;
    ext_mdio_o : out STD_LOGIC;
    ext_mdio_t : out STD_LOGIC;
    mdio_t_in : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_i : in STD_LOGIC;
    mdio_o : out STD_LOGIC;
    mdio_t : out STD_LOGIC;
    phyaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid : in STD_LOGIC;
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val : in STD_LOGIC;
    an_restart_config : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_pcs_pma_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_reset_inv_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_reset_inv_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_util_vector_logic_0_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_util_vector_logic_0_0;
  signal c_counter_binary_0_THRESH0 : STD_LOGIC;
  signal mac_gmii_RXD : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mac_gmii_RX_DV : STD_LOGIC;
  signal mac_gmii_RX_ER : STD_LOGIC;
  signal mac_gmii_TXD : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mac_gmii_TX_EN : STD_LOGIC;
  signal mac_gmii_TX_ER : STD_LOGIC;
  signal mac_mdc : STD_LOGIC;
  signal mac_mdio_o : STD_LOGIC;
  signal mac_mdio_t : STD_LOGIC;
  signal mac_speedis100 : STD_LOGIC;
  signal mac_speedis10100 : STD_LOGIC;
  signal pcs_pma_mdio_o : STD_LOGIC;
  signal pcs_pma_sgmii_clk_en : STD_LOGIC;
  signal reset_inv_Res : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC;
  signal xlconstant_0_dout : STD_LOGIC;
  signal xlconstant_config_val_dout : STD_LOGIC;
  signal xlconstant_config_vec_dout : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal xlconstant_phyadd_dout : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_c_counter_binary_0_Q_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_mac_rx_axis_filter_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_pcs_pma_an_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_pcs_pma_gmii_isolate_UNCONNECTED : STD_LOGIC;
  signal NLW_pcs_pma_mdio_t_UNCONNECTED : STD_LOGIC;
  signal NLW_pcs_pma_sgmii_clk_f_UNCONNECTED : STD_LOGIC;
  signal NLW_pcs_pma_sgmii_clk_r_UNCONNECTED : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of c_counter_binary_0 : label is "c_counter_binary_v12_0_12,Vivado 2018.3";
  attribute X_CORE_INFO of c_shift_ram_0 : label is "c_shift_ram_v12_0_12,Vivado 2018.3";
  attribute X_CORE_INFO of mac : label is "bd_1953_mac_0_block,Vivado 2018.3";
  attribute X_CORE_INFO of reset_inv : label is "util_vector_logic_v2_0_1_util_vector_logic,Vivado 2018.3";
  attribute X_CORE_INFO of util_vector_logic_0 : label is "util_vector_logic_v2_0_1_util_vector_logic,Vivado 2018.3";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xlconstant_0 : label is "bd_1953_xlconstant_0_0,xlconstant_v1_1_5_xlconstant,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xlconstant_0 : label is "yes";
  attribute X_CORE_INFO of xlconstant_0 : label is "xlconstant_v1_1_5_xlconstant,Vivado 2018.3";
  attribute CHECK_LICENSE_TYPE of xlconstant_config_val : label is "bd_1953_xlconstant_config_val_0,xlconstant_v1_1_5_xlconstant,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconstant_config_val : label is "yes";
  attribute X_CORE_INFO of xlconstant_config_val : label is "xlconstant_v1_1_5_xlconstant,Vivado 2018.3";
  attribute CHECK_LICENSE_TYPE of xlconstant_config_vec : label is "bd_1953_xlconstant_config_vec_0,xlconstant_v1_1_5_xlconstant,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconstant_config_vec : label is "yes";
  attribute X_CORE_INFO of xlconstant_config_vec : label is "xlconstant_v1_1_5_xlconstant,Vivado 2018.3";
  attribute CHECK_LICENSE_TYPE of xlconstant_phyadd : label is "bd_1953_xlconstant_phyadd_0,xlconstant_v1_1_5_xlconstant,{}";
  attribute DowngradeIPIdentifiedWarnings of xlconstant_phyadd : label is "yes";
  attribute X_CORE_INFO of xlconstant_phyadd : label is "xlconstant_v1_1_5_xlconstant,Vivado 2018.3";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk104 : signal is "xilinx.com:signal:clock:1.0 CLK.CLK104 CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk104 : signal is "XIL_INTERFACENAME CLK.CLK104, CLK_DOMAIN bd_1953_clk104, FREQ_HZ 104166666, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of clk125m : signal is "xilinx.com:signal:clock:1.0 CLK.CLK125M CLK";
  attribute X_INTERFACE_PARAMETER of clk125m : signal is "XIL_INTERFACENAME CLK.CLK125M, ASSOCIATED_RESET rst_125, CLK_DOMAIN bd_1953_clk125m, FREQ_HZ 125000000, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of clk208 : signal is "xilinx.com:signal:clock:1.0 CLK.CLK208 CLK";
  attribute X_INTERFACE_PARAMETER of clk208 : signal is "XIL_INTERFACENAME CLK.CLK208, CLK_DOMAIN bd_1953_clk208, FREQ_HZ 208333333, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of clk625 : signal is "xilinx.com:signal:clock:1.0 CLK.CLK625 CLK";
  attribute X_INTERFACE_PARAMETER of clk625 : signal is "XIL_INTERFACENAME CLK.CLK625, CLK_DOMAIN bd_1953_clk625, FREQ_HZ 625000000, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of glbl_rst : signal is "xilinx.com:signal:reset:1.0 RST.GLBL_RST RST";
  attribute X_INTERFACE_PARAMETER of glbl_rst : signal is "XIL_INTERFACENAME RST.GLBL_RST, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of m_axis_rx_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis_rx TLAST";
  attribute X_INTERFACE_INFO of m_axis_rx_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis_rx TUSER";
  attribute X_INTERFACE_INFO of m_axis_rx_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_rx TVALID";
  attribute X_INTERFACE_INFO of mac_irq : signal is "xilinx.com:signal:interrupt:1.0 INTR.MAC_IRQ INTERRUPT";
  attribute X_INTERFACE_PARAMETER of mac_irq : signal is "XIL_INTERFACENAME INTR.MAC_IRQ, PortWidth 1, SENSITIVITY EDGE_RISING";
  attribute X_INTERFACE_INFO of mdio_mdc : signal is "xilinx.com:interface:mdio:1.0 mdio MDC";
  attribute X_INTERFACE_PARAMETER of mdio_mdc : signal is "XIL_INTERFACENAME mdio, CAN_DEBUG false";
  attribute X_INTERFACE_INFO of mdio_mdio_i : signal is "xilinx.com:interface:mdio:1.0 mdio MDIO_I";
  attribute X_INTERFACE_INFO of mdio_mdio_o : signal is "xilinx.com:interface:mdio:1.0 mdio MDIO_O";
  attribute X_INTERFACE_INFO of mdio_mdio_t : signal is "xilinx.com:interface:mdio:1.0 mdio MDIO_T";
  attribute X_INTERFACE_INFO of rst_125 : signal is "xilinx.com:signal:reset:1.0 RST.RST_125 RST";
  attribute X_INTERFACE_PARAMETER of rst_125 : signal is "XIL_INTERFACENAME RST.RST_125, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of rx_mac_aclk : signal is "xilinx.com:signal:clock:1.0 CLK.RX_MAC_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of rx_mac_aclk : signal is "XIL_INTERFACENAME CLK.RX_MAC_ACLK, ASSOCIATED_BUSIF m_axis_rx, ASSOCIATED_RESET rx_reset, CLK_DOMAIN bd_1953_mac_0_rx_mac_aclk, FREQ_HZ 125000000, INSERT_VIP 0, PHASE 0.000";
  attribute X_INTERFACE_INFO of rx_reset : signal is "xilinx.com:signal:reset:1.0 RST.RX_RESET RST";
  attribute X_INTERFACE_PARAMETER of rx_reset : signal is "XIL_INTERFACENAME RST.RX_RESET, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of rx_statistics_statistics_valid : signal is "xilinx.com:display_tri_mode_ethernet_mac:statistics:1.0 rx_statistics statistics_valid";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_clk : signal is "xilinx.com:signal:clock:1.0 CLK.S_AXI_LITE_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_lite_clk : signal is "XIL_INTERFACENAME CLK.S_AXI_LITE_CLK, ASSOCIATED_BUSIF s_axi, ASSOCIATED_CLKEN CE, ASSOCIATED_RESET s_axi_lite_resetn, CLK_DOMAIN bd_1953_s_axi_lite_clk, FREQ_HZ 100000000, INSERT_VIP 0, PHASE 0.000";
  attribute X_INTERFACE_INFO of s_axi_lite_resetn : signal is "xilinx.com:signal:reset:1.0 RST.S_AXI_LITE_RESETN RST";
  attribute X_INTERFACE_PARAMETER of s_axi_lite_resetn : signal is "XIL_INTERFACENAME RST.S_AXI_LITE_RESETN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of s_axis_pause_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis_pause TVALID";
  attribute X_INTERFACE_INFO of s_axis_tx_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TLAST";
  attribute X_INTERFACE_INFO of s_axis_tx_tready : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TREADY";
  attribute X_INTERFACE_INFO of s_axis_tx_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TVALID";
  attribute X_INTERFACE_INFO of sgmii_rxn : signal is "xilinx.com:interface:sgmii:1.0 sgmii RXN";
  attribute X_INTERFACE_INFO of sgmii_rxp : signal is "xilinx.com:interface:sgmii:1.0 sgmii RXP";
  attribute X_INTERFACE_INFO of sgmii_txn : signal is "xilinx.com:interface:sgmii:1.0 sgmii TXN";
  attribute X_INTERFACE_INFO of sgmii_txp : signal is "xilinx.com:interface:sgmii:1.0 sgmii TXP";
  attribute X_INTERFACE_INFO of tx_mac_aclk : signal is "xilinx.com:signal:clock:1.0 CLK.TX_MAC_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of tx_mac_aclk : signal is "XIL_INTERFACENAME CLK.TX_MAC_ACLK, ASSOCIATED_BUSIF s_axis_pause:s_axis_tx, ASSOCIATED_RESET tx_reset, CLK_DOMAIN bd_1953_mac_0_tx_mac_aclk, FREQ_HZ 125000000, INSERT_VIP 0, PHASE 0.000";
  attribute X_INTERFACE_INFO of tx_reset : signal is "xilinx.com:signal:reset:1.0 RST.TX_RESET RST";
  attribute X_INTERFACE_PARAMETER of tx_reset : signal is "XIL_INTERFACENAME RST.TX_RESET, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of tx_statistics_statistics_valid : signal is "xilinx.com:display_tri_mode_ethernet_mac:statistics:1.0 tx_statistics statistics_valid";
  attribute X_INTERFACE_INFO of m_axis_rx_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_rx TDATA";
  attribute X_INTERFACE_PARAMETER of m_axis_rx_tdata : signal is "XIL_INTERFACENAME m_axis_rx, FREQ_HZ 125000000, HAS_TKEEP 0, HAS_TLAST 1, HAS_TREADY 0, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.000, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1";
  attribute X_INTERFACE_INFO of phy_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.PHY_RST_N RST";
  attribute X_INTERFACE_PARAMETER of phy_rst_n : signal is "XIL_INTERFACENAME RST.PHY_RST_N, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of rx_statistics_statistics_data : signal is "xilinx.com:display_tri_mode_ethernet_mac:statistics:1.0 rx_statistics statistics_data";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_araddr : signal is "XIL_INTERFACENAME s_axi, ADDR_WIDTH 17, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, FREQ_HZ 100000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 0, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 0, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 1, NUM_WRITE_THREADS 1, PHASE 0.000, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axis_pause_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis_pause TDATA";
  attribute X_INTERFACE_PARAMETER of s_axis_pause_tdata : signal is "XIL_INTERFACENAME s_axis_pause, FREQ_HZ 125000000, HAS_TKEEP 0, HAS_TLAST 0, HAS_TREADY 0, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.000, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of s_axis_tx_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TDATA";
  attribute X_INTERFACE_PARAMETER of s_axis_tx_tdata : signal is "XIL_INTERFACENAME s_axis_tx, FREQ_HZ 125000000, HAS_TKEEP 0, HAS_TLAST 1, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.000, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1";
  attribute X_INTERFACE_INFO of s_axis_tx_tuser : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TUSER";
  attribute X_INTERFACE_INFO of tx_statistics_statistics_data : signal is "xilinx.com:display_tri_mode_ethernet_mac:statistics:1.0 tx_statistics statistics_data";
begin
c_counter_binary_0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_c_counter_binary_0_0
     port map (
      CLK => s_axi_lite_clk,
      Q(23 downto 0) => NLW_c_counter_binary_0_Q_UNCONNECTED(23 downto 0),
      SCLR => util_vector_logic_0_Res,
      THRESH0 => c_counter_binary_0_THRESH0
    );
c_shift_ram_0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_c_shift_ram_0_0
     port map (
      CE => c_counter_binary_0_THRESH0,
      CLK => s_axi_lite_clk,
      D(0) => xlconstant_0_dout,
      Q(0) => phy_rst_n(0),
      SCLR => util_vector_logic_0_Res
    );
mac: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_mac_0
     port map (
      clk_enable => pcs_pma_sgmii_clk_en,
      glbl_rstn => reset_inv_Res,
      gmii_rx_dv => mac_gmii_RX_DV,
      gmii_rx_er => mac_gmii_RX_ER,
      gmii_rxd(7 downto 0) => mac_gmii_RXD(7 downto 0),
      gmii_tx_en => mac_gmii_TX_EN,
      gmii_tx_er => mac_gmii_TX_ER,
      gmii_txd(7 downto 0) => mac_gmii_TXD(7 downto 0),
      gtx_clk => clk125m,
      mac_irq => mac_irq,
      mdc => mac_mdc,
      mdio_i => pcs_pma_mdio_o,
      mdio_o => mac_mdio_o,
      mdio_t => mac_mdio_t,
      pause_req => s_axis_pause_tvalid,
      pause_val(15 downto 0) => s_axis_pause_tdata(15 downto 0),
      rx_axi_rstn => reset_inv_Res,
      rx_axis_filter_tuser(4 downto 0) => NLW_mac_rx_axis_filter_tuser_UNCONNECTED(4 downto 0),
      rx_axis_mac_tdata(7 downto 0) => m_axis_rx_tdata(7 downto 0),
      rx_axis_mac_tlast => m_axis_rx_tlast,
      rx_axis_mac_tuser => m_axis_rx_tuser,
      rx_axis_mac_tvalid => m_axis_rx_tvalid,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      rx_statistics_valid => rx_statistics_statistics_valid,
      rx_statistics_vector(27 downto 0) => rx_statistics_statistics_data(27 downto 0),
      s_axi_aclk => s_axi_lite_clk,
      s_axi_araddr(11 downto 0) => s_axi_araddr(11 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(11 downto 0) => s_axi_awaddr(11 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_resetn => s_axi_lite_resetn,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      speedis100 => mac_speedis100,
      speedis10100 => mac_speedis10100,
      tx_axi_rstn => reset_inv_Res,
      tx_axis_mac_tdata(7 downto 0) => s_axis_tx_tdata(7 downto 0),
      tx_axis_mac_tlast => s_axis_tx_tlast,
      tx_axis_mac_tready => s_axis_tx_tready,
      tx_axis_mac_tuser => s_axis_tx_tuser(0),
      tx_axis_mac_tvalid => s_axis_tx_tvalid,
      tx_ifg_delay(7 downto 0) => tx_ifg_delay(7 downto 0),
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      tx_statistics_valid => tx_statistics_statistics_valid,
      tx_statistics_vector(31 downto 0) => tx_statistics_statistics_data(31 downto 0)
    );
pcs_pma: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_pcs_pma_0
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 0) => B"0000000000000000",
      an_interrupt => NLW_pcs_pma_an_interrupt_UNCONNECTED,
      an_restart_config => '0',
      clk104 => clk104,
      clk125m => clk125m,
      clk208 => clk208,
      clk625 => clk625,
      configuration_valid => xlconstant_config_val_dout,
      configuration_vector(4 downto 0) => xlconstant_config_vec_dout(4 downto 0),
      ext_mdc => mdio_mdc,
      ext_mdio_i => mdio_mdio_i,
      ext_mdio_o => mdio_mdio_o,
      ext_mdio_t => mdio_mdio_t,
      gmii_isolate => NLW_pcs_pma_gmii_isolate_UNCONNECTED,
      gmii_rx_dv => mac_gmii_RX_DV,
      gmii_rx_er => mac_gmii_RX_ER,
      gmii_rxd(7 downto 0) => mac_gmii_RXD(7 downto 0),
      gmii_tx_en => mac_gmii_TX_EN,
      gmii_tx_er => mac_gmii_TX_ER,
      gmii_txd(7 downto 0) => mac_gmii_TXD(7 downto 0),
      mdc => mac_mdc,
      mdio_i => mac_mdio_o,
      mdio_o => pcs_pma_mdio_o,
      mdio_t => NLW_pcs_pma_mdio_t_UNCONNECTED,
      mdio_t_in => mac_mdio_t,
      mmcm_locked => mmcm_locked,
      phyaddr(4 downto 0) => xlconstant_phyadd_dout(4 downto 0),
      reset => rst_125,
      rxn => sgmii_rxn,
      rxp => sgmii_rxp,
      sgmii_clk_en => pcs_pma_sgmii_clk_en,
      sgmii_clk_f => NLW_pcs_pma_sgmii_clk_f_UNCONNECTED,
      sgmii_clk_r => NLW_pcs_pma_sgmii_clk_r_UNCONNECTED,
      signal_detect => signal_detect,
      speed_is_100 => mac_speedis100,
      speed_is_10_100 => mac_speedis10100,
      status_vector(15 downto 0) => status_vector(15 downto 0),
      txn => sgmii_txn,
      txp => sgmii_txp
    );
reset_inv: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_reset_inv_0
     port map (
      Op1(0) => glbl_rst,
      Res(0) => reset_inv_Res
    );
util_vector_logic_0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_util_vector_logic_0_0
     port map (
      Op1(0) => s_axi_lite_resetn,
      Res(0) => util_vector_logic_0_Res
    );
xlconstant_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_0_0
     port map (
      dout(0) => xlconstant_0_dout
    );
xlconstant_config_val: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_config_val_0
     port map (
      dout(0) => xlconstant_config_val_dout
    );
xlconstant_config_vec: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_config_vec_0
     port map (
      dout(4 downto 0) => xlconstant_config_vec_dout(4 downto 0)
    );
xlconstant_phyadd: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953_xlconstant_phyadd_0
     port map (
      dout(4 downto 0) => xlconstant_phyadd_dout(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_clk : in STD_LOGIC;
    mac_irq : out STD_LOGIC;
    tx_mac_aclk : out STD_LOGIC;
    rx_mac_aclk : out STD_LOGIC;
    tx_reset : out STD_LOGIC;
    rx_reset : out STD_LOGIC;
    glbl_rst : in STD_LOGIC;
    tx_ifg_delay : in STD_LOGIC_VECTOR ( 7 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    signal_detect : in STD_LOGIC;
    clk125m : in STD_LOGIC;
    clk625 : in STD_LOGIC;
    clk208 : in STD_LOGIC;
    clk104 : in STD_LOGIC;
    rst_125 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    phy_rst_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tx_tlast : in STD_LOGIC;
    s_axis_tx_tready : out STD_LOGIC;
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tx_tvalid : in STD_LOGIC;
    m_axis_rx_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rx_tlast : out STD_LOGIC;
    m_axis_rx_tuser : out STD_LOGIC;
    m_axis_rx_tvalid : out STD_LOGIC;
    s_axis_pause_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_pause_tvalid : in STD_LOGIC;
    rx_statistics_statistics_data : out STD_LOGIC_VECTOR ( 27 downto 0 );
    rx_statistics_statistics_valid : out STD_LOGIC;
    tx_statistics_statistics_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_statistics_statistics_valid : out STD_LOGIC;
    sgmii_rxn : in STD_LOGIC;
    sgmii_rxp : in STD_LOGIC;
    sgmii_txn : out STD_LOGIC;
    sgmii_txp : out STD_LOGIC;
    mdio_mdc : out STD_LOGIC;
    mdio_mdio_i : in STD_LOGIC;
    mdio_mdio_o : out STD_LOGIC;
    mdio_mdio_t : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "SGMII_S_axi_ethernet,bd_1953,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_1953,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "SGMII_S_axi_ethernet.hwdef";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk104 : signal is "xilinx.com:signal:clock:1.0 CLK.clk104 CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk104 : signal is "XIL_INTERFACENAME CLK.clk104, FREQ_HZ 104166666, PHASE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk125m : signal is "xilinx.com:signal:clock:1.0 CLK.clk125m CLK";
  attribute X_INTERFACE_PARAMETER of clk125m : signal is "XIL_INTERFACENAME CLK.clk125m, FREQ_HZ 125000000, PHASE 0, ASSOCIATED_RESET rst_125, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk208 : signal is "xilinx.com:signal:clock:1.0 CLK.clk208 CLK";
  attribute X_INTERFACE_PARAMETER of clk208 : signal is "XIL_INTERFACENAME CLK.clk208, FREQ_HZ 208333333, PHASE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk625 : signal is "xilinx.com:signal:clock:1.0 CLK.clk625 CLK";
  attribute X_INTERFACE_PARAMETER of clk625 : signal is "XIL_INTERFACENAME CLK.clk625, FREQ_HZ 625000000, PHASE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of glbl_rst : signal is "xilinx.com:signal:reset:1.0 RST.glbl_rst RST";
  attribute X_INTERFACE_PARAMETER of glbl_rst : signal is "XIL_INTERFACENAME RST.glbl_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_rx_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis_rx TLAST";
  attribute X_INTERFACE_INFO of m_axis_rx_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis_rx TUSER";
  attribute X_INTERFACE_INFO of m_axis_rx_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_rx TVALID";
  attribute X_INTERFACE_PARAMETER of m_axis_rx_tvalid : signal is "XIL_INTERFACENAME m_axis_rx, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 125000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of mac_irq : signal is "xilinx.com:signal:interrupt:1.0 INTR.mac_irq INTERRUPT";
  attribute X_INTERFACE_PARAMETER of mac_irq : signal is "XIL_INTERFACENAME INTR.mac_irq, SENSITIVITY EDGE_RISING, PortWidth 1";
  attribute X_INTERFACE_INFO of mdio_mdc : signal is "xilinx.com:interface:mdio:1.0 mdio MDC";
  attribute X_INTERFACE_INFO of mdio_mdio_i : signal is "xilinx.com:interface:mdio:1.0 mdio MDIO_I";
  attribute X_INTERFACE_INFO of mdio_mdio_o : signal is "xilinx.com:interface:mdio:1.0 mdio MDIO_O";
  attribute X_INTERFACE_INFO of mdio_mdio_t : signal is "xilinx.com:interface:mdio:1.0 mdio MDIO_T";
  attribute X_INTERFACE_PARAMETER of mdio_mdio_t : signal is "XIL_INTERFACENAME mdio, CAN_DEBUG false, BOARD.ASSOCIATED_PARAM MDIO_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of rst_125 : signal is "xilinx.com:signal:reset:1.0 RST.rst_125 RST";
  attribute X_INTERFACE_PARAMETER of rst_125 : signal is "XIL_INTERFACENAME RST.rst_125, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rx_mac_aclk : signal is "xilinx.com:signal:clock:1.0 CLK.rx_mac_aclk CLK";
  attribute X_INTERFACE_PARAMETER of rx_mac_aclk : signal is "XIL_INTERFACENAME CLK.rx_mac_aclk, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN bd_1953_mac_0_rx_mac_aclk, ASSOCIATED_BUSIF m_axis_rx, ASSOCIATED_RESET rx_reset, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rx_reset : signal is "xilinx.com:signal:reset:1.0 RST.rx_reset RST";
  attribute X_INTERFACE_PARAMETER of rx_reset : signal is "XIL_INTERFACENAME RST.rx_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rx_statistics_statistics_valid : signal is "xilinx.com:display_tri_mode_ethernet_mac:statistics:1.0 rx_statistics statistics_valid";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_clk : signal is "xilinx.com:signal:clock:1.0 CLK.s_axi_lite_clk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_lite_clk : signal is "XIL_INTERFACENAME CLK.s_axi_lite_clk, FREQ_HZ 100000000, PHASE 0.000, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_lite_resetn, INSERT_VIP 0, ASSOCIATED_CLKEN CE";
  attribute X_INTERFACE_INFO of s_axi_lite_resetn : signal is "xilinx.com:signal:reset:1.0 RST.s_axi_lite_resetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_lite_resetn : signal is "XIL_INTERFACENAME RST.s_axi_lite_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_PARAMETER of s_axi_wvalid : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 12, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_pause_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis_pause TVALID";
  attribute X_INTERFACE_PARAMETER of s_axis_pause_tvalid : signal is "XIL_INTERFACENAME s_axis_pause, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tx_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TLAST";
  attribute X_INTERFACE_INFO of s_axis_tx_tready : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TREADY";
  attribute X_INTERFACE_INFO of s_axis_tx_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TVALID";
  attribute X_INTERFACE_PARAMETER of s_axis_tx_tvalid : signal is "XIL_INTERFACENAME s_axis_tx, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 125000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of sgmii_rxn : signal is "xilinx.com:interface:sgmii:1.0 sgmii RXN";
  attribute X_INTERFACE_INFO of sgmii_rxp : signal is "xilinx.com:interface:sgmii:1.0 sgmii RXP";
  attribute X_INTERFACE_INFO of sgmii_txn : signal is "xilinx.com:interface:sgmii:1.0 sgmii TXN";
  attribute X_INTERFACE_INFO of sgmii_txp : signal is "xilinx.com:interface:sgmii:1.0 sgmii TXP";
  attribute X_INTERFACE_PARAMETER of sgmii_txp : signal is "XIL_INTERFACENAME sgmii, BOARD.ASSOCIATED_PARAM ETHERNET_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of tx_mac_aclk : signal is "xilinx.com:signal:clock:1.0 CLK.tx_mac_aclk CLK";
  attribute X_INTERFACE_PARAMETER of tx_mac_aclk : signal is "XIL_INTERFACENAME CLK.tx_mac_aclk, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN bd_1953_mac_0_tx_mac_aclk, ASSOCIATED_BUSIF s_axis_pause:s_axis_tx, ASSOCIATED_RESET tx_reset, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of tx_reset : signal is "xilinx.com:signal:reset:1.0 RST.tx_reset RST";
  attribute X_INTERFACE_PARAMETER of tx_reset : signal is "XIL_INTERFACENAME RST.tx_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of tx_statistics_statistics_valid : signal is "xilinx.com:display_tri_mode_ethernet_mac:statistics:1.0 tx_statistics statistics_valid";
  attribute X_INTERFACE_INFO of m_axis_rx_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_rx TDATA";
  attribute X_INTERFACE_INFO of phy_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.phy_rst_n RST";
  attribute X_INTERFACE_PARAMETER of phy_rst_n : signal is "XIL_INTERFACENAME RST.phy_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0, BOARD.ASSOCIATED_PARAM PHYRST_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of rx_statistics_statistics_data : signal is "xilinx.com:display_tri_mode_ethernet_mac:statistics:1.0 rx_statistics statistics_data";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axis_pause_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis_pause TDATA";
  attribute X_INTERFACE_INFO of s_axis_tx_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TDATA";
  attribute X_INTERFACE_INFO of s_axis_tx_tuser : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TUSER";
  attribute X_INTERFACE_INFO of tx_statistics_statistics_data : signal is "xilinx.com:display_tri_mode_ethernet_mac:statistics:1.0 tx_statistics statistics_data";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1953
     port map (
      clk104 => clk104,
      clk125m => clk125m,
      clk208 => clk208,
      clk625 => clk625,
      glbl_rst => glbl_rst,
      m_axis_rx_tdata(7 downto 0) => m_axis_rx_tdata(7 downto 0),
      m_axis_rx_tlast => m_axis_rx_tlast,
      m_axis_rx_tuser => m_axis_rx_tuser,
      m_axis_rx_tvalid => m_axis_rx_tvalid,
      mac_irq => mac_irq,
      mdio_mdc => mdio_mdc,
      mdio_mdio_i => mdio_mdio_i,
      mdio_mdio_o => mdio_mdio_o,
      mdio_mdio_t => mdio_mdio_t,
      mmcm_locked => mmcm_locked,
      phy_rst_n(0) => phy_rst_n(0),
      rst_125 => rst_125,
      rx_mac_aclk => rx_mac_aclk,
      rx_reset => rx_reset,
      rx_statistics_statistics_data(27 downto 0) => rx_statistics_statistics_data(27 downto 0),
      rx_statistics_statistics_valid => rx_statistics_statistics_valid,
      s_axi_araddr(11 downto 0) => s_axi_araddr(11 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(11 downto 0) => s_axi_awaddr(11 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_lite_clk => s_axi_lite_clk,
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      s_axis_pause_tdata(15 downto 0) => s_axis_pause_tdata(15 downto 0),
      s_axis_pause_tvalid => s_axis_pause_tvalid,
      s_axis_tx_tdata(7 downto 0) => s_axis_tx_tdata(7 downto 0),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tready => s_axis_tx_tready,
      s_axis_tx_tuser(0) => s_axis_tx_tuser(0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      sgmii_rxn => sgmii_rxn,
      sgmii_rxp => sgmii_rxp,
      sgmii_txn => sgmii_txn,
      sgmii_txp => sgmii_txp,
      signal_detect => signal_detect,
      status_vector(15 downto 0) => status_vector(15 downto 0),
      tx_ifg_delay(7 downto 0) => tx_ifg_delay(7 downto 0),
      tx_mac_aclk => tx_mac_aclk,
      tx_reset => tx_reset,
      tx_statistics_statistics_data(31 downto 0) => tx_statistics_statistics_data(31 downto 0),
      tx_statistics_statistics_valid => tx_statistics_statistics_valid
    );
end STRUCTURE;
