{
	"author": [
		"Chifeng Wang",
		"Nader Bagherzadeh"
	],
	"booktitle": "Proceedings of the 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2012, Munich, Germany, February 15-17, 2012",
	"booktitleshort": "PDP",
	"crossref": "conf/pdp/2012",
	"dblpkey": "conf/pdp/WangB12",
	"doi": "10.1109/PDP.2012.20",
	"pages": "457-464",
	"publisher": "IEEE",
	"stemmed": [
		"design",
		"and",
		"evalu",
		"of",
		"a",
		"high",
		"throughput",
		"qo",
		"s",
		"awar",
		"and",
		"congest",
		"awar",
		"router",
		"architectur",
		"for",
		"network",
		"on",
		"chip"
	],
	"tag": [
		"architecture",
		"design",
		"evaluation",
		"throughput"
	],
	"title": "Design and Evaluation of a High Throughput QoS-Aware and Congestion-Aware Router Architecture for Network-on-Chip",
	"type": "inproceedings",
	"venue": "PDP",
	"year": 2012
}