{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653202286189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653202286189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 02:51:26 2022 " "Processing started: Sun May 22 02:51:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653202286189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653202286189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off emdad_single_cpu_lab -c emdad_single_cpu_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off emdad_single_cpu_lab -c emdad_single_cpu_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653202286189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653202286473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653202286473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_mux_22ndmay2022.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_mux_22ndmay2022.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_mux_22ndmay2022-struct " "Found design unit 1: emdad_mux_22ndmay2022-struct" {  } { { "emdad_mux_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_mux_22ndmay2022.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294016 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_mux_22ndmay2022 " "Found entity 1: emdad_mux_22ndmay2022" {  } { { "emdad_mux_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_mux_22ndmay2022.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653202294016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_register_file_22ndmay2022.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_register_file_22ndmay2022.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_Register_File_22ndmay2022-struct " "Found design unit 1: emdad_Register_File_22ndmay2022-struct" {  } { { "emdad_Register_File_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_Register_File_22ndmay2022.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294017 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_Register_File_22ndmay2022 " "Found entity 1: emdad_Register_File_22ndmay2022" {  } { { "emdad_Register_File_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_Register_File_22ndmay2022.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653202294017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_signext_22ndmay2022.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_signext_22ndmay2022.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_signext_22ndmay2022-struct " "Found design unit 1: emdad_signext_22ndmay2022-struct" {  } { { "emdad_signext_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_signext_22ndmay2022.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294019 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_signext_22ndmay2022 " "Found entity 1: emdad_signext_22ndmay2022" {  } { { "emdad_signext_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_signext_22ndmay2022.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653202294019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_program_counter_22ndmay2022.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_program_counter_22ndmay2022.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_program_counter_22ndmay2022-struct " "Found design unit 1: emdad_program_counter_22ndmay2022-struct" {  } { { "emdad_program_counter_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_program_counter_22ndmay2022.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294020 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_program_counter_22ndmay2022 " "Found entity 1: emdad_program_counter_22ndmay2022" {  } { { "emdad_program_counter_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_program_counter_22ndmay2022.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653202294020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_data_memory_22ndmay2022.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_data_memory_22ndmay2022.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_Data_Memory_22ndmay2022-struct " "Found design unit 1: emdad_Data_Memory_22ndmay2022-struct" {  } { { "emdad_Data_Memory_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_Data_Memory_22ndmay2022.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294021 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_Data_Memory_22ndmay2022 " "Found entity 1: emdad_Data_Memory_22ndmay2022" {  } { { "emdad_Data_Memory_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_Data_Memory_22ndmay2022.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653202294021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_instruction_register_22ndmay2022.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_instruction_register_22ndmay2022.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_instruction_register_22ndmay2022-struct " "Found design unit 1: emdad_instruction_register_22ndmay2022-struct" {  } { { "emdad_instruction_register_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_instruction_register_22ndmay2022.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294022 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_instruction_register_22ndmay2022 " "Found entity 1: emdad_instruction_register_22ndmay2022" {  } { { "emdad_instruction_register_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_instruction_register_22ndmay2022.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653202294022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_instruction_memory_22ndmay2022.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_instruction_memory_22ndmay2022.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_Instruction_Memory_22ndmay2022-struct " "Found design unit 1: emdad_Instruction_Memory_22ndmay2022-struct" {  } { { "emdad_Instruction_Memory_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_Instruction_Memory_22ndmay2022.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294023 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_Instruction_Memory_22ndmay2022 " "Found entity 1: emdad_Instruction_Memory_22ndmay2022" {  } { { "emdad_Instruction_Memory_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_Instruction_Memory_22ndmay2022.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653202294023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_alu_22ndmay2022.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_alu_22ndmay2022.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_alu_22ndmay2022-struct " "Found design unit 1: emdad_alu_22ndmay2022-struct" {  } { { "emdad_alu_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_alu_22ndmay2022.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294024 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_alu_22ndmay2022 " "Found entity 1: emdad_alu_22ndmay2022" {  } { { "emdad_alu_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_alu_22ndmay2022.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653202294024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_control_unit_22ndmay2022.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_control_unit_22ndmay2022.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_control_unit_22ndmay2022-struct " "Found design unit 1: emdad_control_unit_22ndmay2022-struct" {  } { { "emdad_control_unit_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_control_unit_22ndmay2022.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294025 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_control_unit_22ndmay2022 " "Found entity 1: emdad_control_unit_22ndmay2022" {  } { { "emdad_control_unit_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_control_unit_22ndmay2022.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653202294025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_mips_22ndmay2022.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_mips_22ndmay2022.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_mips_22ndmay2022-struct " "Found design unit 1: emdad_mips_22ndmay2022-struct" {  } { { "emdad_mips_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_mips_22ndmay2022.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294026 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_mips_22ndmay2022 " "Found entity 1: emdad_mips_22ndmay2022" {  } { { "emdad_mips_22ndmay2022.vhd" "" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_mips_22ndmay2022.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653202294026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653202294026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "emdad_Register_File_22ndmay2022 " "Elaborating entity \"emdad_Register_File_22ndmay2022\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653202294049 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emdad_22ndmay2022_mem " "RAM logic \"emdad_22ndmay2022_mem\" is uninferred due to asynchronous read logic" {  } { { "emdad_Register_File_22ndmay2022.vhd" "emdad_22ndmay2022_mem" { Text "E:/CSC_342/Assignments/Single Cycle Lab/emdad_single_cpu_lab_22May2022/emdad_Register_File_22ndmay2022.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653202294282 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653202294282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653202294912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653202295620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653202295620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1747 " "Implemented 1747 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653202295754 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653202295754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1634 " "Implemented 1634 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653202295754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653202295754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653202295767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 02:51:35 2022 " "Processing ended: Sun May 22 02:51:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653202295767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653202295767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653202295767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653202295767 ""}
