{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo.v@202:212@HdlIdDef", "  wire    [(AXI_DATA_WIDTH-1):0]      axi_rd_data_s;\n  wire                                axi_rd_ready_s;\n  wire                                axi_rd_valid_s;\n  wire    [31:0]                      axi_rd_lastaddr_s;\n  wire                                axi_xfer_req_s;\n  wire                                dma_rst_s;\n\n  // DAC reset the DMA side too\n\n  always @(posedge dma_clk) begin\n    dma_dacrst_m1 <= dac_reset;\n"], "Clone Blocks": [["hdl/library/axi_dacfifo/axi_dacfifo.v@200:210", "  wire                                axi_wr_ready_s;\n  wire                                axi_wr_valid_s;\n  wire    [(AXI_DATA_WIDTH-1):0]      axi_rd_data_s;\n  wire                                axi_rd_ready_s;\n  wire                                axi_rd_valid_s;\n  wire    [31:0]                      axi_rd_lastaddr_s;\n  wire                                axi_xfer_req_s;\n  wire                                dma_rst_s;\n\n  // DAC reset the DMA side too\n\n"], ["hdl/library/axi_dacfifo/axi_dacfifo.v@201:211", "  wire                                axi_wr_valid_s;\n  wire    [(AXI_DATA_WIDTH-1):0]      axi_rd_data_s;\n  wire                                axi_rd_ready_s;\n  wire                                axi_rd_valid_s;\n  wire    [31:0]                      axi_rd_lastaddr_s;\n  wire                                axi_xfer_req_s;\n  wire                                dma_rst_s;\n\n  // DAC reset the DMA side too\n\n  always @(posedge dma_clk) begin\n"]], "Diff Content": {"Delete": [[207, "  wire                                dma_rst_s;\n"]], "Add": []}}