# CMOS-Nand-gate-Design-and-GDSII-Generation-using-Cadence-Virtuoso-GPDK90-
About This repository contains the design and analysis of a CMOS nand using Cadence Virtuoso with GPDK90 technology. The project includes schematic and layout design, pre-layout and post-layout simulations, delay calculations, RC parasitics extraction, and final GDSII file generation.
