ftableid sdc_id

//pcie setting+++++++++++++++++++++++++++++++++++++++++++++++++
//EPHY Setting 
//jiayi
memw32 0x1ff83c00  0x630c1403
memw32 0x1ff83c04  0xc0333ea0
memw32 0x1ff83c08  0x00864000
memw32 0x1ff83c10  0x44000088
memw32 0x1ff83c14  0x00002000
memw32 0x1ff83c1c  0x11001119
memw32 0x1ff83c20  0X05650060
memw32 0x1ff83c24  0x003ffc05
memw32 0x1ff83c30  0x11001119
memw32 0x1ff83c34  0x01a40060
memw32 0x1ff83c38  0x003ffc00
memw32 0x1ff83c44  0x11001119
memw32 0x1ff83c48  0x1f8f0e40
memw32 0x1ff83c4c  0x00000240
memw32 0x1ff83c54  0xa0a0cafa
//end jiayi

//EP init 
memw32 0x1ff80018  0xf00
memw32 0x1ff837a4  0x10200400

//MCU done setting for C2 GEN3
setbit32 0x1ff83884 0x1

//P1EXT setting for C2
setbit32 0x1ff8388c 0x7

//Patch for C2 INTA mode, disable OBFF
clrbit32 0x1ff836e8 (0x3<<18)
clrbit32 0x1ff836ec (0x3<<13)

//LKMLS
memw32 0x1ff836f0 0x70e0e

//LKTGLS
memw32 0x1ff836f4 0x60003

//enable L1 in D3
clrbit32 0x1ff83a50 (0x1<<10)
setbit32 0x1ff83a50 (0x1<<10)

//set ASL1LIM_
clrbit32 0x1ff837d0 (0xff<<24)
setbit32 0x1ff837d0 (0x50<<24)

//for GEN3 ASPML1 down mode issue, EPHY setting
clrbit32 0x1ff83c50 (0x7<<8)
setbit32 0x1ff83c50 (0x7<<8)
clrbit32 0x1ff83c50 (0x7<<12)
setbit32 0x1ff83c50 (0x7<<12)
clrbit32 0x1ff83c50 (0x7<<24)
setbit32 0x1ff83c50 (0x7<<24)
clrbit32 0x1ff83c50 (0x7<<28)
setbit32 0x1ff83c50 (0x7<<28)

//width & Speed
memw32 0x1ff836d0 0x47c823
memw32 0x1ff837a4 0x200400
