<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP.&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source D:/FPGA_CNN_PROJECT/PHASE_2_VITIS_HLS/cnn_hls/solution1/export.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main D:/FPGA_CNN_PROJECT/PHASE_2_VITIS_HLS/cnn_hls/solution1/export.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="cnn_hls" solutionName="solution1" date="2026-02-15T22:54:11.444+0530"/>
      </packageLog>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (cnn_hls/source/cnn_accel.cpp:47) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array." projectName="cnn_hls" solutionName="solution1" date="2026-02-15T22:48:11.036+0530" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'cnn_accel' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation ('j', cnn_hls/source/cnn_accel.cpp:42) and 'icmp' operation ('icmp_ln29', cnn_hls/source/cnn_accel.cpp:29)." projectName="cnn_hls" solutionName="solution1" date="2026-02-15T22:48:10.777+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-466] Port 'output.V'() has different latency/depth on the same m_axi bundle:'gmem'" projectName="cnn_hls" solutionName="solution1" date="2026-02-15T22:48:10.028+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No D:/FPGA_CNN_PROJECT/PHASE_2_VITIS_HLS/cnn_hls/solution_clean/solution_clean.aps file found." projectName="cnn_hls" solutionName="solution1" date="2026-02-15T22:47:53.671+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No D:/FPGA_CNN_PROJECT/PHASE_2_VITIS_HLS/cnn_hls/solution2/solution2.aps file found." projectName="cnn_hls" solutionName="solution1" date="2026-02-15T22:47:53.663+0530" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [HLS 200-40] No D:/FPGA_CNN_PROJECT/PHASE_2_VITIS_HLS/cnn_hls/solution_clean/solution_clean.aps file found." projectName="cnn_hls" solutionName="solution1" date="2026-02-15T22:53:54.462+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No D:/FPGA_CNN_PROJECT/PHASE_2_VITIS_HLS/cnn_hls/solution2/solution2.aps file found." projectName="cnn_hls" solutionName="solution1" date="2026-02-15T22:53:54.462+0530" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
