[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: ./results/clustered_test.def
[INFO ODB-0128] Design: multi_sink
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 301 components and 1806 component-terminals.
[INFO ODB-0133]     Created 1 nets and 301 connections.
[INFO ODB-0134] Finished DEF file: ./results/clustered_test.def
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
[INFO CTS-0039] Number of created patterns = 2376.
[INFO CTS-0084] Compiling LUT
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           4           1           34          1           26          
[WARNING CTS-0043] 792 wires are pure wire and no slew degration.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Num wire segments: 2376
[INFO CTS-0047]     Num keys in characterization LUT: 832
[INFO CTS-0048]     Actual min input cap: 1
 **********************
 *  Find clock roots  *
 **********************
[INFO CTS-0002]  User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
[INFO CTS-0007]  Net "clk" found for clock "clk"
[INFO CTS-0009]  Initializing clock net for : "clk"
[INFO CTS-0010]  Clock net "clk" has 301 sinks
[INFO CTS-0008]  TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
[INFO CTS-0027]  Generating H-Tree topology for net clk
[INFO CTS-0028]     Tot. number of sinks: 301
[INFO CTS-0090]     Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]     Number of static layers: 1
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um)
[INFO CTS-0021]  Distance between buffers: 7 units (100 um)
[INFO CTS-0019]  Tot. number of sinks after clustering: 28
[INFO CTS-0024]  Normalized sink region: [(0.843948, 2.15129), (13.9751, 16.0974)]
[INFO CTS-0025]     Width:  13.1312
[INFO CTS-0026]     Height: 13.9461
 Level 1
    Direction: Vertical
    # sinks per sub-region: 14
    Sub-region size: 13.1312 X 6.9731
[INFO CTS-0034]     Segment length (rounded): 4
    Key: 24 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 28 sinks, 2 sinks closer to other cluster
[INFO CTS-0032]  Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
[INFO CTS-0035]  Number of sinks covered: 28
[INFO CTS-0033]  Clock topology of net "clk" done.
 ****************
 * Post CTS opt *
 ****************
[INFO CTS-0036]  Avg. source sink dist: 36812.45 dbu.
[INFO CTS-0037]  Num outlier sinks: 1
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
[INFO CTS-0018]     Created 35 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 7.
[INFO CTS-0015]     Created 35 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 9:3, 10:1, 11:24, 12:1, 16:1.
[INFO CTS-0017]     Max level of the clock tree: 1.
 Post DB write clock net "clk" report
[INFO CTS-0091] Sinks after db write = 301 (Leaf Buffers = 28)
[INFO CTS-0092] Avg Sink Wire Length = 125.0 um
[INFO CTS-0094] Min path depth = 3 Max path depth = 7
 ... End of TritonCTS execution.
