============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  04:02:35 am
  Module:                 mux_b_t_s
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5442 ps) Late External Delay Assertion at pin y[1]
          Group: aclk
     Startpoint: (F) inputs[12][1]
          Clock: (R) aclk
       Endpoint: (F) y[1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     158                  
             Slack:=    5442                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_103_1 
  output_delay             2000            chip.sdc_line_8_262_1 

#-------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[12][1]            -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g2186__6161/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    44    14    2014    (-,-) 
  mux_output/g2155__5115/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R      1  0.8    29    23    2037    (-,-) 
  mux_output/g2147__1617/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    56    28    2065    (-,-) 
  mux_output/g2142__4319/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R       1  0.8    49    34    2099    (-,-) 
  g134__5477/Y             -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    56    58    2157    (-,-) 
  y[1]                     -       -     F     (port)                     -    -     -     1    2158    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 2: MET (5442 ps) Late External Delay Assertion at pin y[5]
          Group: aclk
     Startpoint: (F) inputs[14][5]
          Clock: (R) aclk
       Endpoint: (F) y[5]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     158                  
             Slack:=    5442                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_115_1 
  output_delay             2000            chip.sdc_line_8_258_1 

#-------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[14][5]            -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g2180__7098/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    44    14    2014    (-,-) 
  mux_output/g2156__7482/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R      1  0.8    29    23    2037    (-,-) 
  mux_output/g2148__2802/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    55    28    2065    (-,-) 
  mux_output/g2143__8428/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R       1  0.8    49    34    2099    (-,-) 
  g132__7410/Y             -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    56    58    2157    (-,-) 
  y[5]                     -       -     F     (port)                     -    -     -     1    2158    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 3: MET (5442 ps) Late External Delay Assertion at pin y[0]
          Group: aclk
     Startpoint: (F) inputs[12][0]
          Clock: (R) aclk
       Endpoint: (F) y[0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     158                  
             Slack:=    5442                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_104_1 
  output_delay             2000            chip.sdc_line_8_263_1 

#-------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[12][0]            -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g2194__5477/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    44    14    2014    (-,-) 
  mux_output/g2161__2883/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R      1  0.8    29    23    2037    (-,-) 
  mux_output/g2153__6131/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    55    28    2065    (-,-) 
  mux_output/g2144__5526/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R       1  0.8    49    34    2099    (-,-) 
  g130__2346/Y             -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    56    58    2157    (-,-) 
  y[0]                     -       -     F     (port)                     -    -     -     1    2158    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 4: MET (5442 ps) Late External Delay Assertion at pin y[2]
          Group: aclk
     Startpoint: (F) inputs[4][2]
          Clock: (R) aclk
       Endpoint: (F) y[2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     158                  
             Slack:=    5442                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_38_1  
  output_delay             2000            chip.sdc_line_8_261_1 

#-------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[4][2]             -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g2177__1705/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    44    14    2014    (-,-) 
  mux_output/g2157__4733/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R      1  0.8    29    23    2037    (-,-) 
  mux_output/g2149__1705/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    55    28    2065    (-,-) 
  mux_output/g2139__2398/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R       1  0.8    49    34    2099    (-,-) 
  g131__1666/Y             -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    56    58    2157    (-,-) 
  y[2]                     -       -     F     (port)                     -    -     -     1    2158    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 5: MET (5442 ps) Late External Delay Assertion at pin y[3]
          Group: aclk
     Startpoint: (F) inputs[8][3]
          Clock: (R) aclk
       Endpoint: (F) y[3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     158                  
             Slack:=    5442                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_69_1  
  output_delay             2000            chip.sdc_line_8_260_1 

#-------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[8][3]             -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g2208__7098/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    44    14    2014    (-,-) 
  mux_output/g2162__2346/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R      1  0.8    29    23    2037    (-,-) 
  mux_output/g2154__1881/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    56    28    2065    (-,-) 
  mux_output/g2146__3680/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R       1  0.8    49    34    2099    (-,-) 
  g133__6417/Y             -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    56    58    2157    (-,-) 
  y[3]                     -       -     F     (port)                     -    -     -     1    2158    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 6: MET (5442 ps) Late External Delay Assertion at pin y[6]
          Group: aclk
     Startpoint: (F) inputs[8][6]
          Clock: (R) aclk
       Endpoint: (F) y[6]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     158                  
             Slack:=    5442                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_66_1  
  output_delay             2000            chip.sdc_line_8_257_1 

#-------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[8][6]             -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g2200__5526/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    44    14    2014    (-,-) 
  mux_output/g2159__9315/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R      1  0.8    29    23    2037    (-,-) 
  mux_output/g2151__8246/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    55    28    2065    (-,-) 
  mux_output/g2140__5107/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R       1  0.8    49    34    2099    (-,-) 
  g128__9945/Y             -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    56    58    2157    (-,-) 
  y[6]                     -       -     F     (port)                     -    -     -     1    2158    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 7: MET (5442 ps) Late External Delay Assertion at pin y[7]
          Group: aclk
     Startpoint: (F) inputs[0][7]
          Clock: (R) aclk
       Endpoint: (F) y[7]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     158                  
             Slack:=    5442                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1 
  output_delay             2000            chip.sdc_line_8     

#-------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[0][7]             -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g2199__8428/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    44    14    2014    (-,-) 
  mux_output/g2158__6161/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R      1  0.8    29    23    2037    (-,-) 
  mux_output/g2150__5122/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    55    28    2065    (-,-) 
  mux_output/g2141__6260/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R       1  0.8    49    34    2099    (-,-) 
  g129__2883/Y             -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    56    58    2157    (-,-) 
  y[7]                     -       -     F     (port)                     -    -     -     1    2158    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 8: MET (5442 ps) Late External Delay Assertion at pin y[4]
          Group: aclk
     Startpoint: (F) inputs[0][4]
          Clock: (R) aclk
       Endpoint: (F) y[4]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     158                  
             Slack:=    5442                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_4_1   
  output_delay             2000            chip.sdc_line_8_259_1 

#-------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[0][4]             -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g2201__6783/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    44    14    2014    (-,-) 
  mux_output/g2160__9945/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R      1  0.8    29    23    2037    (-,-) 
  mux_output/g2152__7098/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.8    55    28    2065    (-,-) 
  mux_output/g2145__6783/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R       1  0.8    49    34    2099    (-,-) 
  g127__9315/Y             -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    56    58    2156    (-,-) 
  y[4]                     -       -     F     (port)                     -    -     -     1    2158    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 9: MET (7487 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     114                  
             Slack:=    7487                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_257_1 

#---------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  select_line      -       -      R     (arrival)                    10  7.0     0     0    2000    (-,-) 
  g122__6783/Y     -       B->Y   F     NOR2xp33_ASAP7_75t_R          2  1.6    38    20    2020    (-,-) 
  g120__8428/Y     -       B->Y   R     NAND2xp5_ASAP7_75t_R          2  1.5    31    26    2045    (-,-) 
  g119/Y           -       A->Y   F     INVxp67_ASAP7_75t_R           1  1.2    20    18    2063    (-,-) 
  g2/CON           -       B->CON R     HAxp5_ASAP7_75t_R             1  1.3    35    21    2084    (-,-) 
  g113__2398/Y     -       B->Y   R     XOR2xp5_ASAP7_75t_R           1  0.9    29    30    2114    (-,-) 
  counter_reg[3]/D -       -      R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2114    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 10: MET (7498 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (F) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     103                  
             Slack:=    7498                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_257_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  select_line      -       -       F     (arrival)                    10  6.9     0     0    2000    (-,-) 
  g122__6783/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_R          2  1.6    46    23    2023    (-,-) 
  g120__8428/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_R          2  1.5    30    25    2048    (-,-) 
  g119/Y           -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    22    19    2067    (-,-) 
  g2/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  1.2    31    20    2087    (-,-) 
  g2/SN            -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    29    16    2103    (-,-) 
  counter_reg[2]/D -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2103    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 11: MET (7536 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (F) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      65                  
             Slack:=    7536                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_257_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  select_line      -       -     F     (arrival)                    10  6.9     0     0    2000    (-,-) 
  g122__6783/Y     -       B->Y  R     NOR2xp33_ASAP7_75t_R          2  1.6    46    23    2023    (-,-) 
  g120__8428/Y     -       B->Y  F     NAND2xp5_ASAP7_75t_R          2  1.5    30    25    2048    (-,-) 
  g117__6260/Y     -       B->Y  R     OAI21xp5_ASAP7_75t_R          1  0.9    28    17    2065    (-,-) 
  counter_reg[1]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2065    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 12: MET (7579 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      22                  
             Slack:=    7579                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_257_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  select_line      -       -     R     (arrival)                    10  7.0     0     0    2000    (-,-) 
  g121__5526/Y     -       B->Y  R     XOR2xp5_ASAP7_75t_R           1  0.9    30    22    2022    (-,-) 
  counter_reg[0]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2022    (-,-) 
#--------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

