<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="uart_testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="uart_testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="470000000001fs"></ZoomEndTime>
      <Cursor1Time time="53436463000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="150"></NameColumnWidth>
      <ValueColumnWidth column_width="93"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="10" />
   <wvobject fp_name="/uart_testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_testbench/FPGA_SERIAL_RX" type="logic">
      <obj_property name="ElementShortName">FPGA_SERIAL_RX</obj_property>
      <obj_property name="ObjectShortName">FPGA_SERIAL_RX</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_testbench/FPGA_SERIAL_TX" type="logic">
      <obj_property name="ElementShortName">FPGA_SERIAL_TX</obj_property>
      <obj_property name="ObjectShortName">FPGA_SERIAL_TX</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_testbench/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_testbench/data_in" type="array">
      <obj_property name="ElementShortName">data_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_testbench/data_in_valid" type="logic">
      <obj_property name="ElementShortName">data_in_valid</obj_property>
      <obj_property name="ObjectShortName">data_in_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_testbench/data_in_ready" type="logic">
      <obj_property name="ElementShortName">data_in_ready</obj_property>
      <obj_property name="ObjectShortName">data_in_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_testbench/data_out" type="array">
      <obj_property name="ElementShortName">data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_testbench/data_out_valid" type="logic">
      <obj_property name="ElementShortName">data_out_valid</obj_property>
      <obj_property name="ObjectShortName">data_out_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_testbench/data_out_ready" type="logic">
      <obj_property name="ElementShortName">data_out_ready</obj_property>
      <obj_property name="ObjectShortName">data_out_ready</obj_property>
   </wvobject>
</wave_config>
