// Seed: 267321750
module module_0 (
    output uwire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    output wire id_5,
    input wire id_6,
    output tri1 id_7,
    output tri id_8,
    input tri1 id_9,
    output wor id_10,
    input wand id_11
);
endmodule
module module_1 #(
    parameter id_2 = 32'd26,
    parameter id_4 = 32'd40
) (
    output wire  id_0,
    output tri   id_1,
    input  uwire _id_2,
    input  uwire id_3,
    output wand  _id_4
);
  logic [1 : id_2] id_6 = 1;
  final $signed(88);
  ;
  parameter id_7 = -1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_0,
      id_1,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_8 = 0;
  final $signed(35);
  ;
  logic [id_4 : 1] id_8;
  ;
  logic [1 'b0 : -1] id_9;
  wire id_10;
  assign id_0 = id_3;
endmodule
