v 20130925 2
P 100 1900 400 1900 1 0 0
{
T 300 1950 5 8 1 1 0 6 1
pinnumber=3
T 300 1850 5 8 0 1 0 8 1
pinseq=3
T 450 1900 9 8 1 1 0 0 1
pinlabel=IO2
T 450 1900 5 8 0 1 0 2 1
pintype=out
}
P 100 2200 400 2200 1 0 0
{
T 300 2250 5 8 1 1 0 6 1
pinnumber=2
T 300 2150 5 8 0 1 0 8 1
pinseq=2
T 450 2200 9 8 1 1 0 0 1
pinlabel=IO1
T 450 2200 5 8 0 1 0 2 1
pintype=out
}
P 100 2500 400 2500 1 0 0
{
T 305 2545 5 8 1 1 0 6 1
pinnumber=1
T 300 2550 5 8 0 1 180 2 1
pinseq=1
T 455 2495 9 8 1 1 0 0 1
pinlabel=IO0
T 450 2500 5 8 0 1 180 8 1
pintype=out
}
P 2400 2500 2100 2500 1 0 0
{
T 2200 2550 5 8 1 1 0 0 1
pinnumber=8
T 2200 2450 5 8 0 1 0 2 1
pinseq=8
T 2050 2500 9 8 1 1 0 6 1
pinlabel=VDD
T 2050 2500 5 8 0 1 0 8 1
pintype=pwr
}
B 400 1400 1700 1300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 2800 8 10 1 1 0 0 1
refdes=U?
T 400 2400 5 10 0 0 0 0 1
device=HCPL9030
T 400 2600 5 10 0 0 0 0 1
footprint=SO8
T 400 2800 5 10 0 0 0 0 1
author=Thomas Reinemann
T 400 3000 5 10 0 0 0 0 1
documentation=http://www.avagotech.com/assets/downloadDocument.do?id=1571
T 400 3200 5 10 0 0 0 0 1
description=High speed digital isolator
T 400 3400 5 10 0 0 0 0 1
numslots=0
T 400 3600 5 10 0 0 0 0 1
dist-license=public domain
T 400 3800 5 10 0 0 0 0 1
use-license=unlimited
P 2400 2200 2100 2200 1 0 0
{
T 2200 2250 5 8 1 1 0 0 1
pinnumber=7
T 2200 2150 5 8 0 1 0 2 1
pinseq=7
T 2050 2200 9 8 1 1 0 6 1
pinlabel=SDA
T 2050 2200 5 8 0 1 0 8 1
pintype=in
}
P 100 1600 400 1600 1 0 0
{
T 300 1650 5 8 1 1 0 6 1
pinnumber=5
T 300 1550 5 8 0 1 0 8 1
pinseq=5
T 450 1600 9 8 1 1 0 0 1
pinlabel=IO3
T 450 1600 5 8 0 1 0 2 1
pintype=out
}
P 2400 1900 2100 1900 1 0 0
{
T 2200 1950 5 8 1 1 0 0 1
pinnumber=6
T 2200 1850 5 8 0 1 0 2 1
pinseq=6
T 2050 1900 9 8 1 1 0 6 1
pinlabel=SCL
T 2050 1900 5 8 0 1 0 8 1
pintype=in
}
P 2400 1600 2100 1600 1 0 0
{
T 2200 1650 5 8 1 1 0 0 1
pinnumber=4
T 2200 1550 5 8 0 1 0 2 1
pinseq=4
T 2050 1600 9 8 1 1 0 6 1
pinlabel=VSS
T 2050 1600 5 8 0 1 0 8 1
pintype=pwr
}
