Block Name,Block Offset,Register Name,Register Offset,Access Mode(RW/RO/WO/W1C/W1T/W1S),Repeat,Register Description,Field,Bits,Access Type(RW/RO/WO/W1C/W1T/W1S),Reset Value,HDL Path,Field Description,Write Out
control,0x00000000,,,,,,,,,,,,
,,PCIEPHY_CTRL_0,0x0,RW,,,,,,,,,
,,,,,,,pipe_lane15_ropll_freq_mode,31,RW,0x0,,,
,,,,,,,pipe_lane14_ropll_freq_mode,30,RW,0x0,,,
,,,,,,,pipe_lane13_ropll_freq_mode,29,RW,0x0,,,
,,,,,,,pipe_lane12_ropll_freq_mode,28,RW,0x0,,,
,,,,,,,pipe_lane11_ropll_freq_mode,27,RW,0x0,,,
,,,,,,,pipe_lane10_ropll_freq_mode,26,RW,0x0,,,
,,,,,,,pipe_lane9_ropll_freq_mode,25,RW,0x0,,,
,,,,,,,pipe_lane8_ropll_freq_mode,24,RW,0x0,,,
,,,,,,,pipe_lane7_ropll_freq_mode,23,RW,0x0,,,
,,,,,,,pipe_lane6_ropll_freq_mode,22,RW,0x0,,,
,,,,,,,pipe_lane5_ropll_freq_mode,21,RW,0x0,,,
,,,,,,,pipe_lane4_ropll_freq_mode,20,RW,0x0,,,
,,,,,,,pipe_lane3_ropll_freq_mode,19,RW,0x0,,,
,,,,,,,pipe_lane2_ropll_freq_mode,18,RW,0x0,,,
,,,,,,,pipe_lane1_ropll_freq_mode,17,RW,0x0,,,
,,,,,,,pipe_lane0_ropll_freq_mode,16,RW,0x0,,,
,,,,,,,pipe_lane15_tx2rx_loopbk,15,RW,0x0,,,
,,,,,,,pipe_lane14_tx2rx_loopbk,14,RW,0x0,,,
,,,,,,,pipe_lane13_tx2rx_loopbk,13,RW,0x0,,,
,,,,,,,pipe_lane12_tx2rx_loopbk,12,RW,0x0,,,
,,,,,,,pipe_lane11_tx2rx_loopbk,11,RW,0x0,,,
,,,,,,,pipe_lane10_tx2rx_loopbk,10,RW,0x0,,,
,,,,,,,pipe_lane9_tx2rx_loopbk,9,RW,0x0,,,
,,,,,,,pipe_lane8_tx2rx_loopbk,8,RW,0x0,,,
,,,,,,,pipe_lane7_tx2rx_loopbk,7,RW,0x0,,,
,,,,,,,pipe_lane6_tx2rx_loopbk,6,RW,0x0,,,
,,,,,,,pipe_lane5_tx2rx_loopbk,5,RW,0x0,,,
,,,,,,,pipe_lane4_tx2rx_loopbk,4,RW,0x0,,,
,,,,,,,pipe_lane3_tx2rx_loopbk,3,RW,0x0,,,
,,,,,,,pipe_lane2_tx2rx_loopbk,2,RW,0x0,,,
,,,,,,,pipe_lane1_tx2rx_loopbk,1,RW,0x0,,,
,,,,,,,pipe_lane0_tx2rx_loopbk,0,RW,0x0,,,
,,PCIEPHY_CTRL_1,0x4,RW,,,,,,,,,
,,,,,,,pipe_rx15_es_mode,31,RW,0x0,,,
,,,,,,,pipe_rx14_es_mode,30,RW,0x0,,,
,,,,,,,pipe_rx13_es_mode,29,RW,0x0,,,
,,,,,,,pipe_rx12_es_mode,28,RW,0x0,,,
,,,,,,,pipe_rx11_es_mode,27,RW,0x0,,,
,,,,,,,pipe_rx10_es_mode,26,RW,0x0,,,
,,,,,,,pipe_rx9_es_mode,25,RW,0x0,,,
,,,,,,,pipe_rx8_es_mode,24,RW,0x0,,,
,,,,,,,pipe_rx7_es_mode,23,RW,0x0,,,
,,,,,,,pipe_rx6_es_mode,22,RW,0x0,,,
,,,,,,,pipe_rx5_es_mode,21,RW,0x0,,,
,,,,,,,pipe_rx4_es_mode,20,RW,0x0,,,
,,,,,,,pipe_rx3_es_mode,19,RW,0x0,,,
,,,,,,,pipe_rx2_es_mode,18,RW,0x0,,,
,,,,,,,pipe_rx1_es_mode,17,RW,0x0,,,
,,,,,,,pipe_rx0_es_mode,16,RW,0x0,,,
,,,,,,,pipe_rx15_termination,15,RW,0x1,,,
,,,,,,,pipe_rx14_termination,14,RW,0x1,,,
,,,,,,,pipe_rx13_termination,13,RW,0x1,,,
,,,,,,,pipe_rx12_termination,12,RW,0x1,,,
,,,,,,,pipe_rx11_termination,11,RW,0x1,,,
,,,,,,,pipe_rx10_termination,10,RW,0x1,,,
,,,,,,,pipe_rx9_termination,9,RW,0x1,,,
,,,,,,,pipe_rx8_termination,8,RW,0x1,,,
,,,,,,,pipe_rx7_termination,7,RW,0x1,,,
,,,,,,,pipe_rx6_termination,6,RW,0x1,,,
,,,,,,,pipe_rx5_termination,5,RW,0x1,,,
,,,,,,,pipe_rx4_termination,4,RW,0x1,,,
,,,,,,,pipe_rx3_termination,3,RW,0x1,,,
,,,,,,,pipe_rx2_termination,2,RW,0x1,,,
,,,,,,,pipe_rx1_termination,1,RW,0x1,,,
,,,,,,,pipe_rx0_termination,0,RW,0x1,,,
,,PCIEPHY_CTRL_2,0x8,RO,,,,,,,,,
,,,,,,,pipe_lane15_databuswidth,31:30,RO,0x0,,,
,,,,,,,pipe_lane14_databuswidth,29:28,RO,0x0,,,
,,,,,,,pipe_lane13_databuswidth,27:26,RO,0x0,,,
,,,,,,,pipe_lane12_databuswidth,25:24,RO,0x0,,,
,,,,,,,pipe_lane11_databuswidth,23:22,RO,0x0,,,
,,,,,,,pipe_lane10_databuswidth,21:20,RO,0x0,,,
,,,,,,,pipe_lane9_databuswidth,19:18,RO,0x0,,,
,,,,,,,pipe_lane8_databuswidth,17:16,RO,0x0,,,
,,,,,,,pipe_lane7_databuswidth,15:14,RO,0x0,,,
,,,,,,,pipe_lane6_databuswidth,13:12,RO,0x0,,,
,,,,,,,pipe_lane5_databuswidth,11:10,RO,0x0,,,
,,,,,,,pipe_lane4_databuswidth,9:8,RO,0x0,,,
,,,,,,,pipe_lane3_databuswidth,7:6,RO,0x0,,,
,,,,,,,pipe_lane2_databuswidth,5:4,RO,0x0,,,
,,,,,,,pipe_lane1_databuswidth,3:2,RO,0x0,,,
,,,,,,,pipe_lane0_databuswidth,1:0,RO,0x0,,,
,,PCIEPHY_CTRL_3,0xc,RW,,,,,,,,,
,,,,,,,pipe_lane_cmn_refclk_mode,25,RW,0x1,,,
,,,,,,,max_pclk_div_ratio_g5,24:20,RW,0x1,,,
,,,,,,,max_pclk_div_ratio_g4,19:15,RW,0x2,,,
,,,,,,,max_pclk_div_ratio_g3,14:10,RW,0x4,,,
,,,,,,,max_pclk_div_ratio_g2,9:5,RW,0x4,,,
,,,,,,,max_pclk_div_ratio_g1,4:0,RW,0x8,,,
,,PCIEPHY_CTRL_4,0x10,RW,,,,,,,,,
,,,,,,,phy0_fw_clk_range,31:28,RW,0x3,,,
,,,,,,,reserved,27,RW,0x0,,,
,,,,,,,phy0_refb_clkdet_en,26,RW,0x0,,,
,,,,,,,phy0_refb_clk_sel,25:24,RW,0x1,,,
,,,,,,,reserved,23,RW,0x0,,,
,,,,,,,phy0_refa_clkdet_en,22,RW,0x0,,,
,,,,,,,phy0_refa_clk_sel,21:20,RW,0x1,,,
,,,,,,,phy0_ref_repeat_clk_sel,19:18,RW,0x1,,,
,,,,,,,phy0_ref_repeat_clk_en,17,RW,0x1,,,
,,,,,,,phy0_refb_lane_clk_en,16,RW,0x1,,,
,,,,,,,phy0_refa_lane_clk_en,15,RW,0x1,,,
,,,,,,,phy0_mpllb_word_clk_en,14,RW,0x1,,,
,,,,,,,reserved,13,RW,0x0,,,
,,,,,,,phy0_mpllb_ssc_en,12,RW,0x0,,,
,,,,,,,phy0_mpllb_short_lock_en,11,RW,0x0,,,
,,,,,,,phy0_mpllb_force_en,10,RW,0x0,,,
,,,,,,,reserved,9,RW,0x0,,,
,,,,,,,phy0_mplla_word_clk_en,8,RW,0x1,,,
,,,,,,,reserved,7,RW,0x0,,,
,,,,,,,phy0_mplla_ssc_en,6,RW,0x0,,,
,,,,,,,phy0_mplla_short_lock_en,5,RW,0x0,,,
,,,,,,,phy0_mplla_force_en,4,RW,0x0,,,
,,,,,,,reserved,3,RW,0x0,,,
,,,,,,,phy0_cr_para_sel,2,RW,0x1,,,
,,,,,,,reserved,1,RW,0x0,,,
,,,,,,,reserved,0,RW,0x0,,,
,,PCIEPHY_CTRL_5,0x14,RW,,,,,,,,,
,,,,,,,phy0_refb_raw_clk_div2_en,31,RW,0x0,,,
,,,,,,,phy0_refb_clk_div2_en,30,RW,0x0,,,
,,,,,,,phy0_refa_raw_clk_div2_en,29,RW,0x0,,,
,,,,,,,phy0_refa_clk_div2_en,28,RW,0x0,,,
,,,,,,,reserved,27,RW,0x0,,,
,,,,,,,phy0_sram_ext_ld_done,26,RW,0x0,,,
,,,,,,,phy0_sram_ecc_en,25,RW,0x0,,,
,,,,,,,phy0_sram_bypass,24,RW,0x1,,,
,,,,,,,phy0_sram_bootload_bypass,23,RW,0x1,,,
,,,,,,,phy0_txup_term_offset,22:14,RW,0x0,,,
,,,,,,,phy0_txdn_term_offset,13:5,RW,0x0,,,
,,,,,,,phy0_rx_term_offset,4:0,RW,0x0,,,
,,PCIEPHY_CTRL_6,0x18,RW,,,,,,,,,
,,,,,,,phy0_sup_misc,30:7,RW,0x0,,,
,,,,,,,phy0_refb_range,7:4,RW,0x3,,,
,,,,,,,phy0_refa_range,3:0,RW,0x3,,,
,,PCIEPHY_CTRL_7,0x1c,RW,,,,,,,,,
,,,,,,,phy1_fw_clk_range,31:28,RW,0x3,,,
,,,,,,,reserved,27,RW,0x0,,,
,,,,,,,phy1_refb_clkdet_en,26,RW,0x0,,,
,,,,,,,phy1_refb_clk_sel,25:24,RW,0x1,,,
,,,,,,,reserved,23,RW,0x0,,,
,,,,,,,phy1_refa_clkdet_en,22,RW,0x0,,,
,,,,,,,phy1_refa_clk_sel,21:20,RW,0x1,,,
,,,,,,,phy1_ref_repeat_clk_sel,19:18,RW,0x1,,,
,,,,,,,phy1_ref_repeat_clk_en,17,RW,0x1,,,
,,,,,,,phy1_refb_lane_clk_en,16,RW,0x1,,,
,,,,,,,phy1_refa_lane_clk_en,15,RW,0x1,,,
,,,,,,,phy1_mpllb_word_clk_en,14,RW,0x1,,,
,,,,,,,reserved,13,RW,0x0,,,
,,,,,,,phy1_mpllb_ssc_en,12,RW,0x0,,,
,,,,,,,phy1_mpllb_short_lock_en,11,RW,0x0,,,
,,,,,,,phy1_mpllb_force_en,10,RW,0x0,,,
,,,,,,,reserved,9,RW,0x0,,,
,,,,,,,phy1_mplla_word_clk_en,8,RW,0x1,,,
,,,,,,,reserved,7,RW,0x0,,,
,,,,,,,phy1_mplla_ssc_en,6,RW,0x0,,,
,,,,,,,phy1_mplla_short_lock_en,5,RW,0x0,,,
,,,,,,,phy1_mplla_force_en,4,RW,0x0,,,
,,,,,,,reserved,3,RW,0x0,,,
,,,,,,,phy1_cr_para_sel,2,RW,0x1,,,
,,,,,,,reserved,1,RW,0x0,,,
,,,,,,,reserved,0,RW,0x0,,,
,,PCIEPHY_CTRL_8,0x20,RW,,,,,,,,,
,,,,,,,phy1_refb_raw_clk_div2_en,31,RW,0x0,,,
,,,,,,,phy1_refb_clk_div2_en,30,RW,0x0,,,
,,,,,,,phy1_refa_raw_clk_div2_en,29,RW,0x0,,,
,,,,,,,phy1_refa_clk_div2_en,28,RW,0x0,,,
,,,,,,,reserved,27,RW,0x0,,,
,,,,,,,phy1_sram_ext_ld_done,26,RW,0x0,,,
,,,,,,,phy1_sram_ecc_en,25,RW,0x0,,,
,,,,,,,phy1_sram_bypass,24,RW,0x1,,,
,,,,,,,phy1_sram_bootload_bypass,23,RW,0x1,,,
,,,,,,,phy1_txup_term_offset,22:14,RW,0x0,,,
,,,,,,,phy1_txdn_term_offset,13:5,RW,0x0,,,
,,,,,,,phy1_rx_term_offset,4:0,RW,0x0,,,
,,PCIEPHY_CTRL_9,0x24,RW,,,,,,,,,
,,,,,,,phy1_sup_misc,30:7,RW,0x0,,,
,,,,,,,phy1_refb_range,7:4,RW,0x3,,,
,,,,,,,phy1_refa_range,3:0,RW,0x3,,,
,,PCIEPHY_CTRL_10,0x28,RW,,,,,,,,,
,,,,,,,phy2_fw_clk_range,31:28,RW,0x3,,,
,,,,,,,reserved,27,RW,0x0,,,
,,,,,,,phy2_refb_clkdet_en,26,RW,0x0,,,
,,,,,,,phy2_refb_clk_sel,25:24,RW,0x1,,,
,,,,,,,reserved,23,RW,0x0,,,
,,,,,,,phy2_refa_clkdet_en,22,RW,0x0,,,
,,,,,,,phy2_refa_clk_sel,21:20,RW,0x1,,,
,,,,,,,phy2_ref_repeat_clk_sel,19:18,RW,0x1,,,
,,,,,,,phy2_ref_repeat_clk_en,17,RW,0x1,,,
,,,,,,,phy2_refb_lane_clk_en,16,RW,0x1,,,
,,,,,,,phy2_refa_lane_clk_en,15,RW,0x1,,,
,,,,,,,phy2_mpllb_word_clk_en,14,RW,0x1,,,
,,,,,,,reserved,13,RW,0x0,,,
,,,,,,,phy2_mpllb_ssc_en,12,RW,0x0,,,
,,,,,,,phy2_mpllb_short_lock_en,11,RW,0x0,,,
,,,,,,,phy2_mpllb_force_en,10,RW,0x0,,,
,,,,,,,reserved,9,RW,0x0,,,
,,,,,,,phy2_mplla_word_clk_en,8,RW,0x1,,,
,,,,,,,reserved,7,RW,0x0,,,
,,,,,,,phy2_mplla_ssc_en,6,RW,0x0,,,
,,,,,,,phy2_mplla_short_lock_en,5,RW,0x0,,,
,,,,,,,phy2_mplla_force_en,4,RW,0x0,,,
,,,,,,,reserved,3,RW,0x0,,,
,,,,,,,phy2_cr_para_sel,2,RW,0x1,,,
,,,,,,,reserved,1,RW,0x0,,,
,,,,,,,reserved,0,RW,0x0,,,
,,PCIEPHY_CTRL_11,0x2c,RW,,,,,,,,,
,,,,,,,phy2_refb_raw_clk_div2_en,31,RW,0x0,,,
,,,,,,,phy2_refb_clk_div2_en,30,RW,0x0,,,
,,,,,,,phy2_refa_raw_clk_div2_en,29,RW,0x0,,,
,,,,,,,phy2_refa_clk_div2_en,28,RW,0x0,,,
,,,,,,,reserved,27,RW,0x0,,,
,,,,,,,phy2_sram_ext_ld_done,26,RW,0x0,,,
,,,,,,,phy2_sram_ecc_en,25,RW,0x0,,,
,,,,,,,phy2_sram_bypass,24,RW,0x1,,,
,,,,,,,phy2_sram_bootload_bypass,23,RW,0x1,,,
,,,,,,,phy2_txup_term_offset,22:14,RW,0x0,,,
,,,,,,,phy2_txdn_term_offset,13:5,RW,0x0,,,
,,,,,,,phy2_rx_term_offset,4:0,RW,0x0,,,
,,PCIEPHY_CTRL_12,0x30,RW,,,,,,,,,
,,,,,,,phy2_sup_misc,30:7,RW,0x0,,,
,,,,,,,phy2_refb_range,7:4,RW,0x3,,,
,,,,,,,phy2_refa_range,3:0,RW,0x3,,,
,,PCIEPHY_CTRL_13,0x34,RW,,,,,,,,,
,,,,,,,phy3_fw_clk_range,31:28,RW,0x3,,,
,,,,,,,reserved,27,RW,0x0,,,
,,,,,,,phy3_refb_clkdet_en,26,RW,0x0,,,
,,,,,,,phy3_refb_clk_sel,25:24,RW,0x1,,,
,,,,,,,reserved,23,RW,0x0,,,
,,,,,,,phy3_refa_clkdet_en,22,RW,0x0,,,
,,,,,,,phy3_refa_clk_sel,21:20,RW,0x1,,,
,,,,,,,phy3_ref_repeat_clk_sel,19:18,RW,0x1,,,
,,,,,,,phy3_ref_repeat_clk_en,17,RW,0x1,,,
,,,,,,,phy3_refb_lane_clk_en,16,RW,0x1,,,
,,,,,,,phy3_refa_lane_clk_en,15,RW,0x1,,,
,,,,,,,phy3_mpllb_word_clk_en,14,RW,0x1,,,
,,,,,,,reserved,13,RW,0x0,,,
,,,,,,,phy3_mpllb_ssc_en,12,RW,0x0,,,
,,,,,,,phy3_mpllb_short_lock_en,11,RW,0x0,,,
,,,,,,,phy3_mpllb_force_en,10,RW,0x0,,,
,,,,,,,reserved,9,RW,0x0,,,
,,,,,,,phy3_mplla_word_clk_en,8,RW,0x1,,,
,,,,,,,reserved,7,RW,0x0,,,
,,,,,,,phy3_mplla_ssc_en,6,RW,0x0,,,
,,,,,,,phy3_mplla_short_lock_en,5,RW,0x0,,,
,,,,,,,phy3_mplla_force_en,4,RW,0x0,,,
,,,,,,,reserved,3,RW,0x0,,,
,,,,,,,phy3_cr_para_sel,2,RW,0x1,,,
,,,,,,,reserved,1,RW,0x0,,,
,,,,,,,reserved,0,RW,0x0,,,
,,PCIEPHY_CTRL_14,0x38,RW,,,,,,,,,
,,,,,,,phy3_refb_raw_clk_div2_en,31,RW,0x0,,,
,,,,,,,phy3_refb_clk_div2_en,30,RW,0x0,,,
,,,,,,,phy3_refa_raw_clk_div2_en,29,RW,0x0,,,
,,,,,,,phy3_refa_clk_div2_en,28,RW,0x0,,,
,,,,,,,reserved,27,RW,0x0,,,
,,,,,,,phy3_sram_ext_ld_done,26,RW,0x0,,,
,,,,,,,phy3_sram_ecc_en,25,RW,0x0,,,
,,,,,,,phy3_sram_bypass,24,RW,0x1,,,
,,,,,,,phy3_sram_bootload_bypass,23,RW,0x1,,,
,,,,,,,phy3_txup_term_offset,22:14,RW,0x0,,,
,,,,,,,phy3_txdn_term_offset,13:5,RW,0x0,,,
,,,,,,,phy3_rx_term_offset,4:0,RW,0x0,,,
,,PCIEPHY_CTRL_15,0x3c,RW,,,,,,,,,
,,,,,,,phy3_sup_misc,30:7,RW,0x0,,,
,,,,,,,phy3_refb_range,7:4,RW,0x3,,,
,,,,,,,phy3_refa_range,3:0,RW,0x3,,,
,,PCIEPHY_CTRL_16,0x40,RW,,,,,,,,,
,,,,,,,phy_lane5_rx2tx_par_lb_en,29,RW,0x0,,,
,,,,,,,phy_lane5_refb_clk_en,28,RW,0x1,,,
,,,,,,,phy_lane5_refa_clk_en,27,RW,0x1,,,
,,,,,,,phy_lane5_ref_sel,26,RW,0x0,,,
,,,,,,,phy_lane5_cntx_en,25,RW,0x0,,,
,,,,,,,phy_lane4_rx2tx_par_lb_en,24,RW,0x0,,,
,,,,,,,phy_lane4_refb_clk_en,23,RW,0x1,,,
,,,,,,,phy_lane4_refa_clk_en,22,RW,0x1,,,
,,,,,,,phy_lane4_ref_sel,21,RW,0x0,,,
,,,,,,,phy_lane4_cntx_en,20,RW,0x0,,,
,,,,,,,phy_lane3_rx2tx_par_lb_en,19,RW,0x0,,,
,,,,,,,phy_lane3_refb_clk_en,18,RW,0x1,,,
,,,,,,,phy_lane3_refa_clk_en,17,RW,0x1,,,
,,,,,,,phy_lane3_ref_sel,16,RW,0x0,,,
,,,,,,,phy_lane3_cntx_en,15,RW,0x0,,,
,,,,,,,phy_lane2_rx2tx_par_lb_en,14,RW,0x0,,,
,,,,,,,phy_lane2_refb_clk_en,13,RW,0x1,,,
,,,,,,,phy_lane2_refa_clk_en,12,RW,0x1,,,
,,,,,,,phy_lane2_ref_sel,11,RW,0x0,,,
,,,,,,,phy_lane2_cntx_en,10,RW,0x0,,,
,,,,,,,phy_lane1_rx2tx_par_lb_en,9,RW,0x0,,,
,,,,,,,phy_lane1_refb_clk_en,8,RW,0x1,,,
,,,,,,,phy_lane1_refa_clk_en,7,RW,0x1,,,
,,,,,,,phy_lane1_ref_sel,6,RW,0x0,,,
,,,,,,,phy_lane1_cntx_en,5,RW,0x0,,,
,,,,,,,phy_lane0_rx2tx_par_lb_en,4,RW,0x0,,,
,,,,,,,phy_lane0_refb_clk_en,3,RW,0x1,,,
,,,,,,,phy_lane0_refa_clk_en,2,RW,0x1,,,
,,,,,,,phy_lane0_ref_sel,1,RW,0x0,,,
,,,,,,,phy_lane0_cntx_en,0,RW,0x0,,,
,,PCIEPHY_CTRL_17,0x44,RW,,,,,,,,,
,,,,,,,phy_lane11_rx2tx_par_lb_en,29,RW,0x0,,,
,,,,,,,phy_lane11_refb_clk_en,28,RW,0x1,,,
,,,,,,,phy_lane11_refa_clk_en,27,RW,0x1,,,
,,,,,,,phy_lane11_ref_sel,26,RW,0x0,,,
,,,,,,,phy_lane11_cntx_en,25,RW,0x0,,,
,,,,,,,phy_lane10_rx2tx_par_lb_en,24,RW,0x0,,,
,,,,,,,phy_lane10_refb_clk_en,23,RW,0x1,,,
,,,,,,,phy_lane10_refa_clk_en,22,RW,0x1,,,
,,,,,,,phy_lane10_ref_sel,21,RW,0x0,,,
,,,,,,,phy_lane10_cntx_en,20,RW,0x0,,,
,,,,,,,phy_lane9_rx2tx_par_lb_en,19,RW,0x0,,,
,,,,,,,phy_lane9_refb_clk_en,18,RW,0x1,,,
,,,,,,,phy_lane9_refa_clk_en,17,RW,0x1,,,
,,,,,,,phy_lane9_ref_sel,16,RW,0x0,,,
,,,,,,,phy_lane9_cntx_en,15,RW,0x0,,,
,,,,,,,phy_lane8_rx2tx_par_lb_en,14,RW,0x0,,,
,,,,,,,phy_lane8_refb_clk_en,13,RW,0x1,,,
,,,,,,,phy_lane8_refa_clk_en,12,RW,0x1,,,
,,,,,,,phy_lane8_ref_sel,11,RW,0x0,,,
,,,,,,,phy_lane8_cntx_en,10,RW,0x0,,,
,,,,,,,phy_lane7_rx2tx_par_lb_en,9,RW,0x0,,,
,,,,,,,phy_lane7_refb_clk_en,8,RW,0x1,,,
,,,,,,,phy_lane7_refa_clk_en,7,RW,0x1,,,
,,,,,,,phy_lane7_ref_sel,6,RW,0x0,,,
,,,,,,,phy_lane7_cntx_en,5,RW,0x0,,,
,,,,,,,phy_lane6_rx2tx_par_lb_en,4,RW,0x0,,,
,,,,,,,phy_lane6_refb_clk_en,3,RW,0x1,,,
,,,,,,,phy_lane6_refa_clk_en,2,RW,0x1,,,
,,,,,,,phy_lane6_ref_sel,1,RW,0x0,,,
,,,,,,,phy_lane6_cntx_en,0,RW,0x0,,,
,,PCIEPHY_CTRL_18,0x48,RW,,,,,,,,,
,,,,,,,phy_tx_protocol_family_id,27:24,RW,0x1,,,
,,,,,,,phy_rx_protocol_family_id,23:20,RW,0x1,,,
,,,,,,,phy_lane15_rx2tx_par_lb_en,19,RW,0x0,,,
,,,,,,,phy_lane15_refb_clk_en,18,RW,0x1,,,
,,,,,,,phy_lane15_refa_clk_en,17,RW,0x1,,,
,,,,,,,phy_lane15_ref_sel,16,RW,0x0,,,
,,,,,,,phy_lane15_cntx_en,15,RW,0x0,,,
,,,,,,,phy_lane14_rx2tx_par_lb_en,14,RW,0x0,,,
,,,,,,,phy_lane14_refb_clk_en,13,RW,0x1,,,
,,,,,,,phy_lane14_refa_clk_en,12,RW,0x1,,,
,,,,,,,phy_lane14_ref_sel,11,RW,0x0,,,
,,,,,,,phy_lane14_cntx_en,10,RW,0x0,,,
,,,,,,,phy_lane13_rx2tx_par_lb_en,9,RW,0x0,,,
,,,,,,,phy_lane13_refb_clk_en,8,RW,0x1,,,
,,,,,,,phy_lane13_refa_clk_en,7,RW,0x1,,,
,,,,,,,phy_lane13_ref_sel,6,RW,0x0,,,
,,,,,,,phy_lane13_cntx_en,5,RW,0x0,,,
,,,,,,,phy_lane12_rx2tx_par_lb_en,4,RW,0x0,,,
,,,,,,,phy_lane12_refb_clk_en,3,RW,0x1,,,
,,,,,,,phy_lane12_refa_clk_en,2,RW,0x1,,,
,,,,,,,phy_lane12_ref_sel,1,RW,0x0,,,
,,,,,,,phy_lane12_cntx_en,0,RW,0x0,,,
,,PCIEPHY_CTRL_19,0x4c,RW,,,,,,,,,
,,,,,,,phy_rx0_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_20,0x50,RW,,,,,,,,,
,,,,,,,phy_rx0_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx0_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx0_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx0_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_21,0x54,RW,,,,,,,,,
,,,,,,,phy_rx1_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_22,0x58,RW,,,,,,,,,
,,,,,,,phy_rx1_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx1_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx1_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx1_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_23,0x5c,RW,,,,,,,,,
,,,,,,,phy_rx2_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_24,0x60,RW,,,,,,,,,
,,,,,,,phy_rx2_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx2_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx2_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx2_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_25,0x64,RW,,,,,,,,,
,,,,,,,phy_rx3_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_26,0x68,RW,,,,,,,,,
,,,,,,,phy_rx3_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx3_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx3_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx3_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_27,0x6c,RW,,,,,,,,,
,,,,,,,phy_rx4_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_28,0x70,RW,,,,,,,,,
,,,,,,,phy_rx4_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx4_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx4_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx4_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_29,0x74,RW,,,,,,,,,
,,,,,,,phy_rx5_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_30,0x78,RW,,,,,,,,,
,,,,,,,phy_rx5_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx5_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx5_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx5_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_31,0x7c,RW,,,,,,,,,
,,,,,,,phy_rx6_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_32,0x80,RW,,,,,,,,,
,,,,,,,phy_rx6_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx6_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx6_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx6_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_33,0x84,RW,,,,,,,,,
,,,,,,,phy_rx7_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_34,0x88,RW,,,,,,,,,
,,,,,,,phy_rx7_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx7_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx7_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx7_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_35,0x8c,RW,,,,,,,,,
,,,,,,,phy_rx8_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_36,0x90,RW,,,,,,,,,
,,,,,,,phy_rx8_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx8_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx8_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx8_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_37,0x94,RW,,,,,,,,,
,,,,,,,phy_rx9_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_38,0x98,RW,,,,,,,,,
,,,,,,,phy_rx9_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx9_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx9_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx9_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_39,0x9c,RW,,,,,,,,,
,,,,,,,phy_rx10_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_40,0xa0,RW,,,,,,,,,
,,,,,,,phy_rx10_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx10_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx10_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx10_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_41,0xa4,RW,,,,,,,,,
,,,,,,,phy_rx11_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_42,0xa8,RW,,,,,,,,,
,,,,,,,phy_rx11_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx11_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx11_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx11_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_43,0xac,RW,,,,,,,,,
,,,,,,,phy_rx12_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_44,0xb0,RW,,,,,,,,,
,,,,,,,phy_rx12_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx12_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx12_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx12_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_45,0xb4,RW,,,,,,,,,
,,,,,,,phy_rx13_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_46,0xb8,RW,,,,,,,,,
,,,,,,,phy_rx13_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx13_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx13_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx13_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_47,0xbc,RW,,,,,,,,,
,,,,,,,phy_rx14_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_48,0xc0,RW,,,,,,,,,
,,,,,,,phy_rx14_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx14_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx14_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx14_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_49,0xc4,RW,,,,,,,,,
,,,,,,,phy_rx15_cntx_sel_g1,13:6,RW,0x0,,,
,,,,,,,reserved,5:0,RW,0x1,,,
,,PCIEPHY_CTRL_50,0xc8,RW,,,,,,,,,
,,,,,,,phy_rx15_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_rx15_cntx_sel_g4,23:16,RW,0x0,,,
,,,,,,,phy_rx15_cntx_sel_g3,15:8,RW,0x0,,,
,,,,,,,phy_rx15_cntx_sel_g2,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_51,0xcc,RW,,,,,,,,,
,,,,,,,phy_tx_cmn0_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn0_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn0_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn0_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_52,0xd0,RW,,,,,,,,,
,,,,,,,phy_tx0_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx0_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx0_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx0_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_53,0xd4,RW,,,,,,,,,
,,,,,,,phy_tx_cmn1_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn1_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn1_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn1_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_54,0xd8,RW,,,,,,,,,
,,,,,,,phy_tx1_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx1_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx1_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx1_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_55,0xdc,RW,,,,,,,,,
,,,,,,,phy_tx_cmn2_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn2_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn2_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn2_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_56,0xe0,RW,,,,,,,,,
,,,,,,,phy_tx2_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx2_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx2_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx2_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_57,0xe4,RW,,,,,,,,,
,,,,,,,phy_tx_cmn3_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn3_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn3_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn3_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_58,0xe8,RW,,,,,,,,,
,,,,,,,phy_tx3_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx3_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx3_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx3_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_59,0xec,RW,,,,,,,,,
,,,,,,,phy_tx_cmn4_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn4_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn4_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn4_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_60,0xf0,RW,,,,,,,,,
,,,,,,,phy_tx4_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx4_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx4_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx4_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_61,0xf4,RW,,,,,,,,,
,,,,,,,phy_tx_cmn5_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn5_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn5_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn5_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_62,0xf8,RW,,,,,,,,,
,,,,,,,phy_tx5_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx5_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx5_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx5_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_63,0xfc,RW,,,,,,,,,
,,,,,,,phy_tx_cmn6_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn6_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn6_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn6_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_64,0x100,RW,,,,,,,,,
,,,,,,,phy_tx6_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx6_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx6_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx6_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_65,0x104,RW,,,,,,,,,
,,,,,,,phy_tx_cmn7_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn7_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn7_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn7_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_66,0x108,RW,,,,,,,,,
,,,,,,,phy_tx7_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx7_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx7_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx7_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_67,0x10c,RW,,,,,,,,,
,,,,,,,phy_tx_cmn8_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn8_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn8_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn8_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_68,0x110,RW,,,,,,,,,
,,,,,,,phy_tx8_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx8_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx8_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx8_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_69,0x114,RW,,,,,,,,,
,,,,,,,phy_tx_cmn9_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn9_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn9_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn9_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_70,0x118,RW,,,,,,,,,
,,,,,,,phy_tx9_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx9_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx9_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx9_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_71,0x11c,RW,,,,,,,,,
,,,,,,,phy_tx_cmn10_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn10_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn10_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn10_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_72,0x120,RW,,,,,,,,,
,,,,,,,phy_tx10_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx10_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx10_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx10_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_73,0x124,RW,,,,,,,,,
,,,,,,,phy_tx_cmn11_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn11_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn11_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn11_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_74,0x128,RW,,,,,,,,,
,,,,,,,phy_tx11_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx11_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx11_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx11_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_75,0x12c,RW,,,,,,,,,
,,,,,,,phy_tx_cmn12_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn12_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn12_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn12_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_76,0x130,RW,,,,,,,,,
,,,,,,,phy_tx12_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx12_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx12_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx12_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_77,0x134,RW,,,,,,,,,
,,,,,,,phy_tx_cmn13_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn13_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn13_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn13_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_78,0x138,RW,,,,,,,,,
,,,,,,,phy_tx13_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx13_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx13_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx13_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_79,0x13c,RW,,,,,,,,,
,,,,,,,phy_tx_cmn14_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn14_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn14_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn14_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_80,0x140,RW,,,,,,,,,
,,,,,,,phy_tx14_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx14_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx14_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx14_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_81,0x144,RW,,,,,,,,,
,,,,,,,phy_tx_cmn15_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn15_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn15_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn15_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_82,0x148,RW,,,,,,,,,
,,,,,,,phy_tx15_cntx_sel_g4,31:24,RW,0x0,,,
,,,,,,,phy_tx15_cntx_sel_g3,23:16,RW,0x0,,,
,,,,,,,phy_tx15_cntx_sel_g2,15:8,RW,0x0,,,
,,,,,,,phy_tx15_cntx_sel_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_83,0x14c,RW,,,,,,,,,
,,,,,,,phy_tx_cmn3_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn2_cntx_sel_g5,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn1_cntx_sel_g5,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn0_cntx_sel_g5,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_84,0x150,RW,,,,,,,,,
,,,,,,,phy_tx_cmn7_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn6_cntx_sel_g5,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn5_cntx_sel_g5,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn4_cntx_sel_g5,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_85,0x154,RW,,,,,,,,,
,,,,,,,phy_tx_cmn11_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn10_cntx_sel_g5,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn9_cntx_sel_g5,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn8_cntx_sel_g5,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_86,0x158,RW,,,,,,,,,
,,,,,,,phy_tx_cmn15_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_tx_cmn14_cntx_sel_g5,23:16,RW,0x0,,,
,,,,,,,phy_tx_cmn13_cntx_sel_g5,15:8,RW,0x0,,,
,,,,,,,phy_tx_cmn12_cntx_sel_g5,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_87,0x15c,RW,,,,,,,,,
,,,,,,,phy_tx3_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_tx2_cntx_sel_g5,23:16,RW,0x0,,,
,,,,,,,phy_tx1_cntx_sel_g5,15:8,RW,0x0,,,
,,,,,,,phy_tx0_cntx_sel_g5,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_88,0x160,RW,,,,,,,,,
,,,,,,,phy_tx7_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_tx6_cntx_sel_g5,23:16,RW,0x0,,,
,,,,,,,phy_tx5_cntx_sel_g5,15:8,RW,0x0,,,
,,,,,,,phy_tx4_cntx_sel_g5,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_89,0x164,RW,,,,,,,,,
,,,,,,,phy_tx11_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_tx10_cntx_sel_g5,23:16,RW,0x0,,,
,,,,,,,phy_tx9_cntx_sel_g5,15:8,RW,0x0,,,
,,,,,,,phy_tx8_cntx_sel_g5,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_90,0x168,RW,,,,,,,,,
,,,,,,,phy_tx15_cntx_sel_g5,31:24,RW,0x0,,,
,,,,,,,phy_tx14_cntx_sel_g5,23:16,RW,0x0,,,
,,,,,,,phy_tx13_cntx_sel_g5,15:8,RW,0x0,,,
,,,,,,,phy_tx12_cntx_sel_g5,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_91,0x16c,RW,,,,,,,,,
,,,,,,,upcs_pipe_config,15:0,RW,0x1,,,
,,PCIEPHY_CTRL_92,0x170,RW,,,,,,,,,
,,,,,,,pipe_lane1_destruct_rxmargin_mode,23,RW,0x0,,,
,,,,,,,pipe_lane1_ext_pll_mode,22,RW,0x0,,,
,,,,,,,pipe_lane1_lanepll_src_sel,21:18,RW,0x0,,,
,,,,,,,pipe_lane1_lanepll_bypass_mode,17:13,RW,0x1f,,,
,,,,,,,pipe_lane1_cascaded_mpllb_sel,12,RW,0x0,,,
,,,,,,,pipe_lane0_destruct_rxmargin_mode,11,RW,0x0,,,
,,,,,,,pipe_lane0_ext_pll_mode,10,RW,0x0,,,
,,,,,,,pipe_lane0_lanepll_src_sel,9:6,RW,0x0,,,
,,,,,,,pipe_lane0_lanepll_bypass_mode,5:1,RW,0x1f,,,
,,,,,,,pipe_lane0_cascaded_mpllb_sel,0,RW,0x0,,,
,,PCIEPHY_CTRL_93,0x174,RW,,,,,,,,,
,,,,,,,pipe_lane3_destruct_rxmargin_mode,23,RW,0x0,,,
,,,,,,,pipe_lane3_ext_pll_mode,22,RW,0x0,,,
,,,,,,,pipe_lane3_lanepll_src_sel,21:18,RW,0x0,,,
,,,,,,,pipe_lane3_lanepll_bypass_mode,17:13,RW,0x1f,,,
,,,,,,,pipe_lane3_cascaded_mpllb_sel,12,RW,0x0,,,
,,,,,,,pipe_lane2_destruct_rxmargin_mode,11,RW,0x0,,,
,,,,,,,pipe_lane2_ext_pll_mode,10,RW,0x0,,,
,,,,,,,pipe_lane2_lanepll_src_sel,9:6,RW,0x0,,,
,,,,,,,pipe_lane2_lanepll_bypass_mode,5:1,RW,0x1f,,,
,,,,,,,pipe_lane2_cascaded_mpllb_sel,0,RW,0x0,,,
,,PCIEPHY_CTRL_94,0x178,RW,,,,,,,,,
,,,,,,,pipe_lane5_destruct_rxmargin_mode,23,RW,0x0,,,
,,,,,,,pipe_lane5_ext_pll_mode,22,RW,0x0,,,
,,,,,,,pipe_lane5_lanepll_src_sel,21:18,RW,0x0,,,
,,,,,,,pipe_lane5_lanepll_bypass_mode,17:13,RW,0x1f,,,
,,,,,,,pipe_lane5_cascaded_mpllb_sel,12,RW,0x0,,,
,,,,,,,pipe_lane4_destruct_rxmargin_mode,11,RW,0x0,,,
,,,,,,,pipe_lane4_ext_pll_mode,10,RW,0x0,,,
,,,,,,,pipe_lane4_lanepll_src_sel,9:6,RW,0x0,,,
,,,,,,,pipe_lane4_lanepll_bypass_mode,5:1,RW,0x1f,,,
,,,,,,,pipe_lane4_cascaded_mpllb_sel,0,RW,0x0,,,
,,PCIEPHY_CTRL_95,0x17c,RW,,,,,,,,,
,,,,,,,pipe_lane7_destruct_rxmargin_mode,23,RW,0x0,,,
,,,,,,,pipe_lane7_ext_pll_mode,22,RW,0x0,,,
,,,,,,,pipe_lane7_lanepll_src_sel,21:18,RW,0x0,,,
,,,,,,,pipe_lane7_lanepll_bypass_mode,17:13,RW,0x1f,,,
,,,,,,,pipe_lane7_cascaded_mpllb_sel,12,RW,0x0,,,
,,,,,,,pipe_lane6_destruct_rxmargin_mode,11,RW,0x0,,,
,,,,,,,pipe_lane6_ext_pll_mode,10,RW,0x0,,,
,,,,,,,pipe_lane6_lanepll_src_sel,9:6,RW,0x0,,,
,,,,,,,pipe_lane6_lanepll_bypass_mode,5:1,RW,0x1f,,,
,,,,,,,pipe_lane6_cascaded_mpllb_sel,0,RW,0x0,,,
,,PCIEPHY_CTRL_96,0x180,RW,,,,,,,,,
,,,,,,,pipe_lane9_destruct_rxmargin_mode,23,RW,0x0,,,
,,,,,,,pipe_lane9_ext_pll_mode,22,RW,0x0,,,
,,,,,,,pipe_lane9_lanepll_src_sel,21:18,RW,0x0,,,
,,,,,,,pipe_lane9_lanepll_bypass_mode,17:13,RW,0x1f,,,
,,,,,,,pipe_lane9_cascaded_mpllb_sel,12,RW,0x0,,,
,,,,,,,pipe_lane8_destruct_rxmargin_mode,11,RW,0x0,,,
,,,,,,,pipe_lane8_ext_pll_mode,10,RW,0x0,,,
,,,,,,,pipe_lane8_lanepll_src_sel,9:6,RW,0x0,,,
,,,,,,,pipe_lane8_lanepll_bypass_mode,5:1,RW,0x1f,,,
,,,,,,,pipe_lane8_cascaded_mpllb_sel,0,RW,0x0,,,
,,PCIEPHY_CTRL_97,0x184,RW,,,,,,,,,
,,,,,,,pipe_lane11_destruct_rxmargin_mode,23,RW,0x0,,,
,,,,,,,pipe_lane11_ext_pll_mode,22,RW,0x0,,,
,,,,,,,pipe_lane11_lanepll_src_sel,21:18,RW,0x0,,,
,,,,,,,pipe_lane11_lanepll_bypass_mode,17:13,RW,0x1f,,,
,,,,,,,pipe_lane11_cascaded_mpllb_sel,12,RW,0x0,,,
,,,,,,,pipe_lane10_destruct_rxmargin_mode,11,RW,0x0,,,
,,,,,,,pipe_lane10_ext_pll_mode,10,RW,0x0,,,
,,,,,,,pipe_lane10_lanepll_src_sel,9:6,RW,0x0,,,
,,,,,,,pipe_lane10_lanepll_bypass_mode,5:1,RW,0x1f,,,
,,,,,,,pipe_lane10_cascaded_mpllb_sel,0,RW,0x0,,,
,,PCIEPHY_CTRL_98,0x188,RW,,,,,,,,,
,,,,,,,pipe_lane13_destruct_rxmargin_mode,23,RW,0x0,,,
,,,,,,,pipe_lane13_ext_pll_mode,22,RW,0x0,,,
,,,,,,,pipe_lane13_lanepll_src_sel,21:18,RW,0x0,,,
,,,,,,,pipe_lane13_lanepll_bypass_mode,17:13,RW,0x1f,,,
,,,,,,,pipe_lane13_cascaded_mpllb_sel,12,RW,0x0,,,
,,,,,,,pipe_lane12_destruct_rxmargin_mode,11,RW,0x0,,,
,,,,,,,pipe_lane12_ext_pll_mode,10,RW,0x0,,,
,,,,,,,pipe_lane12_lanepll_src_sel,9:6,RW,0x0,,,
,,,,,,,pipe_lane12_lanepll_bypass_mode,5:1,RW,0x1f,,,
,,,,,,,pipe_lane12_cascaded_mpllb_sel,0,RW,0x0,,,
,,PCIEPHY_CTRL_99,0x18c,RW,,,,,,,,,
,,,,,,,pipe_lane15_destruct_rxmargin_mode,23,RW,0x0,,,
,,,,,,,pipe_lane15_ext_pll_mode,22,RW,0x0,,,
,,,,,,,pipe_lane15_lanepll_src_sel,21:18,RW,0x0,,,
,,,,,,,pipe_lane15_lanepll_bypass_mode,17:13,RW,0x1f,,,
,,,,,,,pipe_lane15_cascaded_mpllb_sel,12,RW,0x0,,,
,,,,,,,pipe_lane14_destruct_rxmargin_mode,11,RW,0x0,,,
,,,,,,,pipe_lane14_ext_pll_mode,10,RW,0x0,,,
,,,,,,,pipe_lane14_lanepll_src_sel,9:6,RW,0x0,,,
,,,,,,,pipe_lane14_lanepll_bypass_mode,5:1,RW,0x1f,,,
,,,,,,,pipe_lane14_cascaded_mpllb_sel,0,RW,0x0,,,
,,PCIEPHY_CTRL_100,0x190,RW,,,,,,,,,
,,,,,,,pipe_rx2_eq_training,29,RW,0x0,,,
,,,,,,,pipe_rx2_rec_ovrd_non8b10b_uoflow,28:27,RW,0x0,,,
,,,,,,,pipe_rx2_rec_ovrd_non8b10b_decerr,26:25,RW,0x0,,,
,,,,,,,pipe_rx2_rec_ovrd_8b10b_uoflow,24:23,RW,0x0,,,
,,,,,,,pipe_rx2_rec_ovrd_8b10b_decerr,22:21,RW,0x0,,,
,,,,,,,pipe_rx2_rec_ovrd_en,20,RW,0x0,,,
,,,,,,,pipe_rx1_eq_training,19,RW,0x0,,,
,,,,,,,pipe_rx1_rec_ovrd_non8b10b_uoflow,18:17,RW,0x0,,,
,,,,,,,pipe_rx1_rec_ovrd_non8b10b_decerr,16:15,RW,0x0,,,
,,,,,,,pipe_rx1_rec_ovrd_8b10b_uoflow,14:13,RW,0x0,,,
,,,,,,,pipe_rx1_rec_ovrd_8b10b_decerr,12:11,RW,0x0,,,
,,,,,,,pipe_rx1_rec_ovrd_en,10,RW,0x0,,,
,,,,,,,pipe_rx0_eq_training,9,RW,0x0,,,
,,,,,,,pipe_rx0_rec_ovrd_non8b10b_uoflow,8:7,RW,0x0,,,
,,,,,,,pipe_rx0_rec_ovrd_non8b10b_decerr,6:5,RW,0x0,,,
,,,,,,,pipe_rx0_rec_ovrd_8b10b_uoflow,4:3,RW,0x0,,,
,,,,,,,pipe_rx0_rec_ovrd_8b10b_decerr,2:1,RW,0x0,,,
,,,,,,,pipe_rx0_rec_ovrd_en,0,RW,0x0,,,
,,PCIEPHY_CTRL_101,0x194,RW,,,,,,,,,
,,,,,,,pipe_rx5_eq_training,29,RW,0x0,,,
,,,,,,,pipe_rx5_rec_ovrd_non8b10b_uoflow,28:27,RW,0x0,,,
,,,,,,,pipe_rx5_rec_ovrd_non8b10b_decerr,26:25,RW,0x0,,,
,,,,,,,pipe_rx5_rec_ovrd_8b10b_uoflow,24:23,RW,0x0,,,
,,,,,,,pipe_rx5_rec_ovrd_8b10b_decerr,22:21,RW,0x0,,,
,,,,,,,pipe_rx5_rec_ovrd_en,20,RW,0x0,,,
,,,,,,,pipe_rx4_eq_training,19,RW,0x0,,,
,,,,,,,pipe_rx4_rec_ovrd_non8b10b_uoflow,18:17,RW,0x0,,,
,,,,,,,pipe_rx4_rec_ovrd_non8b10b_decerr,16:15,RW,0x0,,,
,,,,,,,pipe_rx4_rec_ovrd_8b10b_uoflow,14:13,RW,0x0,,,
,,,,,,,pipe_rx4_rec_ovrd_8b10b_decerr,12:11,RW,0x0,,,
,,,,,,,pipe_rx4_rec_ovrd_en,10,RW,0x0,,,
,,,,,,,pipe_rx3_eq_training,9,RW,0x0,,,
,,,,,,,pipe_rx3_rec_ovrd_non8b10b_uoflow,8:7,RW,0x0,,,
,,,,,,,pipe_rx3_rec_ovrd_non8b10b_decerr,6:5,RW,0x0,,,
,,,,,,,pipe_rx3_rec_ovrd_8b10b_uoflow,4:3,RW,0x0,,,
,,,,,,,pipe_rx3_rec_ovrd_8b10b_decerr,2:1,RW,0x0,,,
,,,,,,,pipe_rx3_rec_ovrd_en,0,RW,0x0,,,
,,PCIEPHY_CTRL_102,0x198,RW,,,,,,,,,
,,,,,,,pipe_rx8_eq_training,29,RW,0x0,,,
,,,,,,,pipe_rx8_rec_ovrd_non8b10b_uoflow,28:27,RW,0x0,,,
,,,,,,,pipe_rx8_rec_ovrd_non8b10b_decerr,26:25,RW,0x0,,,
,,,,,,,pipe_rx8_rec_ovrd_8b10b_uoflow,24:23,RW,0x0,,,
,,,,,,,pipe_rx8_rec_ovrd_8b10b_decerr,22:21,RW,0x0,,,
,,,,,,,pipe_rx8_rec_ovrd_en,20,RW,0x0,,,
,,,,,,,pipe_rx7_eq_training,19,RW,0x0,,,
,,,,,,,pipe_rx7_rec_ovrd_non8b10b_uoflow,18:17,RW,0x0,,,
,,,,,,,pipe_rx7_rec_ovrd_non8b10b_decerr,16:15,RW,0x0,,,
,,,,,,,pipe_rx7_rec_ovrd_8b10b_uoflow,14:13,RW,0x0,,,
,,,,,,,pipe_rx7_rec_ovrd_8b10b_decerr,12:11,RW,0x0,,,
,,,,,,,pipe_rx7_rec_ovrd_en,10,RW,0x0,,,
,,,,,,,pipe_rx6_eq_training,9,RW,0x0,,,
,,,,,,,pipe_rx6_rec_ovrd_non8b10b_uoflow,8:7,RW,0x0,,,
,,,,,,,pipe_rx6_rec_ovrd_non8b10b_decerr,6:5,RW,0x0,,,
,,,,,,,pipe_rx6_rec_ovrd_8b10b_uoflow,4:3,RW,0x0,,,
,,,,,,,pipe_rx6_rec_ovrd_8b10b_decerr,2:1,RW,0x0,,,
,,,,,,,pipe_rx6_rec_ovrd_en,0,RW,0x0,,,
,,PCIEPHY_CTRL_103,0x19c,RW,,,,,,,,,
,,,,,,,pipe_rx11_eq_training,29,RW,0x0,,,
,,,,,,,pipe_rx11_rec_ovrd_non8b10b_uoflow,28:27,RW,0x0,,,
,,,,,,,pipe_rx11_rec_ovrd_non8b10b_decerr,26:25,RW,0x0,,,
,,,,,,,pipe_rx11_rec_ovrd_8b10b_uoflow,24:23,RW,0x0,,,
,,,,,,,pipe_rx11_rec_ovrd_8b10b_decerr,22:21,RW,0x0,,,
,,,,,,,pipe_rx11_rec_ovrd_en,20,RW,0x0,,,
,,,,,,,pipe_rx10_eq_training,19,RW,0x0,,,
,,,,,,,pipe_rx10_rec_ovrd_non8b10b_uoflow,18:17,RW,0x0,,,
,,,,,,,pipe_rx10_rec_ovrd_non8b10b_decerr,16:15,RW,0x0,,,
,,,,,,,pipe_rx10_rec_ovrd_8b10b_uoflow,14:13,RW,0x0,,,
,,,,,,,pipe_rx10_rec_ovrd_8b10b_decerr,12:11,RW,0x0,,,
,,,,,,,pipe_rx10_rec_ovrd_en,10,RW,0x0,,,
,,,,,,,pipe_rx9_eq_training,9,RW,0x0,,,
,,,,,,,pipe_rx9_rec_ovrd_non8b10b_uoflow,8:7,RW,0x0,,,
,,,,,,,pipe_rx9_rec_ovrd_non8b10b_decerr,6:5,RW,0x0,,,
,,,,,,,pipe_rx9_rec_ovrd_8b10b_uoflow,4:3,RW,0x0,,,
,,,,,,,pipe_rx9_rec_ovrd_8b10b_decerr,2:1,RW,0x0,,,
,,,,,,,pipe_rx9_rec_ovrd_en,0,RW,0x0,,,
,,PCIEPHY_CTRL_104,0x1a0,RW,,,,,,,,,
,,,,,,,pipe_rx14_eq_training,29,RW,0x0,,,
,,,,,,,pipe_rx14_rec_ovrd_non8b10b_uoflow,28:27,RW,0x0,,,
,,,,,,,pipe_rx14_rec_ovrd_non8b10b_decerr,26:25,RW,0x0,,,
,,,,,,,pipe_rx14_rec_ovrd_8b10b_uoflow,24:23,RW,0x0,,,
,,,,,,,pipe_rx14_rec_ovrd_8b10b_decerr,22:21,RW,0x0,,,
,,,,,,,pipe_rx14_rec_ovrd_en,20,RW,0x0,,,
,,,,,,,pipe_rx13_eq_training,19,RW,0x0,,,
,,,,,,,pipe_rx13_rec_ovrd_non8b10b_uoflow,18:17,RW,0x0,,,
,,,,,,,pipe_rx13_rec_ovrd_non8b10b_decerr,16:15,RW,0x0,,,
,,,,,,,pipe_rx13_rec_ovrd_8b10b_uoflow,14:13,RW,0x0,,,
,,,,,,,pipe_rx13_rec_ovrd_8b10b_decerr,12:11,RW,0x0,,,
,,,,,,,pipe_rx13_rec_ovrd_en,10,RW,0x0,,,
,,,,,,,pipe_rx12_eq_training,9,RW,0x0,,,
,,,,,,,pipe_rx12_rec_ovrd_non8b10b_uoflow,8:7,RW,0x0,,,
,,,,,,,pipe_rx12_rec_ovrd_non8b10b_decerr,6:5,RW,0x0,,,
,,,,,,,pipe_rx12_rec_ovrd_8b10b_uoflow,4:3,RW,0x0,,,
,,,,,,,pipe_rx12_rec_ovrd_8b10b_decerr,2:1,RW,0x0,,,
,,,,,,,pipe_rx12_rec_ovrd_en,0,RW,0x0,,,
,,PCIEPHY_CTRL_105,0x1a4,RW,,,,,,,,,
,,,,,,,upcs_mpll_ssc_sync_mode,22,RW,0x0,,,
,,,,,,,max_pclk_div_ratio_esm25,21:17,RW,0x1,,,
,,,,,,,max_pclk_div_ratio_esm20,16:12,RW,0x1,,,
,,,,,,,pipe_lane_legacy_pin_mode,11,RW,0x0,,,
,,,,,,,pipe_rx_es0_cmn_refclk_mode,10,RW,0x1,,,
,,,,,,,pipe_rx15_eq_training,9,RW,0x0,,,
,,,,,,,pipe_rx15_rec_ovrd_non8b10b_uoflow,8:7,RW,0x0,,,
,,,,,,,pipe_rx15_rec_ovrd_non8b10b_decerr,6:5,RW,0x0,,,
,,,,,,,pipe_rx15_rec_ovrd_8b10b_uoflow,4:3,RW,0x0,,,
,,,,,,,pipe_rx15_rec_ovrd_8b10b_decerr,2:1,RW,0x0,,,
,,,,,,,pipe_rx15_rec_ovrd_en,0,RW,0x0,,,
,,PCIEPHY_CTRL_106,0x1a8,RW,,,,,,,,,
,,,,,,,pipe_rx15_es_mode,15,RW,0x0,,,
,,,,,,,pipe_rx14_es_mode,14,RW,0x0,,,
,,,,,,,pipe_rx13_es_mode,13,RW,0x0,,,
,,,,,,,pipe_rx12_es_mode,12,RW,0x0,,,
,,,,,,,pipe_rx11_es_mode,11,RW,0x0,,,
,,,,,,,pipe_rx10_es_mode,10,RW,0x0,,,
,,,,,,,pipe_rx9_es_mode,9,RW,0x0,,,
,,,,,,,pipe_rx8_es_mode,8,RW,0x0,,,
,,,,,,,pipe_rx7_es_mode,7,RW,0x0,,,
,,,,,,,pipe_rx6_es_mode,6,RW,0x0,,,
,,,,,,,pipe_rx5_es_mode,5,RW,0x0,,,
,,,,,,,pipe_rx4_es_mode,4,RW,0x0,,,
,,,,,,,pipe_rx3_es_mode,3,RW,0x0,,,
,,,,,,,pipe_rx2_es_mode,2,RW,0x0,,,
,,,,,,,pipe_rx1_es_mode,1,RW,0x0,,,
,,,,,,,pipe_rx0_es_mode,0,RW,0x0,,,
,,PCIEPHY_CTRL_107,0x1ac,RW,,,,,,,,,
,,,,,,,protocol_ext_mpllb_recal_bank_sel_ovrd_en,6,RW,0x0,,,
,,,,,,,protocol_ext_mpllb_recal_bank_sel,5:4,RW,0x0,,,
,,,,,,,protocol_ext_mplla_recal_bank_sel_ovrd_en,3,RW,0x0,,,
,,,,,,,protocol_ext_mplla_recal_bank_sel,2:1,RW,0x0,,,
,,,,,,,phy_ext_ctrl_sel,0,RW,0x0,,,
,,PCIEPHY_CTRL_108,0x1b0,RW,,,,,,,,,
,,,,,,,protocol_ext_phy0_mplla_bw_low,31:16,RW,0x0,,,
,,,,,,,protocol_ext_phy0_mplla_bw_high,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_109,0x1b4,RW,,,,,,,,,
,,,,,,,protocol_ext_phy0_mpllb_bw_low,31:16,RW,0x0,,,
,,,,,,,protocol_ext_phy0_mpllb_bw_high,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_110,0x1b8,RW,,,,,,,,,
,,,,,,,protocol_ext_phy1_mplla_bw_low,31:16,RW,0x0,,,
,,,,,,,protocol_ext_phy1_mplla_bw_high,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_111,0x1bc,RW,,,,,,,,,
,,,,,,,protocol_ext_phy1_mpllb_bw_low,31:16,RW,0x0,,,
,,,,,,,protocol_ext_phy1_mpllb_bw_high,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_112,0x1c0,RW,,,,,,,,,
,,,,,,,protocol_ext_phy2_mplla_bw_low,31:16,RW,0x0,,,
,,,,,,,protocol_ext_phy2_mplla_bw_high,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_113,0x1c4,RW,,,,,,,,,
,,,,,,,protocol_ext_phy2_mpllb_bw_low,31:16,RW,0x0,,,
,,,,,,,protocol_ext_phy2_mpllb_bw_high,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_114,0x1c8,RW,,,,,,,,,
,,,,,,,protocol_ext_phy3_mplla_bw_low,31:16,RW,0x0,,,
,,,,,,,protocol_ext_phy3_mplla_bw_high,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_115,0x1cc,RW,,,,,,,,,
,,,,,,,protocol_ext_phy3_mpllb_bw_low,31:16,RW,0x0,,,
,,,,,,,protocol_ext_phy3_mpllb_bw_high,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_116,0x1d0,RW,,,,,,,,,
,,,,,,,protocol_ext_phy1_mpllb_bw_threshold,31:24,RW,0x0,,,
,,,,,,,protocol_ext_phy1_mplla_bw_threshold,23:16,RW,0x0,,,
,,,,,,,protocol_ext_phy0_mpllb_bw_threshold,15:8,RW,0x0,,,
,,,,,,,protocol_ext_phy0_mplla_bw_threshold,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_117,0x1d4,RW,,,,,,,,,
,,,,,,,protocol_ext_phy3_mpllb_bw_threshold,31:24,RW,0x0,,,
,,,,,,,protocol_ext_phy3_mplla_bw_threshold,23:16,RW,0x0,,,
,,,,,,,protocol_ext_phy2_mpllb_bw_threshold,15:8,RW,0x0,,,
,,,,,,,protocol_ext_phy2_mplla_bw_threshold,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_118,0x1d8,RW,,,,,,,,,
,,,,,,,protocol_ext_phy3_mpllb_tx_clk_div,31:28,RW,0x0,,,
,,,,,,,protocol_ext_phy3_mplla_tx_clk_div,27:24,RW,0x0,,,
,,,,,,,protocol_ext_phy2_mpllb_tx_clk_div,23:20,RW,0x0,,,
,,,,,,,protocol_ext_phy2_mplla_tx_clk_div,19:16,RW,0x0,,,
,,,,,,,protocol_ext_phy1_mpllb_tx_clk_div,15:12,RW,0x0,,,
,,,,,,,protocol_ext_phy1_mplla_tx_clk_div,11:8,RW,0x0,,,
,,,,,,,protocol_ext_phy0_mpllb_tx_clk_div,7:4,RW,0x0,,,
,,,,,,,protocol_ext_phy0_mplla_tx_clk_div,3:0,RW,0x0,,,
,,PCIEPHY_CTRL_119,0x1dc,RW,,,,,,,,,
,,,,,,,protocol_ext_tx_ropll_postdiv_ovrd_en,26:11,RW,0x0,,,
,,,,,,,protocol_ext_tx_ropll_ovrd_en,10,RW,0x0,,,
,,,,,,,protocol_ext_rx_misc_ovrd_en,9,RW,0x0,,,
,,,,,,,protocol_ext_rx_eq_afe_ovrd_en,8,RW,0x0,,,
,,,,,,,protocol_ext_phy3_mpllb_tx_clk_div_ovrd_en,7,RW,0x0,,,
,,,,,,,protocol_ext_phy3_mplla_tx_clk_div_ovrd_en,6,RW,0x0,,,
,,,,,,,protocol_ext_phy2_mpllb_tx_clk_div_ovrd_en,5,RW,0x0,,,
,,,,,,,protocol_ext_phy2_mplla_tx_clk_div_ovrd_en,4,RW,0x0,,,
,,,,,,,protocol_ext_phy1_mpllb_tx_clk_div_ovrd_en,3,RW,0x0,,,
,,,,,,,protocol_ext_phy1_mplla_tx_clk_div_ovrd_en,2,RW,0x0,,,
,,,,,,,protocol_ext_phy0_mpllb_tx_clk_div_ovrd_en,1,RW,0x0,,,
,,,,,,,protocol_ext_phy0_mplla_tx_clk_div_ovrd_en,0,RW,0x0,,,
,,PCIEPHY_CTRL_120,0x1e0,RW,,,,,,,,,
,,,,,,,protocol_ext_tx_ropll_word_clk_div_sel_ovrd_en,31:16,RW,0x0,,,
,,,,,,,protocol_ext_tx_ropll_refdiv_ovrd_en,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_121,0x1e4,RW,,,,,,,,,
,,,,,,,protocol0_ext_mplla_word_clk_div,31:30,RW,0x0,,,
,,,,,,,protocol0_ext_mplla_multiplier,29:18,RW,0x0,,,
,,,,,,,protocol0_ext_mplla_frac_en,17,RW,0x0,,,
,,,,,,,protocol0_ext_mplla_frac_den,16:1,RW,0x0,,,
,,,,,,,protocol0_ext_mplla_fb_clk_div4_en,0,RW,0x0,,,
,,PCIEPHY_CTRL_122,0x1e8,RW,,,,,,,,,
,,,,,,,protocol0_ext_mplla_frac_rem,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_mplla_frac_quot,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_123,0x1ec,RW,,,,,,,,,
,,,,,,,protocol0_ext_mplla_ssc_peak,31:12,RW,0x0,,,
,,,,,,,protocol0_ext_mplla_multiplier,11:0,RW,0x0,,,
,,PCIEPHY_CTRL_124,0x1f0,RW,,,,,,,,,
,,,,,,,protocol0_ext_mplla_ssc_up_spread,21,RW,0x0,,,
,,,,,,,protocol0_ext_mplla_ssc_step_size,20:0,RW,0x0,,,
,,PCIEPHY_CTRL_125,0x1f4,RW,,,,,,,,,
,,,,,,,protocol0_ext_mpllb_word_clk_div,31:30,RW,0x0,,,
,,,,,,,protocol0_ext_mpllb_multiplier,29:18,RW,0x0,,,
,,,,,,,protocol0_ext_mpllb_frac_en,17,RW,0x0,,,
,,,,,,,protocol0_ext_mpllb_frac_den,16:1,RW,0x0,,,
,,,,,,,protocol0_ext_mpllb_fb_clk_div4_en,0,RW,0x0,,,
,,PCIEPHY_CTRL_126,0x1f8,RW,,,,,,,,,
,,,,,,,protocol0_ext_mpllb_frac_rem,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_mpllb_frac_quot,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_127,0x1fc,RW,,,,,,,,,
,,,,,,,protocol0_ext_mpllb_ssc_peak,31:12,RW,0x0,,,
,,,,,,,protocol0_ext_mpllb_multiplier,11:0,RW,0x0,,,
,,PCIEPHY_CTRL_128,0x200,RW,,,,,,,,,
,,,,,,,protocol0_ext_mpllb_ssc_up_spread,21,RW,0x0,,,
,,,,,,,protocol0_ext_mpllb_ssc_step_size,20:0,RW,0x0,,,
,,PCIEPHY_CTRL_129,0x204,RW,,,,,,,,,
,,,,,,,protocol0_ext_ref_clk_mpllb_div,5:3,RW,0x0,,,
,,,,,,,protocol0_ext_ref_clk_mplla_div,2:0,RW,0x0,,,
,,PCIEPHY_CTRL_130,0x208,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_adapt_mode_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_131,0x20c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_adapt_mode_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_132,0x210,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_adapt_mode_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_133,0x214,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_adapt_mode_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_134,0x218,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_adapt_mode_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_135,0x21c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_adapt_mode_g2_47_32,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_adapt_mode_g1_47_32,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_136,0x220,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_adapt_mode_g4_47_32,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_adapt_mode_g3_47_32,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_137,0x224,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_adapt_mode_g5_47_32,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_138,0x228,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_adapt_sel_piperate0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_139,0x22c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_adapt_sel_piperate1,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_140,0x230,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_adapt_sel_piperate2,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_141,0x234,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_adapt_sel_piperate3,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_142,0x238,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_adapt_sel_piperate4,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_143,0x23c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_144,0x240,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_145,0x244,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_146,0x248,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_147,0x24c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_148,0x250,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_149,0x254,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_150,0x258,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_151,0x25c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_152,0x260,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_153,0x264,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g2_79_64,15:0,RW,0x0,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g1_79_64,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_154,0x268,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g4_79_64,15:0,RW,0x0,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g3_79_64,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_155,0x26c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_ppm_max_g5_79_64,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_156,0x270,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_157,0x274,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_158,0x278,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g1_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_159,0x27c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g1_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_160,0x280,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g1_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_161,0x284,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g1_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_162,0x288,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_163,0x28c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_164,0x290,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g2_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_165,0x294,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g2_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_166,0x298,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g2_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_167,0x29c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g2_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_168,0x2a0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_169,0x2a4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_170,0x2a8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g2_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_171,0x2ac,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g2_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_172,0x2b0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g2_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_173,0x2b4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g2_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_174,0x2b8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_175,0x2bc,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_176,0x2c0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g3_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_177,0x2c4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g3_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_178,0x2c8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g3_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_179,0x2cc,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g3_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_180,0x2d0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_181,0x2d4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_182,0x2d8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g4_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_183,0x2dc,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g4_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_184,0x2e0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g4_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_185,0x2e4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g4_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_186,0x2e8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_187,0x2ec,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_188,0x2f0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g5_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_189,0x2f4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g5_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_190,0x2f8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g5_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_191,0x2fc,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_cdr_vco_config_g5_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_192,0x300,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_dcc_ctrl_diff_range_g3,31:28,RW,0x0,,,
,,,,,,,protocol0_ext_rx_dcc_ctrl_diff_range_g2,27:24,RW,0x0,,,
,,,,,,,protocol0_ext_rx_dcc_ctrl_diff_range_g1,23:20,RW,0x0,,,
,,,,,,,protocol0_ext_rx_dcc_ctrl_cm_range_g5,19:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_dcc_ctrl_cm_range_g4,15:12,RW,0x0,,,
,,,,,,,protocol0_ext_rx_dcc_ctrl_cm_range_g3,11:8,RW,0x0,,,
,,,,,,,protocol0_ext_rx_dcc_ctrl_cm_range_g2,7:4,RW,0x0,,,
,,,,,,,protocol0_ext_rx_dcc_ctrl_cm_range_g1,3:0,RW,0x0,,,
,,PCIEPHY_CTRL_193,0x304,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_dcc_ctrl_diff_range_g5,7:4,RW,0x0,,,
,,,,,,,protocol0_ext_rx_dcc_ctrl_diff_range_g4,3:0,RW,0x0,,,
,,PCIEPHY_CTRL_194,0x308,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_delta_iq_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_195,0x30c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_delta_iq_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_196,0x310,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_delta_iq_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_197,0x314,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_delta_iq_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_198,0x318,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_delta_iq_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_199,0x31c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_delta_iq_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_200,0x320,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_delta_iq_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_201,0x324,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_delta_iq_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_202,0x328,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_delta_iq_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_203,0x32c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_delta_iq_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_204,0x330,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_dfe_bypass_g2,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_dfe_bypass_g1,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_205,0x334,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_dfe_bypass_g4,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_dfe_bypass_g3,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_206,0x338,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_dfe_bypass_g5,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_207,0x33c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_208,0x340,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_209,0x344,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g1_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_210,0x348,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g1_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_211,0x34c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g1_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_212,0x350,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g1_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_213,0x354,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_214,0x358,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_215,0x35c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g2_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_216,0x360,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g2_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_217,0x364,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g2_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_218,0x368,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g2_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_219,0x36c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_220,0x370,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_221,0x374,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g3_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_222,0x378,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g3_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_223,0x37c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g3_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_224,0x380,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g3_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_225,0x384,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_226,0x388,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_227,0x38c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g4_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_228,0x390,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g4_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_229,0x394,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g4_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_230,0x398,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g4_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_231,0x39c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_232,0x3a0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_233,0x3a4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g5_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_234,0x3a8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g5_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_235,0x3ac,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g5_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_236,0x3b0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_config_g5_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_237,0x3b4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_rate_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_238,0x3b8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_rate_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_239,0x3bc,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_rate_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_240,0x3c0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_rate_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_241,0x3c4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_rate_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_242,0x3c8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_rate_g2_47_32,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_afe_rate_g1_47_32,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_243,0x3cc,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_rate_g4_47_32,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_afe_rate_g3_47_32,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_244,0x3d0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_afe_rate_g5_47_32,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_245,0x3d4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_att_lvl_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_246,0x3d8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_att_lvl_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_247,0x3dc,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_att_lvl_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_248,0x3e0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_att_lvl_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_249,0x3e4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_att_lvl_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_250,0x3e8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_att_lvl_g2_47_32,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_att_lvl_g1_47_32,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_251,0x3ec,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_att_lvl_g4_47_32,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_att_lvl_g3_47_32,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_252,0x3f0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_att_lvl_g5_47_32,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_253,0x3f4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_254,0x3f8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_255,0x3fc,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_256,0x400,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_257,0x404,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_258,0x408,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_259,0x40c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_260,0x410,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_261,0x414,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_262,0x418,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_263,0x41c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g2_79_64,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g1_79_64,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_264,0x420,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g4_79_64,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g3_79_64,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_265,0x424,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_boost_g5_79_64,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_266,0x428,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_pole_g1,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_267,0x42c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_pole_g2,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_268,0x430,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_pole_g3,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_269,0x434,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_pole_g4,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_270,0x438,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_ctle_pole_g5,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_271,0x43c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_float_en_g2,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_dfe_float_en_g1,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_272,0x440,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_float_en_g4,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_dfe_float_en_g3,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_273,0x444,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_float_en_g5,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_274,0x448,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_275,0x44c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_276,0x450,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g1_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_277,0x454,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g1_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_278,0x458,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_279,0x45c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_280,0x460,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g2_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_281,0x464,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g2_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_282,0x468,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_283,0x46c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_284,0x470,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g3_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_285,0x474,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g3_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_286,0x478,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_287,0x47c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_288,0x480,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g4_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_289,0x484,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g4_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_290,0x488,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_291,0x48c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_292,0x490,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g5_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_293,0x494,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g5_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_294,0x498,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g2_143_128,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g1_143_128,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_295,0x49c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g4_143_128,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g3_143_128,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_296,0x4a0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap1_g5_143_128,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_297,0x4a4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap2_g4,31:24,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap2_g3,23:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap2_g2,15:8,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap2_g1,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_298,0x4a8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_eq_vga_gain_g5,27:24,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_vga_gain_g4,23:20,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_vga_gain_g3,19:16,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_vga_gain_g2,15:12,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_vga_gain_g1,11:8,RW,0x0,,,
,,,,,,,protocol0_ext_rx_eq_dfe_tap2_g5,7:0,RW,0x0,,,
,,PCIEPHY_CTRL_299,0x4ac,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_los_pwr_up_cnt,10:0,RW,0x0,,,
,,PCIEPHY_CTRL_300,0x4b0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_301,0x4b4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_302,0x4b8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g1_127_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_303,0x4bc,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g1_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_304,0x4c0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g1_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_305,0x4c4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g1_223_192,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_306,0x4c8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g1_255_224,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_307,0x4cc,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g1_287_256,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_308,0x4d0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g1_319_288,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_309,0x4d4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g1_351_320,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_310,0x4d8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g1_383_352,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_311,0x4dc,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_312,0x4e0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_313,0x4e4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g2_127_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_314,0x4e8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g2_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_315,0x4ec,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g2_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_316,0x4f0,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g2_223_192,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_317,0x4f4,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g2_255_224,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_318,0x4f8,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g2_287_256,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_319,0x4fc,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g2_319_288,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_320,0x500,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g2_351_320,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_321,0x504,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g2_383_352,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_322,0x508,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_323,0x50c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_324,0x510,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g3_127_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_325,0x514,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g3_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_326,0x518,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g3_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_327,0x51c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g3_223_192,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_328,0x520,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g3_255_224,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_329,0x524,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g3_287_256,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_330,0x528,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g3_319_288,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_331,0x52c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g3_351_320,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_332,0x530,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g3_383_352,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_333,0x534,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_334,0x538,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_335,0x53c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g4_127_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_336,0x540,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g4_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_337,0x544,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g4_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_338,0x548,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g4_223_192,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_339,0x54c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g4_255_224,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_340,0x550,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g4_287_256,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_341,0x554,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g4_319_288,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_342,0x558,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g4_351_320,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_343,0x55c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g4_383_352,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_344,0x560,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_345,0x564,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_346,0x568,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g5_127_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_347,0x56c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g5_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_348,0x570,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g5_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_349,0x574,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g5_223_192,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_350,0x578,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g5_255_224,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_351,0x57c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g5_287_256,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_352,0x580,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g5_319_288,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_353,0x584,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g5_351_320,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_354,0x588,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_misc_g5_383_352,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_355,0x58c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_ref_ld_val_g4,27:21,RW,0x0,,,
,,,,,,,protocol0_ext_rx_ref_ld_val_g3,20:14,RW,0x0,,,
,,,,,,,protocol0_ext_rx_ref_ld_val_g2,13:7,RW,0x0,,,
,,,,,,,protocol0_ext_rx_ref_ld_val_g1,6:0,RW,0x0,,,
,,PCIEPHY_CTRL_356,0x590,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_term_ctrl_g2,29:26,RW,0x0,,,
,,,,,,,protocol0_ext_rx_term_ctrl_g1,25:22,RW,0x0,,,
,,,,,,,protocol0_ext_rx_sigdet_lfps_filter_en_g5,21,RW,0x0,,,
,,,,,,,protocol0_ext_rx_sigdet_lfps_filter_en_g4,20,RW,0x0,,,
,,,,,,,protocol0_ext_rx_sigdet_lfps_filter_en_g3,19,RW,0x0,,,
,,,,,,,protocol0_ext_rx_sigdet_lfps_filter_en_g2,18,RW,0x0,,,
,,,,,,,protocol0_ext_rx_sigdet_lfps_filter_en_g1,17,RW,0x0,,,
,,,,,,,protocol0_ext_rx_sigdet_lf_threshold_g5,16:15,RW,0x0,,,
,,,,,,,protocol0_ext_rx_sigdet_lf_threshold_g4,14:13,RW,0x0,,,
,,,,,,,protocol0_ext_rx_sigdet_lf_threshold_g3,12:11,RW,0x0,,,
,,,,,,,protocol0_ext_rx_sigdet_lf_threshold_g2,10:9,RW,0x0,,,
,,,,,,,protocol0_ext_rx_sigdet_lf_threshold_g1,8:7,RW,0x0,,,
,,,,,,,protocol0_ext_rx_ref_ld_val_g5,6:0,RW,0x0,,,
,,PCIEPHY_CTRL_357,0x594,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_term_ctrl_g5,11:8,RW,0x0,,,
,,,,,,,protocol0_ext_rx_term_ctrl_g4,7:4,RW,0x0,,,
,,,,,,,protocol0_ext_rx_term_ctrl_g3,3:0,RW,0x0,,,
,,PCIEPHY_CTRL_358,0x598,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_vco_ld_val_g2,25:13,RW,0x0,,,
,,,,,,,protocol0_ext_rx_vco_ld_val_g1,12:0,RW,0x0,,,
,,PCIEPHY_CTRL_359,0x59c,RW,,,,,,,,,
,,,,,,,protocol0_ext_rx_vco_ld_val_g4,25:13,RW,0x0,,,
,,,,,,,protocol0_ext_rx_vco_ld_val_g3,12:0,RW,0x0,,,
,,PCIEPHY_CTRL_360,0x5a0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_dcc_ctrl_cm_range_g3,29:26,RW,0x0,,,
,,,,,,,protocol0_ext_tx_dcc_ctrl_cm_range_g2,25:22,RW,0x0,,,
,,,,,,,protocol0_ext_tx_dcc_ctrl_cm_range_g1,21:18,RW,0x0,,,
,,,,,,,protocol0_ext_rx_vref_ctrl,17:13,RW,0x0,,,
,,,,,,,protocol0_ext_rx_vco_ld_val_g5,12:0,RW,0x0,,,
,,PCIEPHY_CTRL_361,0x5a4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_dcc_ctrl_diff_range_g5,27:24,RW,0x0,,,
,,,,,,,protocol0_ext_tx_dcc_ctrl_diff_range_g4,23:20,RW,0x0,,,
,,,,,,,protocol0_ext_tx_dcc_ctrl_diff_range_g3,19:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_dcc_ctrl_diff_range_g2,15:12,RW,0x0,,,
,,,,,,,protocol0_ext_tx_dcc_ctrl_diff_range_g1,11:8,RW,0x0,,,
,,,,,,,protocol0_ext_tx_dcc_ctrl_cm_range_g5,7:4,RW,0x0,,,
,,,,,,,protocol0_ext_tx_dcc_ctrl_cm_range_g4,3:0,RW,0x0,,,
,,PCIEPHY_CTRL_362,0x5a8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_363,0x5ac,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_364,0x5b0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g1_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_365,0x5b4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_366,0x5b8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_367,0x5bc,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g2_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_368,0x5c0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_369,0x5c4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_370,0x5c8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g3_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_371,0x5cc,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_372,0x5d0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_373,0x5d4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g4_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_374,0x5d8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_375,0x5dc,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_376,0x5e0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_main_g5_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_377,0x5e4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_ovrd_g2,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_eq_ovrd_g1,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_378,0x5e8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_ovrd_g4,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_eq_ovrd_g3,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_379,0x5ec,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_ovrd_g5,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_380,0x5f0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_post_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_381,0x5f4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_post_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_382,0x5f8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_post_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_383,0x5fc,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_post_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_384,0x600,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_post_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_385,0x604,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_post_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_386,0x608,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_post_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_387,0x60c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_post_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_388,0x610,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_post_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_389,0x614,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_post_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_390,0x618,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_post_g2_79_64,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_eq_post_g1_79_64,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_391,0x61c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_post_g4_79_64,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_eq_post_g3_79_64,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_392,0x620,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_post_g5_79_64,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_393,0x624,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_pre_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_394,0x628,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_pre_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_395,0x62c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_pre_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_396,0x630,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_pre_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_397,0x634,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_pre_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_398,0x638,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_pre_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_399,0x63c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_pre_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_400,0x640,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_pre_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_401,0x644,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_pre_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_402,0x648,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_pre_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_403,0x64c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_pre_g2_79_64,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_eq_pre_g1_79_64,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_404,0x650,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_eq_pre_g4_79_64,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_eq_pre_g3_79_64,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_405,0x654,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_fastedge_en_g5,20,RW,0x0,,,
,,,,,,,protocol0_ext_tx_fastedge_en_g4,19,RW,0x0,,,
,,,,,,,protocol0_ext_tx_fastedge_en_g3,18,RW,0x0,,,
,,,,,,,protocol0_ext_tx_fastedge_en_g2,17,RW,0x0,,,
,,,,,,,protocol0_ext_tx_fastedge_en_g1,16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_eq_pre_g5_79_64,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_406,0x658,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_407,0x65c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_408,0x660,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g1_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_409,0x664,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g1_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_410,0x668,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g1_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_411,0x66c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g1_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_412,0x670,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g1_223_192,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_413,0x674,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g1_255_223,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_414,0x678,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g1_287_256,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_415,0x67c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g1_319_288,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_416,0x680,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g1_351_320,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_417,0x684,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g1_383_352,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_418,0x688,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_419,0x68c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_420,0x690,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g2_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_421,0x694,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g2_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_422,0x698,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g2_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_423,0x69c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g2_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_424,0x6a0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g2_223_192,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_425,0x6a4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g2_255_223,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_426,0x6a8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g2_287_256,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_427,0x6ac,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g2_319_288,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_428,0x6b0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g2_351_320,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_429,0x6b4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g2_383_352,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_430,0x6b8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_431,0x6bc,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_432,0x6c0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g3_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_433,0x6c4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g3_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_434,0x6c8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g3_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_435,0x6cc,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g3_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_436,0x6d0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g3_223_192,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_437,0x6d4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g3_255_223,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_438,0x6d8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g3_287_256,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_439,0x6dc,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g3_319_288,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_440,0x6e0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g3_351_320,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_441,0x6e4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g3_383_352,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_442,0x6e8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_443,0x6ec,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_444,0x6f0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g4_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_445,0x6f4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g4_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_446,0x6f8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g4_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_447,0x6fc,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g4_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_448,0x700,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g4_223_192,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_449,0x704,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g4_255_223,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_450,0x708,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g4_287_256,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_451,0x70c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g4_319_288,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_452,0x710,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g4_351_320,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_453,0x714,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g4_383_352,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_454,0x718,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_455,0x71c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_456,0x720,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g5_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_457,0x724,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g5_127_96,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_458,0x728,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g5_159_128,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_459,0x72c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g5_191_160,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_460,0x730,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g5_223_192,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_461,0x734,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g5_255_223,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_462,0x738,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g5_287_256,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_463,0x73c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g5_319_288,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_464,0x740,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g5_351_320,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_465,0x744,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_misc_g5_383_352,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_466,0x748,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_467,0x74c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_468,0x750,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g1_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_469,0x754,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_470,0x758,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_471,0x75c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g2_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_472,0x760,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_473,0x764,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_474,0x768,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g3_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_475,0x76c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_476,0x770,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_477,0x774,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g4_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_478,0x778,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_479,0x77c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_480,0x780,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g5_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_481,0x784,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_482,0x788,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_483,0x78c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g1_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_484,0x790,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_485,0x794,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_486,0x798,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g2_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_487,0x79c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_488,0x7a0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_489,0x7a4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g3_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_490,0x7a8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_491,0x7ac,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_492,0x7b0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g4_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_493,0x7b4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_494,0x7b8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_495,0x7bc,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g5_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_496,0x7c0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g2_111_96,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g1_111_96,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_497,0x7c4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g4_111_96,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g3_111_96,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_498,0x7c8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g2_111_96,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g1_111_96,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_499,0x7cc,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g4_111_96,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g3_111_96,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_500,0x7d0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_prop_g5_111_96,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_ropll_cp_ctl_intg_g5_111_96,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_501,0x7d4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_502,0x7d8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_503,0x7dc,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g1_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_504,0x7e0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_505,0x7e4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_506,0x7e8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g2_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_507,0x7ec,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_508,0x7f0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_509,0x7f4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g3_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_510,0x7f8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_511,0x7fc,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_512,0x800,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g4_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_513,0x804,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_514,0x808,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_515,0x80c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g5_95_64,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_516,0x810,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g2_111_96,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g1_111_96,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_517,0x814,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g4_111_96,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g3_111_96,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_518,0x818,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_fbdiv_g5_111_96,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_519,0x81c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_postdiv_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_520,0x820,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_postdiv_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_521,0x824,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_postdiv_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_522,0x828,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_postdiv_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_523,0x82c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_postdiv_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_524,0x830,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_rc_filter_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_525,0x834,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_rc_filter_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_526,0x838,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_rc_filter_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_527,0x83c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_rc_filter_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_528,0x840,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_rc_filter_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_529,0x844,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_postdiv_g2_47_32,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_ropll_postdiv_g1_47_32,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_530,0x848,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_postdiv_g4_47_32,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_ropll_postdiv_g3_47_32,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_531,0x84c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_rc_filter_g2_47_32,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_ropll_rc_filter_g1_47_32,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_532,0x850,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_rc_filter_g4_47_32,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_ropll_rc_filter_g3_47_32,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_533,0x854,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_rc_filter_g5_47_32,31:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_ropll_postdiv_g5_47_32,15:0,RW,0x0,,,
,,PCIEPHY_CTRL_534,0x858,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refdiv_g1_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_535,0x85c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refdiv_g1_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_536,0x860,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refdiv_g2_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_537,0x864,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refdiv_g2_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_538,0x868,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refdiv_g3_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_539,0x86c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refdiv_g3_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_540,0x870,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refdiv_g4_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_541,0x874,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refdiv_g4_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_542,0x878,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refdiv_g5_31_0,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_543,0x87c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refdiv_g5_63_32,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_544,0x880,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refsel_g1,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_545,0x884,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refsel_g2,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_546,0x888,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refsel_g3,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_547,0x88c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refsel_g4,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_548,0x890,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_refsel_g5,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_549,0x894,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_v2i_mode_g1,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_550,0x898,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_v2i_mode_g2,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_551,0x89c,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_v2i_mode_g3,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_552,0x8a0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_v2i_mode_g4,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_553,0x8a4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_v2i_mode_g5,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_554,0x8a8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_vco_low_freq_g1,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_555,0x8ac,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_vco_low_freq_g2,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_556,0x8b0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_vco_low_freq_g3,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_557,0x8b4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_vco_low_freq_g4,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_558,0x8b8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_vco_low_freq_g5,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_559,0x8bc,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_word_clk_div_sel_g1,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_560,0x8c0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_word_clk_div_sel_g2,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_561,0x8c4,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_word_clk_div_sel_g3,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_562,0x8c8,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_word_clk_div_sel_g4,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_563,0x8cc,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_ropll_word_clk_div_sel_g5,31:0,RW,0x0,,,
,,PCIEPHY_CTRL_564,0x8d0,RW,,,,,,,,,
,,,,,,,protocol0_ext_tx_term_ctrl_g5,19:16,RW,0x0,,,
,,,,,,,protocol0_ext_tx_term_ctrl_g4,15:12,RW,0x0,,,
,,,,,,,protocol0_ext_tx_term_ctrl_g3,11:8,RW,0x0,,,
,,,,,,,protocol0_ext_tx_term_ctrl_g2,7:4,RW,0x0,,,
,,,,,,,protocol0_ext_tx_term_ctrl_g1,3:0,RW,0x0,,,
,,PCIEPHY_CTRL_565,0x8d4,RO,,,,,,,,,
,,,,,,,phy0_refb_clkdet_result,7,RO,0x0,,,
,,,,,,,phy0_refa_clkdet_result,6,RO,0x0,,,
,,,,,,,phy0_mpllb_state,5,RO,0x0,,,
,,,,,,,phy0_mpllb_force_ack,4,RO,0x0,,,
,,,,,,,phy0_mplla_state,3,RO,0x0,,,
,,,,,,,phy0_mplla_force_ack,2,RO,0x0,,,
,,,,,,,phy0_sram_sec_sticky_status,1,RO,0x0,,,
,,,,,,,phy0_sram_ded_sticky_status,0,RO,0x0,,,
,,PCIEPHY_CTRL_566,0x8d8,RO,,,,,,,,,
,,,,,,,phy0_sram_init_done,0,RO,0x0,,,
,,PCIEPHY_CTRL_567,0x8dc,RO,,,,,,,,,
,,,,,,,phy1_refb_clkdet_result,7,RO,0x0,,,
,,,,,,,phy1_refa_clkdet_result,6,RO,0x0,,,
,,,,,,,phy1_mpllb_state,5,RO,0x0,,,
,,,,,,,phy1_mpllb_force_ack,4,RO,0x0,,,
,,,,,,,phy1_mplla_state,3,RO,0x0,,,
,,,,,,,phy1_mplla_force_ack,2,RO,0x0,,,
,,,,,,,phy1_sram_sec_sticky_status,1,RO,0x0,,,
,,,,,,,phy1_sram_ded_sticky_status,0,RO,0x0,,,
,,PCIEPHY_CTRL_568,0x8e0,RO,,,,,,,,,
,,,,,,,phy1_sram_init_done,0,RO,0x0,,,
,,,,,,,,,,,,,
,,PCIEPHY_CTRL_569,0x8e4,RO,,,,,,,,,
,,,,,,,phy2_refb_clkdet_result,7,RO,0x0,,,
,,,,,,,phy2_refa_clkdet_result,6,RO,0x0,,,
,,,,,,,phy2_mpllb_state,5,RO,0x0,,,
,,,,,,,phy2_mpllb_force_ack,4,RO,0x0,,,
,,,,,,,phy2_mplla_state,3,RO,0x0,,,
,,,,,,,phy2_mplla_force_ack,2,RO,0x0,,,
,,,,,,,phy2_sram_sec_sticky_status,1,RO,0x0,,,
,,,,,,,phy2_sram_ded_sticky_status,0,RO,0x0,,,
,,PCIEPHY_CTRL_570,0x8e8,RO,,,,,,,,,
,,,,,,,phy2_sram_init_done,0,RO,0x0,,,
,,PCIEPHY_CTRL_571,0x8ec,RO,,,,,,,,,
,,,,,,,phy3_refb_clkdet_result,7,RO,0x0,,,
,,,,,,,phy3_refa_clkdet_result,6,RO,0x0,,,
,,,,,,,phy3_mpllb_state,5,RO,0x0,,,
,,,,,,,phy3_mpllb_force_ack,4,RO,0x0,,,
,,,,,,,phy3_mplla_state,3,RO,0x0,,,
,,,,,,,phy3_mplla_force_ack,2,RO,0x0,,,
,,,,,,,phy3_sram_sec_sticky_status,1,RO,0x0,,,
,,,,,,,phy3_sram_ded_sticky_status,0,RO,0x0,,,
,,PCIEPHY_CTRL_572,0x8f0,RO,,,,,,,,,
,,,,,,,phy3_sram_init_done,0,RO,0x0,,,
,,PCIEPHY_CTRL_573,0x8f4,RO,,,,,,,,,
,,,,,,,phy_rx0_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_574,0x8f8,RO,,,,,,,,,
,,,,,,,phy_rx1_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_575,0x8fc,RO,,,,,,,,,
,,,,,,,phy_rx2_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_576,0x900,RO,,,,,,,,,
,,,,,,,phy_rx3_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_577,0x904,RO,,,,,,,,,
,,,,,,,phy_rx4_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_578,0x908,RO,,,,,,,,,
,,,,,,,phy_rx5_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_579,0x90c,RO,,,,,,,,,
,,,,,,,phy_rx6_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_580,0x910,RO,,,,,,,,,
,,,,,,,phy_rx7_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_581,0x914,RO,,,,,,,,,
,,,,,,,phy_rx8_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_582,0x918,RO,,,,,,,,,
,,,,,,,phy_rx9_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_583,0x91c,RO,,,,,,,,,
,,,,,,,phy_rx10_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_584,0x920,RO,,,,,,,,,
,,,,,,,phy_rx11_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_585,0x924,RO,,,,,,,,,
,,,,,,,phy_rx12_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_586,0x928,RO,,,,,,,,,
,,,,,,,phy_rx13_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_587,0x92c,RO,,,,,,,,,
,,,,,,,phy_rx14_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_588,0x930,RO,,,,,,,,,
,,,,,,,phy_rx15_ppm_drift,5:0,RO,0x1,,,
,,PCIEPHY_CTRL_589,0x934,RO,,,,,,,,,
,,,,,,,upcs_max_payload_size_supt,2:0,RO,0x5,,,